
---------- Begin Simulation Statistics ----------
final_tick                               1254595271000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57092                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702176                       # Number of bytes of host memory used
host_op_rate                                    57261                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21493.51                       # Real time elapsed on the host
host_tick_rate                               58370891                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1227114345                       # Number of instructions simulated
sim_ops                                    1230739739                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.254595                       # Number of seconds simulated
sim_ticks                                1254595271000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.015115                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              153275547                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           180292113                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14748606                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        239097529                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          24426818                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24573687                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          146869                       # Number of indirect misses.
system.cpu0.branchPred.lookups              306389725                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1900276                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811486                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9230671                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 274878936                       # Number of branches committed
system.cpu0.commit.bw_lim_events             40414471                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441445                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      134055787                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1132208249                       # Number of instructions committed
system.cpu0.commit.committedOps            1134022263                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2041232642                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.555558                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.391502                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1529067938     74.91%     74.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    293748851     14.39%     89.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     77933946      3.82%     93.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     60491972      2.96%     96.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26136623      1.28%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8170012      0.40%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2664519      0.13%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2604310      0.13%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     40414471      1.98%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2041232642                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            23207295                       # Number of function calls committed.
system.cpu0.commit.int_insts               1097873161                       # Number of committed integer instructions.
system.cpu0.commit.loads                    345529858                       # Number of loads committed
system.cpu0.commit.membars                    3625383                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625389      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       630174012     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8557801      0.75%     56.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2859622      0.25%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      347341336     30.63%     87.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     141464053     12.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1134022263                       # Class of committed instruction
system.cpu0.commit.refs                     488805417                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1132208249                       # Number of Instructions Simulated
system.cpu0.committedOps                   1134022263                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.213265                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.213265                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            425615983                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5523519                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           150559814                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1288351310                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               726008752                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                895814324                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9245697                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             16869135                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7987240                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  306389725                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                228750945                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1322066043                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5314381                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1319441222                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 180                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          274                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29527342                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.122268                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         727841745                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         177702365                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.526539                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2064671996                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.639935                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881304                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1115439923     54.03%     54.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               708369767     34.31%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               148353855      7.19%     95.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                69598786      3.37%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11702826      0.57%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 8489345      0.41%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  901459      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1812757      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3278      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2064671996                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       92                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      39                       # number of floating regfile writes
system.cpu0.idleCycles                      441204868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9335994                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               290665185                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.499157                       # Inst execution rate
system.cpu0.iew.exec_refs                   562344652                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 166906442                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              323219395                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            395303948                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816474                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3873928                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           171402017                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1268055656                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            395438210                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7856898                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1250826293                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1411242                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             18865052                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9245697                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             22668284                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       468378                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        29892286                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        10028                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        16570                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7486159                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     49774090                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     28126447                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         16570                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       919949                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8416045                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                550947195                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1236961045                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837393                       # average fanout of values written-back
system.cpu0.iew.wb_producers                461359528                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.493624                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1237055807                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1543212289                       # number of integer regfile reads
system.cpu0.int_regfile_writes              790012937                       # number of integer regfile writes
system.cpu0.ipc                              0.451821                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.451821                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626914      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            678787079     53.93%     54.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8565541      0.68%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2860426      0.23%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             16      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.12% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           399050133     31.70%     86.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          165793032     13.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1258683192                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                138                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                84                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4601092                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003655                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 737336     16.03%     16.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3425      0.07%     16.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 843790     18.34%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     34.44% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2613081     56.79%     91.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               403456      8.77%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1259657299                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4586945209                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1236960978                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1402104577                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1262613150                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1258683192                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442506                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      134033308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           305876                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1061                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33356833                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2064671996                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.609629                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.853463                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1173015856     56.81%     56.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          614284608     29.75%     86.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          219240604     10.62%     97.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38260249      1.85%     99.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           13273860      0.64%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2624953      0.13%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3158284      0.15%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             541936      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             271646      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2064671996                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.502293                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         23821844                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10884482                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           395303948                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          171402017                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1518                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2505876864                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4465825                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              359556034                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            724717281                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13480499                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               737396747                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              23993045                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                31223                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1584918814                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1282268020                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          823258716                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                891539443                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              28964963                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9245697                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             66793200                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                98541367                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               92                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1584918722                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        140875                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4770                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31264470                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4759                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3268877189                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2559624868                       # The number of ROB writes
system.cpu0.timesIdled                       22631758                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1469                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.614534                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13013639                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15563848                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2501124                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         21289386                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1283834                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1591702                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          307868                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25399783                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        23324                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811204                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1407697                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17168090                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4188270                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434281                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25642375                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            94906096                       # Number of instructions committed
system.cpu1.commit.committedOps              96717476                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    410571012                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.235568                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.032849                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    375080151     91.36%     91.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     16814751      4.10%     95.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6131311      1.49%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3518029      0.86%     97.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2281003      0.56%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1356385      0.33%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       733865      0.18%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       467247      0.11%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4188270      1.02%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    410571012                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2258535                       # Number of function calls committed.
system.cpu1.commit.int_insts                 92292913                       # Number of committed integer instructions.
system.cpu1.commit.loads                     24474037                       # Number of loads committed
system.cpu1.commit.membars                    3622527                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622527      3.75%      3.75% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        56339301     58.25%     62.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         383115      0.40%     62.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          762453      0.79%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       26285241     27.18%     90.36% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9324827      9.64%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         96717476                       # Class of committed instruction
system.cpu1.commit.refs                      35610080                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   94906096                       # Number of Instructions Simulated
system.cpu1.committedOps                     96717476                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.391655                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.391655                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            330278309                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1100518                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12078053                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             129895313                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                20940539                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 57666944                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1408183                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3199074                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4538382                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25399783                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 18861715                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    388820175                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               227158                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     146270380                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5003220                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060941                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23510558                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14297473                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.350941                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         414832357                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.361874                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.852436                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               323397052     77.96%     77.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                57240260     13.80%     91.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21861358      5.27%     97.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6205870      1.50%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1577574      0.38%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3075841      0.74%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1474182      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       7      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     213      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           414832357                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1962444                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1470958                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19960399                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.254944                       # Inst execution rate
system.cpu1.iew.exec_refs                    37638115                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11440020                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              274904031                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             30580633                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2713032                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1192357                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14484350                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          122344856                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             26198095                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1167439                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            106259213                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2195859                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              4610662                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1408183                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              9193319                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22596                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1203353                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        14152                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          544                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          875                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6106596                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3348307                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           544                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       176796                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1294162                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 61997196                       # num instructions consuming a value
system.cpu1.iew.wb_count                    105646993                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.810619                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 50256084                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.253475                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     105684428                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               135714880                       # number of integer regfile reads
system.cpu1.int_regfile_writes               73620383                       # number of integer regfile writes
system.cpu1.ipc                              0.227705                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.227705                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622627      3.37%      3.37% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             64760792     60.28%     63.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              383163      0.36%     64.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               762639      0.71%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.72% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            28232032     26.28%     91.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9665387      9.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             107426652                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3310968                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030821                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 404277     12.21%     12.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  7824      0.24%     12.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 697750     21.07%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1923933     58.11%     91.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               277180      8.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             107114977                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         633171166                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    105646981                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        147972731                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 114206790                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                107426652                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8138066                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25627379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           174565                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2703785                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18101194                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    414832357                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.258964                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.729711                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          347467171     83.76%     83.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           44704875     10.78%     94.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13724949      3.31%     97.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3316394      0.80%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4141681      1.00%     99.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             527935      0.13%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             605369      0.15%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             267780      0.06%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              76203      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      414832357                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.257745                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16278576                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3887823                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            30580633                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14484350                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       416794801                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2092378979                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              294885083                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             67714779                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10314679                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                24485085                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3599019                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                26752                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            161049805                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             126218196                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           87973684                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 57333766                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21761486                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1408183                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             36702428                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20258905                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       161049793                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17812                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               635                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21626136                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           635                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   528742320                       # The number of ROB reads
system.cpu1.rob.rob_writes                  248990657                       # The number of ROB writes
system.cpu1.timesIdled                         186679                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4347460                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                20982                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             4690007                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              13530585                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12780038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      25475091                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2043505                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       208589                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64161283                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     11501284                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128305831                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11709873                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9572672                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3823616                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8871334                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              356                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            272                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3206162                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3206158                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9572676                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           675                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     38253921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               38253921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1062556544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1062556544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              535                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12780141                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12780141    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12780141                       # Request fanout histogram
system.membus.respLayer1.occupancy        67409949816                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         44386482771                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    279114562.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   431725602.054082                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       803500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1134331500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1252362354500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2232916500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    200840412                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       200840412                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    200840412                       # number of overall hits
system.cpu0.icache.overall_hits::total      200840412                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27910532                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27910532                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27910532                       # number of overall misses
system.cpu0.icache.overall_misses::total     27910532                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 563264233998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 563264233998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 563264233998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 563264233998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    228750944                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    228750944                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    228750944                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    228750944                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.122013                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.122013                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.122013                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.122013                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 20181.064051                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 20181.064051                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 20181.064051                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 20181.064051                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2387                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               48                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.729167                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     25104894                       # number of writebacks
system.cpu0.icache.writebacks::total         25104894                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2805604                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2805604                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2805604                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2805604                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     25104928                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     25104928                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     25104928                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     25104928                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 488082194998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 488082194998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 488082194998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 488082194998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.109748                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.109748                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.109748                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.109748                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 19441.688699                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 19441.688699                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 19441.688699                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 19441.688699                       # average overall mshr miss latency
system.cpu0.icache.replacements              25104894                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    200840412                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      200840412                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27910532                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27910532                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 563264233998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 563264233998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    228750944                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    228750944                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.122013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.122013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 20181.064051                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 20181.064051                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2805604                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2805604                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     25104928                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     25104928                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 488082194998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 488082194998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.109748                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.109748                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 19441.688699                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 19441.688699                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999953                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          225945221                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         25104895                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.000046                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999953                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        482606815                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       482606815                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    432572698                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       432572698                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    432572698                       # number of overall hits
system.cpu0.dcache.overall_hits::total      432572698                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     65680685                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      65680685                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     65680685                       # number of overall misses
system.cpu0.dcache.overall_misses::total     65680685                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1947475557476                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1947475557476                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1947475557476                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1947475557476                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    498253383                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    498253383                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    498253383                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    498253383                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.131822                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.131822                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.131822                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.131822                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 29650.658447                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29650.658447                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 29650.658447                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29650.658447                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     18968997                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        58301                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1168482                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1099                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.233880                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    53.049136                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     36503893                       # number of writebacks
system.cpu0.dcache.writebacks::total         36503893                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     29930336                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     29930336                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     29930336                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     29930336                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35750349                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35750349                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35750349                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35750349                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 810455846296                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 810455846296                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 810455846296                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 810455846296                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071751                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071751                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071751                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071751                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22669.872294                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22669.872294                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22669.872294                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22669.872294                       # average overall mshr miss latency
system.cpu0.dcache.replacements              36503893                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    317302374                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      317302374                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39490038                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39490038                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1130781620500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1130781620500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    356792412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    356792412                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110681                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110681                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28634.604517                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28634.604517                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13074899                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13074899                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26415139                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26415139                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 588198499000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 588198499000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074035                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074035                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22267.476957                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22267.476957                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    115270324                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115270324                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     26190647                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     26190647                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 816693936976                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 816693936976                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    141460971                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    141460971                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.185144                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.185144                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 31182.656044                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31182.656044                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     16855437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     16855437                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9335210                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9335210                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 222257347296                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 222257347296                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.065991                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065991                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23808.500001                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23808.500001                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1751                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1751                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1399                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1399                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9226000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9226000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3150                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.444127                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.444127                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6594.710508                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6594.710508                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1389                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1389                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       490000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       490000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003175                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        49000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        49000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2937                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2937                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       760000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       760000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3098                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3098                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.051969                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051969                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4720.496894                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4720.496894                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          161                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          161                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       599000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       599000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.051969                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.051969                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3720.496894                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3720.496894                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1049107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1049107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       762379                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       762379                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66515351500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66515351500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811486                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811486                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.420858                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.420858                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87247.092981                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87247.092981                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       762379                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       762379                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65752972500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65752972500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.420858                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.420858                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86247.092981                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86247.092981                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.990831                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          470139494                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         36512438                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.876146                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.990831                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999713                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999713                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1036654704                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1036654704                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            22499446                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            31267278                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              198021                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              413075                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54377820                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           22499446                       # number of overall hits
system.l2.overall_hits::.cpu0.data           31267278                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             198021                       # number of overall hits
system.l2.overall_hits::.cpu1.data             413075                       # number of overall hits
system.l2.overall_hits::total                54377820                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2605480                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5235133                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5870                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1918430                       # number of demand (read+write) misses
system.l2.demand_misses::total                9764913                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2605480                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5235133                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5870                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1918430                       # number of overall misses
system.l2.overall_misses::total               9764913                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 208623077500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 456921631979                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    515163500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 198236063496                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     864295936475                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 208623077500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 456921631979                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    515163500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 198236063496                       # number of overall miss cycles
system.l2.overall_miss_latency::total    864295936475                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        25104926                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        36502411                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          203891                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2331505                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64142733                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       25104926                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       36502411                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         203891                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2331505                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64142733                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.103784                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.143419                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.028790                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.822829                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.152237                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.103784                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.143419                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.028790                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.822829                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.152237                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80070.880414                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87279.851721                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87762.095400                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103332.445539                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88510.357079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80070.880414                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87279.851721                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87762.095400                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103332.445539                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88510.357079                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               9120                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       203                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      44.926108                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2547433                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3823618                       # number of writebacks
system.l2.writebacks::total                   3823618                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         126109                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          16127                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              142255                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        126109                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         16127                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             142255                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2605472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5109024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1902303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9622658                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2605472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5109024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1902303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3257680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12880338                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 182567977501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 398412003490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    455960500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 178195530001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 759631471492                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 182567977501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 398412003490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    455960500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 178195530001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 244650667079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1004282138571                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.103783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.139964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.028736                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.815912                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.150019                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.103783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.139964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.028736                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.815912                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.200807                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70070.980422                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 77982.018384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77822.239290                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93673.578815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78941.958811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70070.980422                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 77982.018384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77822.239290                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93673.578815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 75099.662054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77970.169616                       # average overall mshr miss latency
system.l2.replacements                       24150507                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     12028505                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         12028505                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     12028505                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     12028505                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51837450                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51837450                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51837450                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51837450                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3257680                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3257680                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 244650667079                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 244650667079                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 75099.662054                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 75099.662054                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            74                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 85                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       666000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       213500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       879500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.925000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.934066                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         9000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 19409.090909                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10347.058824                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           74                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1489500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       223500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1713000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.925000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.934066                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20128.378378                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20318.181818                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20152.941176                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       122000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       201000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20100                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8076642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           164814                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8241456                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2015413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1257294                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3272707                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 181625244985                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 129536619000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  311161863985                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     10092055                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1422108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          11514163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.199703                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.884106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.284233                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90118.127146                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103028.105598                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95077.825172                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        60169                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         8324                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            68493                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1955244                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1248970                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3204214                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 158053444494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 116350382001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 274403826495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.193741                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.878253                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.278285                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80835.662707                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93157.067024                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85638.420684                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      22499446                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        198021                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           22697467                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2605480                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5870                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2611350                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 208623077500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    515163500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 209138241000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     25104926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       203891                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       25308817                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.103784                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.028790                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.103179                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80070.880414                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87762.095400                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80088.169338                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2605472                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5859                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2611331                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 182567977501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    455960500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 183023938001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.103783                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.028736                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.103179                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70070.980422                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77822.239290                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70088.371792                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     23190636                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       248261                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23438897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3219720                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       661136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3880856                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 275296386994                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  68699444496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 343995831490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26410356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       909397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27319753                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.121911                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.727005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 85503.207420                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103911.214177                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88639.164012                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        65940                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7803                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        73743                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3153780                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       653333                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3807113                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 240358558996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  61845148000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 302203706996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.119415                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.718424                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.139354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76212.849024                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94660.989113                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79378.706909                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          141                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               145                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          856                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           19                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             875                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12714000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       768500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13482500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          997                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1020                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.858576                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.826087                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.857843                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 14852.803738                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 40447.368421                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15408.571429                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          201                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          210                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          655                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          665                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12925490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       195500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     13120990                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.656971                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.434783                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.651961                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19733.572519                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19550                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19730.812030                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999909                       # Cycle average of tags in use
system.l2.tags.total_refs                   131022694                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  24150852                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.425179                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.641738                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.219073                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.377695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.031423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.532648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.197332                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.478777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.034673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.162151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.023948                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.299958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            48                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1048229420                       # Number of tag accesses
system.l2.tags.data_accesses               1048229420                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     166750144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     327091456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        374976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     121763840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    201864896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          817845312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    166750144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       374976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     167125120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244711424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244711424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2605471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5110804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1902560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3154139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12778833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3823616                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3823616                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        132911504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        260714721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           298882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         97054279                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    160900412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             651879798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    132911504                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       298882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        133210386                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      195052085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            195052085                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      195052085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       132911504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       260714721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          298882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        97054279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    160900412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            846931884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3489042.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2605471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4730339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1870394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3102990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008135779250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       212698                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       212698                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            26127319                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3284385                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12778835                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3823616                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12778835                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3823616                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 463782                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                334574                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            348612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            349221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            387347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            412158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1674130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2140457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            713560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            565650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            505388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            489388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           483786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           668445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           696472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1123205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           353856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1403378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            157945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            160135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            189458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            182731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            192636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            215353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            267079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            307310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            266029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            261968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           253710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           261498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           270254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           174970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           164659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           163275                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 281220373792                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                61575265000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            512127617542                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22835.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41585.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8636522                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2255058                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                64.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12778835                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3823616                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6824866                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2096186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1056200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  855642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  639607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  305898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  163680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  118370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   83024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   55451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  37564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  29651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  19987                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  11812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   4795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  96075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 174631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 205128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 216340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 219771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 220773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 221828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 222823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 226495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 238812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 224413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 222662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 218188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 214026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 212896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 213144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4912473                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    205.895743                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   127.073686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.682321                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2683693     54.63%     54.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       928732     18.91%     73.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       476915      9.71%     83.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       260685      5.31%     88.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       146696      2.99%     91.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        81966      1.67%     93.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61950      1.26%     94.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47383      0.96%     95.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       224453      4.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4912473                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       212698                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      57.899096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    455.314371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       212697    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-204799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        212698                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       212698                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.403586                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.375995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.000001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           177384     83.40%     83.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4149      1.95%     85.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18849      8.86%     94.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7738      3.64%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2966      1.39%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1060      0.50%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              355      0.17%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              131      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               37      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        212698                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              788163392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                29682048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               223296640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               817845440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244711424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       628.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       177.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    651.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1254595258002                       # Total gap between requests
system.mem_ctrls.avgGap                      75566.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    166750144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    302741696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       374976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    119705216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    198591360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    223296640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 132911503.697195112705                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 241306262.663252145052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 298882.044805667072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 95413412.410351738334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 158291175.321989566088                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 177983007.876330524683                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2605471                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5110805                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1902560                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3154140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3823616                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  75515741984                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 191435826364                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    210283348                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  99596159404                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 145369606442                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30372920741568                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28983.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     37457.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35890.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52348.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46088.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7943507.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          15576252720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           8278951890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         40868774520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9481414860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     99036328560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     543893020170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      23749409280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       740884152000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        590.536382                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56749767090                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41893540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1155951963910                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19498875900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10363883145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         47060703900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8731217340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     99036328560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     550073962230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18544405440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       753309376515                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        600.440153                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  42882206422                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41893540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1169819524578                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    13238391468.354431                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   57491433684.525513                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           75     94.94%     94.94% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.27%     96.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     97.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 409703041000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   208762345000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1045832926000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18655413                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18655413                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18655413                       # number of overall hits
system.cpu1.icache.overall_hits::total       18655413                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       206302                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        206302                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       206302                       # number of overall misses
system.cpu1.icache.overall_misses::total       206302                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   3289827500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3289827500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   3289827500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3289827500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     18861715                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18861715                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     18861715                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18861715                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.010938                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010938                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.010938                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010938                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 15946.658297                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 15946.658297                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 15946.658297                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 15946.658297                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          253                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    63.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       203859                       # number of writebacks
system.cpu1.icache.writebacks::total           203859                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2411                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2411                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2411                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2411                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       203891                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       203891                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       203891                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       203891                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   3036025500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   3036025500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   3036025500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   3036025500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.010810                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010810                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.010810                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010810                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 14890.434104                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14890.434104                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 14890.434104                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14890.434104                       # average overall mshr miss latency
system.cpu1.icache.replacements                203859                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18655413                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18655413                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       206302                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       206302                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   3289827500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3289827500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     18861715                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18861715                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.010938                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010938                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 15946.658297                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 15946.658297                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2411                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2411                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       203891                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       203891                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   3036025500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   3036025500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.010810                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010810                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 14890.434104                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14890.434104                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.213409                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18794583                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           203859                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            92.194031                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        365057500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.213409                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975419                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975419                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         37927321                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        37927321                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     27190846                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27190846                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     27190846                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27190846                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      7035721                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7035721                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      7035721                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7035721                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 685068981222                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 685068981222                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 685068981222                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 685068981222                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     34226567                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     34226567                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     34226567                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     34226567                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.205563                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.205563                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.205563                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.205563                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97370.117607                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97370.117607                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97370.117607                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97370.117607                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1571453                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       190116                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            25231                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2026                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.282629                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    93.838105                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2331050                       # number of writebacks
system.cpu1.dcache.writebacks::total          2331050                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      5407525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      5407525                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      5407525                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      5407525                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1628196                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1628196                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1628196                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1628196                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 145705849593                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 145705849593                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 145705849593                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 145705849593                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.047571                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.047571                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.047571                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.047571                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89489.133736                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89489.133736                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89489.133736                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89489.133736                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2331050                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     20945638                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20945638                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3956540                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3956540                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 309631278500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 309631278500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     24902178                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24902178                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158883                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158883                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78258.093814                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78258.093814                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3046831                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3046831                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       909709                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       909709                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  73285617000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  73285617000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036531                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036531                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80559.406360                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80559.406360                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      6245208                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6245208                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3079181                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3079181                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 375437702722                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 375437702722                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9324389                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9324389                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.330229                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.330229                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 121927.779732                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 121927.779732                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2360694                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2360694                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       718487                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       718487                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  72420232593                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  72420232593                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.077055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.077055                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100795.466853                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100795.466853                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6674000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6674000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          467                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.329764                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.329764                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43337.662338                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43337.662338                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          154                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          338                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       621000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       621000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.248889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.248889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5544.642857                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5544.642857                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       510000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       510000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.248889                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248889                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4553.571429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4553.571429                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1099118                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1099118                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       712086                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       712086                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62554460500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62554460500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811204                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811204                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.393156                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.393156                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87846.777636                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87846.777636                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       712086                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       712086                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61842374500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61842374500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.393156                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.393156                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86846.777636                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86846.777636                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.326230                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           30627481                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2340158                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.087783                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        365069000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.326230                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.947695                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.947695                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         74417563                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        74417563                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1254595271000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          52629330                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15852123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     52115169                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        20326889                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5453610                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              81                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             361                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           272                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            633                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11531127                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11531124                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      25308819                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27320512                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1020                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1020                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     75314747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    109520313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       611641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7003016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192449717                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3213428416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4672405312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     26096000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    298405248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8210334976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        29622456                       # Total snoops (count)
system.tol2bus.snoopTraffic                 245851200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         93766258                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.149088                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.362368                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               79995380     85.31%     85.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1               13562289     14.46%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 208589      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           93766258                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128296612964                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       54773467383                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       37972843828                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3512063587                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         305935302                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           121591                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2256498747000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 120252                       # Simulator instruction rate (inst/s)
host_mem_usage                                 728764                       # Number of bytes of host memory used
host_op_rate                                   120869                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13498.84                       # Real time elapsed on the host
host_tick_rate                               74221442                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1623266815                       # Number of instructions simulated
sim_ops                                    1631597069                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.001903                       # Number of seconds simulated
sim_ticks                                1001903476000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.994561                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               25103957                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            27588415                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          4005936                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         53581094                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            988355                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1212467                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          224112                       # Number of indirect misses.
system.cpu0.branchPred.lookups               59425169                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       138985                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        203394                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3392491                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  33500447                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11295502                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5378871                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       84217342                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           192378187                       # Number of instructions committed
system.cpu0.commit.committedOps             194881777                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1228522569                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.158631                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.908981                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1166568751     94.96%     94.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     27140588      2.21%     97.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6560444      0.53%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     10805443      0.88%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2435413      0.20%     98.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1139137      0.09%     98.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1638418      0.13%     99.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       938873      0.08%     99.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11295502      0.92%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1228522569                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     21900                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1866672                       # Number of function calls committed.
system.cpu0.commit.int_insts                188936861                       # Number of committed integer instructions.
system.cpu0.commit.loads                     64882902                       # Number of loads committed
system.cpu0.commit.membars                    3826476                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3831498      1.97%      1.97% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       110906580     56.91%     58.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        2342031      1.20%     60.08% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1164033      0.60%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3348      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         10045      0.01%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1674      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1708      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.68% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       65082894     33.40%     94.08% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      11532841      5.92%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3402      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1707      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        194881777                       # Class of committed instruction
system.cpu0.commit.refs                      76620844                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  192378187                       # Number of Instructions Simulated
system.cpu0.committedOps                    194881777                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.180375                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.180375                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1040489369                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               617978                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            20440503                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             298405702                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                96886988                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 90315288                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3430692                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1394522                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10554012                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   59425169                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 18569571                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1128537369                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               803578                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         4316                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     358231290                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1790                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         4306                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                8089600                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.037761                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         109083768                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          26092312                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.227633                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1241676349                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.291808                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.840711                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1042073393     83.92%     83.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               123862379      9.98%     93.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                26705706      2.15%     96.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22044931      1.78%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                22136674      1.78%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2614573      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  264344      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   78204      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1896145      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1241676349                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    18758                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   13600                       # number of floating regfile writes
system.cpu0.idleCycles                      332049447                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3617449                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                39229428                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.170796                       # Inst execution rate
system.cpu0.iew.exec_refs                   124083224                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12465886                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               26587421                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             98134377                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2137171                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           733579                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            13413412                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          276873680                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            111617338                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2059613                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            268786672                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                263166                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            327961391                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3430692                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            327817554                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      5343370                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          394804                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4456                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4543                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          629                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     33251475                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1675481                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4543                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1524903                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2092546                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                200952648                       # num instructions consuming a value
system.cpu0.iew.wb_count                    239978330                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.775413                       # average fanout of values written-back
system.cpu0.iew.wb_producers                155821318                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.152491                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     240716985                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               347712980                       # number of integer regfile reads
system.cpu0.int_regfile_writes              187966425                       # number of integer regfile writes
system.cpu0.ipc                              0.122244                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.122244                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3868239      1.43%      1.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            137139772     50.63%     52.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3319791      1.23%     53.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1164431      0.43%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 25      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3348      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              10045      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             53      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1674      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1708      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           112987584     41.72%     95.44% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12344318      4.56%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3541      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1755      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             270846284                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  22149                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              44299                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        22037                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             22806                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4093535                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.015114                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 950860     23.23%     23.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3361      0.08%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      5      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     23.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2938370     71.78%     95.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               200939      4.91%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             271049431                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1788318770                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    239956293                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        358845667                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 269847253                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                270846284                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7026427                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       81991987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           900616                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1647556                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     47251144                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1241676349                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.218130                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.733073                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1096825730     88.33%     88.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           77938459      6.28%     94.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           35035581      2.82%     97.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14833924      1.19%     98.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10762652      0.87%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3477355      0.28%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2057333      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             409010      0.03%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             336305      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1241676349                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.172105                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6096418                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          861120                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            98134377                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           13413412                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  61050                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 16791                       # number of misc regfile writes
system.cpu0.numCycles                      1573725796                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   430081492                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              362998770                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            148347158                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4687925                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               103862088                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             255662819                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               431772                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            376090003                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             283267852                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          221577621                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 92982871                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6083234                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3430692                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            265568880                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                73230531                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            18875                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       376071128                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     412833048                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1931367                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 57890041                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1966811                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1496013939                       # The number of ROB reads
system.cpu0.rob.rob_writes                  571359389                       # The number of ROB writes
system.cpu0.timesIdled                        3684492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                35820                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.395502                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26091603                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            29516890                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          4275943                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         54145105                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1510188                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1823799                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          313611                       # Number of indirect misses.
system.cpu1.branchPred.lookups               60787695                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       235137                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        182761                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3576899                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  35936253                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11230916                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        4778946                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       82362471                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           203774283                       # Number of instructions committed
system.cpu1.commit.committedOps             205975553                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1181865097                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174280                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.934079                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1113093456     94.18%     94.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     30958431      2.62%     96.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8504474      0.72%     97.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     11386251      0.96%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2883809      0.24%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1281631      0.11%     98.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1624201      0.14%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       901928      0.08%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11230916      0.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1181865097                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    102319                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2800999                       # Number of function calls committed.
system.cpu1.commit.int_insts                200560498                       # Number of committed integer instructions.
system.cpu1.commit.loads                     66064183                       # Number of loads committed
system.cpu1.commit.membars                    3355223                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3378824      1.64%      1.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       119363548     57.95%     59.59% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        2294698      1.11%     60.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1074822      0.52%     61.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         15734      0.01%     61.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         47202      0.02%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          7867      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         7867      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     61.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       66231178     32.15%     93.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      13530164      6.57%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        15766      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         7883      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        205975553                       # Class of committed instruction
system.cpu1.commit.refs                      79784991                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  203774283                       # Number of Instructions Simulated
system.cpu1.committedOps                    205975553                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.258097                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.258097                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            952995488                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               704352                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            21681488                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             307123640                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               128072618                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                100024823                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3639708                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1504219                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             10230185                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   60787695                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21078038                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1048121988                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1100430                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         9553                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     364264037                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                1245                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         3189                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                8678498                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036123                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         142487598                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          27601791                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.216465                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1194962822                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.307815                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.855682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               990023824     82.85%     82.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               128564900     10.76%     93.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                27685719      2.32%     95.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                21902693      1.83%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                21953866      1.84%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2461454      0.21%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  382700      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  136892      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 1850774      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1194962822                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    86655                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   63006                       # number of floating regfile writes
system.cpu1.idleCycles                      487824907                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3797003                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                41525454                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.165349                       # Inst execution rate
system.cpu1.iew.exec_refs                   126339073                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  14409093                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               25920674                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             98615091                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1949739                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           903203                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            15296847                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          286142781                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            111929980                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2269818                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            278246838                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                261373                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            320892814                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3639708                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            320749959                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      5219436                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          672390                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5855                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         3951                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          503                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     32550908                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1576039                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          3951                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1633415                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2163588                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                199175309                       # num instructions consuming a value
system.cpu1.iew.wb_count                    249774925                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.780702                       # average fanout of values written-back
system.cpu1.iew.wb_producers                155496558                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.148429                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     250526690                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               359638128                       # number of integer regfile reads
system.cpu1.int_regfile_writes              194272933                       # number of integer regfile writes
system.cpu1.ipc                              0.121093                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.121093                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3440215      1.23%      1.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            145003081     51.69%     52.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3251457      1.16%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1076727      0.38%     54.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  3      0.00%     54.46% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              15734      0.01%     54.47% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              47202      0.02%     54.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             21      0.00%     54.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               7867      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              7867      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           113320916     40.40%     94.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           14321807      5.11%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          15838      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          7921      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             280516656                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 102453                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             204908                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       102386                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            102613                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4228766                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.015075                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 974348     23.04%     23.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5355      0.13%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                     23      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3010743     71.20%     94.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               238297      5.64%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             281202754                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1760900712                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    249672539                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        366209888                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 279919265                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                280516656                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6223516                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       80167228                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           880720                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1444570                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     46504266                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1194962822                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.234749                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.755389                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1043213616     87.30%     87.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           83608727      7.00%     94.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           35601909      2.98%     97.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           15028004      1.26%     98.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10960545      0.92%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3673605      0.31%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2082511      0.17%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             436412      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             357493      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1194962822                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.166698                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5472505                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          803595                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            98615091                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15296847                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 178780                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 78670                       # number of misc regfile writes
system.cpu1.numCycles                      1682787729                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   320930138                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              355154989                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            155767414                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4777260                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               135035510                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             245621664                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               402760                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            387764335                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             292827043                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          227784829                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                102410068                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5021698                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3639708                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            254226150                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                72017415                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            86668                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       387677667                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     344496397                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           1721804                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 55283294                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       1750912                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1458387140                       # The number of ROB reads
system.cpu1.rob.rob_writes                  589784047                       # The number of ROB writes
system.cpu1.timesIdled                        5062106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         16583488                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               305582                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            18201421                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                 41                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              65597799                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     46490275                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      90887207                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      3446730                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2072434                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38387542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     30159753                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     76836120                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       32232187                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           43276826                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      7473339                       # Transaction distribution
system.membus.trans_dist::WritebackClean          133                       # Transaction distribution
system.membus.trans_dist::CleanEvict         36948379                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           145997                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          81916                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2942268                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2938935                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      43276822                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18353                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    137102968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              137102968                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3436110912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3436110912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           174924                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          46465356                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                46465356    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            46465356                       # Request fanout histogram
system.membus.respLayer1.occupancy       242801775402                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        130951609581                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              23960                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        11980                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17950478.797997                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   45955564.072574                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        11980    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        20000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1374416000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          11980                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   786856740000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 215046736000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     15009475                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15009475                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     15009475                       # number of overall hits
system.cpu0.icache.overall_hits::total       15009475                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3560086                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3560086                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3560086                       # number of overall misses
system.cpu0.icache.overall_misses::total      3560086                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 248545072421                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 248545072421                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 248545072421                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 248545072421                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     18569561                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     18569561                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     18569561                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     18569561                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.191716                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.191716                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.191716                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.191716                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69814.345053                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69814.345053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69814.345053                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69814.345053                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       195398                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2862                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.273235                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      3309510                       # number of writebacks
system.cpu0.icache.writebacks::total          3309510                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       249566                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       249566                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       249566                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       249566                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      3310520                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      3310520                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      3310520                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      3310520                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 230037362933                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 230037362933                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 230037362933                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 230037362933                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.178277                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.178277                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.178277                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.178277                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69486.776377                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69486.776377                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69486.776377                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69486.776377                       # average overall mshr miss latency
system.cpu0.icache.replacements               3309510                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     15009475                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15009475                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3560086                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3560086                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 248545072421                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 248545072421                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     18569561                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     18569561                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.191716                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.191716                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69814.345053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69814.345053                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       249566                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       249566                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      3310520                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      3310520                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 230037362933                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 230037362933                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.178277                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.178277                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69486.776377                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69486.776377                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.996015                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           18320113                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          3310552                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.533854                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.996015                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999875                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999875                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         40449642                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        40449642                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     65520954                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        65520954                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     65520954                       # number of overall hits
system.cpu0.dcache.overall_hits::total       65520954                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     31525986                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      31525986                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     31525986                       # number of overall misses
system.cpu0.dcache.overall_misses::total     31525986                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2753387118897                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2753387118897                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2753387118897                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2753387118897                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     97046940                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     97046940                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     97046940                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97046940                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.324853                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.324853                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.324853                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.324853                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87337.065965                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87337.065965                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87337.065965                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87337.065965                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    376773293                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       142107                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          5899961                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1976                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.860302                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.916498                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15208661                       # number of writebacks
system.cpu0.dcache.writebacks::total         15208661                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     16170059                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     16170059                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     16170059                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     16170059                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15355927                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15355927                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15355927                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15355927                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1503492809442                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1503492809442                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1503492809442                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1503492809442                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.158232                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.158232                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.158232                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.158232                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 97909.609068                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97909.609068                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 97909.609068                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97909.609068                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15208642                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     59176988                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       59176988                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     27643562                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     27643562                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2446518258500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2446518258500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     86820550                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     86820550                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.318399                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.318399                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88502.279789                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88502.279789                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     14043737                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     14043737                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13599825                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13599825                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1343674367000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1343674367000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.156643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.156643                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98800.857143                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98800.857143                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6343966                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6343966                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3882424                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3882424                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 306868860397                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 306868860397                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     10226390                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10226390                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.379648                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.379648                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 79040.532512                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79040.532512                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2126322                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2126322                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1756102                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1756102                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 159818442442                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 159818442442                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.171723                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.171723                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 91007.494122                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 91007.494122                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1285424                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1285424                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        58960                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        58960                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2505636000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2505636000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1344384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1344384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.043857                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.043857                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42497.218453                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42497.218453                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        39034                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        39034                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        19926                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        19926                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    579190500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    579190500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014822                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014822                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 29067.073171                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29067.073171                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1264266                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1264266                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        43307                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        43307                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    467244500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    467244500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1307573                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1307573                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.033120                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033120                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10789.121851                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10789.121851                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        43113                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        43113                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    424158500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    424158500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.032972                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.032972                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9838.297033                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9838.297033                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       843500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       843500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       816500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       816500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       133114                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         133114                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        70280                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        70280                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1826935905                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1826935905                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       203394                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       203394                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.345536                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.345536                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 25995.103941                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 25995.103941                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        70277                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        70277                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1756603905                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1756603905                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.345522                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.345522                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 24995.431009                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24995.431009                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.835075                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           83723414                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15358672                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.451214                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.835075                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.994846                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.994846                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        215163222                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       215163222                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              919276                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1686969                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1072633                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1812119                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5490997                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             919276                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1686969                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1072633                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1812119                       # number of overall hits
system.l2.overall_hits::total                 5490997                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2390879                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13497020                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3639685                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13036306                       # number of demand (read+write) misses
system.l2.demand_misses::total               32563890                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2390879                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13497020                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3639685                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13036306                       # number of overall misses
system.l2.overall_misses::total              32563890                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 214538793440                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1457333073932                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 315100704381                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1407098927918                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3394071499671                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 214538793440                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1457333073932                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 315100704381                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1407098927918                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3394071499671                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         3310155                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15183989                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4712318                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14848425                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             38054887                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        3310155                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15183989                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4712318                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14848425                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            38054887                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.722286                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.888898                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.772377                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.877959                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.855708                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.722286                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.888898                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.772377                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.877959                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.855708                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 89732.183619                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107974.432425                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86573.619525                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107936.936117                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104228.072864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 89732.183619                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107974.432425                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86573.619525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107936.936117                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104228.072864                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             562158                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     15605                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.024223                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  13646524                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             7473304                       # number of writebacks
system.l2.writebacks::total                   7473304                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          12148                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         250976                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          11869                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         232759                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              507752                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         12148                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        250976                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         11869                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        232759                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             507752                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2378731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13246044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3627816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12803547                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          32056138                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2378731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13246044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3627816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12803547                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     14347082                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         46403220                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 189927213021                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1309042516226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 278040916961                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1264396235597                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3041406881805                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 189927213021                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1309042516226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 278040916961                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1264396235597                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1259496750620                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4300903632425                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.718616                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.872369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.769858                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.862283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.842366                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.718616                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.872369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.769858                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.862283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.219376                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 79843.922251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98825.167441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76641.405452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98753.590360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94877.520237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 79843.922251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98825.167441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76641.405452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98753.590360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87787.659583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92685.456579                       # average overall mshr miss latency
system.l2.replacements                       76033596                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8361526                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8361526                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           33                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             33                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      8361559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8361559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           33                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           33                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     27032812                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         27032812                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          133                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            133                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     27032945                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     27032945                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          133                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          133                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     14347082                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       14347082                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1259496750620                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1259496750620                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87787.659583                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87787.659583                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8721                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1809                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10530                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         23947                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         14732                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              38679                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    108725000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     87622500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    196347500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        32668                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        16541                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            49209                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.733042                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.890635                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.786015                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4540.234685                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5947.766766                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5076.333411                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          139                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           74                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             213                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        23808                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        14658                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         38466                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    489488494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    299505494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    788993988                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.728787                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.886162                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.781686                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20559.832577                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20432.903125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20511.464358                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          4574                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1142                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               5716                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         8506                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         7969                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            16475                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     35236000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     21236000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     56472000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        13080                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         9111                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          22191                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.650306                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.874657                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.742418                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4142.487656                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2664.826202                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3427.738998                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          144                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           83                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           227                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         8362                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         7886                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        16248                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    173362462                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    160886982                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    334249444                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.639297                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.865547                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.732189                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20732.176752                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20401.595486                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20571.728459                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           145966                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           182021                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                327987                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1559935                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1469096                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3029031                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 155672922905                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 144418453430                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  300091376335                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1705901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1651117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3357018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.914435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.889759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.902298                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99794.493299                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98304.299671                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99071.741535                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        50017                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        41128                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91145                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1509918                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1427968                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2937886                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 137102741938                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 127197320446                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 264300062384                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.885115                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.864850                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.875148                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90801.448779                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 89075.749909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89962.667845                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        919276                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1072633                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1991909                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2390879                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3639685                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6030564                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 214538793440                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 315100704381                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 529639497821                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      3310155                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4712318                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        8022473                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.722286                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.772377                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.751709                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 89732.183619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86573.619525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87825.864682                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        12148                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        11869                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         24017                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2378731                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3627816                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6006547                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 189927213021                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 278040916961                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 467968129982                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.718616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.769858                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.748715                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 79843.922251                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76641.405452                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77909.675889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1541003                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1630098                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3171101                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     11937085                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11567210                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        23504295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1301660151027                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1262680474488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2564340625515                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13478088                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     13197308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26675396                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.885666                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.876483                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.881123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109043.384631                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109160.331185                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109100.937744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       200959                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       191631                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       392590                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     11736126                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11375579                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     23111705                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1171939774288                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1137198915151                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2309138689439                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.870756                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.861962                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.866405                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99857.463552                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 99968.442499                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99912.087379                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         4278                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1637                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              5915                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         9794                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         8867                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           18661                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     10447999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      8085500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     18533499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        14072                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        10504                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         24576                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.695992                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.844155                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.759318                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1066.775475                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   911.864216                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total   993.167515                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          187                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          129                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          316                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         9607                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         8738                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        18345                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    186038494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    170458998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    356497492                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.682703                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.831874                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.746460                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19364.889560                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19507.781872                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19432.951322                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998353                       # Cycle average of tags in use
system.l2.tags.total_refs                    87132061                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  76039885                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.145873                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.285462                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.090382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        6.963215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        3.920020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        6.725165                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.014110                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.504460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.048287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.108800                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.061250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.105081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.172095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999974                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.078125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 664404797                       # Number of tag accesses
system.l2.tags.data_accesses                664404797                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     152238848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     848531456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     232180224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     820204736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    904653248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2957808512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    152238848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    232180224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     384419072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    478293696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       478293696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2378732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13258304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3627816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12815699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     14135207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            46215758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      7473339                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            7473339                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        151949616                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        846919365                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        231739114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        818646462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    902934534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2952189091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    151949616                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    231739114                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        383688730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      477385005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            477385005                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      477385005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       151949616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       846919365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       231739114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       818646462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    902934534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3429574096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7252177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2378661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  12908671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3627772.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12481426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  14083075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000244572250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       448811                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       448811                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            76477811                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6828264                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    46215756                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    7473472                       # Number of write requests accepted
system.mem_ctrls.readBursts                  46215756                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  7473472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 736151                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                221295                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1121518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1218900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2120895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1413439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1450025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           4269110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5187844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5482350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           4467772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           4444654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          3947661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4011621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2175945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1811065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1229005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1127801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            304242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            386002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            397931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            465030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            361079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            466174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            603862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            619706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            449957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            453995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           458500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           668372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           765143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           331303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           267821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           253062                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.81                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1672325149100                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               227398025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2525067742850                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36770.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55520.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 28794649                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4513149                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              46215756                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              7473472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8137926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6992835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6051573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 5183010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 4265022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 3385740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2689439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2157469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1716113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1356825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1082581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 937835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 596309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 386071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 252522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 155261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  85250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  40194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   6315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 215996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 352205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 424773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 456747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 469601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 474037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 476149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 479572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 484740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 498155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 478680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 473698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 469397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 465955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 462656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 463126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  32752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     19423985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.745765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.183739                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.325511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11326622     58.31%     58.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      4309289     22.19%     80.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1402352      7.22%     87.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       744531      3.83%     91.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       433262      2.23%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       298138      1.53%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       190000      0.98%     96.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       139712      0.72%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       580079      2.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     19423985                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       448811                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     101.333330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     80.449508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     74.152833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          32864      7.32%      7.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        144664     32.23%     39.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         91861     20.47%     60.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        59799     13.32%     73.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        39699      8.85%     82.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        27149      6.05%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        19177      4.27%     92.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255        13009      2.90%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         8121      1.81%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         5014      1.12%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         2786      0.62%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1742      0.39%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         1077      0.24%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          671      0.15%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          416      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          263      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          175      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          112      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           68      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           46      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           33      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           17      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767           12      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        448811                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       448811                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.158648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.147848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.621974                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           416302     92.76%     92.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7313      1.63%     94.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15341      3.42%     97.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7023      1.56%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2202      0.49%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              477      0.11%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              128      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        448811                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2910694720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                47113664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               464139456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2957808384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            478302208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2905.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       463.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2952.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    477.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1001903412498                       # Total gap between requests
system.mem_ctrls.avgGap                      18661.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    152234304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    826154944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    232177408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    798811264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    901316800                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    464139456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 151945080.186546832323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 824585365.546730518341                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 231736303.507943898439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 797293634.701393127441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 899604424.568340301514                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 463257656.169664740562                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2378732                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13258303                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3627816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12815699                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     14135206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      7473472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  91241579730                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 760056213239                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 127771888881                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 733819277102                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 812178783898                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24946745044132                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38357.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57326.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35220.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57259.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57457.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3338039.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          73398164700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          39012061110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        165758841360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19043358660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     79089416640.001434                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     450578467800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5296435680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       832176745950.022461                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        830.595727                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10032569543                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  33455760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 958415146457                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          65289095340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          34701961965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        158965538340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        18813015720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     79089416640.001434                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     452640708990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3559811520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       813059548515.022461                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        811.514849                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5469415149                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  33455760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 962978300851                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              31622                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        15812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10151629.395396                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   65269312.652787                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        15812    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1595610000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          15812                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   841385912000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 160517564000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16039920                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16039920                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16039920                       # number of overall hits
system.cpu1.icache.overall_hits::total       16039920                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      5038109                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       5038109                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      5038109                       # number of overall misses
system.cpu1.icache.overall_misses::total      5038109                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 360100737803                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 360100737803                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 360100737803                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 360100737803                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21078029                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21078029                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21078029                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21078029                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.239022                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.239022                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.239022                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.239022                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71475.376536                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71475.376536                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71475.376536                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71475.376536                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       561934                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             5493                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   102.300018                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4711737                       # number of writebacks
system.cpu1.icache.writebacks::total          4711737                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       325622                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       325622                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       325622                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       325622                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4712487                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4712487                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4712487                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4712487                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 334615145313                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 334615145313                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 334615145313                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 334615145313                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.223573                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.223573                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.223573                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.223573                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71006.062258                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71006.062258                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71006.062258                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71006.062258                       # average overall mshr miss latency
system.cpu1.icache.replacements               4711737                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16039920                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16039920                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      5038109                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      5038109                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 360100737803                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 360100737803                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21078029                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21078029                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.239022                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.239022                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71475.376536                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71475.376536                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       325622                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       325622                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4712487                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4712487                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 334615145313                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 334615145313                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.223573                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.223573                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71006.062258                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71006.062258                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.992711                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20817128                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4712519                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             4.417410                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.992711                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999772                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999772                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46868545                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46868545                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     68464924                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        68464924                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     68464924                       # number of overall hits
system.cpu1.dcache.overall_hits::total       68464924                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     31226474                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      31226474                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     31226474                       # number of overall misses
system.cpu1.dcache.overall_misses::total     31226474                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2679557289838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2679557289838                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2679557289838                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2679557289838                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     99691398                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     99691398                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     99691398                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     99691398                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.313231                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.313231                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.313231                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.313231                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85810.434116                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85810.434116                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85810.434116                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85810.434116                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    366876784                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       147838                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          5747500                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2062                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.832411                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.696411                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14915565                       # number of writebacks
system.cpu1.dcache.writebacks::total         14915565                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     16200831                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     16200831                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     16200831                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     16200831                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15025643                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15025643                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15025643                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15025643                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1452546496534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1452546496534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1452546496534                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1452546496534                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150722                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150722                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150722                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150722                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96671.170514                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96671.170514                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96671.170514                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96671.170514                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14915561                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     60071425                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       60071425                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     27238531                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     27238531                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2382265954000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2382265954000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     87309956                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     87309956                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.311975                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.311975                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87459.413799                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87459.413799                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     13920812                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     13920812                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     13317719                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     13317719                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1303049230000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1303049230000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.152534                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.152534                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97843.274062                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97843.274062                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      8393499                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8393499                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3987943                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3987943                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 297291335838                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 297291335838                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     12381442                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12381442                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.322090                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322090                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74547.538879                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74547.538879                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2280019                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2280019                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1707924                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1707924                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 149497266534                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 149497266534                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.137942                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.137942                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87531.568462                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87531.568462                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1115373                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1115373                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        84747                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        84747                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4652572500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4652572500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1200120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1200120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.070615                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.070615                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 54899.553967                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54899.553967                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        38895                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        38895                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        45852                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        45852                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2886312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2886312500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.038206                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.038206                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 62948.453721                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62948.453721                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1109644                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1109644                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        44825                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        44825                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    421253500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    421253500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1154469                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1154469                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.038827                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.038827                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9397.735639                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9397.735639                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        44811                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        44811                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    376637500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    376637500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.038815                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.038815                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8405.023320                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8405.023320                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2905500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2905500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2710500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2710500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       124735                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         124735                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        58026                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        58026                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1317698473                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1317698473                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       182761                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       182761                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.317497                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.317497                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 22708.759401                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 22708.759401                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          200                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          200                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        57826                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        57826                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1251822973                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1251822973                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.316402                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.316402                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 21648.099004                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 21648.099004                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.836825                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           86016395                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15061879                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.710867                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.836825                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994901                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994901                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        219519346                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       219519346                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1001903476000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          35006213                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15834863                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29783871                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        68560316                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         24940767                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              32                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          155288                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         87702                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         242990                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          222                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3412507                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3412510                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       8023006                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26983206                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        24576                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        24576                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      9930185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45941759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     14136541                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     44974351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             114982836                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    423658624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1945129792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    603139456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1904894720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4876822592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       101510063                       # Total snoops (count)
system.tol2bus.snoopTraffic                 501592960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        139662896                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.271934                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.477158                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              103757256     74.29%     74.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1               33832421     24.22%     98.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2073027      1.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    192      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          139662896                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        76565889692                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       23103780383                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4974248007                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22652792996                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        7076902105                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            48023                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
