{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714002409943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714002409944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 18:46:49 2024 " "Processing started: Wed Apr 24 18:46:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714002409944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714002409944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714002409944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714002410566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714002410566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "appx_match_check.sv 3 3 " "Found 3 design units, including 3 entities, in source file appx_match_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "appx_match_check.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/appx_match_check.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428265 ""} { "Info" "ISGN_ENTITY_NAME" "2 exact_match " "Found entity 2: exact_match" {  } { { "appx_match_check.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/appx_match_check.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428265 ""} { "Info" "ISGN_ENTITY_NAME" "3 appx_match " "Found entity 3: appx_match" {  } { { "appx_match_check.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/appx_match_check.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714002428265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dont_care_generate.sv 1 1 " "Found 1 design units, including 1 entities, in source file dont_care_generate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dont_care_generate " "Found entity 1: dont_care_generate" {  } { { "dont_care_generate.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/dont_care_generate.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714002428268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_alu.sv 4 4 " "Found 4 design units, including 4 entities, in source file mips_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_32bit " "Found entity 1: and_32bit" {  } { { "mips_alu.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428270 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_32bit " "Found entity 2: or_32bit" {  } { { "mips_alu.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428270 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux4to1 " "Found entity 3: mux4to1" {  } { { "mips_alu.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428270 ""} { "Info" "ISGN_ENTITY_NAME" "4 mips_alu " "Found entity 4: mips_alu" {  } { { "mips_alu.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714002428270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipsmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mipsmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mipsmem.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714002428272 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mipsmulti.sv(123) " "Verilog HDL warning at mipsmulti.sv(123): extended using \"x\" or \"z\"" {  } { { "mipsmulti.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 123 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1714002428276 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mipsmulti.sv(129) " "Verilog HDL warning at mipsmulti.sv(129): extended using \"x\" or \"z\"" {  } { { "mipsmulti.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 129 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1714002428277 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mipsmulti.sv(141) " "Verilog HDL warning at mipsmulti.sv(141): extended using \"x\" or \"z\"" {  } { { "mipsmulti.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 141 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1714002428277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipsmulti.sv 7 7 " "Found 7 design units, including 7 entities, in source file mipsmulti.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "mipsmulti.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428278 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "mipsmulti.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428278 ""} { "Info" "ISGN_ENTITY_NAME" "3 maindec " "Found entity 3: maindec" {  } { { "mipsmulti.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428278 ""} { "Info" "ISGN_ENTITY_NAME" "4 aludec " "Found entity 4: aludec" {  } { { "mipsmulti.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428278 ""} { "Info" "ISGN_ENTITY_NAME" "5 datapath " "Found entity 5: datapath" {  } { { "mipsmulti.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 213 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428278 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux3 " "Found entity 6: mux3" {  } { { "mipsmulti.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428278 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux4 " "Found entity 7: mux4" {  } { { "mipsmulti.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714002428278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipsparts.sv 7 7 " "Found 7 design units, including 7 entities, in source file mipsparts.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "mipsparts.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsparts.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428280 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder " "Found entity 2: adder" {  } { { "mipsparts.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsparts.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428280 ""} { "Info" "ISGN_ENTITY_NAME" "3 sl2 " "Found entity 3: sl2" {  } { { "mipsparts.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsparts.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428280 ""} { "Info" "ISGN_ENTITY_NAME" "4 signext " "Found entity 4: signext" {  } { { "mipsparts.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsparts.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428280 ""} { "Info" "ISGN_ENTITY_NAME" "5 flopr " "Found entity 5: flopr" {  } { { "mipsparts.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsparts.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428280 ""} { "Info" "ISGN_ENTITY_NAME" "6 flopenr " "Found entity 6: flopenr" {  } { { "mipsparts.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsparts.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428280 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2 " "Found entity 7: mux2" {  } { { "mipsparts.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsparts.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714002428280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipstop.sv 1 1 " "Found 1 design units, including 1 entities, in source file mipstop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "mipstop.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipstop.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714002428281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overflow " "Found entity 1: overflow" {  } { { "overflow.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714002428286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pattern_match.sv 1 1 " "Found 1 design units, including 1 entities, in source file pattern_match.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pattern_match " "Found entity 1: pattern_match" {  } { { "pattern_match.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/pattern_match.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714002428289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppa_32bit.sv 8 8 " "Found 8 design units, including 8 entities, in source file ppa_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gpbit " "Found entity 1: gpbit" {  } { { "ppa_32bit.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428292 ""} { "Info" "ISGN_ENTITY_NAME" "2 gpblk " "Found entity 2: gpblk" {  } { { "ppa_32bit.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428292 ""} { "Info" "ISGN_ENTITY_NAME" "3 carry_generate " "Found entity 3: carry_generate" {  } { { "ppa_32bit.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428292 ""} { "Info" "ISGN_ENTITY_NAME" "4 sum " "Found entity 4: sum" {  } { { "ppa_32bit.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428292 ""} { "Info" "ISGN_ENTITY_NAME" "5 ppa_16_bit_carry_generate " "Found entity 5: ppa_16_bit_carry_generate" {  } { { "ppa_32bit.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428292 ""} { "Info" "ISGN_ENTITY_NAME" "6 ppa_32_bit_carry_generate " "Found entity 6: ppa_32_bit_carry_generate" {  } { { "ppa_32bit.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428292 ""} { "Info" "ISGN_ENTITY_NAME" "7 sum_32bit " "Found entity 7: sum_32bit" {  } { { "ppa_32bit.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428292 ""} { "Info" "ISGN_ENTITY_NAME" "8 ppa_32bit " "Found entity 8: ppa_32bit" {  } { { "ppa_32bit.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002428292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714002428292 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OF mips_alu.sv(57) " "Verilog HDL Implicit Net warning at mips_alu.sv(57): created implicit net for \"OF\"" {  } { { "mips_alu.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714002428370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips " "Elaborating entity \"mips\" for hierarchy \"mips:mips\"" {  } { { "mipstop.sv" "mips" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipstop.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:mips\|controller:c " "Elaborating entity \"controller\" for hierarchy \"mips:mips\|controller:c\"" {  } { { "mipsmulti.sv" "c" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec mips:mips\|controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"mips:mips\|controller:c\|maindec:md\"" {  } { { "mipsmulti.sv" "md" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec mips:mips\|controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"mips:mips\|controller:c\|aludec:ad\"" {  } { { "mipsmulti.sv" "ad" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:mips\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"mips:mips\|datapath:dp\"" {  } { { "mipsmulti.sv" "dp" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr mips:mips\|datapath:dp\|flopenr:pcreg " "Elaborating entity \"flopenr\" for hierarchy \"mips:mips\|datapath:dp\|flopenr:pcreg\"" {  } { { "mipsmulti.sv" "pcreg" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"mips:mips\|datapath:dp\|mux2:pcmux\"" {  } { { "mipsmulti.sv" "pcmux" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile mips:mips\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"mips:mips\|datapath:dp\|regfile:rf\"" {  } { { "mipsmulti.sv" "rf" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr mips:mips\|datapath:dp\|flopr:wdreg " "Elaborating entity \"flopr\" for hierarchy \"mips:mips\|datapath:dp\|flopr:wdreg\"" {  } { { "mipsmulti.sv" "wdreg" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mips:mips\|datapath:dp\|mux2:wrmux " "Elaborating entity \"mux2\" for hierarchy \"mips:mips\|datapath:dp\|mux2:wrmux\"" {  } { { "mipsmulti.sv" "wrmux" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext mips:mips\|datapath:dp\|signext:se " "Elaborating entity \"signext\" for hierarchy \"mips:mips\|datapath:dp\|signext:se\"" {  } { { "mipsmulti.sv" "se" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mips:mips\|datapath:dp\|mux4:srcbmux " "Elaborating entity \"mux4\" for hierarchy \"mips:mips\|datapath:dp\|mux4:srcbmux\"" {  } { { "mipsmulti.sv" "srcbmux" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_alu mips:mips\|datapath:dp\|mips_alu:alu " "Elaborating entity \"mips_alu\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\"" {  } { { "mipsmulti.sv" "alu" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pattern_match mips:mips\|datapath:dp\|mips_alu:alu\|pattern_match:pattern_match_circ " "Elaborating entity \"pattern_match\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|pattern_match:pattern_match_circ\"" {  } { { "mips_alu.sv" "pattern_match_circ" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 pattern_match.sv(21) " "Verilog HDL assignment warning at pattern_match.sv(21): truncated value with size 4 to match size of target (3)" {  } { { "pattern_match.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/pattern_match.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714002428798 "|top|mips:mips|datapath:dp|mips_alu:alu|pattern_match:pattern_match_circ"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dont_care_generate mips:mips\|datapath:dp\|mips_alu:alu\|pattern_match:pattern_match_circ\|dont_care_generate:dont_care_gen_circ " "Elaborating entity \"dont_care_generate\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|pattern_match:pattern_match_circ\|dont_care_generate:dont_care_gen_circ\"" {  } { { "pattern_match.sv" "dont_care_gen_circ" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/pattern_match.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "appx_match mips:mips\|datapath:dp\|mips_alu:alu\|pattern_match:pattern_match_circ\|appx_match:appx_match_for_block\[0\].appx_match_check_circ " "Elaborating entity \"appx_match\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|pattern_match:pattern_match_circ\|appx_match:appx_match_for_block\[0\].appx_match_check_circ\"" {  } { { "pattern_match.sv" "appx_match_for_block\[0\].appx_match_check_circ" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/pattern_match.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exact_match mips:mips\|datapath:dp\|mips_alu:alu\|pattern_match:pattern_match_circ\|appx_match:appx_match_for_block\[0\].appx_match_check_circ\|exact_match:match0 " "Elaborating entity \"exact_match\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|pattern_match:pattern_match_circ\|appx_match:appx_match_for_block\[0\].appx_match_check_circ\|exact_match:match0\"" {  } { { "appx_match_check.sv" "match0" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/appx_match_check.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 mips:mips\|datapath:dp\|mips_alu:alu\|pattern_match:pattern_match_circ\|appx_match:appx_match_for_block\[0\].appx_match_check_circ\|mux2_1:appx_match_0 " "Elaborating entity \"mux2_1\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|pattern_match:pattern_match_circ\|appx_match:appx_match_for_block\[0\].appx_match_check_circ\|mux2_1:appx_match_0\"" {  } { { "appx_match_check.sv" "appx_match_0" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/appx_match_check.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002428864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_32bit mips:mips\|datapath:dp\|mips_alu:alu\|and_32bit:and_circ " "Elaborating entity \"and_32bit\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|and_32bit:and_circ\"" {  } { { "mips_alu.sv" "and_circ" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002429213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_32bit mips:mips\|datapath:dp\|mips_alu:alu\|or_32bit:or_circ " "Elaborating entity \"or_32bit\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|or_32bit:or_circ\"" {  } { { "mips_alu.sv" "or_circ" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002429225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppa_32bit mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder " "Elaborating entity \"ppa_32bit\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder\"" {  } { { "mips_alu.sv" "adder" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002429239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppa_32_bit_carry_generate mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder\|ppa_32_bit_carry_generate:carry_generate " "Elaborating entity \"ppa_32_bit_carry_generate\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder\|ppa_32_bit_carry_generate:carry_generate\"" {  } { { "ppa_32bit.sv" "carry_generate" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002429250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ppa_16_bit_carry_generate mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder\|ppa_32_bit_carry_generate:carry_generate\|ppa_16_bit_carry_generate:carry_lower_16bit " "Elaborating entity \"ppa_16_bit_carry_generate\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder\|ppa_32_bit_carry_generate:carry_generate\|ppa_16_bit_carry_generate:carry_lower_16bit\"" {  } { { "ppa_32bit.sv" "carry_lower_16bit" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002429267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpbit mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder\|ppa_32_bit_carry_generate:carry_generate\|ppa_16_bit_carry_generate:carry_lower_16bit\|gpbit:gpbit0 " "Elaborating entity \"gpbit\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder\|ppa_32_bit_carry_generate:carry_generate\|ppa_16_bit_carry_generate:carry_lower_16bit\|gpbit:gpbit0\"" {  } { { "ppa_32bit.sv" "gpbit0" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002429302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_generate mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder\|ppa_32_bit_carry_generate:carry_generate\|ppa_16_bit_carry_generate:carry_lower_16bit\|carry_generate:carry1 " "Elaborating entity \"carry_generate\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder\|ppa_32_bit_carry_generate:carry_generate\|ppa_16_bit_carry_generate:carry_lower_16bit\|carry_generate:carry1\"" {  } { { "ppa_32bit.sv" "carry1" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002429345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpblk mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder\|ppa_32_bit_carry_generate:carry_generate\|ppa_16_bit_carry_generate:carry_lower_16bit\|gpblk:level1_blk1 " "Elaborating entity \"gpblk\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder\|ppa_32_bit_carry_generate:carry_generate\|ppa_16_bit_carry_generate:carry_lower_16bit\|gpblk:level1_blk1\"" {  } { { "ppa_32bit.sv" "level1_blk1" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002429357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_32bit mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder\|sum_32bit:sum_generate " "Elaborating entity \"sum_32bit\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder\|sum_32bit:sum_generate\"" {  } { { "ppa_32bit.sv" "sum_generate" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002429489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder\|sum_32bit:sum_generate\|sum:sum_genereate_for_block\[0\].sum_circ " "Elaborating entity \"sum\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|ppa_32bit:adder\|sum_32bit:sum_generate\|sum:sum_genereate_for_block\[0\].sum_circ\"" {  } { { "ppa_32bit.sv" "sum_genereate_for_block\[0\].sum_circ" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/ppa_32bit.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002429515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mips:mips\|datapath:dp\|mips_alu:alu\|mux4to1:multiplexer " "Elaborating entity \"mux4to1\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|mux4to1:multiplexer\"" {  } { { "mips_alu.sv" "multiplexer" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002429572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflow mips:mips\|datapath:dp\|mips_alu:alu\|overflow:of " "Elaborating entity \"overflow\" for hierarchy \"mips:mips\|datapath:dp\|mips_alu:alu\|overflow:of\"" {  } { { "mips_alu.sv" "of" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mips_alu.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002429590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 mips:mips\|datapath:dp\|mux3:alumux " "Elaborating entity \"mux3\" for hierarchy \"mips:mips\|datapath:dp\|mux3:alumux\"" {  } { { "mipsmulti.sv" "alumux" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002429605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sl2 mips:mips\|datapath:dp\|sl2:immsh1 " "Elaborating entity \"sl2\" for hierarchy \"mips:mips\|datapath:dp\|sl2:immsh1\"" {  } { { "mipsmulti.sv" "immsh1" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmulti.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002429621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:mem " "Elaborating entity \"mem\" for hierarchy \"mem:mem\"" {  } { { "mipstop.sv" "mem" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipstop.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002429635 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "18 0 63 mipsmem.sv(11) " "Verilog HDL warning at mipsmem.sv(11): number of words (18) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "mipsmem.sv" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmem.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1714002429638 "|top|mem:mem"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/db/top.ram0_mem_1c3ed.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/db/top.ram0_mem_1c3ed.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1714002431113 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_0 " "Inferred RAM node \"mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1714002431160 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_1 " "Inferred RAM node \"mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1714002431165 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "mem:mem\|RAM " "RAM logic \"mem:mem\|RAM\" is uninferred because MIF is not supported for the selected family" {  } { { "mipsmem.sv" "RAM" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/mipsmem.sv" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714002431169 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714002431169 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/db/top.ram0_mem_1c3ed.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/db/top.ram0_mem_1c3ed.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1714002431981 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"mips:mips\|datapath:dp\|regfile:rf\|rf_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714002432815 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714002432815 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714002432815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mips:mips\|datapath:dp\|regfile:rf\|altsyncram:rf_rtl_0 " "Elaborated megafunction instantiation \"mips:mips\|datapath:dp\|regfile:rf\|altsyncram:rf_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002433486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mips:mips\|datapath:dp\|regfile:rf\|altsyncram:rf_rtl_0 " "Instantiated megafunction \"mips:mips\|datapath:dp\|regfile:rf\|altsyncram:rf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714002433486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714002433486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714002433486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714002433486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714002433486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714002433486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714002433486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714002433486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714002433486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714002433486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714002433486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714002433486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714002433486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714002433486 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714002433486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j6d1 " "Found entity 1: altsyncram_j6d1" {  } { { "db/altsyncram_j6d1.tdf" "" { Text "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/db/altsyncram_j6d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714002433649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714002433649 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714002436767 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714002444256 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/afeef/OneDrive/Documents/ECE 469/HDL_Labs/Lab_7/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714002444538 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714002445306 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714002445306 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4550 " "Implemented 4550 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714002446184 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714002446184 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4419 " "Implemented 4419 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714002446184 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714002446184 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714002446184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714002446233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 18:47:26 2024 " "Processing ended: Wed Apr 24 18:47:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714002446233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714002446233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714002446233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714002446233 ""}
