

================================================================
== Vivado HLS Report for 'k2c_dense'
================================================================
* Date:           Tue Apr 23 19:23:15 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5_Base_line
* Solution:       Base_line
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.348|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_3_fu_236          |k2c_dot_3          |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_affine_matmul_fu_261  |k2c_affine_matmul  |    ?|    ?|    ?|    ?|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|        60|          1|          1|     ?|    yes   |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|        13|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|        60|          1|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     589|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     88|   14972|   10873|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     519|
|Register         |        0|      -|    1214|     256|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     88|   16186|   12237|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|     11|       6|       9|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------+---------+-------+-------+------+
    |           Instance           |        Module        | BRAM_18K| DSP48E|   FF  |  LUT |
    +------------------------------+----------------------+---------+-------+-------+------+
    |grp_k2c_affine_matmul_fu_261  |k2c_affine_matmul     |        0|     24|   1817|  1239|
    |grp_k2c_dot_3_fu_236          |k2c_dot_3             |        0|     39|  10422|  7315|
    |sample0_fadd_32nscud_U193     |sample0_fadd_32nscud  |        0|      2|    324|   236|
    |sample0_fdiv_32nsrcU_U194     |sample0_fdiv_32nsrcU  |        0|      0|   1438|   846|
    |sample0_fexp_32nssc4_U195     |sample0_fexp_32nssc4  |        0|      7|    444|  1042|
    |sample0_mul_64s_6bkb_U196     |sample0_mul_64s_6bkb  |        0|     16|    527|   195|
    +------------------------------+----------------------+---------+-------+-------+------+
    |Total                         |                      |        0|     88|  14972| 10873|
    +------------------------------+----------------------+---------+-------+-------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_70_fu_429_p2           |     +    |      0|  0|  21|          14|           1|
    |i_71_fu_373_p2           |     +    |      0|  0|  71|          64|          64|
    |i_fu_388_p2              |     +    |      0|  0|  21|          14|           1|
    |j_fu_352_p2              |     +    |      0|  0|  71|           1|          64|
    |tmp_29_fu_315_p2         |     +    |      0|  0|  71|          64|           2|
    |tmp_i_50_fu_362_p2       |     +    |      0|  0|  22|          15|          15|
    |exitcond8_fu_383_p2      |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_fu_424_p2       |   icmp   |      0|  0|  29|          64|          64|
    |exitcond_i_fu_347_p2     |   icmp   |      0|  0|  29|          64|          64|
    |icmp_fu_332_p2           |   icmp   |      0|  0|  29|          63|           1|
    |tmp_fu_309_p2            |   icmp   |      0|  0|  29|          64|           2|
    |tmp_i_fu_338_p2          |   icmp   |      0|  0|  29|          64|          64|
    |outrows1_fu_408_p3       |  select  |      0|  0|  64|           1|          64|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |tmp_37_neg_fu_398_p2     |    xor   |      0|  0|  33|          32|          33|
    |tmp_42_neg_fu_439_p2     |    xor   |      0|  0|  33|          32|          33|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 589|         626|         542|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  129|         28|    1|         28|
    |ap_enable_reg_pp0_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter59  |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter59  |    9|          2|    1|          2|
    |bias_array_address0       |   15|          3|   14|         42|
    |bias_array_ce0            |   15|          3|    1|          3|
    |grp_fu_277_p0             |   15|          3|   32|         96|
    |grp_fu_277_p1             |   15|          3|   32|         96|
    |grp_fu_287_p1             |   15|          3|   32|         96|
    |i1_reg_225                |    9|          2|   14|         28|
    |i3_reg_214                |    9|          2|   14|         28|
    |i_i_reg_190               |    9|          2|   64|        128|
    |input_array_address0      |   15|          3|   14|         42|
    |input_array_ce0           |   15|          3|    1|          3|
    |input_shape_address0      |   15|          3|    3|          9|
    |input_shape_ce0           |   15|          3|    1|          3|
    |j_i_reg_202               |    9|          2|   64|        128|
    |kernel_array_address0     |   15|          3|   14|         42|
    |kernel_array_ce0          |   15|          3|    1|          3|
    |kernel_shape_address0     |   21|          4|    3|         12|
    |kernel_shape_ce0          |   15|          3|    1|          3|
    |output_array_address0     |   33|          6|   14|         84|
    |output_array_address1     |   15|          3|   14|         42|
    |output_array_ce0          |   21|          4|    1|          4|
    |output_array_d0           |   27|          5|   32|        160|
    |output_array_we0          |   21|          4|    1|          4|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  519|        106|  372|       1092|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  27|   0|   27|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter23                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter24                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter25                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter26                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter27                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter28                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter29                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter30                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter31                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter32                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter33                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter34                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter35                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter36                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter37                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter38                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter39                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter40                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter41                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter42                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter43                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter44                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter45                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter46                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter47                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter48                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter49                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter50                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter51                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter52                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter53                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter54                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter55                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter56                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter57                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter58                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter59                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                    |   1|   0|    1|          0|
    |bias_array_load_reg_532                    |  32|   0|   32|          0|
    |exitcond8_reg_542                          |   1|   0|    1|          0|
    |exitcond_reg_594                           |   1|   0|    1|          0|
    |grp_k2c_affine_matmul_fu_261_ap_start_reg  |   1|   0|    1|          0|
    |grp_k2c_dot_3_fu_236_ap_start_reg          |   1|   0|    1|          0|
    |i1_reg_225                                 |  14|   0|   14|          0|
    |i3_reg_214                                 |  14|   0|   14|          0|
    |i_i_reg_190                                |  64|   0|   64|          0|
    |icmp_reg_490                               |   1|   0|    1|          0|
    |innerdim_reg_584                           |  64|   0|   64|          0|
    |j_i_reg_202                                |  64|   0|   64|          0|
    |j_reg_512                                  |  64|   0|   64|          0|
    |outcols_reg_573                            |  64|   0|   64|          0|
    |output_array_addr_2_reg_603                |  14|   0|   14|          0|
    |output_array_addr_5_reg_522                |  14|   0|   14|          0|
    |output_array_addr_reg_551                  |  14|   0|   14|          0|
    |output_array_load_5_reg_537                |  32|   0|   32|          0|
    |outrows1_reg_567                           |  64|   0|   64|          0|
    |reg_292                                    |  32|   0|   32|          0|
    |reg_298                                    |  32|   0|   32|          0|
    |reg_303                                    |  32|   0|   32|          0|
    |tmp_29_reg_485                             |  64|   0|   64|          0|
    |tmp_31_reg_589                             |  64|   0|   64|          0|
    |tmp_37_neg_reg_557                         |  32|   0|   32|          0|
    |tmp_42_neg_reg_609                         |  32|   0|   32|          0|
    |exitcond8_reg_542                          |  64|  64|    1|          0|
    |exitcond_reg_594                           |  64|  64|    1|          0|
    |output_array_addr_2_reg_603                |  64|  64|   14|          0|
    |output_array_addr_reg_551                  |  64|  64|   14|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1214| 256|  988|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     k2c_dense     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     k2c_dense     | return value |
|output_array_address0  | out |   14|  ap_memory |    output_array   |     array    |
|output_array_ce0       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_we0       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_d0        | out |   32|  ap_memory |    output_array   |     array    |
|output_array_q0        |  in |   32|  ap_memory |    output_array   |     array    |
|output_array_address1  | out |   14|  ap_memory |    output_array   |     array    |
|output_array_ce1       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_we1       | out |    1|  ap_memory |    output_array   |     array    |
|output_array_d1        | out |   32|  ap_memory |    output_array   |     array    |
|output_array_q1        |  in |   32|  ap_memory |    output_array   |     array    |
|output_numel_read      |  in |   64|   ap_none  | output_numel_read |    scalar    |
|input_array_address0   | out |   14|  ap_memory |    input_array    |     array    |
|input_array_ce0        | out |    1|  ap_memory |    input_array    |     array    |
|input_array_q0         |  in |   32|  ap_memory |    input_array    |     array    |
|input_ndim_read        |  in |   64|   ap_none  |  input_ndim_read  |    scalar    |
|input_numel_read       |  in |   64|   ap_none  |  input_numel_read |    scalar    |
|input_shape_address0   | out |    3|  ap_memory |    input_shape    |     array    |
|input_shape_ce0        | out |    1|  ap_memory |    input_shape    |     array    |
|input_shape_q0         |  in |   64|  ap_memory |    input_shape    |     array    |
|kernel_array_address0  | out |   14|  ap_memory |    kernel_array   |     array    |
|kernel_array_ce0       | out |    1|  ap_memory |    kernel_array   |     array    |
|kernel_array_q0        |  in |   32|  ap_memory |    kernel_array   |     array    |
|kernel_ndim_read       |  in |   64|   ap_none  |  kernel_ndim_read |    scalar    |
|kernel_numel_read      |  in |   64|   ap_none  | kernel_numel_read |    scalar    |
|kernel_shape_address0  | out |    3|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_ce0       | out |    1|  ap_memory |    kernel_shape   |     array    |
|kernel_shape_q0        |  in |   64|  ap_memory |    kernel_shape   |     array    |
|bias_array_address0    | out |   14|  ap_memory |     bias_array    |     array    |
|bias_array_ce0         | out |    1|  ap_memory |     bias_array    |     array    |
|bias_array_q0          |  in |   32|  ap_memory |     bias_array    |     array    |
|bias_numel_read        |  in |   64|   ap_none  |  bias_numel_read  |    scalar    |
|fwork_address0         | out |    5|  ap_memory |       fwork       |     array    |
|fwork_ce0              | out |    1|  ap_memory |       fwork       |     array    |
|fwork_we0              | out |    1|  ap_memory |       fwork       |     array    |
|fwork_d0               | out |   32|  ap_memory |       fwork       |     array    |
|fwork_q0               |  in |   32|  ap_memory |       fwork       |     array    |
|fwork_address1         | out |    5|  ap_memory |       fwork       |     array    |
|fwork_ce1              | out |    1|  ap_memory |       fwork       |     array    |
|fwork_q1               |  in |   32|  ap_memory |       fwork       |     array    |
+-----------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 60
  * Pipeline-1: initiation interval (II) = 1, depth = 60


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 145
* Pipeline : 2
  Pipeline-0 : II = 1, D = 60, States = { 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 }
  Pipeline-1 : II = 1, D = 60, States = { 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	78  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / (tmp_i)
	17  / (!tmp_i)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	4  / true
17 --> 
	77  / (exitcond8)
	18  / (!exitcond8)
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	17  / true
77 --> 
	145  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	145  / (exitcond)
	86  / (!exitcond)
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	85  / true
145 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.14>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%bias_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)"   --->   Operation 146 'read' 'bias_numel_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%kernel_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)"   --->   Operation 147 'read' 'kernel_numel_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%kernel_ndim_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)"   --->   Operation 148 'read' 'kernel_ndim_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%input_numel_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 149 'read' 'input_numel_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%input_ndim_read_4 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 150 'read' 'input_ndim_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%output_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 151 'read' 'output_numel_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_4, 3" [Group_5_Base_line/./include/k2c_core_layers.h:58]   --->   Operation 152 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %2" [Group_5_Base_line/./include/k2c_core_layers.h:58]   --->   Operation 153 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (2.99ns)   --->   "%tmp_29 = add i64 %input_ndim_read_4, -1" [Group_5_Base_line/./include/k2c_core_layers.h:92]   --->   Operation 154 'add' 'tmp_29' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.3([10000 x float]* %output_array, [10000 x float]* %input_array, i64 %input_ndim_read_4, i64 %input_numel_read_4, [5 x i64]* %input_shape, [10000 x float]* %kernel_array, i64 %kernel_ndim_read_3, i64 %kernel_numel_read_3, [5 x i64]* %kernel_shape, i64 %tmp_29, [32 x float]* %fwork)" [Group_5_Base_line/./include/k2c_core_layers.h:97]   --->   Operation 155 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_80 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_4, i32 1, i32 63)" [Group_5_Base_line/./include/k2c_core_layers.h:61]   --->   Operation 156 'partselect' 'tmp_80' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_80, 0" [Group_5_Base_line/./include/k2c_core_layers.h:61]   --->   Operation 157 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [Group_5_Base_line/./include/k2c_core_layers.h:62]   --->   Operation 158 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 159 [2/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [Group_5_Base_line/./include/k2c_core_layers.h:62]   --->   Operation 159 'load' 'outrows' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [Group_5_Base_line/./include/k2c_core_layers.h:67]   --->   Operation 160 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 161 [2/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [Group_5_Base_line/./include/k2c_core_layers.h:67]   --->   Operation 161 'load' 'outcols' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 162 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.3([10000 x float]* %output_array, [10000 x float]* %input_array, i64 %input_ndim_read_4, i64 %input_numel_read_4, [5 x i64]* %input_shape, [10000 x float]* %kernel_array, i64 %kernel_ndim_read_3, i64 %kernel_numel_read_3, [5 x i64]* %kernel_shape, i64 %tmp_29, [32 x float]* %fwork)" [Group_5_Base_line/./include/k2c_core_layers.h:97]   --->   Operation 162 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 163 [1/1] (1.35ns)   --->   "br label %3" [Group_5_Base_line/./include/k2c_helper_functions.h:304->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 163 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 3.14>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%i_i = phi i64 [ 0, %2 ], [ %i_71, %5 ]"   --->   Operation 164 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (2.34ns)   --->   "%tmp_i = icmp ult i64 %i_i, %output_numel_read_3" [Group_5_Base_line/./include/k2c_helper_functions.h:304->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 165 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %.preheader.preheader" [Group_5_Base_line/./include/k2c_helper_functions.h:304->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (1.35ns)   --->   "br label %.preheader.i" [Group_5_Base_line/./include/k2c_helper_functions.h:305->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 167 'br' <Predicate = (tmp_i)> <Delay = 1.35>
ST_3 : Operation 168 [1/1] (1.35ns)   --->   "br label %.preheader" [Group_5_Base_line/./include/k2c_core_layers.h:116]   --->   Operation 168 'br' <Predicate = (!tmp_i)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 3.14>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%j_i = phi i64 [ %j, %4 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 169 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i64 %j_i to i15" [Group_5_Base_line/./include/k2c_helper_functions.h:305->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 170 'trunc' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (2.34ns)   --->   "%exitcond_i = icmp eq i64 %j_i, %bias_numel_read_3" [Group_5_Base_line/./include/k2c_helper_functions.h:305->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 171 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (2.99ns)   --->   "%j = add i64 1, %j_i" [Group_5_Base_line/./include/k2c_helper_functions.h:305->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 172 'add' 'j' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %5, label %4" [Group_5_Base_line/./include/k2c_helper_functions.h:305->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [10000 x float]* %bias_array, i64 0, i64 %j_i" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 174 'getelementptr' 'bias_array_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 175 [2/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 175 'load' 'bias_array_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_82 = trunc i64 %i_i to i15" [Group_5_Base_line/./include/k2c_helper_functions.h:304->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 176 'trunc' 'tmp_82' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 177 [1/1] (1.82ns)   --->   "%tmp_i_50 = add i15 %tmp_82, %tmp_81" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 177 'add' 'tmp_i_50' <Predicate = (!exitcond_i)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i15 %tmp_i_50 to i64" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 178 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%output_array_addr_5 = getelementptr [10000 x float]* %output_array, i64 0, i64 %tmp_i_cast" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 179 'getelementptr' 'output_array_addr_5' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (2.99ns)   --->   "%i_71 = add i64 %i_i, %bias_numel_read_3" [Group_5_Base_line/./include/k2c_helper_functions.h:304->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 180 'add' 'i_71' <Predicate = (exitcond_i)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "br label %3" [Group_5_Base_line/./include/k2c_helper_functions.h:304->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 181 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 182 [1/2] (2.77ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 182 'load' 'bias_array_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_5 : Operation 183 [2/2] (2.77ns)   --->   "%output_array_load_5 = load float* %output_array_addr_5, align 4" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 183 'load' 'output_array_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 184 [1/2] (2.77ns)   --->   "%output_array_load_5 = load float* %output_array_addr_5, align 4" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 184 'load' 'output_array_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 7 <SV = 6> <Delay = 3.51>
ST_7 : Operation 185 [9/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_5, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 185 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.51>
ST_8 : Operation 186 [8/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_5, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 186 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.51>
ST_9 : Operation 187 [7/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_5, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 187 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.51>
ST_10 : Operation 188 [6/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_5, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 188 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.51>
ST_11 : Operation 189 [5/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_5, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 189 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.51>
ST_12 : Operation 190 [4/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_5, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 190 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.51>
ST_13 : Operation 191 [3/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_5, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 191 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.51>
ST_14 : Operation 192 [2/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_5, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 192 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.51>
ST_15 : Operation 193 [1/9] (3.51ns)   --->   "%tmp_43_i = fadd float %output_array_load_5, %bias_array_load" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 193 'fadd' 'tmp_43_i' <Predicate = true> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.77>
ST_16 : Operation 194 [1/1] (2.77ns)   --->   "store float %tmp_43_i, float* %output_array_addr_5, align 4" [Group_5_Base_line/./include/k2c_helper_functions.h:307->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 195 [1/1] (0.00ns)   --->   "br label %.preheader.i" [Group_5_Base_line/./include/k2c_helper_functions.h:305->Group_5_Base_line/./include/k2c_core_layers.h:98]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 3> <Delay = 3.14>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%i3 = phi i14 [ %i, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 196 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (0.00ns)   --->   "%i3_cast = zext i14 %i3 to i64" [Group_5_Base_line/./include/k2c_core_layers.h:116]   --->   Operation 197 'zext' 'i3_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 198 [1/1] (2.34ns)   --->   "%exitcond8 = icmp eq i64 %i3_cast, %output_numel_read_3" [Group_5_Base_line/./include/k2c_core_layers.h:116]   --->   Operation 198 'icmp' 'exitcond8' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 199 [1/1] (1.80ns)   --->   "%i = add i14 %i3, 1" [Group_5_Base_line/./include/k2c_core_layers.h:116]   --->   Operation 199 'add' 'i' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 200 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.loopexit4.loopexit, label %6" [Group_5_Base_line/./include/k2c_core_layers.h:116]   --->   Operation 200 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 201 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [10000 x float]* %output_array, i64 0, i64 %i3_cast" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 201 'getelementptr' 'output_array_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_17 : Operation 202 [2/2] (2.77ns)   --->   "%output_array_load_1 = load float* %output_array_addr, align 4" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 202 'load' 'output_array_load_1' <Predicate = (!exitcond8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 18 <SV = 4> <Delay = 3.58>
ST_18 : Operation 203 [1/2] (2.77ns)   --->   "%output_array_load_1 = load float* %output_array_addr, align 4" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 203 'load' 'output_array_load_1' <Predicate = (!exitcond8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_37_to_int = bitcast float %output_array_load_1 to i32" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 204 'bitcast' 'tmp_37_to_int' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.80ns)   --->   "%tmp_37_neg = xor i32 %tmp_37_to_int, -2147483648" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 205 'xor' 'tmp_37_neg' <Predicate = (!exitcond8)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 5> <Delay = 3.59>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_35 = bitcast i32 %tmp_37_neg to float" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 206 'bitcast' 'tmp_35' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_19 : Operation 207 [18/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 207 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 6> <Delay = 3.59>
ST_20 : Operation 208 [17/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 208 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 7> <Delay = 3.59>
ST_21 : Operation 209 [16/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 209 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 8> <Delay = 3.59>
ST_22 : Operation 210 [15/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 210 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 9> <Delay = 3.59>
ST_23 : Operation 211 [14/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 211 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 10> <Delay = 3.59>
ST_24 : Operation 212 [13/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 212 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 11> <Delay = 3.59>
ST_25 : Operation 213 [12/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 213 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 12> <Delay = 3.59>
ST_26 : Operation 214 [11/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 214 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 13> <Delay = 3.59>
ST_27 : Operation 215 [10/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 215 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 14> <Delay = 3.59>
ST_28 : Operation 216 [9/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 216 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 15> <Delay = 3.59>
ST_29 : Operation 217 [8/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 217 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 16> <Delay = 3.59>
ST_30 : Operation 218 [7/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 218 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 17> <Delay = 3.59>
ST_31 : Operation 219 [6/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 219 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 18> <Delay = 3.59>
ST_32 : Operation 220 [5/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 220 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 19> <Delay = 3.59>
ST_33 : Operation 221 [4/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 221 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 20> <Delay = 3.59>
ST_34 : Operation 222 [3/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 222 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 21> <Delay = 3.59>
ST_35 : Operation 223 [2/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 223 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 22> <Delay = 3.59>
ST_36 : Operation 224 [1/18] (3.59ns)   --->   "%tmp_36 = call float @llvm.exp.f32(float %tmp_35)" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 224 'fexp' 'tmp_36' <Predicate = (!exitcond8)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 23> <Delay = 3.51>
ST_37 : Operation 225 [9/9] (3.51ns)   --->   "%tmp_37 = fadd float %tmp_36, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 225 'fadd' 'tmp_37' <Predicate = (!exitcond8)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 24> <Delay = 3.51>
ST_38 : Operation 226 [8/9] (3.51ns)   --->   "%tmp_37 = fadd float %tmp_36, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 226 'fadd' 'tmp_37' <Predicate = (!exitcond8)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 25> <Delay = 3.51>
ST_39 : Operation 227 [7/9] (3.51ns)   --->   "%tmp_37 = fadd float %tmp_36, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 227 'fadd' 'tmp_37' <Predicate = (!exitcond8)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 26> <Delay = 3.51>
ST_40 : Operation 228 [6/9] (3.51ns)   --->   "%tmp_37 = fadd float %tmp_36, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 228 'fadd' 'tmp_37' <Predicate = (!exitcond8)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 27> <Delay = 3.51>
ST_41 : Operation 229 [5/9] (3.51ns)   --->   "%tmp_37 = fadd float %tmp_36, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 229 'fadd' 'tmp_37' <Predicate = (!exitcond8)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 28> <Delay = 3.51>
ST_42 : Operation 230 [4/9] (3.51ns)   --->   "%tmp_37 = fadd float %tmp_36, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 230 'fadd' 'tmp_37' <Predicate = (!exitcond8)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 29> <Delay = 3.51>
ST_43 : Operation 231 [3/9] (3.51ns)   --->   "%tmp_37 = fadd float %tmp_36, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 231 'fadd' 'tmp_37' <Predicate = (!exitcond8)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 30> <Delay = 3.51>
ST_44 : Operation 232 [2/9] (3.51ns)   --->   "%tmp_37 = fadd float %tmp_36, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 232 'fadd' 'tmp_37' <Predicate = (!exitcond8)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 31> <Delay = 3.51>
ST_45 : Operation 233 [1/9] (3.51ns)   --->   "%tmp_37 = fadd float %tmp_36, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 233 'fadd' 'tmp_37' <Predicate = (!exitcond8)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 32> <Delay = 2.67>
ST_46 : Operation 234 [30/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 234 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 33> <Delay = 2.67>
ST_47 : Operation 235 [29/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 235 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 34> <Delay = 2.67>
ST_48 : Operation 236 [28/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 236 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 35> <Delay = 2.67>
ST_49 : Operation 237 [27/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 237 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 36> <Delay = 2.67>
ST_50 : Operation 238 [26/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 238 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 37> <Delay = 2.67>
ST_51 : Operation 239 [25/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 239 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 38> <Delay = 2.67>
ST_52 : Operation 240 [24/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 240 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 39> <Delay = 2.67>
ST_53 : Operation 241 [23/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 241 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 40> <Delay = 2.67>
ST_54 : Operation 242 [22/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 242 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 41> <Delay = 2.67>
ST_55 : Operation 243 [21/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 243 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 42> <Delay = 2.67>
ST_56 : Operation 244 [20/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 244 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 43> <Delay = 2.67>
ST_57 : Operation 245 [19/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 245 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 44> <Delay = 2.67>
ST_58 : Operation 246 [18/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 246 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 45> <Delay = 2.67>
ST_59 : Operation 247 [17/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 247 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 46> <Delay = 2.67>
ST_60 : Operation 248 [16/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 248 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 47> <Delay = 2.67>
ST_61 : Operation 249 [15/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 249 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 48> <Delay = 2.67>
ST_62 : Operation 250 [14/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 250 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 49> <Delay = 2.67>
ST_63 : Operation 251 [13/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 251 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 50> <Delay = 2.67>
ST_64 : Operation 252 [12/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 252 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 51> <Delay = 2.67>
ST_65 : Operation 253 [11/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 253 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 52> <Delay = 2.67>
ST_66 : Operation 254 [10/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 254 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 53> <Delay = 2.67>
ST_67 : Operation 255 [9/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 255 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 54> <Delay = 2.67>
ST_68 : Operation 256 [8/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 256 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 55> <Delay = 2.67>
ST_69 : Operation 257 [7/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 257 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 56> <Delay = 2.67>
ST_70 : Operation 258 [6/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 258 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 57> <Delay = 2.67>
ST_71 : Operation 259 [5/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 259 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 58> <Delay = 2.67>
ST_72 : Operation 260 [4/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 260 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 59> <Delay = 2.67>
ST_73 : Operation 261 [3/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 261 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 60> <Delay = 2.67>
ST_74 : Operation 262 [2/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 262 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 61> <Delay = 2.67>
ST_75 : Operation 263 [1/30] (2.67ns)   --->   "%tmp_38 = fdiv float 1.000000e+00, %tmp_37" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 263 'fdiv' 'tmp_38' <Predicate = (!exitcond8)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 62> <Delay = 2.77>
ST_76 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [Group_5_Base_line/./include/k2c_core_layers.h:116]   --->   Operation 264 'specregionbegin' 'tmp_15' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_76 : Operation 265 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5_Base_line/./include/k2c_core_layers.h:117]   --->   Operation 265 'specpipeline' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_76 : Operation 266 [1/1] (2.77ns)   --->   "store float %tmp_38, float* %output_array_addr, align 4" [Group_5_Base_line/./include/k2c_core_layers.h:118]   --->   Operation 266 'store' <Predicate = (!exitcond8)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_76 : Operation 267 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_15)" [Group_5_Base_line/./include/k2c_core_layers.h:119]   --->   Operation 267 'specregionend' 'empty_51' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_76 : Operation 268 [1/1] (0.00ns)   --->   "br label %.preheader" [Group_5_Base_line/./include/k2c_core_layers.h:116]   --->   Operation 268 'br' <Predicate = (!exitcond8)> <Delay = 0.00>

State 77 <SV = 4> <Delay = 0.00>
ST_77 : Operation 269 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 269 'br' <Predicate = true> <Delay = 0.00>

State 78 <SV = 1> <Delay = 2.58>
ST_78 : Operation 270 [1/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [Group_5_Base_line/./include/k2c_core_layers.h:62]   --->   Operation 270 'load' 'outrows' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_78 : Operation 271 [1/1] (0.83ns)   --->   "%outrows1 = select i1 %icmp, i64 %outrows, i64 1" [Group_5_Base_line/./include/k2c_core_layers.h:61]   --->   Operation 271 'select' 'outrows1' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 272 [1/2] (1.75ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [Group_5_Base_line/./include/k2c_core_layers.h:67]   --->   Operation 272 'load' 'outcols' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_78 : Operation 273 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [Group_5_Base_line/./include/k2c_core_layers.h:68]   --->   Operation 273 'getelementptr' 'kernel_shape_addr_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 274 [2/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [Group_5_Base_line/./include/k2c_core_layers.h:68]   --->   Operation 274 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 79 <SV = 2> <Delay = 4.32>
ST_79 : Operation 275 [1/2] (1.75ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [Group_5_Base_line/./include/k2c_core_layers.h:68]   --->   Operation 275 'load' 'innerdim' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_79 : Operation 276 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([10000 x float]* %output_array, [10000 x float]* %input_array, [10000 x float]* %kernel_array, [10000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [Group_5_Base_line/./include/k2c_core_layers.h:70]   --->   Operation 276 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 277 [6/6] (4.32ns)   --->   "%tmp_31 = mul i64 %outcols, %outrows1" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 277 'mul' 'tmp_31' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 3> <Delay = 4.32>
ST_80 : Operation 278 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([10000 x float]* %output_array, [10000 x float]* %input_array, [10000 x float]* %kernel_array, [10000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)" [Group_5_Base_line/./include/k2c_core_layers.h:70]   --->   Operation 278 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 279 [5/6] (4.32ns)   --->   "%tmp_31 = mul i64 %outcols, %outrows1" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 279 'mul' 'tmp_31' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 4> <Delay = 4.32>
ST_81 : Operation 280 [4/6] (4.32ns)   --->   "%tmp_31 = mul i64 %outcols, %outrows1" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 280 'mul' 'tmp_31' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 5> <Delay = 4.32>
ST_82 : Operation 281 [3/6] (4.32ns)   --->   "%tmp_31 = mul i64 %outcols, %outrows1" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 281 'mul' 'tmp_31' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 6> <Delay = 4.32>
ST_83 : Operation 282 [2/6] (4.32ns)   --->   "%tmp_31 = mul i64 %outcols, %outrows1" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 282 'mul' 'tmp_31' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 7> <Delay = 4.32>
ST_84 : Operation 283 [1/6] (4.32ns)   --->   "%tmp_31 = mul i64 %outcols, %outrows1" [Group_5_Base_line/./include/k2c_core_layers.h:76]   --->   Operation 283 'mul' 'tmp_31' <Predicate = true> <Delay = 4.32> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 4.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 284 [1/1] (1.35ns)   --->   "br label %.preheader11" [Group_5_Base_line/./include/k2c_core_layers.h:73]   --->   Operation 284 'br' <Predicate = true> <Delay = 1.35>

State 85 <SV = 8> <Delay = 3.14>
ST_85 : Operation 285 [1/1] (0.00ns)   --->   "%i1 = phi i14 [ %i_70, %1 ], [ 0, %_ifconv ]"   --->   Operation 285 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 286 [1/1] (0.00ns)   --->   "%i1_cast = zext i14 %i1 to i64" [Group_5_Base_line/./include/k2c_core_layers.h:84]   --->   Operation 286 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 287 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %i1_cast, %tmp_31" [Group_5_Base_line/./include/k2c_core_layers.h:84]   --->   Operation 287 'icmp' 'exitcond' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 288 [1/1] (1.80ns)   --->   "%i_70 = add i14 %i1, 1" [Group_5_Base_line/./include/k2c_core_layers.h:84]   --->   Operation 288 'add' 'i_70' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 289 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit4.loopexit11, label %1" [Group_5_Base_line/./include/k2c_core_layers.h:84]   --->   Operation 289 'br' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 290 [1/1] (0.00ns)   --->   "%output_array_addr_2 = getelementptr [10000 x float]* %output_array, i64 0, i64 %i1_cast" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 290 'getelementptr' 'output_array_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_85 : Operation 291 [2/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr_2, align 4" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 291 'load' 'output_array_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 86 <SV = 9> <Delay = 3.58>
ST_86 : Operation 292 [1/2] (2.77ns)   --->   "%output_array_load = load float* %output_array_addr_2, align 4" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 292 'load' 'output_array_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_86 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_42_to_int = bitcast float %output_array_load to i32" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 293 'bitcast' 'tmp_42_to_int' <Predicate = (!exitcond)> <Delay = 0.00>
ST_86 : Operation 294 [1/1] (0.80ns)   --->   "%tmp_42_neg = xor i32 %tmp_42_to_int, -2147483648" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 294 'xor' 'tmp_42_neg' <Predicate = (!exitcond)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 10> <Delay = 3.59>
ST_87 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_32 = bitcast i32 %tmp_42_neg to float" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 295 'bitcast' 'tmp_32' <Predicate = (!exitcond)> <Delay = 0.00>
ST_87 : Operation 296 [18/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 296 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 11> <Delay = 3.59>
ST_88 : Operation 297 [17/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 297 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 12> <Delay = 3.59>
ST_89 : Operation 298 [16/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 298 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 13> <Delay = 3.59>
ST_90 : Operation 299 [15/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 299 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 91 <SV = 14> <Delay = 3.59>
ST_91 : Operation 300 [14/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 300 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 92 <SV = 15> <Delay = 3.59>
ST_92 : Operation 301 [13/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 301 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 93 <SV = 16> <Delay = 3.59>
ST_93 : Operation 302 [12/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 302 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 17> <Delay = 3.59>
ST_94 : Operation 303 [11/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 303 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 18> <Delay = 3.59>
ST_95 : Operation 304 [10/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 304 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 19> <Delay = 3.59>
ST_96 : Operation 305 [9/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 305 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 20> <Delay = 3.59>
ST_97 : Operation 306 [8/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 306 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 21> <Delay = 3.59>
ST_98 : Operation 307 [7/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 307 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 99 <SV = 22> <Delay = 3.59>
ST_99 : Operation 308 [6/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 308 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 100 <SV = 23> <Delay = 3.59>
ST_100 : Operation 309 [5/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 309 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 101 <SV = 24> <Delay = 3.59>
ST_101 : Operation 310 [4/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 310 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 25> <Delay = 3.59>
ST_102 : Operation 311 [3/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 311 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 26> <Delay = 3.59>
ST_103 : Operation 312 [2/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 312 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 27> <Delay = 3.59>
ST_104 : Operation 313 [1/18] (3.59ns)   --->   "%tmp_33 = call float @llvm.exp.f32(float %tmp_32)" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 313 'fexp' 'tmp_33' <Predicate = (!exitcond)> <Delay = 3.59> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 17> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 28> <Delay = 3.51>
ST_105 : Operation 314 [9/9] (3.51ns)   --->   "%tmp_34 = fadd float %tmp_33, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 314 'fadd' 'tmp_34' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 29> <Delay = 3.51>
ST_106 : Operation 315 [8/9] (3.51ns)   --->   "%tmp_34 = fadd float %tmp_33, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 315 'fadd' 'tmp_34' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 30> <Delay = 3.51>
ST_107 : Operation 316 [7/9] (3.51ns)   --->   "%tmp_34 = fadd float %tmp_33, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 316 'fadd' 'tmp_34' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 31> <Delay = 3.51>
ST_108 : Operation 317 [6/9] (3.51ns)   --->   "%tmp_34 = fadd float %tmp_33, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 317 'fadd' 'tmp_34' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 32> <Delay = 3.51>
ST_109 : Operation 318 [5/9] (3.51ns)   --->   "%tmp_34 = fadd float %tmp_33, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 318 'fadd' 'tmp_34' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 33> <Delay = 3.51>
ST_110 : Operation 319 [4/9] (3.51ns)   --->   "%tmp_34 = fadd float %tmp_33, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 319 'fadd' 'tmp_34' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 34> <Delay = 3.51>
ST_111 : Operation 320 [3/9] (3.51ns)   --->   "%tmp_34 = fadd float %tmp_33, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 320 'fadd' 'tmp_34' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 35> <Delay = 3.51>
ST_112 : Operation 321 [2/9] (3.51ns)   --->   "%tmp_34 = fadd float %tmp_33, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 321 'fadd' 'tmp_34' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 36> <Delay = 3.51>
ST_113 : Operation 322 [1/9] (3.51ns)   --->   "%tmp_34 = fadd float %tmp_33, 1.000000e+00" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 322 'fadd' 'tmp_34' <Predicate = (!exitcond)> <Delay = 3.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 8> <II = 1> <Delay = 3.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 37> <Delay = 2.67>
ST_114 : Operation 323 [30/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 323 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 38> <Delay = 2.67>
ST_115 : Operation 324 [29/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 324 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 39> <Delay = 2.67>
ST_116 : Operation 325 [28/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 325 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 40> <Delay = 2.67>
ST_117 : Operation 326 [27/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 326 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 41> <Delay = 2.67>
ST_118 : Operation 327 [26/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 327 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 42> <Delay = 2.67>
ST_119 : Operation 328 [25/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 328 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 43> <Delay = 2.67>
ST_120 : Operation 329 [24/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 329 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 44> <Delay = 2.67>
ST_121 : Operation 330 [23/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 330 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 45> <Delay = 2.67>
ST_122 : Operation 331 [22/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 331 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 46> <Delay = 2.67>
ST_123 : Operation 332 [21/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 332 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 47> <Delay = 2.67>
ST_124 : Operation 333 [20/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 333 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 48> <Delay = 2.67>
ST_125 : Operation 334 [19/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 334 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 49> <Delay = 2.67>
ST_126 : Operation 335 [18/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 335 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 50> <Delay = 2.67>
ST_127 : Operation 336 [17/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 336 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 51> <Delay = 2.67>
ST_128 : Operation 337 [16/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 337 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 52> <Delay = 2.67>
ST_129 : Operation 338 [15/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 338 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 53> <Delay = 2.67>
ST_130 : Operation 339 [14/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 339 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 54> <Delay = 2.67>
ST_131 : Operation 340 [13/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 340 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 55> <Delay = 2.67>
ST_132 : Operation 341 [12/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 341 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 56> <Delay = 2.67>
ST_133 : Operation 342 [11/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 342 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 57> <Delay = 2.67>
ST_134 : Operation 343 [10/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 343 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 58> <Delay = 2.67>
ST_135 : Operation 344 [9/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 344 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 59> <Delay = 2.67>
ST_136 : Operation 345 [8/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 345 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 60> <Delay = 2.67>
ST_137 : Operation 346 [7/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 346 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 61> <Delay = 2.67>
ST_138 : Operation 347 [6/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 347 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 62> <Delay = 2.67>
ST_139 : Operation 348 [5/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 348 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 63> <Delay = 2.67>
ST_140 : Operation 349 [4/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 349 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 64> <Delay = 2.67>
ST_141 : Operation 350 [3/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 350 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 65> <Delay = 2.67>
ST_142 : Operation 351 [2/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 351 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 66> <Delay = 2.67>
ST_143 : Operation 352 [1/30] (2.67ns)   --->   "%tmp_s = fdiv float 1.000000e+00, %tmp_34" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 352 'fdiv' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.67> <Core = "FDiv">   --->   Core 101 'FDiv' <Latency = 29> <II = 1> <Delay = 2.67> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 67> <Delay = 2.77>
ST_144 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [Group_5_Base_line/./include/k2c_core_layers.h:84]   --->   Operation 353 'specregionbegin' 'tmp_16' <Predicate = (!exitcond)> <Delay = 0.00>
ST_144 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Group_5_Base_line/./include/k2c_core_layers.h:85]   --->   Operation 354 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_144 : Operation 355 [1/1] (2.77ns)   --->   "store float %tmp_s, float* %output_array_addr_2, align 4" [Group_5_Base_line/./include/k2c_core_layers.h:86]   --->   Operation 355 'store' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_144 : Operation 356 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_16)" [Group_5_Base_line/./include/k2c_core_layers.h:87]   --->   Operation 356 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_144 : Operation 357 [1/1] (0.00ns)   --->   "br label %.preheader11" [Group_5_Base_line/./include/k2c_core_layers.h:84]   --->   Operation 357 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 145 <SV = 9> <Delay = 0.00>
ST_145 : Operation 358 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 358 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_145 : Operation 359 [1/1] (0.00ns)   --->   "ret void" [Group_5_Base_line/./include/k2c_core_layers.h:124]   --->   Operation 359 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ output_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fwork]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bias_numel_read_3   (read           ) [ 00111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
kernel_numel_read_3 (read           ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
kernel_ndim_read_3  (read           ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_numel_read_4  (read           ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
input_ndim_read_4   (read           ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_numel_read_3 (read           ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000]
tmp                 (icmp           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
StgValue_153        (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_29              (add            ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_80              (partselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp                (icmp           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
input_shape_addr    (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
kernel_shape_addr   (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000]
StgValue_162        (call           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_163        (br             ) [ 00111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_i                 (phi            ) [ 00011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i               (icmp           ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_166        (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_167        (br             ) [ 00011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_168        (br             ) [ 00011111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000]
j_i                 (phi            ) [ 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_81              (trunc          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond_i          (icmp           ) [ 00011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j                   (add            ) [ 00011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_173        (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_array_addr     (getelementptr  ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_82              (trunc          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_50            (add            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_cast          (zext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_array_addr_5 (getelementptr  ) [ 00000111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_71                (add            ) [ 00111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_181        (br             ) [ 00111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bias_array_load     (load           ) [ 00000011111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_array_load_5 (load           ) [ 00000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_43_i            (fadd           ) [ 00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_194        (store          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_195        (br             ) [ 00011111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i3                  (phi            ) [ 00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i3_cast             (zext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond8           (icmp           ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000]
i                   (add            ) [ 00010000000000000111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_200        (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_array_addr   (getelementptr  ) [ 00000000000000000111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000]
output_array_load_1 (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37_to_int       (bitcast        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37_neg          (xor            ) [ 00000000000000000101000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_35              (bitcast        ) [ 00000000000000000100111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_36              (fexp           ) [ 00000000000000000100000000000000000001111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37              (fadd           ) [ 00000000000000000100000000000000000000000000001111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38              (fdiv           ) [ 00000000000000000100000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15              (specregionbegin) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_265        (specpipeline   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_266        (store          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_51            (specregionend  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_268        (br             ) [ 00010000000000000111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_269        (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
outrows             (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
outrows1            (select         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000]
outcols             (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000000000]
kernel_shape_addr_1 (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000]
innerdim            (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000]
StgValue_278        (call           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_31              (mul            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111110]
StgValue_284        (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111110]
i1                  (phi            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000]
i1_cast             (zext           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond            (icmp           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111110]
i_70                (add            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111110]
StgValue_289        (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_array_addr_2 (getelementptr  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111110]
output_array_load   (load           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_42_to_int       (bitcast        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_42_neg          (xor            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001010000000000000000000000000000000000000000000000000000000000]
tmp_32              (bitcast        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001001111111111111111100000000000000000000000000000000000000000]
tmp_33              (fexp           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000011111111100000000000000000000000000000000]
tmp_34              (fadd           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000011111111111111111111111111111100]
tmp_s               (fdiv           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000010]
tmp_16              (specregionbegin) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_354        (specpipeline   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_355        (store          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty               (specregionend  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_357        (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111111111111111111110]
StgValue_358        (br             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
StgValue_359        (ret            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_numel_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_numel_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_array">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_ndim_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_numel_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_shape">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_array">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_ndim_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_numel_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_numel_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_shape">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="bias_array">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="bias_numel_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_numel_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fwork">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot.3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_affine_matmul"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="bias_numel_read_3_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_numel_read_3/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="kernel_numel_read_3_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_numel_read_3/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="kernel_ndim_read_3_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_ndim_read_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="input_numel_read_4_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_4/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="input_ndim_read_4_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="64" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="0"/>
<pin id="99" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ndim_read_4/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="output_numel_read_3_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_numel_read_3/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="input_shape_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outrows/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="kernel_shape_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcols/1 innerdim/78 "/>
</bind>
</comp>

<comp id="136" class="1004" name="bias_array_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_array_load/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="output_array_addr_5_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="15" slack="0"/>
<pin id="153" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr_5/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="14" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="169" dir="0" index="4" bw="14" slack="1"/>
<pin id="170" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
<pin id="172" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_array_load_5/5 StgValue_194/16 output_array_load_1/17 StgValue_266/76 output_array_load/85 StgValue_355/144 "/>
</bind>
</comp>

<comp id="161" class="1004" name="output_array_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="14" slack="0"/>
<pin id="165" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr/17 "/>
</bind>
</comp>

<comp id="173" class="1004" name="kernel_shape_addr_1_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="1" slack="0"/>
<pin id="177" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr_1/78 "/>
</bind>
</comp>

<comp id="182" class="1004" name="output_array_addr_2_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="14" slack="0"/>
<pin id="186" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr_2/85 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_i_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="64" slack="1"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="202" class="1005" name="j_i_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="1"/>
<pin id="204" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="j_i_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i3_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="14" slack="1"/>
<pin id="216" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i3 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="i3_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="14" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3/17 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i1_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="14" slack="1"/>
<pin id="227" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="i1_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="14" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/85 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_k2c_dot_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="0" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="0" index="3" bw="64" slack="0"/>
<pin id="241" dir="0" index="4" bw="64" slack="0"/>
<pin id="242" dir="0" index="5" bw="64" slack="0"/>
<pin id="243" dir="0" index="6" bw="32" slack="0"/>
<pin id="244" dir="0" index="7" bw="64" slack="0"/>
<pin id="245" dir="0" index="8" bw="64" slack="0"/>
<pin id="246" dir="0" index="9" bw="64" slack="0"/>
<pin id="247" dir="0" index="10" bw="64" slack="0"/>
<pin id="248" dir="0" index="11" bw="32" slack="0"/>
<pin id="249" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_155/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_k2c_affine_matmul_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="0" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="32" slack="0"/>
<pin id="265" dir="0" index="3" bw="32" slack="0"/>
<pin id="266" dir="0" index="4" bw="32" slack="0"/>
<pin id="267" dir="0" index="5" bw="64" slack="1"/>
<pin id="268" dir="0" index="6" bw="64" slack="1"/>
<pin id="269" dir="0" index="7" bw="64" slack="0"/>
<pin id="270" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_276/79 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_43_i/7 tmp_37/37 tmp_34/105 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_38/46 tmp_s/114 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_36/19 tmp_33/87 "/>
</bind>
</comp>

<comp id="292" class="1005" name="reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43_i tmp_37 tmp_34 "/>
</bind>
</comp>

<comp id="298" class="1005" name="reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 tmp_33 "/>
</bind>
</comp>

<comp id="303" class="1005" name="reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 tmp_s "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="0" index="1" bw="64" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_29_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_80_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="63" slack="0"/>
<pin id="324" dir="0" index="1" bw="64" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="0" index="3" bw="7" slack="0"/>
<pin id="327" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_80/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="63" slack="0"/>
<pin id="334" dir="0" index="1" bw="63" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_i_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="2"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_81_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="0"/>
<pin id="345" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_81/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="exitcond_i_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="0" index="1" bw="64" slack="3"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="j_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_82_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="1"/>
<pin id="360" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_82/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_i_50_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="15" slack="0"/>
<pin id="364" dir="0" index="1" bw="15" slack="0"/>
<pin id="365" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_50/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_i_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="15" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="i_71_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="1"/>
<pin id="375" dir="0" index="1" bw="64" slack="3"/>
<pin id="376" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_71/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="i3_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="14" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i3_cast/17 "/>
</bind>
</comp>

<comp id="383" class="1004" name="exitcond8_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="0"/>
<pin id="385" dir="0" index="1" bw="64" slack="3"/>
<pin id="386" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/17 "/>
</bind>
</comp>

<comp id="388" class="1004" name="i_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/17 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_37_to_int_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_37_to_int/18 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_37_neg_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_37_neg/18 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_35_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_35/19 "/>
</bind>
</comp>

<comp id="408" class="1004" name="outrows1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="0" index="1" bw="64" slack="0"/>
<pin id="411" dir="0" index="2" bw="64" slack="0"/>
<pin id="412" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows1/78 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="64" slack="1"/>
<pin id="417" dir="0" index="1" bw="64" slack="1"/>
<pin id="418" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_31/79 "/>
</bind>
</comp>

<comp id="419" class="1004" name="i1_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="14" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast/85 "/>
</bind>
</comp>

<comp id="424" class="1004" name="exitcond_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="1"/>
<pin id="427" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/85 "/>
</bind>
</comp>

<comp id="429" class="1004" name="i_70_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="14" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_70/85 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_42_to_int_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_42_to_int/86 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_42_neg_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_42_neg/86 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_32_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="1"/>
<pin id="447" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_32/87 "/>
</bind>
</comp>

<comp id="449" class="1005" name="bias_numel_read_3_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="3"/>
<pin id="451" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="bias_numel_read_3 "/>
</bind>
</comp>

<comp id="455" class="1005" name="kernel_numel_read_3_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="64" slack="1"/>
<pin id="457" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_numel_read_3 "/>
</bind>
</comp>

<comp id="460" class="1005" name="kernel_ndim_read_3_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="64" slack="1"/>
<pin id="462" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_ndim_read_3 "/>
</bind>
</comp>

<comp id="465" class="1005" name="input_numel_read_4_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="64" slack="1"/>
<pin id="467" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_4 "/>
</bind>
</comp>

<comp id="470" class="1005" name="input_ndim_read_4_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="64" slack="1"/>
<pin id="472" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ndim_read_4 "/>
</bind>
</comp>

<comp id="475" class="1005" name="output_numel_read_3_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="2"/>
<pin id="477" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_numel_read_3 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="9"/>
<pin id="483" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="485" class="1005" name="tmp_29_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="1"/>
<pin id="487" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="490" class="1005" name="icmp_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="1"/>
<pin id="492" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="495" class="1005" name="input_shape_addr_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="3" slack="1"/>
<pin id="497" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="500" class="1005" name="kernel_shape_addr_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="1"/>
<pin id="502" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_i_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="512" class="1005" name="j_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="517" class="1005" name="bias_array_addr_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="14" slack="1"/>
<pin id="519" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr "/>
</bind>
</comp>

<comp id="522" class="1005" name="output_array_addr_5_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="14" slack="1"/>
<pin id="524" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr_5 "/>
</bind>
</comp>

<comp id="527" class="1005" name="i_71_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="64" slack="1"/>
<pin id="529" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_71 "/>
</bind>
</comp>

<comp id="532" class="1005" name="bias_array_load_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="2"/>
<pin id="534" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="bias_array_load "/>
</bind>
</comp>

<comp id="537" class="1005" name="output_array_load_5_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_array_load_5 "/>
</bind>
</comp>

<comp id="542" class="1005" name="exitcond8_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond8 "/>
</bind>
</comp>

<comp id="546" class="1005" name="i_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="14" slack="0"/>
<pin id="548" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="551" class="1005" name="output_array_addr_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="14" slack="1"/>
<pin id="553" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp_37_neg_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37_neg "/>
</bind>
</comp>

<comp id="562" class="1005" name="tmp_35_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="567" class="1005" name="outrows1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="1"/>
<pin id="569" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows1 "/>
</bind>
</comp>

<comp id="573" class="1005" name="outcols_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="1"/>
<pin id="575" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols "/>
</bind>
</comp>

<comp id="579" class="1005" name="kernel_shape_addr_1_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3" slack="1"/>
<pin id="581" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="innerdim_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="1"/>
<pin id="586" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="innerdim "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_31_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="1"/>
<pin id="591" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="594" class="1005" name="exitcond_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="1"/>
<pin id="596" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="598" class="1005" name="i_70_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="14" slack="0"/>
<pin id="600" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_70 "/>
</bind>
</comp>

<comp id="603" class="1005" name="output_array_addr_2_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="14" slack="1"/>
<pin id="605" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr_2 "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_42_neg_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42_neg "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_32_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="42" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="108" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="122" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="42" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="42" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="178"><net_src comp="18" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="42" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="181"><net_src comp="173" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="42" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="194" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="213"><net_src comp="206" pin="4"/><net_sink comp="136" pin=2"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="251"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="252"><net_src comp="4" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="253"><net_src comp="96" pin="2"/><net_sink comp="236" pin=3"/></net>

<net id="254"><net_src comp="90" pin="2"/><net_sink comp="236" pin=4"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="236" pin=5"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="236" pin=6"/></net>

<net id="257"><net_src comp="84" pin="2"/><net_sink comp="236" pin=7"/></net>

<net id="258"><net_src comp="78" pin="2"/><net_sink comp="236" pin=8"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="236" pin=9"/></net>

<net id="260"><net_src comp="24" pin="0"/><net_sink comp="236" pin=11"/></net>

<net id="271"><net_src comp="68" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="0" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="4" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="274"><net_src comp="12" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="275"><net_src comp="20" pin="0"/><net_sink comp="261" pin=4"/></net>

<net id="276"><net_src comp="130" pin="3"/><net_sink comp="261" pin=7"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="54" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="277" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="301"><net_src comp="287" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="306"><net_src comp="282" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="313"><net_src comp="96" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="96" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="30" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="315" pin="2"/><net_sink comp="236" pin=10"/></net>

<net id="328"><net_src comp="34" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="96" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="330"><net_src comp="36" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="331"><net_src comp="38" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="336"><net_src comp="322" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="40" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="194" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="206" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="206" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="44" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="206" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="361"><net_src comp="190" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="343" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="377"><net_src comp="190" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="218" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="387"><net_src comp="378" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="218" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="48" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="397"><net_src comp="156" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="402"><net_src comp="394" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="50" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="413"><net_src comp="116" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="44" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="422"><net_src comp="229" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="229" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="48" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="438"><net_src comp="156" pin="7"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="50" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="445" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="452"><net_src comp="72" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="458"><net_src comp="78" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="236" pin=8"/></net>

<net id="463"><net_src comp="84" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="236" pin=7"/></net>

<net id="468"><net_src comp="90" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="236" pin=4"/></net>

<net id="473"><net_src comp="96" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="236" pin=3"/></net>

<net id="478"><net_src comp="102" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="484"><net_src comp="309" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="315" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="236" pin=10"/></net>

<net id="493"><net_src comp="332" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="498"><net_src comp="108" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="503"><net_src comp="122" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="508"><net_src comp="338" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="352" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="520"><net_src comp="136" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="525"><net_src comp="149" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="530"><net_src comp="373" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="535"><net_src comp="143" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="540"><net_src comp="156" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="545"><net_src comp="383" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="388" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="554"><net_src comp="161" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="560"><net_src comp="398" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="565"><net_src comp="404" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="570"><net_src comp="408" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="261" pin=5"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="576"><net_src comp="130" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="261" pin=6"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="582"><net_src comp="173" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="587"><net_src comp="130" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="261" pin=7"/></net>

<net id="592"><net_src comp="415" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="597"><net_src comp="424" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="429" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="606"><net_src comp="182" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="612"><net_src comp="439" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="617"><net_src comp="445" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="287" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_array | {1 2 16 76 79 80 144 }
	Port: input_array | {}
	Port: input_shape | {}
	Port: kernel_array | {}
	Port: kernel_shape | {}
	Port: bias_array | {}
	Port: fwork | {1 2 }
 - Input state : 
	Port: k2c_dense : output_array | {1 2 5 6 17 18 79 80 85 86 }
	Port: k2c_dense : output_numel_read | {1 }
	Port: k2c_dense : input_array | {1 2 79 80 }
	Port: k2c_dense : input_ndim_read | {1 }
	Port: k2c_dense : input_numel_read | {1 }
	Port: k2c_dense : input_shape | {1 2 78 }
	Port: k2c_dense : kernel_array | {1 2 79 80 }
	Port: k2c_dense : kernel_ndim_read | {1 }
	Port: k2c_dense : kernel_numel_read | {1 }
	Port: k2c_dense : kernel_shape | {1 2 78 79 }
	Port: k2c_dense : bias_array | {4 5 79 80 }
	Port: k2c_dense : bias_numel_read | {1 }
	Port: k2c_dense : fwork | {1 2 }
  - Chain level:
	State 1
		StgValue_153 : 1
		StgValue_155 : 1
		icmp : 1
		outrows : 1
		outcols : 1
	State 2
	State 3
		tmp_i : 1
		StgValue_166 : 2
	State 4
		tmp_81 : 1
		exitcond_i : 1
		j : 1
		StgValue_173 : 2
		bias_array_addr : 1
		bias_array_load : 2
		tmp_i_50 : 2
		tmp_i_cast : 3
		output_array_addr_5 : 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		i3_cast : 1
		exitcond8 : 2
		i : 1
		StgValue_200 : 3
		output_array_addr : 2
		output_array_load_1 : 3
	State 18
		tmp_37_to_int : 1
		tmp_37_neg : 2
	State 19
		tmp_36 : 1
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
		empty_51 : 1
	State 77
	State 78
		outrows1 : 1
		innerdim : 1
	State 79
		StgValue_276 : 1
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
		i1_cast : 1
		exitcond : 2
		i_70 : 1
		StgValue_289 : 3
		output_array_addr_2 : 2
		output_array_load : 3
	State 86
		tmp_42_to_int : 1
		tmp_42_neg : 2
	State 87
		tmp_33 : 1
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
		empty : 1
	State 145


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   |       grp_k2c_dot_3_fu_236      |    0    |    39   | 42.7385 |  11646  |   5787  |
|          |   grp_k2c_affine_matmul_fu_261  |    0    |    24   |  17.55  |   2053  |   1086  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fdiv   |            grp_fu_282           |    0    |    0    |    0    |   1438  |   846   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fexp   |            grp_fu_287           |    0    |    7    |    0    |   444   |   1042  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    mul   |            grp_fu_415           |    0    |    16   |    0    |   527   |   195   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   fadd   |            grp_fu_277           |    0    |    2    |    0    |   324   |   236   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_29_fu_315          |    0    |    0    |    0    |    0    |    71   |
|          |             j_fu_352            |    0    |    0    |    0    |    0    |    71   |
|    add   |         tmp_i_50_fu_362         |    0    |    0    |    0    |    0    |    22   |
|          |           i_71_fu_373           |    0    |    0    |    0    |    0    |    71   |
|          |             i_fu_388            |    0    |    0    |    0    |    0    |    21   |
|          |           i_70_fu_429           |    0    |    0    |    0    |    0    |    21   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            tmp_fu_309           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_fu_332           |    0    |    0    |    0    |    0    |    29   |
|   icmp   |           tmp_i_fu_338          |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond_i_fu_347        |    0    |    0    |    0    |    0    |    29   |
|          |         exitcond8_fu_383        |    0    |    0    |    0    |    0    |    29   |
|          |         exitcond_fu_424         |    0    |    0    |    0    |    0    |    29   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    xor   |        tmp_37_neg_fu_398        |    0    |    0    |    0    |    0    |    32   |
|          |        tmp_42_neg_fu_439        |    0    |    0    |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  select  |         outrows1_fu_408         |    0    |    0    |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |   bias_numel_read_3_read_fu_72  |    0    |    0    |    0    |    0    |    0    |
|          |  kernel_numel_read_3_read_fu_78 |    0    |    0    |    0    |    0    |    0    |
|   read   |  kernel_ndim_read_3_read_fu_84  |    0    |    0    |    0    |    0    |    0    |
|          |  input_numel_read_4_read_fu_90  |    0    |    0    |    0    |    0    |    0    |
|          |   input_ndim_read_4_read_fu_96  |    0    |    0    |    0    |    0    |    0    |
|          | output_numel_read_3_read_fu_102 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|partselect|          tmp_80_fu_322          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   trunc  |          tmp_81_fu_343          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_82_fu_358          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        tmp_i_cast_fu_368        |    0    |    0    |    0    |    0    |    0    |
|   zext   |          i3_cast_fu_378         |    0    |    0    |    0    |    0    |    0    |
|          |          i1_cast_fu_419         |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    0    |    88   | 60.2885 |  16432  |   9771  |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  bias_array_addr_reg_517  |   14   |
|  bias_array_load_reg_532  |   32   |
| bias_numel_read_3_reg_449 |   64   |
|     exitcond8_reg_542     |    1   |
|      exitcond_reg_594     |    1   |
|         i1_reg_225        |   14   |
|         i3_reg_214        |   14   |
|        i_70_reg_598       |   14   |
|        i_71_reg_527       |   64   |
|        i_i_reg_190        |   64   |
|         i_reg_546         |   14   |
|        icmp_reg_490       |    1   |
|      innerdim_reg_584     |   64   |
| input_ndim_read_4_reg_470 |   64   |
| input_numel_read_4_reg_465|   64   |
|  input_shape_addr_reg_495 |    3   |
|        j_i_reg_202        |   64   |
|         j_reg_512         |   64   |
| kernel_ndim_read_3_reg_460|   64   |
|kernel_numel_read_3_reg_455|   64   |
|kernel_shape_addr_1_reg_579|    3   |
| kernel_shape_addr_reg_500 |    3   |
|      outcols_reg_573      |   64   |
|output_array_addr_2_reg_603|   14   |
|output_array_addr_5_reg_522|   14   |
| output_array_addr_reg_551 |   14   |
|output_array_load_5_reg_537|   32   |
|output_numel_read_3_reg_475|   64   |
|      outrows1_reg_567     |   64   |
|          reg_292          |   32   |
|          reg_298          |   32   |
|          reg_303          |   32   |
|       tmp_29_reg_485      |   64   |
|       tmp_31_reg_589      |   64   |
|       tmp_32_reg_614      |   32   |
|       tmp_35_reg_562      |   32   |
|     tmp_37_neg_reg_557    |   32   |
|     tmp_42_neg_reg_609    |   32   |
|       tmp_i_reg_505       |    1   |
|        tmp_reg_481        |    1   |
+---------------------------+--------+
|           Total           |  1374  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_116      |  p0  |   2  |   3  |    6   ||    9    |
|       grp_access_fu_130      |  p0  |   4  |   3  |   12   ||    21   |
|       grp_access_fu_143      |  p0  |   2  |  14  |   28   ||    9    |
|       grp_access_fu_156      |  p0  |   4  |  14  |   56   ||    21   |
|       grp_access_fu_156      |  p1  |   2  |  32  |   64   ||    9    |
|       grp_access_fu_156      |  p2  |   3  |   0  |    0   ||    15   |
|          i_i_reg_190         |  p0  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_3_fu_236     |  p3  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_3_fu_236     |  p4  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_3_fu_236     |  p7  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_3_fu_236     |  p8  |   2  |  64  |   128  ||    9    |
|     grp_k2c_dot_3_fu_236     |  p10 |   2  |  64  |   128  ||    9    |
| grp_k2c_affine_matmul_fu_261 |  p7  |   2  |  64  |   128  ||    9    |
|          grp_fu_277          |  p0  |   2  |  32  |   64   ||    9    |
|          grp_fu_277          |  p1  |   2  |  32  |   64   ||    9    |
|          grp_fu_287          |  p1  |   4  |  32  |   128  ||    21   |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |  1318  || 22.3123 ||   186   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   88   |   60   |  16432 |  9771  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   22   |    -   |   186  |
|  Register |    -   |    -   |    -   |  1374  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   88   |   82   |  17806 |  9957  |
+-----------+--------+--------+--------+--------+--------+
