#include "cpu.h"

#include <format>  // ğŸ“ ä½¿ç”¨ std::format æ ¼å¼åŒ–å­—ç¬¦ä¸²ï¼Œä¾¿äºè¾“å‡ºè°ƒè¯•ä¿¡æ¯
#include <iomanip>  // ğŸ“ æ§åˆ¶è¾“å‡ºæ ¼å¼
#include <sstream>  // ğŸ› ï¸ ä½¿ç”¨å­—ç¬¦ä¸²æµæ‹¼æ¥å­—ç¬¦ä¸²

#include "logger.h"  // ğŸ”§ æ—¥å¿—åº“ï¼Œç”¨äºè°ƒè¯•å’Œè®°å½•ä¿¡æ¯

// ğŸ—ï¸ æ„é€ å‡½æ•°ï¼šä½¿ç”¨ RISC-V äºŒè¿›åˆ¶ç¨‹åºä»£ç åˆå§‹åŒ– CPU å¯¹è±¡
// å‚æ•°è¯´æ˜ï¼š
//   code - åŒ…å« RISC-V ç¨‹åºäºŒè¿›åˆ¶ä»£ç çš„å†…å­˜ç¼“å†²åŒº
Cpu::Cpu(std::span<const uint8_t> code)
    : mem(code.begin(), code.end())  // ğŸ“¥ å°†ä»£ç å¤åˆ¶åˆ°å†…éƒ¨å†…å­˜ä¸­å­˜å‚¨
{
  // ğŸš€ åˆå§‹åŒ–å¯„å­˜å™¨çŠ¶æ€
  regs[2] =
      mem.size() - 8;  // ğŸ“Œ åˆå§‹åŒ–æ ˆæŒ‡é’ˆ (x2)ï¼šæŒ‡å‘å†…å­˜æœ«å°¾, å¹¶ä¿è¯8å­—èŠ‚å¯¹é½
  regs[0] = 0;  // ğŸ”’ x0 å¯„å­˜å™¨ç¡¬ç¼–ç ä¸º 0ï¼Œå§‹ç»ˆä¿æŒä¸å˜
}

// ğŸ¯ å–æŒ‡å‡½æ•°ï¼šä»å†…å­˜ä¸­è¯»å–å½“å‰æŒ‡ä»¤ï¼Œå¹¶æ­£ç¡®å¤„ç†å°ç«¯åº
// è¿”å›å€¼ï¼š32 ä½ RISC-V æŒ‡ä»¤ç¼–ç 
uint32_t Cpu::fetch() {
  uint32_t instr = 0;
  // ğŸ”„ æŒ‰å°ç«¯åºè¯»å–æŒ‡ä»¤ï¼šä½å­—èŠ‚åœ¨å‰ï¼Œé«˜å­—èŠ‚åœ¨å
  instr |= static_cast<uint32_t>(mem[pc + 3]) << 24;  // ğŸ“¦ ç¬¬4å­—èŠ‚ï¼ˆæœ€é«˜ä½ï¼‰
  instr |= static_cast<uint32_t>(mem[pc + 2]) << 16;  // ğŸ“¦ ç¬¬3å­—èŠ‚
  instr |= static_cast<uint32_t>(mem[pc + 1]) << 8;   // ğŸ“¦ ç¬¬2å­—èŠ‚
  instr |= static_cast<uint32_t>(mem[pc]);  // ğŸ“¦ ç¬¬1å­—èŠ‚ï¼ˆæœ€ä½ä½ï¼‰
  return instr;
}

// âš¡ æ‰§è¡ŒæŒ‡ä»¤ï¼šè§£ç å¹¶æ‰§è¡Œä¸€æ¡ RISC-V æŒ‡ä»¤
// å‚æ•°è¯´æ˜ï¼š
//   instr - éœ€è¦æ‰§è¡Œçš„ 32 ä½æŒ‡ä»¤ç¼–ç 
void Cpu::execute(uint32_t instr) {
  // ğŸ” è§£ç æŒ‡ä»¤ï¼Œå°†æŒ‡ä»¤æ‹†åˆ†ä¸ºå„ä¸ªå­—æ®µï¼Œä¾¿äºè¯†åˆ«ä¸æ‰§è¡Œ
  auto fields = decode_instruction(instr);

  // ğŸ§© åˆ©ç”¨ std::format æ ¼å¼åŒ–è¾“å‡ºè¯¦ç»†çš„æŒ‡ä»¤è§£ç ä¿¡æ¯
  auto instr_info = std::format(
      "Instruction Decode Info:\n"
      "Raw bytes: {0:#x} {1:#x} {2:#x} {3:#x}\n"  // åŸå§‹å­—èŠ‚ä¿¡æ¯
      "Full instruction: 0x{4:#x}\n"              // æ•´ä¸ªæŒ‡ä»¤ç¼–ç 
      "opcode: 0x{5:#x}\n"                        // æ“ä½œç å­—æ®µ
      "rd: {6}\n"                                 // ç›®çš„å¯„å­˜å™¨ç¼–å·
      "rs1: {7}\n"                                // æºå¯„å­˜å™¨1ç¼–å·
      "funct3: 0x{8:#x}\n"                        // åŠŸèƒ½å­—æ®µ3
      "funct7: 0x{9:#x}\n"                        // åŠŸèƒ½å­—æ®µ7
      "i_imm: {10}",                              // ç«‹å³æ•°
      static_cast<int>(instr & 0xFF),             // å­—èŠ‚1
      static_cast<int>((instr >> 8) & 0xFF),      // å­—èŠ‚2
      static_cast<int>((instr >> 16) & 0xFF),     // å­—èŠ‚3
      static_cast<int>((instr >> 24) & 0xFF),     // å­—èŠ‚4
      instr, static_cast<int>(fields.opcode), static_cast<int>(fields.rd),
      static_cast<int>(fields.rs1), static_cast<int>(fields.funct3),
      static_cast<int>(fields.funct7), fields.i_imm);
  Logger::debug(instr_info);  // ğŸ“£ è¾“å‡ºè§£ç ä¿¡æ¯åˆ°è°ƒè¯•æ—¥å¿—

  // ğŸ® æ ¹æ®è§£ç åçš„æ“ä½œç æ‰§è¡ŒæŒ‡ä»¤
  switch (fields.opcode) {
    // â• ADDI æŒ‡ä»¤ï¼šæ‰§è¡Œ x[rd] = x[rs1] + i_imm
    [[likely]] case OpCode::ADDI:
      Logger::info(std::format("Executing ADDI instruction: x{} = x{} + {}",
                               static_cast<int>(fields.rd),
                               static_cast<int>(fields.rs1), fields.i_imm));
      regs[fields.rd] = regs[fields.rs1] + fields.i_imm;
      break;

    // â• ADD æŒ‡ä»¤ï¼šå½“ funct3 å’Œ funct7 å‡ä¸º0æ—¶ï¼Œæ‰§è¡Œ x[rd] = x[rs1] + x[rs2]
    [[likely]] case OpCode::ADD:
      if (fields.funct3 == 0x0 && fields.funct7 == 0x0) {
        Logger::info(std::format("Executing ADD instruction: x{} = x{} + x{}",
                                 static_cast<int>(fields.rd),
                                 static_cast<int>(fields.rs1),
                                 static_cast<int>(fields.rs2)));
        regs[fields.rd] = regs[fields.rs1] + regs[fields.rs2];
      }
      // å½“ funct3=0x0 ä¸” funct7=0x20 æ—¶æ‰§è¡Œå‡æ³•
      else if (fields.funct3 == 0x0 && fields.funct7 == 0x20) {
        Logger::info(std::format("Executing SUB instruction: x{} = x{} - x{}",
                                 static_cast<int>(fields.rd),
                                 static_cast<int>(fields.rs1),
                                 static_cast<int>(fields.rs2)));
        regs[fields.rd] = regs[fields.rs1] - regs[fields.rs2];
      } else {
        Logger::warn(std::format(
            "Unknown variation for ADD opcode! funct3=0x{:x}, funct7=0x{:x}",
            static_cast<int>(fields.funct3), static_cast<int>(fields.funct7)));
      }
      break;

    default:  // â“ æœªçŸ¥æˆ–æœªå®ç°çš„æŒ‡ä»¤
      Logger::warn(std::format("Unknown instruction! opcode: 0x{0:#x}",
                               static_cast<int>(fields.opcode)));
  }

  // ğŸ”„ æ›´æ–°ç¨‹åºè®¡æ•°å™¨ï¼Œå°† pc å‰è¿›è‡³ä¸‹ä¸€æ¡æŒ‡ä»¤ä½ç½®
  pc += 4;
  regs[0] = 0;  // ğŸ”’ ç¡®ä¿ x0 å¯„å­˜å™¨å§‹ç»ˆä¿æŒä¸º 0
}

// ğŸ“Š è°ƒè¯•å‡½æ•°ï¼šè¾“å‡ºå½“å‰ CPU çŠ¶æ€ï¼ˆç¨‹åºè®¡æ•°å™¨åŠå„å¯„å­˜å™¨çš„å€¼ï¼‰
// åˆ©ç”¨ std::format ç”Ÿæˆæ ¼å¼åŒ–å­—ç¬¦ä¸²è¾“å‡º
void Cpu::debug() {
  Logger::debug("\n=== CPU State ===");
  Logger::debug(std::format("PC: 0x{0:#x}", pc));

  // ğŸ”  å®šä¹‰å¯„å­˜å™¨åç§°æ•°ç»„ï¼Œä¾¿äºè°ƒè¯•æ—¶ç›´è§‚æŸ¥çœ‹å„å¯„å­˜å™¨çš„ä½œç”¨
  const std::array reg_names = {
      "zero", "ra", "sp", "gp", "tp",  "t0",  "t1", "t2", "s0/fp", "s1", "a0",
      "a1",   "a2", "a3", "a4", "a5",  "a6",  "a7", "s2", "s3",    "s4", "s5",
      "s6",   "s7", "s8", "s9", "s10", "s11", "t3", "t4", "t5",    "t6"};

  // ğŸ—’ï¸ å¾ªç¯éå†å¯„å­˜å™¨æ•°ç»„ï¼Œæ¯è¡Œæ‰“å° 4 ä¸ªå¯„å­˜å™¨çš„çŠ¶æ€ï¼Œå¢å¼ºå¯è¯»æ€§
  for (size_t i = 0; i < regs.size(); i += 4) {
    std::string line;
    for (size_t j = 0; j < 4 && (i + j) < regs.size(); ++j) {
      line += std::format("x{}({}): 0x{:#x}\t", i + j, reg_names[i + j],
                          regs[i + j]);
    }
    Logger::debug(line);
  }
  Logger::debug("================");
}

// ğŸ” æŒ‡ä»¤è§£ç å‡½æ•°ï¼šå°† 32 ä½æŒ‡ä»¤æ‹†åˆ†ä¸ºå„ä¸ªå­—æ®µï¼Œæ–¹ä¾¿åç»­æ“ä½œ
// è¿”å›å€¼ï¼šInstructionFields ç»“æ„ä½“ï¼ŒåŒ…å« opcode, rd, rs1, rs2, funct3, funct7
// å’Œ i_imm å­—æ®µ
InstructionFields Cpu::decode_instruction(uint32_t instr) {
  return InstructionFields{
      .opcode = static_cast<OpCode>(instr & 0x7F),  // ğŸ“Ÿ å–æœ€ä½ 7 ä½ä¸ºæ“ä½œç 
      .rd = static_cast<uint8_t>((instr >> 7) &
                                 0x1F),  // ğŸ¯ è·å–ç›®æ ‡å¯„å­˜å™¨ç¼–å·ï¼ˆ5ä½ï¼‰
      .rs1 = static_cast<uint8_t>((instr >> 15) &
                                  0x1F),  // ğŸ”„ è·å–ç¬¬ä¸€ä¸ªæºå¯„å­˜å™¨ç¼–å·ï¼ˆ5ä½ï¼‰
      .rs2 = static_cast<uint8_t>((instr >> 20) &
                                  0x1F),  // ğŸ”„ è·å–ç¬¬äºŒä¸ªæºå¯„å­˜å™¨ç¼–å·ï¼ˆ5ä½ï¼‰
      .funct3 =
          static_cast<uint8_t>((instr >> 12) & 0x7),  // ğŸ§© è·å–åŠŸèƒ½å­—æ®µ3ï¼ˆ3ä½ï¼‰
      .funct7 = static_cast<uint8_t>((instr >> 25) &
                                     0x7F),  // ğŸ§© è·å–åŠŸèƒ½å­—æ®µ7ï¼ˆ7ä½ï¼‰
      .i_imm = static_cast<int32_t>(instr & 0xFFF00000) >>
               20  // ğŸ’¡ æå–ç«‹å³æ•°ï¼Œå¹¶é€šè¿‡å³ç§»å®ç°ç¬¦å·æ‰©å±•
  };
}