<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Hardware Abstraction Layer (HAL)</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Hardware Abstraction Layer (HAL)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">PSoC4100Smax 48-TQFP<div class="ingroups"><a class="el" href="group__group__hal__impl.html">CAT2 (PMG/PSoC 4) Implementation Specific</a> &raquo; <a class="el" href="group__group__hal__impl__pin__package.html">Pins</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">General Description</h2>
<p>Pin definitions and connections specific to the PSoC4100Smax 48-TQFP package. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structcyhal__resource__pin__mapping__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a></td></tr>
<tr class="memdesc:structcyhal__resource__pin__mapping__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Represents an association between a pin and a resource.  <a href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">More...</a><br /></td></tr>
<tr class="separator:structcyhal__resource__pin__mapping__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memItemLeft" align="right" valign="top"><a id="gadbcb21726bedc8b2e4f1bb2e0235035d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gadbcb21726bedc8b2e4f1bb2e0235035d">CYHAL_GET_GPIO</a>(port,  pin)&#160;&#160;&#160;((((uint8_t)(port)) &lt;&lt; 3U) + ((uint8_t)(pin)))</td></tr>
<tr class="memdesc:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets a pin definition from the provided port and pin numbers. <br /></td></tr>
<tr class="separator:gadbcb21726bedc8b2e4f1bb2e0235035d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memItemLeft" align="right" valign="top"><a id="gae0af2ee8c5a2a2e6661962b368d1f2ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gae0af2ee8c5a2a2e6661962b368d1f2ba">CYHAL_GET_PIN</a>(pin)&#160;&#160;&#160;((uint8_t)(((uint8_t)pin) &amp; 0x07U))</td></tr>
<tr class="memdesc:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the pin number. <br /></td></tr>
<tr class="separator:gae0af2ee8c5a2a2e6661962b368d1f2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga015f256578abd5638668ff19b9dc89d5"><td class="memItemLeft" align="right" valign="top"><a id="ga015f256578abd5638668ff19b9dc89d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga015f256578abd5638668ff19b9dc89d5">CYHAL_GET_PORT</a>(pin)&#160;&#160;&#160;((uint8_t)((((uint8_t)pin) &gt;&gt; 3U) &amp; 0x1FU))</td></tr>
<tr class="memdesc:ga015f256578abd5638668ff19b9dc89d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro that, given a gpio, will extract the port number. <br /></td></tr>
<tr class="separator:ga015f256578abd5638668ff19b9dc89d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53cd66d4f38ac495be20aafe07468585"><td class="memItemLeft" align="right" valign="top"><a id="ga53cd66d4f38ac495be20aafe07468585"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga53cd66d4f38ac495be20aafe07468585">CYHAL_PIN_MAP_AUDIOSS_CLK_I2S_IF</a></td></tr>
<tr class="memdesc:ga53cd66d4f38ac495be20aafe07468585"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_clk_i2s_if. <br /></td></tr>
<tr class="separator:ga53cd66d4f38ac495be20aafe07468585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad86dbc677fa141b1aae7a753e1c11c8d"><td class="memItemLeft" align="right" valign="top"><a id="gad86dbc677fa141b1aae7a753e1c11c8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gad86dbc677fa141b1aae7a753e1c11c8d">CYHAL_PIN_MAP_AUDIOSS_TX_SCK</a></td></tr>
<tr class="memdesc:gad86dbc677fa141b1aae7a753e1c11c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_tx_sck. <br /></td></tr>
<tr class="separator:gad86dbc677fa141b1aae7a753e1c11c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace25c28098c7a00d0713090f6c2d78dd"><td class="memItemLeft" align="right" valign="top"><a id="gace25c28098c7a00d0713090f6c2d78dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gace25c28098c7a00d0713090f6c2d78dd">CYHAL_PIN_MAP_AUDIOSS_TX_SDO</a></td></tr>
<tr class="memdesc:gace25c28098c7a00d0713090f6c2d78dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_tx_sdo. <br /></td></tr>
<tr class="separator:gace25c28098c7a00d0713090f6c2d78dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd5029acc30980c78d415825f1105a6"><td class="memItemLeft" align="right" valign="top"><a id="gaedd5029acc30980c78d415825f1105a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gaedd5029acc30980c78d415825f1105a6">CYHAL_PIN_MAP_AUDIOSS_TX_WS</a></td></tr>
<tr class="memdesc:gaedd5029acc30980c78d415825f1105a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for audioss_tx_ws. <br /></td></tr>
<tr class="separator:gaedd5029acc30980c78d415825f1105a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5507724226525fe5e9496824a1626047"><td class="memItemLeft" align="right" valign="top"><a id="ga5507724226525fe5e9496824a1626047"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga5507724226525fe5e9496824a1626047">CYHAL_PIN_MAP_CANFD_TTCAN_RX</a></td></tr>
<tr class="memdesc:ga5507724226525fe5e9496824a1626047"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for canfd_ttcan_rx. <br /></td></tr>
<tr class="separator:ga5507724226525fe5e9496824a1626047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157383144a12bcc3ceb18a42455657b3"><td class="memItemLeft" align="right" valign="top"><a id="ga157383144a12bcc3ceb18a42455657b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga157383144a12bcc3ceb18a42455657b3">CYHAL_PIN_MAP_CANFD_TTCAN_TX</a></td></tr>
<tr class="memdesc:ga157383144a12bcc3ceb18a42455657b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for canfd_ttcan_tx. <br /></td></tr>
<tr class="separator:ga157383144a12bcc3ceb18a42455657b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeb72f2daea488802dee805b674e6285"><td class="memItemLeft" align="right" valign="top"><a id="gadeb72f2daea488802dee805b674e6285"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gadeb72f2daea488802dee805b674e6285">CYHAL_PIN_MAP_LPCOMP_COMP</a></td></tr>
<tr class="memdesc:gadeb72f2daea488802dee805b674e6285"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_comp. <br /></td></tr>
<tr class="separator:gadeb72f2daea488802dee805b674e6285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe18fbf891650da76e762e8055a3997"><td class="memItemLeft" align="right" valign="top"><a id="ga5fe18fbf891650da76e762e8055a3997"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga5fe18fbf891650da76e762e8055a3997">CYHAL_PIN_MAP_LPCOMP_IN_N</a></td></tr>
<tr class="memdesc:ga5fe18fbf891650da76e762e8055a3997"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_in_n. <br /></td></tr>
<tr class="separator:ga5fe18fbf891650da76e762e8055a3997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfcb64d2484d90afdae15f417f23a48a"><td class="memItemLeft" align="right" valign="top"><a id="gacfcb64d2484d90afdae15f417f23a48a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gacfcb64d2484d90afdae15f417f23a48a">CYHAL_PIN_MAP_LPCOMP_IN_P</a></td></tr>
<tr class="memdesc:gacfcb64d2484d90afdae15f417f23a48a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for lpcomp_in_p. <br /></td></tr>
<tr class="separator:gacfcb64d2484d90afdae15f417f23a48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5b491519282e56a0aacd0a6c8b8555"><td class="memItemLeft" align="right" valign="top"><a id="gadb5b491519282e56a0aacd0a6c8b8555"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gadb5b491519282e56a0aacd0a6c8b8555">CYHAL_PIN_MAP_OPAMP_DSI_CTB_CMP</a></td></tr>
<tr class="memdesc:gadb5b491519282e56a0aacd0a6c8b8555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_dsi_ctb_cmp. <br /></td></tr>
<tr class="separator:gadb5b491519282e56a0aacd0a6c8b8555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7368f6b3dfe0b972f6a58a3a7174ef"><td class="memItemLeft" align="right" valign="top"><a id="ga0b7368f6b3dfe0b972f6a58a3a7174ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga0b7368f6b3dfe0b972f6a58a3a7174ef">CYHAL_PIN_MAP_OPAMP_OUT_10X</a></td></tr>
<tr class="memdesc:ga0b7368f6b3dfe0b972f6a58a3a7174ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_out_10x. <br /></td></tr>
<tr class="separator:ga0b7368f6b3dfe0b972f6a58a3a7174ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5159b26b90f82320d16cba11158e4b7"><td class="memItemLeft" align="right" valign="top"><a id="gad5159b26b90f82320d16cba11158e4b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gad5159b26b90f82320d16cba11158e4b7">CYHAL_PIN_MAP_OPAMP_VIN_M</a></td></tr>
<tr class="memdesc:gad5159b26b90f82320d16cba11158e4b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_m. <br /></td></tr>
<tr class="separator:gad5159b26b90f82320d16cba11158e4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84850b23190db3bac87503809083e7c0"><td class="memItemLeft" align="right" valign="top"><a id="ga84850b23190db3bac87503809083e7c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga84850b23190db3bac87503809083e7c0">CYHAL_PIN_MAP_OPAMP_VIN_P0</a></td></tr>
<tr class="memdesc:ga84850b23190db3bac87503809083e7c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_p0. <br /></td></tr>
<tr class="separator:ga84850b23190db3bac87503809083e7c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfcf8a7b9bf5b45c78d9697beeaa7049"><td class="memItemLeft" align="right" valign="top"><a id="gadfcf8a7b9bf5b45c78d9697beeaa7049"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gadfcf8a7b9bf5b45c78d9697beeaa7049">CYHAL_PIN_MAP_OPAMP_VIN_P1</a></td></tr>
<tr class="memdesc:gadfcf8a7b9bf5b45c78d9697beeaa7049"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for opamp_vin_p1. <br /></td></tr>
<tr class="separator:gadfcf8a7b9bf5b45c78d9697beeaa7049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a5206ecaa14ded31c559426ab9161a"><td class="memItemLeft" align="right" valign="top"><a id="gab5a5206ecaa14ded31c559426ab9161a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gab5a5206ecaa14ded31c559426ab9161a">CYHAL_PIN_MAP_PASS_DSI_SAR_DATA</a></td></tr>
<tr class="memdesc:gab5a5206ecaa14ded31c559426ab9161a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_dsi_sar_data. <br /></td></tr>
<tr class="separator:gab5a5206ecaa14ded31c559426ab9161a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga598e1b233ff6fd54e9a7eb66b70a1c49"><td class="memItemLeft" align="right" valign="top"><a id="ga598e1b233ff6fd54e9a7eb66b70a1c49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga598e1b233ff6fd54e9a7eb66b70a1c49">CYHAL_PIN_MAP_PASS_DSI_SAR_DATA_VALID</a></td></tr>
<tr class="memdesc:ga598e1b233ff6fd54e9a7eb66b70a1c49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_dsi_sar_data_valid. <br /></td></tr>
<tr class="separator:ga598e1b233ff6fd54e9a7eb66b70a1c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761eedc2fc2ac0bb50ee1522fede4de4"><td class="memItemLeft" align="right" valign="top"><a id="ga761eedc2fc2ac0bb50ee1522fede4de4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga761eedc2fc2ac0bb50ee1522fede4de4">CYHAL_PIN_MAP_PASS_DSI_SAR_SAMPLE_DONE</a></td></tr>
<tr class="memdesc:ga761eedc2fc2ac0bb50ee1522fede4de4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_dsi_sar_sample_done. <br /></td></tr>
<tr class="separator:ga761eedc2fc2ac0bb50ee1522fede4de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae54591562ea3cb62ae9bdf02a86e1ed4"><td class="memItemLeft" align="right" valign="top"><a id="gae54591562ea3cb62ae9bdf02a86e1ed4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gae54591562ea3cb62ae9bdf02a86e1ed4">CYHAL_PIN_MAP_PASS_SAR_EXT_VREF0</a></td></tr>
<tr class="memdesc:gae54591562ea3cb62ae9bdf02a86e1ed4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sar_ext_vref0. <br /></td></tr>
<tr class="separator:gae54591562ea3cb62ae9bdf02a86e1ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3459edb35b49cc535924fdbebbdb1ab5"><td class="memItemLeft" align="right" valign="top"><a id="ga3459edb35b49cc535924fdbebbdb1ab5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga3459edb35b49cc535924fdbebbdb1ab5">CYHAL_PIN_MAP_PASS_SAR_EXT_VREF1</a></td></tr>
<tr class="memdesc:ga3459edb35b49cc535924fdbebbdb1ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sar_ext_vref1. <br /></td></tr>
<tr class="separator:ga3459edb35b49cc535924fdbebbdb1ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d41ec91abdcddb2a9baef178a478585"><td class="memItemLeft" align="right" valign="top"><a id="ga8d41ec91abdcddb2a9baef178a478585"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga8d41ec91abdcddb2a9baef178a478585">CYHAL_PIN_MAP_PASS_SARMUX_PADS</a></td></tr>
<tr class="memdesc:ga8d41ec91abdcddb2a9baef178a478585"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_sarmux_pads. <br /></td></tr>
<tr class="separator:ga8d41ec91abdcddb2a9baef178a478585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd7605dcf4f5d698fa2e11834413021"><td class="memItemLeft" align="right" valign="top"><a id="ga8fd7605dcf4f5d698fa2e11834413021"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga8fd7605dcf4f5d698fa2e11834413021">CYHAL_PIN_MAP_PASS_TR_SAR_OUT</a></td></tr>
<tr class="memdesc:ga8fd7605dcf4f5d698fa2e11834413021"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for pass_tr_sar_out. <br /></td></tr>
<tr class="separator:ga8fd7605dcf4f5d698fa2e11834413021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0155b73c36dce3c1a28846d3d01c078e"><td class="memItemLeft" align="right" valign="top"><a id="ga0155b73c36dce3c1a28846d3d01c078e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga0155b73c36dce3c1a28846d3d01c078e">CYHAL_PIN_MAP_SCB_I2C_SCL</a></td></tr>
<tr class="memdesc:ga0155b73c36dce3c1a28846d3d01c078e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_scl. <br /></td></tr>
<tr class="separator:ga0155b73c36dce3c1a28846d3d01c078e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ed170d9921099f5dfbc0577b3060fe8"><td class="memItemLeft" align="right" valign="top"><a id="ga3ed170d9921099f5dfbc0577b3060fe8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga3ed170d9921099f5dfbc0577b3060fe8">CYHAL_PIN_MAP_SCB_I2C_SDA</a></td></tr>
<tr class="memdesc:ga3ed170d9921099f5dfbc0577b3060fe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_i2c_sda. <br /></td></tr>
<tr class="separator:ga3ed170d9921099f5dfbc0577b3060fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa951915afd44e644de2aded831c145fe"><td class="memItemLeft" align="right" valign="top"><a id="gaa951915afd44e644de2aded831c145fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gaa951915afd44e644de2aded831c145fe">CYHAL_PIN_MAP_SCB_SPI_M_CLK</a></td></tr>
<tr class="memdesc:gaa951915afd44e644de2aded831c145fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_clk. <br /></td></tr>
<tr class="separator:gaa951915afd44e644de2aded831c145fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac710166dd71dd3647273391f43498468"><td class="memItemLeft" align="right" valign="top"><a id="gac710166dd71dd3647273391f43498468"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gac710166dd71dd3647273391f43498468">CYHAL_PIN_MAP_SCB_SPI_M_MISO</a></td></tr>
<tr class="memdesc:gac710166dd71dd3647273391f43498468"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_miso. <br /></td></tr>
<tr class="separator:gac710166dd71dd3647273391f43498468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e38361d0a8a6150cf1a16b26a47ffe3"><td class="memItemLeft" align="right" valign="top"><a id="ga0e38361d0a8a6150cf1a16b26a47ffe3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga0e38361d0a8a6150cf1a16b26a47ffe3">CYHAL_PIN_MAP_SCB_SPI_M_MOSI</a></td></tr>
<tr class="memdesc:ga0e38361d0a8a6150cf1a16b26a47ffe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_mosi. <br /></td></tr>
<tr class="separator:ga0e38361d0a8a6150cf1a16b26a47ffe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe6322fef2fca67040ce82c97d72d5ab"><td class="memItemLeft" align="right" valign="top"><a id="gafe6322fef2fca67040ce82c97d72d5ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gafe6322fef2fca67040ce82c97d72d5ab">CYHAL_PIN_MAP_SCB_SPI_M_SELECT0</a></td></tr>
<tr class="memdesc:gafe6322fef2fca67040ce82c97d72d5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select0. <br /></td></tr>
<tr class="separator:gafe6322fef2fca67040ce82c97d72d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga417db842a798d971cbb8489114474d2d"><td class="memItemLeft" align="right" valign="top"><a id="ga417db842a798d971cbb8489114474d2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga417db842a798d971cbb8489114474d2d">CYHAL_PIN_MAP_SCB_SPI_M_SELECT1</a></td></tr>
<tr class="memdesc:ga417db842a798d971cbb8489114474d2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select1. <br /></td></tr>
<tr class="separator:ga417db842a798d971cbb8489114474d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2b2bd62e26a26fcefccf55e50149638"><td class="memItemLeft" align="right" valign="top"><a id="gad2b2bd62e26a26fcefccf55e50149638"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gad2b2bd62e26a26fcefccf55e50149638">CYHAL_PIN_MAP_SCB_SPI_M_SELECT2</a></td></tr>
<tr class="memdesc:gad2b2bd62e26a26fcefccf55e50149638"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select2. <br /></td></tr>
<tr class="separator:gad2b2bd62e26a26fcefccf55e50149638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9206aa45ce42a70e93b8da8ff79fc72c"><td class="memItemLeft" align="right" valign="top"><a id="ga9206aa45ce42a70e93b8da8ff79fc72c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga9206aa45ce42a70e93b8da8ff79fc72c">CYHAL_PIN_MAP_SCB_SPI_M_SELECT3</a></td></tr>
<tr class="memdesc:ga9206aa45ce42a70e93b8da8ff79fc72c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_m_select3. <br /></td></tr>
<tr class="separator:ga9206aa45ce42a70e93b8da8ff79fc72c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23834b75096dc398c4d4fbc3b5ef7a03"><td class="memItemLeft" align="right" valign="top"><a id="ga23834b75096dc398c4d4fbc3b5ef7a03"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga23834b75096dc398c4d4fbc3b5ef7a03">CYHAL_PIN_MAP_SCB_SPI_S_CLK</a></td></tr>
<tr class="memdesc:ga23834b75096dc398c4d4fbc3b5ef7a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_clk. <br /></td></tr>
<tr class="separator:ga23834b75096dc398c4d4fbc3b5ef7a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad781e5bc0ad0ffe90e7f4b99bdd4c2e"><td class="memItemLeft" align="right" valign="top"><a id="gaad781e5bc0ad0ffe90e7f4b99bdd4c2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gaad781e5bc0ad0ffe90e7f4b99bdd4c2e">CYHAL_PIN_MAP_SCB_SPI_S_MISO</a></td></tr>
<tr class="memdesc:gaad781e5bc0ad0ffe90e7f4b99bdd4c2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_miso. <br /></td></tr>
<tr class="separator:gaad781e5bc0ad0ffe90e7f4b99bdd4c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b571072be4a24c2623d089a3806dd02"><td class="memItemLeft" align="right" valign="top"><a id="ga4b571072be4a24c2623d089a3806dd02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga4b571072be4a24c2623d089a3806dd02">CYHAL_PIN_MAP_SCB_SPI_S_MOSI</a></td></tr>
<tr class="memdesc:ga4b571072be4a24c2623d089a3806dd02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_mosi. <br /></td></tr>
<tr class="separator:ga4b571072be4a24c2623d089a3806dd02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a76d03fdd8563bca0941ad90e5400cc"><td class="memItemLeft" align="right" valign="top"><a id="ga9a76d03fdd8563bca0941ad90e5400cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga9a76d03fdd8563bca0941ad90e5400cc">CYHAL_PIN_MAP_SCB_SPI_S_SELECT0</a></td></tr>
<tr class="memdesc:ga9a76d03fdd8563bca0941ad90e5400cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select0. <br /></td></tr>
<tr class="separator:ga9a76d03fdd8563bca0941ad90e5400cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d141fa4eb401f82206ea95a7834d7c"><td class="memItemLeft" align="right" valign="top"><a id="gae5d141fa4eb401f82206ea95a7834d7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gae5d141fa4eb401f82206ea95a7834d7c">CYHAL_PIN_MAP_SCB_SPI_S_SELECT1</a></td></tr>
<tr class="memdesc:gae5d141fa4eb401f82206ea95a7834d7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select1. <br /></td></tr>
<tr class="separator:gae5d141fa4eb401f82206ea95a7834d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e7cb5c4b8b30c1edeb3354cec5a201"><td class="memItemLeft" align="right" valign="top"><a id="ga21e7cb5c4b8b30c1edeb3354cec5a201"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga21e7cb5c4b8b30c1edeb3354cec5a201">CYHAL_PIN_MAP_SCB_SPI_S_SELECT2</a></td></tr>
<tr class="memdesc:ga21e7cb5c4b8b30c1edeb3354cec5a201"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select2. <br /></td></tr>
<tr class="separator:ga21e7cb5c4b8b30c1edeb3354cec5a201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1288eb6a6833249029c0de7120f6ef7"><td class="memItemLeft" align="right" valign="top"><a id="gac1288eb6a6833249029c0de7120f6ef7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gac1288eb6a6833249029c0de7120f6ef7">CYHAL_PIN_MAP_SCB_SPI_S_SELECT3</a></td></tr>
<tr class="memdesc:gac1288eb6a6833249029c0de7120f6ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_spi_s_select3. <br /></td></tr>
<tr class="separator:gac1288eb6a6833249029c0de7120f6ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba1e1bf0cb3c391f00cf5c1c0f1e011"><td class="memItemLeft" align="right" valign="top"><a id="gadba1e1bf0cb3c391f00cf5c1c0f1e011"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gadba1e1bf0cb3c391f00cf5c1c0f1e011">CYHAL_PIN_MAP_SCB_UART_CTS</a></td></tr>
<tr class="memdesc:gadba1e1bf0cb3c391f00cf5c1c0f1e011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_cts. <br /></td></tr>
<tr class="separator:gadba1e1bf0cb3c391f00cf5c1c0f1e011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614cbdcadc7ceb0a154df9770456ba06"><td class="memItemLeft" align="right" valign="top"><a id="ga614cbdcadc7ceb0a154df9770456ba06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga614cbdcadc7ceb0a154df9770456ba06">CYHAL_PIN_MAP_SCB_UART_RTS</a></td></tr>
<tr class="memdesc:ga614cbdcadc7ceb0a154df9770456ba06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rts. <br /></td></tr>
<tr class="separator:ga614cbdcadc7ceb0a154df9770456ba06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7266876b104bc8e839114fff692f96a7"><td class="memItemLeft" align="right" valign="top"><a id="ga7266876b104bc8e839114fff692f96a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga7266876b104bc8e839114fff692f96a7">CYHAL_PIN_MAP_SCB_UART_RX</a></td></tr>
<tr class="memdesc:ga7266876b104bc8e839114fff692f96a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_rx. <br /></td></tr>
<tr class="separator:ga7266876b104bc8e839114fff692f96a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a486e3c3942498f6e545301ecdca32"><td class="memItemLeft" align="right" valign="top"><a id="ga67a486e3c3942498f6e545301ecdca32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga67a486e3c3942498f6e545301ecdca32">CYHAL_PIN_MAP_SCB_UART_TX</a></td></tr>
<tr class="memdesc:ga67a486e3c3942498f6e545301ecdca32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for scb_uart_tx. <br /></td></tr>
<tr class="separator:ga67a486e3c3942498f6e545301ecdca32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b326b6b0827bfc5f3702f33db01b68"><td class="memItemLeft" align="right" valign="top"><a id="gad7b326b6b0827bfc5f3702f33db01b68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gad7b326b6b0827bfc5f3702f33db01b68">CYHAL_PIN_MAP_TCPWM_LINE</a></td></tr>
<tr class="memdesc:gad7b326b6b0827bfc5f3702f33db01b68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line. <br /></td></tr>
<tr class="separator:gad7b326b6b0827bfc5f3702f33db01b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9abaa1bc8979dd021b5a22e876565353"><td class="memItemLeft" align="right" valign="top"><a id="ga9abaa1bc8979dd021b5a22e876565353"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga9abaa1bc8979dd021b5a22e876565353">CYHAL_PIN_MAP_TCPWM_LINE_COMPL</a></td></tr>
<tr class="memdesc:ga9abaa1bc8979dd021b5a22e876565353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_line_compl. <br /></td></tr>
<tr class="separator:ga9abaa1bc8979dd021b5a22e876565353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc828e6f931de2c26b464dbf51828c7"><td class="memItemLeft" align="right" valign="top"><a id="ga4dc828e6f931de2c26b464dbf51828c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga4dc828e6f931de2c26b464dbf51828c7">CYHAL_PIN_MAP_TCPWM_TR_IN</a></td></tr>
<tr class="memdesc:ga4dc828e6f931de2c26b464dbf51828c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates that a pin map exists for tcpwm_tr_in. <br /></td></tr>
<tr class="separator:ga4dc828e6f931de2c26b464dbf51828c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gab316408bcbf03c5a5f8a7fb64c23f869"><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga42db97a7fe7bbbb01fe18ce6cdeb2fdc">cyhal_gpio_psoc4100smax_48_tqfp_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gab316408bcbf03c5a5f8a7fb64c23f869">cyhal_gpio_t</a></td></tr>
<tr class="memdesc:gab316408bcbf03c5a5f8a7fb64c23f869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create generic name for the series/package specific type.  <a href="#gab316408bcbf03c5a5f8a7fb64c23f869">More...</a><br /></td></tr>
<tr class="separator:gab316408bcbf03c5a5f8a7fb64c23f869"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga42db97a7fe7bbbb01fe18ce6cdeb2fdc"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga42db97a7fe7bbbb01fe18ce6cdeb2fdc">cyhal_gpio_psoc4100smax_48_tqfp_t</a> { <br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca3dbd1016ea99d087d747530418b89a01">NC</a> = 0xFF, 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca23d505c049c81443b12e53d5b00b1be9">P0_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca8c239764fe5c947cad341b176d49eb73">P0_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca950df72443b521531bc3be8f4058fd85">P0_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca7dd012609401076ec68c99a41fcf12bc">P0_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca8f9331cecf3c8f1bf81bc66386c8b4c1">P0_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdcaad04d2399d62b5af8c88438d56ddf99b">P0_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca5429399e7b50e30b878487fc4512a1c8">P0_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdcaaf1c1253218cc9dfaab2fa56dd51613a">P0_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_0, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdcaa25f499b57adc3dae9ca1a877f47f2af">P1_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdcab0d32687fab06c4263f65b6741adf308">P1_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca12c69ba58f68ac9252a9e84170e354c7">P1_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdcac964ac363209c16f9e842d139f1821df">P1_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca2712fb6be5ef97fd9f5a9b42baaf5f05">P1_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdcadb0a4a23b91349a0f85a26ee16c2299c">P1_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca1c09e634fa0f157f766022d25ea2860d">P1_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca4e756b641c82fc50cd1e02b5b2645d60">P1_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_1, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdcaeeaaeb6232b5bd27b3d18c1699737e31">P2_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca33daef487e90b1d8ee897624249d060e">P2_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca10b4a9ccdcdec6c07ceedf09708bed1a">P2_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdcae1949ab941c558f0c66b48e8463bbada">P2_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdcaa1814d6db2865c42fb3c7fc7688ab5c5">P2_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca40df3c1aee5d74c3877d7b8d8bccb69e">P2_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdcaf7da371a007188db645f365f367a10a8">P2_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca583cbcc11d71b44face70c1fadefc9c0">P2_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_2, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca2a52d7696dc09e50106e86c3c5d17553">P3_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdcaecc7f0ac8642bc54d5263aa885d41908">P3_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdcacd157ea5f39d394d92881bdfc3289dab">P3_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca54a63837a8bb026bd112b886ca8dc47d">P3_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca2870e8226d9447a9d9cc1788ae88dbb7">P3_4</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 4), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca2269bac40e13cb61f09fdb588507da82">P3_5</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 5), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdcafd215d1efb45e70398433193f49c307c">P3_6</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 6), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca526941c3135107781ce25d01b016b23e">P3_7</a> = CYHAL_GET_GPIO(CYHAL_PORT_3, 7), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdcab85e0c3af8cd4b57398754081786a201">P4_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdcabd2abcc9f0b2483ad5a64032a1edf2f4">P4_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 1), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca1e48c9ef12a350ebab7de78ec4dfcb87">P4_2</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 2), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca76f6cddc146fd4886c8d1eb1099bcc54">P4_3</a> = CYHAL_GET_GPIO(CYHAL_PORT_4, 3), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca5501c381b48783a8f77a78093edc1549">P7_0</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 0), 
<br />
&#160;&#160;<a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gga42db97a7fe7bbbb01fe18ce6cdeb2fdca9818bf8780ec2ee3c063663dc227b339">P7_1</a> = CYHAL_GET_GPIO(CYHAL_PORT_7, 1)
<br />
 }</td></tr>
<tr class="memdesc:ga42db97a7fe7bbbb01fe18ce6cdeb2fdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definitions for all of the pins that are bonded out on in the 48-TQFP package for the PSoC4100Smax series.  <a href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga42db97a7fe7bbbb01fe18ce6cdeb2fdc">More...</a><br /></td></tr>
<tr class="separator:ga42db97a7fe7bbbb01fe18ce6cdeb2fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga2ed9497343dfd74be517be3572bfe9e6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga2ed9497343dfd74be517be3572bfe9e6">cyhal_pin_map_audioss_clk_i2s_if</a> [2]</td></tr>
<tr class="memdesc:ga2ed9497343dfd74be517be3572bfe9e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_clk_i2s_if signal.  <a href="#ga2ed9497343dfd74be517be3572bfe9e6">More...</a><br /></td></tr>
<tr class="separator:ga2ed9497343dfd74be517be3572bfe9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e1af702a0f2523a254f8c1036fa2f8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga79e1af702a0f2523a254f8c1036fa2f8">cyhal_pin_map_audioss_tx_sck</a> [2]</td></tr>
<tr class="memdesc:ga79e1af702a0f2523a254f8c1036fa2f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_tx_sck signal.  <a href="#ga79e1af702a0f2523a254f8c1036fa2f8">More...</a><br /></td></tr>
<tr class="separator:ga79e1af702a0f2523a254f8c1036fa2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1508b4b420e7fc1c6eb8d277681d02d5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga1508b4b420e7fc1c6eb8d277681d02d5">cyhal_pin_map_audioss_tx_sdo</a> [2]</td></tr>
<tr class="memdesc:ga1508b4b420e7fc1c6eb8d277681d02d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_tx_sdo signal.  <a href="#ga1508b4b420e7fc1c6eb8d277681d02d5">More...</a><br /></td></tr>
<tr class="separator:ga1508b4b420e7fc1c6eb8d277681d02d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ce89537b124f1fc6eaca74c1840937"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga48ce89537b124f1fc6eaca74c1840937">cyhal_pin_map_audioss_tx_ws</a> [2]</td></tr>
<tr class="memdesc:ga48ce89537b124f1fc6eaca74c1840937"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the audioss_tx_ws signal.  <a href="#ga48ce89537b124f1fc6eaca74c1840937">More...</a><br /></td></tr>
<tr class="separator:ga48ce89537b124f1fc6eaca74c1840937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fd206a3b77925268da2c8e078abfc5"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga88fd206a3b77925268da2c8e078abfc5">cyhal_pin_map_canfd_ttcan_rx</a> [1]</td></tr>
<tr class="memdesc:ga88fd206a3b77925268da2c8e078abfc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the canfd_ttcan_rx signal.  <a href="#ga88fd206a3b77925268da2c8e078abfc5">More...</a><br /></td></tr>
<tr class="separator:ga88fd206a3b77925268da2c8e078abfc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51514ba64d79084c3b21fd2bd17568e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gad51514ba64d79084c3b21fd2bd17568e">cyhal_pin_map_canfd_ttcan_tx</a> [1]</td></tr>
<tr class="memdesc:gad51514ba64d79084c3b21fd2bd17568e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the canfd_ttcan_tx signal.  <a href="#gad51514ba64d79084c3b21fd2bd17568e">More...</a><br /></td></tr>
<tr class="separator:gad51514ba64d79084c3b21fd2bd17568e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b3e6e4ba149d83ad6c2a78680c9f2d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gaf4b3e6e4ba149d83ad6c2a78680c9f2d">cyhal_pin_map_lpcomp_comp</a> [4]</td></tr>
<tr class="memdesc:gaf4b3e6e4ba149d83ad6c2a78680c9f2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_comp signal.  <a href="#gaf4b3e6e4ba149d83ad6c2a78680c9f2d">More...</a><br /></td></tr>
<tr class="separator:gaf4b3e6e4ba149d83ad6c2a78680c9f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e8bec7eac8a3b35382f21a8172ffa6"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gaa5e8bec7eac8a3b35382f21a8172ffa6">cyhal_pin_map_lpcomp_in_n</a> [2]</td></tr>
<tr class="memdesc:gaa5e8bec7eac8a3b35382f21a8172ffa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_in_n signal.  <a href="#gaa5e8bec7eac8a3b35382f21a8172ffa6">More...</a><br /></td></tr>
<tr class="separator:gaa5e8bec7eac8a3b35382f21a8172ffa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58b508b5a2243130bf7f0ce7129d09b"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gaf58b508b5a2243130bf7f0ce7129d09b">cyhal_pin_map_lpcomp_in_p</a> [2]</td></tr>
<tr class="memdesc:gaf58b508b5a2243130bf7f0ce7129d09b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the lpcomp_in_p signal.  <a href="#gaf58b508b5a2243130bf7f0ce7129d09b">More...</a><br /></td></tr>
<tr class="separator:gaf58b508b5a2243130bf7f0ce7129d09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga1b4e982a6ea50d02eb3f9b93e99124f8">cyhal_pin_map_opamp_dsi_ctb_cmp</a> [2]</td></tr>
<tr class="memdesc:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_dsi_ctb_cmp signal.  <a href="#ga1b4e982a6ea50d02eb3f9b93e99124f8">More...</a><br /></td></tr>
<tr class="separator:ga1b4e982a6ea50d02eb3f9b93e99124f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gad911ae2ea7a6a6b6947f21a3e6fad5c4">cyhal_pin_map_opamp_out_10x</a> [2]</td></tr>
<tr class="memdesc:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_out_10x signal.  <a href="#gad911ae2ea7a6a6b6947f21a3e6fad5c4">More...</a><br /></td></tr>
<tr class="separator:gad911ae2ea7a6a6b6947f21a3e6fad5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d16a7a62d2ca5c50a84e0af455d7bc"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga58d16a7a62d2ca5c50a84e0af455d7bc">cyhal_pin_map_opamp_vin_m</a> [2]</td></tr>
<tr class="memdesc:ga58d16a7a62d2ca5c50a84e0af455d7bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_m signal.  <a href="#ga58d16a7a62d2ca5c50a84e0af455d7bc">More...</a><br /></td></tr>
<tr class="separator:ga58d16a7a62d2ca5c50a84e0af455d7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7d92e7cfce17305ee7ceaa7e6eb3ed"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gabf7d92e7cfce17305ee7ceaa7e6eb3ed">cyhal_pin_map_opamp_vin_p0</a> [2]</td></tr>
<tr class="memdesc:gabf7d92e7cfce17305ee7ceaa7e6eb3ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_p0 signal.  <a href="#gabf7d92e7cfce17305ee7ceaa7e6eb3ed">More...</a><br /></td></tr>
<tr class="separator:gabf7d92e7cfce17305ee7ceaa7e6eb3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b54e4f7f506c0a28b84b6715f93c3a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gaa8b54e4f7f506c0a28b84b6715f93c3a">cyhal_pin_map_opamp_vin_p1</a> [2]</td></tr>
<tr class="memdesc:gaa8b54e4f7f506c0a28b84b6715f93c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the opamp_vin_p1 signal.  <a href="#gaa8b54e4f7f506c0a28b84b6715f93c3a">More...</a><br /></td></tr>
<tr class="separator:gaa8b54e4f7f506c0a28b84b6715f93c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e153e5159585c8724fa12c9718b4769"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga0e153e5159585c8724fa12c9718b4769">cyhal_pin_map_pass_dsi_sar_data</a> [12]</td></tr>
<tr class="memdesc:ga0e153e5159585c8724fa12c9718b4769"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_dsi_sar_data signal.  <a href="#ga0e153e5159585c8724fa12c9718b4769">More...</a><br /></td></tr>
<tr class="separator:ga0e153e5159585c8724fa12c9718b4769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd903b95b4eed21d30898da4baea44d9"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gabd903b95b4eed21d30898da4baea44d9">cyhal_pin_map_pass_dsi_sar_data_valid</a> [1]</td></tr>
<tr class="memdesc:gabd903b95b4eed21d30898da4baea44d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_dsi_sar_data_valid signal.  <a href="#gabd903b95b4eed21d30898da4baea44d9">More...</a><br /></td></tr>
<tr class="separator:gabd903b95b4eed21d30898da4baea44d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97b9cf27b1cbaaeca17ccd16ef21518d"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga97b9cf27b1cbaaeca17ccd16ef21518d">cyhal_pin_map_pass_dsi_sar_sample_done</a> [1]</td></tr>
<tr class="memdesc:ga97b9cf27b1cbaaeca17ccd16ef21518d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_dsi_sar_sample_done signal.  <a href="#ga97b9cf27b1cbaaeca17ccd16ef21518d">More...</a><br /></td></tr>
<tr class="separator:ga97b9cf27b1cbaaeca17ccd16ef21518d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245995cb76a520efb59b2b065fac9024"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga245995cb76a520efb59b2b065fac9024">cyhal_pin_map_pass_sar_ext_vref0</a> [1]</td></tr>
<tr class="memdesc:ga245995cb76a520efb59b2b065fac9024"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sar_ext_vref0 signal.  <a href="#ga245995cb76a520efb59b2b065fac9024">More...</a><br /></td></tr>
<tr class="separator:ga245995cb76a520efb59b2b065fac9024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c30cf5574cabff4f5a8b5eb1be04808"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga9c30cf5574cabff4f5a8b5eb1be04808">cyhal_pin_map_pass_sar_ext_vref1</a> [1]</td></tr>
<tr class="memdesc:ga9c30cf5574cabff4f5a8b5eb1be04808"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sar_ext_vref1 signal.  <a href="#ga9c30cf5574cabff4f5a8b5eb1be04808">More...</a><br /></td></tr>
<tr class="separator:ga9c30cf5574cabff4f5a8b5eb1be04808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f75cc704e19414402efdd2fe170495"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga49f75cc704e19414402efdd2fe170495">cyhal_pin_map_pass_sarmux_pads</a> [8]</td></tr>
<tr class="memdesc:ga49f75cc704e19414402efdd2fe170495"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_sarmux_pads signal.  <a href="#ga49f75cc704e19414402efdd2fe170495">More...</a><br /></td></tr>
<tr class="separator:ga49f75cc704e19414402efdd2fe170495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0da8b15a5003e27a793300744799c3"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga2e0da8b15a5003e27a793300744799c3">cyhal_pin_map_pass_tr_sar_out</a> [1]</td></tr>
<tr class="memdesc:ga2e0da8b15a5003e27a793300744799c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the pass_tr_sar_out signal.  <a href="#ga2e0da8b15a5003e27a793300744799c3">More...</a><br /></td></tr>
<tr class="separator:ga2e0da8b15a5003e27a793300744799c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181c39c25909ccd96c6f35723f4394d8"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga181c39c25909ccd96c6f35723f4394d8">cyhal_pin_map_scb_i2c_scl</a> [9]</td></tr>
<tr class="memdesc:ga181c39c25909ccd96c6f35723f4394d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_scl signal.  <a href="#ga181c39c25909ccd96c6f35723f4394d8">More...</a><br /></td></tr>
<tr class="separator:ga181c39c25909ccd96c6f35723f4394d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36598e2471e2dc82a819f94b8bb36756"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga36598e2471e2dc82a819f94b8bb36756">cyhal_pin_map_scb_i2c_sda</a> [9]</td></tr>
<tr class="memdesc:ga36598e2471e2dc82a819f94b8bb36756"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_i2c_sda signal.  <a href="#ga36598e2471e2dc82a819f94b8bb36756">More...</a><br /></td></tr>
<tr class="separator:ga36598e2471e2dc82a819f94b8bb36756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc07ac505c7ef6df1cce392cab77ba7f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gacc07ac505c7ef6df1cce392cab77ba7f">cyhal_pin_map_scb_spi_m_clk</a> [6]</td></tr>
<tr class="memdesc:gacc07ac505c7ef6df1cce392cab77ba7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_clk signal.  <a href="#gacc07ac505c7ef6df1cce392cab77ba7f">More...</a><br /></td></tr>
<tr class="separator:gacc07ac505c7ef6df1cce392cab77ba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade57139db92743c2e3d5e90aac331d73"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gade57139db92743c2e3d5e90aac331d73">cyhal_pin_map_scb_spi_m_miso</a> [7]</td></tr>
<tr class="memdesc:gade57139db92743c2e3d5e90aac331d73"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_miso signal.  <a href="#gade57139db92743c2e3d5e90aac331d73">More...</a><br /></td></tr>
<tr class="separator:gade57139db92743c2e3d5e90aac331d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041c730b90d7f405946debd2677104c3"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga041c730b90d7f405946debd2677104c3">cyhal_pin_map_scb_spi_m_mosi</a> [7]</td></tr>
<tr class="memdesc:ga041c730b90d7f405946debd2677104c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_mosi signal.  <a href="#ga041c730b90d7f405946debd2677104c3">More...</a><br /></td></tr>
<tr class="separator:ga041c730b90d7f405946debd2677104c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b6f2504c9d0dda8fbce899eb10dde3e"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga3b6f2504c9d0dda8fbce899eb10dde3e">cyhal_pin_map_scb_spi_m_select0</a> [6]</td></tr>
<tr class="memdesc:ga3b6f2504c9d0dda8fbce899eb10dde3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select0 signal.  <a href="#ga3b6f2504c9d0dda8fbce899eb10dde3e">More...</a><br /></td></tr>
<tr class="separator:ga3b6f2504c9d0dda8fbce899eb10dde3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe402d75c926a75ffbd74d91f61ade40"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gafe402d75c926a75ffbd74d91f61ade40">cyhal_pin_map_scb_spi_m_select1</a> [4]</td></tr>
<tr class="memdesc:gafe402d75c926a75ffbd74d91f61ade40"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select1 signal.  <a href="#gafe402d75c926a75ffbd74d91f61ade40">More...</a><br /></td></tr>
<tr class="separator:gafe402d75c926a75ffbd74d91f61ade40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefe936fe2528f40db406bd8b179b7b49"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gaefe936fe2528f40db406bd8b179b7b49">cyhal_pin_map_scb_spi_m_select2</a> [4]</td></tr>
<tr class="memdesc:gaefe936fe2528f40db406bd8b179b7b49"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select2 signal.  <a href="#gaefe936fe2528f40db406bd8b179b7b49">More...</a><br /></td></tr>
<tr class="separator:gaefe936fe2528f40db406bd8b179b7b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2794fe84bea9138ceeca191d405888c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gad2794fe84bea9138ceeca191d405888c">cyhal_pin_map_scb_spi_m_select3</a> [5]</td></tr>
<tr class="memdesc:gad2794fe84bea9138ceeca191d405888c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_m_select3 signal.  <a href="#gad2794fe84bea9138ceeca191d405888c">More...</a><br /></td></tr>
<tr class="separator:gad2794fe84bea9138ceeca191d405888c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d27f7a1370334611ac7967afa4d5f15"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga7d27f7a1370334611ac7967afa4d5f15">cyhal_pin_map_scb_spi_s_clk</a> [6]</td></tr>
<tr class="memdesc:ga7d27f7a1370334611ac7967afa4d5f15"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_clk signal.  <a href="#ga7d27f7a1370334611ac7967afa4d5f15">More...</a><br /></td></tr>
<tr class="separator:ga7d27f7a1370334611ac7967afa4d5f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6244ff0fb6688b13655d5d0a953c497"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gaa6244ff0fb6688b13655d5d0a953c497">cyhal_pin_map_scb_spi_s_miso</a> [7]</td></tr>
<tr class="memdesc:gaa6244ff0fb6688b13655d5d0a953c497"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_miso signal.  <a href="#gaa6244ff0fb6688b13655d5d0a953c497">More...</a><br /></td></tr>
<tr class="separator:gaa6244ff0fb6688b13655d5d0a953c497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7e9e2f14a0eea38e8c933aefb2f9693"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gaa7e9e2f14a0eea38e8c933aefb2f9693">cyhal_pin_map_scb_spi_s_mosi</a> [7]</td></tr>
<tr class="memdesc:gaa7e9e2f14a0eea38e8c933aefb2f9693"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_mosi signal.  <a href="#gaa7e9e2f14a0eea38e8c933aefb2f9693">More...</a><br /></td></tr>
<tr class="separator:gaa7e9e2f14a0eea38e8c933aefb2f9693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9531c7889691e6c87777650d6096edd2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga9531c7889691e6c87777650d6096edd2">cyhal_pin_map_scb_spi_s_select0</a> [6]</td></tr>
<tr class="memdesc:ga9531c7889691e6c87777650d6096edd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select0 signal.  <a href="#ga9531c7889691e6c87777650d6096edd2">More...</a><br /></td></tr>
<tr class="separator:ga9531c7889691e6c87777650d6096edd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28416f1c0f1b0b0cb651d8e348d10e79"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga28416f1c0f1b0b0cb651d8e348d10e79">cyhal_pin_map_scb_spi_s_select1</a> [4]</td></tr>
<tr class="memdesc:ga28416f1c0f1b0b0cb651d8e348d10e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select1 signal.  <a href="#ga28416f1c0f1b0b0cb651d8e348d10e79">More...</a><br /></td></tr>
<tr class="separator:ga28416f1c0f1b0b0cb651d8e348d10e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e9733b8f60354c2fdc05f0aa1743e1"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga56e9733b8f60354c2fdc05f0aa1743e1">cyhal_pin_map_scb_spi_s_select2</a> [4]</td></tr>
<tr class="memdesc:ga56e9733b8f60354c2fdc05f0aa1743e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select2 signal.  <a href="#ga56e9733b8f60354c2fdc05f0aa1743e1">More...</a><br /></td></tr>
<tr class="separator:ga56e9733b8f60354c2fdc05f0aa1743e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555a1ce650951a2f829b98068d2eeb8f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga555a1ce650951a2f829b98068d2eeb8f">cyhal_pin_map_scb_spi_s_select3</a> [5]</td></tr>
<tr class="memdesc:ga555a1ce650951a2f829b98068d2eeb8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_spi_s_select3 signal.  <a href="#ga555a1ce650951a2f829b98068d2eeb8f">More...</a><br /></td></tr>
<tr class="separator:ga555a1ce650951a2f829b98068d2eeb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7dd0d3b213b68c419c783e9c015e11f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gad7dd0d3b213b68c419c783e9c015e11f">cyhal_pin_map_scb_uart_cts</a> [6]</td></tr>
<tr class="memdesc:gad7dd0d3b213b68c419c783e9c015e11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_cts signal.  <a href="#gad7dd0d3b213b68c419c783e9c015e11f">More...</a><br /></td></tr>
<tr class="separator:gad7dd0d3b213b68c419c783e9c015e11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac3bd9031d2cb575dc6e4bed1f0a32f0"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gaac3bd9031d2cb575dc6e4bed1f0a32f0">cyhal_pin_map_scb_uart_rts</a> [6]</td></tr>
<tr class="memdesc:gaac3bd9031d2cb575dc6e4bed1f0a32f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rts signal.  <a href="#gaac3bd9031d2cb575dc6e4bed1f0a32f0">More...</a><br /></td></tr>
<tr class="separator:gaac3bd9031d2cb575dc6e4bed1f0a32f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1458c3948ff42ad2b367dabe8444e2f"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gaf1458c3948ff42ad2b367dabe8444e2f">cyhal_pin_map_scb_uart_rx</a> [7]</td></tr>
<tr class="memdesc:gaf1458c3948ff42ad2b367dabe8444e2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_rx signal.  <a href="#gaf1458c3948ff42ad2b367dabe8444e2f">More...</a><br /></td></tr>
<tr class="separator:gaf1458c3948ff42ad2b367dabe8444e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b6476bdb3876db143ac73b79740acb"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gab9b6476bdb3876db143ac73b79740acb">cyhal_pin_map_scb_uart_tx</a> [8]</td></tr>
<tr class="memdesc:gab9b6476bdb3876db143ac73b79740acb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the scb_uart_tx signal.  <a href="#gab9b6476bdb3876db143ac73b79740acb">More...</a><br /></td></tr>
<tr class="separator:gab9b6476bdb3876db143ac73b79740acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c99576a3ddf06999ea65980bf644a2"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga33c99576a3ddf06999ea65980bf644a2">cyhal_pin_map_tcpwm_line</a> [14]</td></tr>
<tr class="memdesc:ga33c99576a3ddf06999ea65980bf644a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line signal.  <a href="#ga33c99576a3ddf06999ea65980bf644a2">More...</a><br /></td></tr>
<tr class="separator:ga33c99576a3ddf06999ea65980bf644a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ce356edc16d6c40aeb329047b94e09"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga02ce356edc16d6c40aeb329047b94e09">cyhal_pin_map_tcpwm_line_compl</a> [13]</td></tr>
<tr class="memdesc:ga02ce356edc16d6c40aeb329047b94e09"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_line_compl signal.  <a href="#ga02ce356edc16d6c40aeb329047b94e09">More...</a><br /></td></tr>
<tr class="separator:ga02ce356edc16d6c40aeb329047b94e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab273395ba85e69152c8a182046dc864c"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#gab273395ba85e69152c8a182046dc864c">cyhal_pin_map_tcpwm_tr_in</a> [7]</td></tr>
<tr class="memdesc:gab273395ba85e69152c8a182046dc864c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of valid pin to peripheral connections for the tcpwm_tr_in signal.  <a href="#gab273395ba85e69152c8a182046dc864c">More...</a><br /></td></tr>
<tr class="separator:gab273395ba85e69152c8a182046dc864c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structcyhal__resource__pin__mapping__t" id="structcyhal__resource__pin__mapping__t"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structcyhal__resource__pin__mapping__t">&#9670;&nbsp;</a></span>cyhal_resource_pin_mapping_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct cyhal_resource_pin_mapping_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a5c5b6367a94636f9811352bbbc69b1db"></a>const <a class="el" href="group__group__hal__impl__hw__types.html#structcyhal__resource__inst__t">cyhal_resource_inst_t</a> *</td>
<td class="fieldname">
inst</td>
<td class="fielddoc">
The associated resource instance. </td></tr>
<tr><td class="fieldtype">
<a id="a61f6033fdaae54a06ac8e63656b2a37a"></a><a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#gae376433f9cd6120d701a36bea7b9c875">cyhal_gpio_t</a></td>
<td class="fieldname">
pin</td>
<td class="fielddoc">
The GPIO pin. </td></tr>
<tr><td class="fieldtype">
<a id="a01c7dc6cfa4fca67252a14571b98a3ff"></a>uint8_t</td>
<td class="fieldname">
drive_mode</td>
<td class="fielddoc">
The DriveMode configuration value. </td></tr>
<tr><td class="fieldtype">
<a id="ad4514be01ab83c7248c320b3232145c1"></a>en_hsiom_sel_t</td>
<td class="fieldname">
hsiom</td>
<td class="fielddoc">
The HSIOM configuration value. </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gab316408bcbf03c5a5f8a7fb64c23f869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab316408bcbf03c5a5f8a7fb64c23f869">&#9670;&nbsp;</a></span>cyhal_gpio_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga42db97a7fe7bbbb01fe18ce6cdeb2fdc">cyhal_gpio_psoc4100smax_48_tqfp_t</a> <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#gae376433f9cd6120d701a36bea7b9c875">cyhal_gpio_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create generic name for the series/package specific type. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ga42db97a7fe7bbbb01fe18ce6cdeb2fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42db97a7fe7bbbb01fe18ce6cdeb2fdc">&#9670;&nbsp;</a></span>cyhal_gpio_psoc4100smax_48_tqfp_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__group__hal__impl__pin__package__psoc4100smax__48__tqfp.html#ga42db97a7fe7bbbb01fe18ce6cdeb2fdc">cyhal_gpio_psoc4100smax_48_tqfp_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definitions for all of the pins that are bonded out on in the 48-TQFP package for the PSoC4100Smax series. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca3dbd1016ea99d087d747530418b89a01"></a>NC&#160;</td><td class="fielddoc"><p>No Connect/Invalid Pin. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca23d505c049c81443b12e53d5b00b1be9"></a>P0_0&#160;</td><td class="fielddoc"><p>Port 0 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca8c239764fe5c947cad341b176d49eb73"></a>P0_1&#160;</td><td class="fielddoc"><p>Port 0 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca950df72443b521531bc3be8f4058fd85"></a>P0_2&#160;</td><td class="fielddoc"><p>Port 0 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca7dd012609401076ec68c99a41fcf12bc"></a>P0_3&#160;</td><td class="fielddoc"><p>Port 0 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca8f9331cecf3c8f1bf81bc66386c8b4c1"></a>P0_4&#160;</td><td class="fielddoc"><p>Port 0 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdcaad04d2399d62b5af8c88438d56ddf99b"></a>P0_5&#160;</td><td class="fielddoc"><p>Port 0 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca5429399e7b50e30b878487fc4512a1c8"></a>P0_6&#160;</td><td class="fielddoc"><p>Port 0 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdcaaf1c1253218cc9dfaab2fa56dd51613a"></a>P0_7&#160;</td><td class="fielddoc"><p>Port 0 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdcaa25f499b57adc3dae9ca1a877f47f2af"></a>P1_0&#160;</td><td class="fielddoc"><p>Port 1 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdcab0d32687fab06c4263f65b6741adf308"></a>P1_1&#160;</td><td class="fielddoc"><p>Port 1 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca12c69ba58f68ac9252a9e84170e354c7"></a>P1_2&#160;</td><td class="fielddoc"><p>Port 1 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdcac964ac363209c16f9e842d139f1821df"></a>P1_3&#160;</td><td class="fielddoc"><p>Port 1 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca2712fb6be5ef97fd9f5a9b42baaf5f05"></a>P1_4&#160;</td><td class="fielddoc"><p>Port 1 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdcadb0a4a23b91349a0f85a26ee16c2299c"></a>P1_5&#160;</td><td class="fielddoc"><p>Port 1 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca1c09e634fa0f157f766022d25ea2860d"></a>P1_6&#160;</td><td class="fielddoc"><p>Port 1 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca4e756b641c82fc50cd1e02b5b2645d60"></a>P1_7&#160;</td><td class="fielddoc"><p>Port 1 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdcaeeaaeb6232b5bd27b3d18c1699737e31"></a>P2_0&#160;</td><td class="fielddoc"><p>Port 2 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca33daef487e90b1d8ee897624249d060e"></a>P2_1&#160;</td><td class="fielddoc"><p>Port 2 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca10b4a9ccdcdec6c07ceedf09708bed1a"></a>P2_2&#160;</td><td class="fielddoc"><p>Port 2 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdcae1949ab941c558f0c66b48e8463bbada"></a>P2_3&#160;</td><td class="fielddoc"><p>Port 2 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdcaa1814d6db2865c42fb3c7fc7688ab5c5"></a>P2_4&#160;</td><td class="fielddoc"><p>Port 2 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca40df3c1aee5d74c3877d7b8d8bccb69e"></a>P2_5&#160;</td><td class="fielddoc"><p>Port 2 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdcaf7da371a007188db645f365f367a10a8"></a>P2_6&#160;</td><td class="fielddoc"><p>Port 2 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca583cbcc11d71b44face70c1fadefc9c0"></a>P2_7&#160;</td><td class="fielddoc"><p>Port 2 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca2a52d7696dc09e50106e86c3c5d17553"></a>P3_0&#160;</td><td class="fielddoc"><p>Port 3 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdcaecc7f0ac8642bc54d5263aa885d41908"></a>P3_1&#160;</td><td class="fielddoc"><p>Port 3 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdcacd157ea5f39d394d92881bdfc3289dab"></a>P3_2&#160;</td><td class="fielddoc"><p>Port 3 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca54a63837a8bb026bd112b886ca8dc47d"></a>P3_3&#160;</td><td class="fielddoc"><p>Port 3 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca2870e8226d9447a9d9cc1788ae88dbb7"></a>P3_4&#160;</td><td class="fielddoc"><p>Port 3 Pin 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca2269bac40e13cb61f09fdb588507da82"></a>P3_5&#160;</td><td class="fielddoc"><p>Port 3 Pin 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdcafd215d1efb45e70398433193f49c307c"></a>P3_6&#160;</td><td class="fielddoc"><p>Port 3 Pin 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca526941c3135107781ce25d01b016b23e"></a>P3_7&#160;</td><td class="fielddoc"><p>Port 3 Pin 7. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdcab85e0c3af8cd4b57398754081786a201"></a>P4_0&#160;</td><td class="fielddoc"><p>Port 4 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdcabd2abcc9f0b2483ad5a64032a1edf2f4"></a>P4_1&#160;</td><td class="fielddoc"><p>Port 4 Pin 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca1e48c9ef12a350ebab7de78ec4dfcb87"></a>P4_2&#160;</td><td class="fielddoc"><p>Port 4 Pin 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca76f6cddc146fd4886c8d1eb1099bcc54"></a>P4_3&#160;</td><td class="fielddoc"><p>Port 4 Pin 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca5501c381b48783a8f77a78093edc1549"></a>P7_0&#160;</td><td class="fielddoc"><p>Port 7 Pin 0. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga42db97a7fe7bbbb01fe18ce6cdeb2fdca9818bf8780ec2ee3c063663dc227b339"></a>P7_1&#160;</td><td class="fielddoc"><p>Port 7 Pin 1. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="ga2ed9497343dfd74be517be3572bfe9e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ed9497343dfd74be517be3572bfe9e6">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_clk_i2s_if</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_clk_i2s_if[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_clk_i2s_if signal. </p>

</div>
</div>
<a id="ga79e1af702a0f2523a254f8c1036fa2f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79e1af702a0f2523a254f8c1036fa2f8">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_tx_sck</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_tx_sck[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_tx_sck signal. </p>

</div>
</div>
<a id="ga1508b4b420e7fc1c6eb8d277681d02d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1508b4b420e7fc1c6eb8d277681d02d5">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_tx_sdo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_tx_sdo[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_tx_sdo signal. </p>

</div>
</div>
<a id="ga48ce89537b124f1fc6eaca74c1840937"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48ce89537b124f1fc6eaca74c1840937">&#9670;&nbsp;</a></span>cyhal_pin_map_audioss_tx_ws</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_audioss_tx_ws[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the audioss_tx_ws signal. </p>

</div>
</div>
<a id="ga88fd206a3b77925268da2c8e078abfc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88fd206a3b77925268da2c8e078abfc5">&#9670;&nbsp;</a></span>cyhal_pin_map_canfd_ttcan_rx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_canfd_ttcan_rx[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the canfd_ttcan_rx signal. </p>

</div>
</div>
<a id="gad51514ba64d79084c3b21fd2bd17568e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad51514ba64d79084c3b21fd2bd17568e">&#9670;&nbsp;</a></span>cyhal_pin_map_canfd_ttcan_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_canfd_ttcan_tx[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the canfd_ttcan_tx signal. </p>

</div>
</div>
<a id="gaf4b3e6e4ba149d83ad6c2a78680c9f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf4b3e6e4ba149d83ad6c2a78680c9f2d">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_comp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_comp[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_comp signal. </p>

</div>
</div>
<a id="gaa5e8bec7eac8a3b35382f21a8172ffa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5e8bec7eac8a3b35382f21a8172ffa6">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_in_n</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_in_n[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_in_n signal. </p>

</div>
</div>
<a id="gaf58b508b5a2243130bf7f0ce7129d09b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf58b508b5a2243130bf7f0ce7129d09b">&#9670;&nbsp;</a></span>cyhal_pin_map_lpcomp_in_p</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_lpcomp_in_p[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the lpcomp_in_p signal. </p>

</div>
</div>
<a id="ga1b4e982a6ea50d02eb3f9b93e99124f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b4e982a6ea50d02eb3f9b93e99124f8">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_dsi_ctb_cmp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_dsi_ctb_cmp[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_dsi_ctb_cmp signal. </p>

</div>
</div>
<a id="gad911ae2ea7a6a6b6947f21a3e6fad5c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad911ae2ea7a6a6b6947f21a3e6fad5c4">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_out_10x</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_out_10x[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_out_10x signal. </p>

</div>
</div>
<a id="ga58d16a7a62d2ca5c50a84e0af455d7bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga58d16a7a62d2ca5c50a84e0af455d7bc">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_m</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_m[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_m signal. </p>

</div>
</div>
<a id="gabf7d92e7cfce17305ee7ceaa7e6eb3ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf7d92e7cfce17305ee7ceaa7e6eb3ed">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_p0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_p0[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_p0 signal. </p>

</div>
</div>
<a id="gaa8b54e4f7f506c0a28b84b6715f93c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa8b54e4f7f506c0a28b84b6715f93c3a">&#9670;&nbsp;</a></span>cyhal_pin_map_opamp_vin_p1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_opamp_vin_p1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the opamp_vin_p1 signal. </p>

</div>
</div>
<a id="ga0e153e5159585c8724fa12c9718b4769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e153e5159585c8724fa12c9718b4769">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_dsi_sar_data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_dsi_sar_data[12]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_dsi_sar_data signal. </p>

</div>
</div>
<a id="gabd903b95b4eed21d30898da4baea44d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd903b95b4eed21d30898da4baea44d9">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_dsi_sar_data_valid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_dsi_sar_data_valid[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_dsi_sar_data_valid signal. </p>

</div>
</div>
<a id="ga97b9cf27b1cbaaeca17ccd16ef21518d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97b9cf27b1cbaaeca17ccd16ef21518d">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_dsi_sar_sample_done</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_dsi_sar_sample_done[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_dsi_sar_sample_done signal. </p>

</div>
</div>
<a id="ga245995cb76a520efb59b2b065fac9024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga245995cb76a520efb59b2b065fac9024">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sar_ext_vref0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sar_ext_vref0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sar_ext_vref0 signal. </p>

</div>
</div>
<a id="ga9c30cf5574cabff4f5a8b5eb1be04808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c30cf5574cabff4f5a8b5eb1be04808">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sar_ext_vref1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sar_ext_vref1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sar_ext_vref1 signal. </p>

</div>
</div>
<a id="ga49f75cc704e19414402efdd2fe170495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49f75cc704e19414402efdd2fe170495">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_sarmux_pads</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_sarmux_pads[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_sarmux_pads signal. </p>

</div>
</div>
<a id="ga2e0da8b15a5003e27a793300744799c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2e0da8b15a5003e27a793300744799c3">&#9670;&nbsp;</a></span>cyhal_pin_map_pass_tr_sar_out</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_pass_tr_sar_out[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the pass_tr_sar_out signal. </p>

</div>
</div>
<a id="ga181c39c25909ccd96c6f35723f4394d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga181c39c25909ccd96c6f35723f4394d8">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_scl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_scl[9]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_scl signal. </p>

</div>
</div>
<a id="ga36598e2471e2dc82a819f94b8bb36756"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36598e2471e2dc82a819f94b8bb36756">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_i2c_sda</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_i2c_sda[9]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_i2c_sda signal. </p>

</div>
</div>
<a id="gacc07ac505c7ef6df1cce392cab77ba7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc07ac505c7ef6df1cce392cab77ba7f">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_clk[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_clk signal. </p>

</div>
</div>
<a id="gade57139db92743c2e3d5e90aac331d73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade57139db92743c2e3d5e90aac331d73">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_miso[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_miso signal. </p>

</div>
</div>
<a id="ga041c730b90d7f405946debd2677104c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga041c730b90d7f405946debd2677104c3">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_mosi[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_mosi signal. </p>

</div>
</div>
<a id="ga3b6f2504c9d0dda8fbce899eb10dde3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b6f2504c9d0dda8fbce899eb10dde3e">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select0[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select0 signal. </p>

</div>
</div>
<a id="gafe402d75c926a75ffbd74d91f61ade40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafe402d75c926a75ffbd74d91f61ade40">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select1 signal. </p>

</div>
</div>
<a id="gaefe936fe2528f40db406bd8b179b7b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaefe936fe2528f40db406bd8b179b7b49">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select2 signal. </p>

</div>
</div>
<a id="gad2794fe84bea9138ceeca191d405888c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2794fe84bea9138ceeca191d405888c">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_m_select3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_m_select3[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_m_select3 signal. </p>

</div>
</div>
<a id="ga7d27f7a1370334611ac7967afa4d5f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d27f7a1370334611ac7967afa4d5f15">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_clk</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_clk[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_clk signal. </p>

</div>
</div>
<a id="gaa6244ff0fb6688b13655d5d0a953c497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6244ff0fb6688b13655d5d0a953c497">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_miso</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_miso[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_miso signal. </p>

</div>
</div>
<a id="gaa7e9e2f14a0eea38e8c933aefb2f9693"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7e9e2f14a0eea38e8c933aefb2f9693">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_mosi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_mosi[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_mosi signal. </p>

</div>
</div>
<a id="ga9531c7889691e6c87777650d6096edd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9531c7889691e6c87777650d6096edd2">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select0[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select0 signal. </p>

</div>
</div>
<a id="ga28416f1c0f1b0b0cb651d8e348d10e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28416f1c0f1b0b0cb651d8e348d10e79">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select1 signal. </p>

</div>
</div>
<a id="ga56e9733b8f60354c2fdc05f0aa1743e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56e9733b8f60354c2fdc05f0aa1743e1">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select2 signal. </p>

</div>
</div>
<a id="ga555a1ce650951a2f829b98068d2eeb8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga555a1ce650951a2f829b98068d2eeb8f">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_spi_s_select3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_spi_s_select3[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_spi_s_select3 signal. </p>

</div>
</div>
<a id="gad7dd0d3b213b68c419c783e9c015e11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad7dd0d3b213b68c419c783e9c015e11f">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_cts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_cts[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_cts signal. </p>

</div>
</div>
<a id="gaac3bd9031d2cb575dc6e4bed1f0a32f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac3bd9031d2cb575dc6e4bed1f0a32f0">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rts</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rts[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rts signal. </p>

</div>
</div>
<a id="gaf1458c3948ff42ad2b367dabe8444e2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1458c3948ff42ad2b367dabe8444e2f">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_rx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_rx[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_rx signal. </p>

</div>
</div>
<a id="gab9b6476bdb3876db143ac73b79740acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9b6476bdb3876db143ac73b79740acb">&#9670;&nbsp;</a></span>cyhal_pin_map_scb_uart_tx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_scb_uart_tx[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the scb_uart_tx signal. </p>

</div>
</div>
<a id="ga33c99576a3ddf06999ea65980bf644a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga33c99576a3ddf06999ea65980bf644a2">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_line</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_line[14]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_line signal. </p>

</div>
</div>
<a id="ga02ce356edc16d6c40aeb329047b94e09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02ce356edc16d6c40aeb329047b94e09">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_line_compl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_line_compl[13]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_line_compl signal. </p>

</div>
</div>
<a id="gab273395ba85e69152c8a182046dc864c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab273395ba85e69152c8a182046dc864c">&#9670;&nbsp;</a></span>cyhal_pin_map_tcpwm_tr_in</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group__group__hal__impl__pin__package__pmg1s0__24__qfn__pmg1__s0.html#structcyhal__resource__pin__mapping__t">cyhal_resource_pin_mapping_t</a> cyhal_pin_map_tcpwm_tr_in[7]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of valid pin to peripheral connections for the tcpwm_tr_in signal. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>Hardware Abstraction Layer (HAL)</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
