#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Nov 25 10:43:12 2025
# Process ID: 1837096
# Current directory: /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1
# Command line: vivado -log Design_2_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Design_2_wrapper.tcl
# Log file: /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/Design_2_wrapper.vds
# Journal file: /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/vivado.jou
# Running On: uxsrv005, OS: Linux, CPU Frequency: 3457.889 MHz, CPU Physical cores: 8, Host memory: 101335 MB
#-----------------------------------------------------------
source Design_2_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3063.801 ; gain = 2.016 ; free physical = 20817 ; free virtual = 103293
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ihp/departments/D-SYA/work/miglioranza/Symbol_mapper'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ihp/departments/D-SYA/work/miglioranza/Encoder'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ihp/departments/D-SYA/work/miglioranza/Polyphase_Filter_FI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Scrambler_32bits'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ihp/departments/D-SYA/work/miglioranza/Interleaver_BB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ihp/departments/D-SYA/work/miglioranza/Control_unit_transmitter/Control_unit_transmitter.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Pre-distorsion_filter'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/ihp/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:Polyphase_filter:1.0'. The one found in IP location '/ihp/departments/D-SYA/work/miglioranza/Polyphase_Filter_FI' will take precedence over the same IP in location /ihp/departments/D-SYA/work/miglioranza/Polyphase_Filter_FI/Polyphase_Filter_FI.srcs
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3063.801 ; gain = 0.000 ; free physical = 20802 ; free virtual = 103285
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3240.008 ; gain = 176.207 ; free physical = 20787 ; free virtual = 103271
Command: read_checkpoint -auto_incremental -incremental /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.srcs/utils_1/imports/synth_1/Design_2_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.srcs/utils_1/imports/synth_1/Design_2_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Design_2_wrapper -part xczu28dr-ffvg1517-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1837670
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3515.305 ; gain = 229.688 ; free physical = 19536 ; free virtual = 102038
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Design_2_wrapper' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/hdl/Design_2_wrapper.vhd:36]
INFO: [Synth 8-3491] module 'Design_2' declared at '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/synth/Design_2.vhd:14' bound to instance 'Design_2_i' of component 'Design_2' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/hdl/Design_2_wrapper.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Design_2' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/synth/Design_2.vhd:40]
INFO: [Synth 8-3491] module 'Design_2_CU_top_0_1' declared at '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_CU_top_0_1_stub.vhdl:5' bound to instance 'CU_top_0' of component 'Design_2_CU_top_0_1' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/synth/Design_2.vhd:254]
INFO: [Synth 8-638] synthesizing module 'Design_2_CU_top_0_1' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_CU_top_0_1_stub.vhdl:42]
INFO: [Synth 8-3491] module 'Design_2_LDPC_encoder_0_2' declared at '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_LDPC_encoder_0_2_stub.vhdl:5' bound to instance 'LDPC_encoder_0' of component 'Design_2_LDPC_encoder_0_2' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/synth/Design_2.vhd:288]
INFO: [Synth 8-638] synthesizing module 'Design_2_LDPC_encoder_0_2' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_LDPC_encoder_0_2_stub.vhdl:25]
INFO: [Synth 8-3491] module 'Design_2_MUX_0_2' declared at '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_MUX_0_2_stub.vhdl:5' bound to instance 'MUX_0' of component 'Design_2_MUX_0_2' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/synth/Design_2.vhd:305]
INFO: [Synth 8-638] synthesizing module 'Design_2_MUX_0_2' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_MUX_0_2_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Design_2_Polyphase_filter_0_0' declared at '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_Polyphase_filter_0_0_stub.vhdl:5' bound to instance 'Polyphase_filter_0' of component 'Design_2_Polyphase_filter_0_0' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/synth/Design_2.vhd:318]
INFO: [Synth 8-638] synthesizing module 'Design_2_Polyphase_filter_0_0' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_Polyphase_filter_0_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'Design_2_Pre_Distortion_Filter_0_0' declared at '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_Pre_Distortion_Filter_0_0_stub.vhdl:5' bound to instance 'Pre_Distortion_Filter_0' of component 'Design_2_Pre_Distortion_Filter_0_0' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/synth/Design_2.vhd:330]
INFO: [Synth 8-638] synthesizing module 'Design_2_Pre_Distortion_Filter_0_0' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_Pre_Distortion_Filter_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'Design_2_Scrambler_32bits_0_1' declared at '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_Scrambler_32bits_0_1_stub.vhdl:5' bound to instance 'Scrambler_32bits_0' of component 'Design_2_Scrambler_32bits_0_1' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/synth/Design_2.vhd:341]
INFO: [Synth 8-638] synthesizing module 'Design_2_Scrambler_32bits_0_1' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_Scrambler_32bits_0_1_stub.vhdl:21]
INFO: [Synth 8-3491] module 'Design_2_Symbol_mapper_0_0' declared at '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_Symbol_mapper_0_0_stub.vhdl:5' bound to instance 'Symbol_mapper_0' of component 'Design_2_Symbol_mapper_0_0' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/synth/Design_2.vhd:354]
INFO: [Synth 8-638] synthesizing module 'Design_2_Symbol_mapper_0_0' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_Symbol_mapper_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'Design_2_block_interleaver_0_0' declared at '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_block_interleaver_0_0_stub.vhdl:5' bound to instance 'block_interleaver_0' of component 'Design_2_block_interleaver_0_0' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/synth/Design_2.vhd:365]
INFO: [Synth 8-638] synthesizing module 'Design_2_block_interleaver_0_0' [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/.Xil/Vivado-1837096-uxsrv005/realtime/Design_2_block_interleaver_0_0_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'Design_2' (1#1) [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/synth/Design_2.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Design_2_wrapper' (2#1) [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/hdl/Design_2_wrapper.vhd:36]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3557.242 ; gain = 271.625 ; free physical = 18573 ; free virtual = 101076
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3575.055 ; gain = 289.438 ; free physical = 18568 ; free virtual = 101070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3575.055 ; gain = 289.438 ; free physical = 18568 ; free virtual = 101070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3575.055 ; gain = 0.000 ; free physical = 18560 ; free virtual = 101062
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Scrambler_32bits_0_1/Design_2_Scrambler_32bits_0_1/Design_2_Scrambler_32bits_0_1_in_context.xdc] for cell 'Design_2_i/Scrambler_32bits_0'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3658.793 ; gain = 11.906 ; free physical = 19395 ; free virtual = 101901
Finished Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Scrambler_32bits_0_1/Design_2_Scrambler_32bits_0_1/Design_2_Scrambler_32bits_0_1_in_context.xdc] for cell 'Design_2_i/Scrambler_32bits_0'
Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_block_interleaver_0_0/Design_2_block_interleaver_0_0/Design_2_block_interleaver_0_0_in_context.xdc] for cell 'Design_2_i/block_interleaver_0'
Finished Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_block_interleaver_0_0/Design_2_block_interleaver_0_0/Design_2_block_interleaver_0_0_in_context.xdc] for cell 'Design_2_i/block_interleaver_0'
Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Pre_Distortion_Filter_0_0/Design_2_Pre_Distortion_Filter_0_0/Design_2_Pre_Distortion_Filter_0_0_in_context.xdc] for cell 'Design_2_i/Pre_Distortion_Filter_0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Pre_Distortion_Filter_0_0/Design_2_Pre_Distortion_Filter_0_0/Design_2_Pre_Distortion_Filter_0_0_in_context.xdc:1]
Finished Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Pre_Distortion_Filter_0_0/Design_2_Pre_Distortion_Filter_0_0/Design_2_Pre_Distortion_Filter_0_0_in_context.xdc] for cell 'Design_2_i/Pre_Distortion_Filter_0'
Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Symbol_mapper_0_0/Design_2_Symbol_mapper_0_0/Design_2_Symbol_mapper_0_0_in_context.xdc] for cell 'Design_2_i/Symbol_mapper_0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Symbol_mapper_0_0/Design_2_Symbol_mapper_0_0/Design_2_Symbol_mapper_0_0_in_context.xdc:1]
Finished Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Symbol_mapper_0_0/Design_2_Symbol_mapper_0_0/Design_2_Symbol_mapper_0_0_in_context.xdc] for cell 'Design_2_i/Symbol_mapper_0'
Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/Design_2_LDPC_encoder_0_2/Design_2_LDPC_encoder_0_2_in_context.xdc] for cell 'Design_2_i/LDPC_encoder_0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/Design_2_LDPC_encoder_0_2/Design_2_LDPC_encoder_0_2_in_context.xdc:1]
Finished Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/Design_2_LDPC_encoder_0_2/Design_2_LDPC_encoder_0_2_in_context.xdc] for cell 'Design_2_i/LDPC_encoder_0'
Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Polyphase_filter_0_0/Design_2_Polyphase_filter_0_0/Design_2_Polyphase_filter_0_0_in_context.xdc] for cell 'Design_2_i/Polyphase_filter_0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Polyphase_filter_0_0/Design_2_Polyphase_filter_0_0/Design_2_Polyphase_filter_0_0_in_context.xdc:1]
Finished Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Polyphase_filter_0_0/Design_2_Polyphase_filter_0_0/Design_2_Polyphase_filter_0_0_in_context.xdc] for cell 'Design_2_i/Polyphase_filter_0'
Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_MUX_0_2/Design_2_MUX_0_2/Design_2_MUX_0_2_in_context.xdc] for cell 'Design_2_i/MUX_0'
Finished Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_MUX_0_2/Design_2_MUX_0_2/Design_2_MUX_0_2_in_context.xdc] for cell 'Design_2_i/MUX_0'
Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_CU_top_0_1/Design_2_CU_top_0_1/Design_2_CU_top_0_1_in_context.xdc] for cell 'Design_2_i/CU_top_0'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_CU_top_0_1/Design_2_CU_top_0_1/Design_2_CU_top_0_1_in_context.xdc:1]
Finished Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_CU_top_0_1/Design_2_CU_top_0_1/Design_2_CU_top_0_1_in_context.xdc] for cell 'Design_2_i/CU_top_0'
Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3658.793 ; gain = 0.000 ; free physical = 19393 ; free virtual = 101899
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3658.793 ; gain = 0.000 ; free physical = 19393 ; free virtual = 101899
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3658.793 ; gain = 373.176 ; free physical = 19479 ; free virtual = 101985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3658.793 ; gain = 373.176 ; free physical = 19479 ; free virtual = 101985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Design_2_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Design_2_i/Scrambler_32bits_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Design_2_i/block_interleaver_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Design_2_i/Pre_Distortion_Filter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Design_2_i/Symbol_mapper_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Design_2_i/LDPC_encoder_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Design_2_i/Polyphase_filter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Design_2_i/MUX_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Design_2_i/CU_top_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3658.793 ; gain = 373.176 ; free physical = 19479 ; free virtual = 101985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3658.793 ; gain = 373.176 ; free physical = 19481 ; free virtual = 101988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 3658.793 ; gain = 373.176 ; free physical = 19474 ; free virtual = 101988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
WARNING: [Synth 8-565] redefining clock 'clk'
WARNING: [Synth 8-565] redefining clock 'clk'
WARNING: [Synth 8-565] redefining clock 'clk'
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3954.484 ; gain = 668.867 ; free physical = 18975 ; free virtual = 101492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3954.484 ; gain = 668.867 ; free physical = 18975 ; free virtual = 101492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 3973.516 ; gain = 687.898 ; free physical = 18974 ; free virtual = 101492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3979.453 ; gain = 693.836 ; free physical = 18975 ; free virtual = 101492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3979.453 ; gain = 693.836 ; free physical = 18975 ; free virtual = 101492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3979.453 ; gain = 693.836 ; free physical = 18975 ; free virtual = 101492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3979.453 ; gain = 693.836 ; free physical = 18975 ; free virtual = 101492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3979.453 ; gain = 693.836 ; free physical = 18975 ; free virtual = 101492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3979.453 ; gain = 693.836 ; free physical = 18975 ; free virtual = 101492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |Design_2_CU_top_0_1                |         1|
|2     |Design_2_LDPC_encoder_0_2          |         1|
|3     |Design_2_MUX_0_2                   |         1|
|4     |Design_2_Polyphase_filter_0_0      |         1|
|5     |Design_2_Pre_Distortion_Filter_0_0 |         1|
|6     |Design_2_Scrambler_32bits_0_1      |         1|
|7     |Design_2_Symbol_mapper_0_0         |         1|
|8     |Design_2_block_interleaver_0_0     |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |Design_2_CU_top_0_1_bbox                |     1|
|2     |Design_2_LDPC_encoder_0_2_bbox          |     1|
|3     |Design_2_MUX_0_2_bbox                   |     1|
|4     |Design_2_Polyphase_filter_0_0_bbox      |     1|
|5     |Design_2_Pre_Distortion_Filter_0_0_bbox |     1|
|6     |Design_2_Scrambler_32bits_0_1_bbox      |     1|
|7     |Design_2_Symbol_mapper_0_0_bbox         |     1|
|8     |Design_2_block_interleaver_0_0_bbox     |     1|
|9     |IBUF                                    |   108|
|10    |OBUF                                    |    34|
+------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3979.453 ; gain = 693.836 ; free physical = 18975 ; free virtual = 101492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3979.453 ; gain = 610.098 ; free physical = 19014 ; free virtual = 101532
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 3979.461 ; gain = 693.836 ; free physical = 19014 ; free virtual = 101532
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3994.391 ; gain = 0.000 ; free physical = 19112 ; free virtual = 101629
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4025.109 ; gain = 0.000 ; free physical = 19030 ; free virtual = 101548
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 108 instances

Synth Design complete, checksum: 96095f7b
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:16 . Memory (MB): peak = 4025.109 ; gain = 785.102 ; free physical = 19165 ; free virtual = 101683
INFO: [Common 17-1381] The checkpoint '/ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.runs/synth_1/Design_2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Design_2_wrapper_utilization_synth.rpt -pb Design_2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 25 10:45:20 2025...
