Analysis & Elaboration report for datapath
Sat Feb 27 18:24:46 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Failed - Sat Feb 27 18:24:46 2021               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; datapath                                        ;
; Top-level Entity Name              ; datapath                                        ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; datapath           ; datapath           ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Feb 27 18:24:45 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file lpm_divida.vhd
    Info (12022): Found design unit 1: lpm_divida-SYN
    Info (12023): Found entity 1: lpm_divida
Info (12021): Found 2 design units, including 1 entities, in source file lpm_mua.vhd
    Info (12022): Found design unit 1: lpm_mua-SYN
    Info (12023): Found entity 1: lpm_mua
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sua.vhd
    Info (12022): Found design unit 1: lpm_add_sua-SYN
    Info (12023): Found entity 1: lpm_add_sua
Info (12021): Found 2 design units, including 1 entities, in source file register32bit.vhd
    Info (12022): Found design unit 1: register32bit-behav
    Info (12023): Found entity 1: register32bit
Info (12021): Found 2 design units, including 1 entities, in source file register64bit.vhd
    Info (12022): Found design unit 1: register64bit-behav
    Info (12023): Found entity 1: register64bit
Info (12021): Found 2 design units, including 1 entities, in source file mdr.vhd
    Info (12022): Found design unit 1: MDR-behav
    Info (12023): Found entity 1: MDR
Info (12021): Found 2 design units, including 1 entities, in source file encoder32to5.vhd
    Info (12022): Found design unit 1: encoder32to5-behav
    Info (12023): Found entity 1: encoder32to5
Info (12021): Found 2 design units, including 1 entities, in source file the_bus.vhd
    Info (12022): Found design unit 1: the_bus-structure
    Info (12023): Found entity 1: the_bus
Info (12021): Found 2 design units, including 1 entities, in source file booth_logic.vhd
    Info (12022): Found design unit 1: booth_logic-logic
    Info (12023): Found entity 1: booth_logic
Info (12021): Found 2 design units, including 1 entities, in source file alu_path.vhd
    Info (12022): Found design unit 1: ALU_path-structure
    Info (12023): Found entity 1: ALU_path
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-behav
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file rol32.vhd
    Info (12022): Found design unit 1: rol32-SYN
    Info (12023): Found entity 1: rol32
Info (12021): Found 2 design units, including 1 entities, in source file ror32.vhd
    Info (12022): Found design unit 1: ror32-SYN
    Info (12023): Found entity 1: ror32
Info (12021): Found 1 design units, including 0 entities, in source file components_all.vhd
    Info (12022): Found design unit 1: components_all
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-behav
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file negate32.vhd
    Info (12022): Found design unit 1: negate32-logic
    Info (12023): Found entity 1: negate32
Info (12021): Found 2 design units, including 1 entities, in source file shl32.vhd
    Info (12022): Found design unit 1: shl32-logic
    Info (12023): Found entity 1: shl32
Info (12021): Found 2 design units, including 1 entities, in source file shr32.vhd
    Info (12022): Found design unit 1: shr32-logic
    Info (12023): Found entity 1: shr32
Info (12021): Found 2 design units, including 1 entities, in source file datapath_and_tb.vhd
    Info (12022): Found design unit 1: datapath_and_tb-logic
    Info (12023): Found entity 1: datapath_and_tb
Info (12021): Found 2 design units, including 1 entities, in source file datapath_or_tb.vhd
    Info (12022): Found design unit 1: datapath_or_tb-logic
    Info (12023): Found entity 1: datapath_or_tb
Info (12021): Found 2 design units, including 1 entities, in source file datapath_add_tb.vhd
    Info (12022): Found design unit 1: datapath_add_tb-logic
    Info (12023): Found entity 1: datapath_add_tb
Info (12021): Found 2 design units, including 1 entities, in source file datapath_sub_tb.vhd
    Info (12022): Found design unit 1: datapath_sub_tb-logic
    Info (12023): Found entity 1: datapath_sub_tb
Info (12021): Found 2 design units, including 1 entities, in source file datapath_mul_tb.vhd
    Info (12022): Found design unit 1: datapath_mul_tb-logic
    Info (12023): Found entity 1: datapath_mul_tb
Info (12021): Found 2 design units, including 1 entities, in source file datapath_div_tb.vhd
    Info (12022): Found design unit 1: datapath_div_tb-logic
    Info (12023): Found entity 1: datapath_div_tb
Info (12021): Found 2 design units, including 1 entities, in source file datapath_shr_tb.vhd
    Info (12022): Found design unit 1: datapath_shr_tb-logic
    Info (12023): Found entity 1: datapath_shr_tb
Info (12021): Found 2 design units, including 1 entities, in source file datapath_shl_tb.vhd
    Info (12022): Found design unit 1: datapath_shl_tb-logic
    Info (12023): Found entity 1: datapath_shl_tb
Info (12021): Found 2 design units, including 1 entities, in source file datapath_ror_tb.vhd
    Info (12022): Found design unit 1: datapath_ror_tb-logic
    Info (12023): Found entity 1: datapath_ror_tb
Info (12021): Found 2 design units, including 1 entities, in source file datapath_rol_tb.vhd
    Info (12022): Found design unit 1: datapath_rol_tb-logic
    Info (12023): Found entity 1: datapath_rol_tb
Info (12021): Found 2 design units, including 1 entities, in source file datapath_neg_tb.vhd
    Info (12022): Found design unit 1: datapath_neg_tb-logic
    Info (12023): Found entity 1: datapath_neg_tb
Info (12021): Found 2 design units, including 1 entities, in source file datapath_not_tb.vhd
    Info (12022): Found design unit 1: datapath_not_tb-logic
    Info (12023): Found entity 1: datapath_not_tb
Info (12021): Found 2 design units, including 1 entities, in source file r0.vhd
    Info (12022): Found design unit 1: R0-logic
    Info (12023): Found entity 1: R0
Info (12021): Found 2 design units, including 1 entities, in source file sel_and_encode.vhd
    Info (12022): Found design unit 1: sel_and_encode-logic
    Info (12023): Found entity 1: sel_and_encode
Info (12021): Found 2 design units, including 1 entities, in source file conff_logic.vhd
    Info (12022): Found design unit 1: conff_logic-logic
    Info (12023): Found entity 1: conff_logic
Info (12021): Found 2 design units, including 1 entities, in source file ram512x32.vhd
    Info (12022): Found design unit 1: ram512x32-SYN
    Info (12023): Found entity 1: Ram512x32
Error (10577): VHDL error at datapath.vhd(154): actual port "encoderin" of mode "in" cannot be associated with formal port "R_in" of mode "out" File: D:/Github/ELEC374/Lab/datapath.vhd Line: 154
Error (10599): VHDL error at datapath.vhd(154): can't update value of interface object "encoderin" of mode IN File: D:/Github/ELEC374/Lab/datapath.vhd Line: 154
Error (10577): VHDL error at datapath.vhd(154): actual port "register_enable" of mode "in" cannot be associated with formal port "R_out" of mode "out" File: D:/Github/ELEC374/Lab/datapath.vhd Line: 154
Error (10599): VHDL error at datapath.vhd(154): can't update value of interface object "register_enable" of mode IN File: D:/Github/ELEC374/Lab/datapath.vhd Line: 154
Error: Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 4 errors, 1 warning
    Error: Peak virtual memory: 4615 megabytes
    Error: Processing ended: Sat Feb 27 18:24:46 2021
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


