#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00B4B838 .scope module, "dff" "dff" 2 10;
 .timescale 0 0;
v005C9678_0 .net "clk", 0 0, C4<z>; 0 drivers
v005C96D0_0 .net "d", 0 0, C4<z>; 0 drivers
v005C9728_0 .var "q", 0 0;
v00B4DFF8_0 .var "qnot", 0 0;
E_005BBA40 .event posedge, v005C9678_0;
S_00B4B7B0 .scope module, "teste" "teste" 3 39;
 .timescale 0 0;
v005F52C0_0 .var "clear", 0 0;
v005F5318_0 .net "clk", 0 0, v005F5268_0; 1 drivers
v005F5370_0 .var "data", 4 0;
v005F53C8_0 .var "load", 0 0;
S_00B4BAE0 .scope module, "clk1" "clock" 3 44, 4 10, S_00B4B7B0;
 .timescale 0 0;
v005F5268_0 .var "clk", 0 0;
S_00B4B728 .scope module, "p" "parallelInSerialOut" 3 45, 3 12, S_00B4B7B0;
 .timescale 0 0;
L_005CB240 .functor AND 1, v005F53C8_0, L_005F5478, C4<1>, C4<1>;
L_005CB390 .functor AND 1, v005F53C8_0, L_005F5528, C4<1>, C4<1>;
L_005CB438 .functor AND 1, v005F53C8_0, L_005F55D8, C4<1>, C4<1>;
L_005CB358 .functor AND 1, v005F53C8_0, L_005F5688, C4<1>, C4<1>;
L_005CB4E0 .functor AND 1, v005F53C8_0, L_005F5738, C4<1>, C4<1>;
v005F49A0_0 .net *"_s0", 0 0, L_005CB240; 1 drivers
v005F49F8_0 .net *"_s11", 0 0, L_005F55D8; 1 drivers
v005F4A50_0 .net *"_s12", 0 0, L_005CB358; 1 drivers
v005F4AA8_0 .net *"_s15", 0 0, L_005F5688; 1 drivers
v005F4B00_0 .net *"_s16", 0 0, L_005CB4E0; 1 drivers
v005F4B58_0 .net *"_s19", 0 0, L_005F5738; 1 drivers
v005F4BB0_0 .net *"_s3", 0 0, L_005F5478; 1 drivers
v005F4C08_0 .net *"_s4", 0 0, L_005CB390; 1 drivers
v005F4C60_0 .net *"_s7", 0 0, L_005F5528; 1 drivers
v005F4CB8_0 .net *"_s8", 0 0, L_005CB438; 1 drivers
v005F4D10_0 .net "clear", 0 0, v005F52C0_0; 1 drivers
v005F4D68_0 .alias "clk", 0 0, v005F5318_0;
RS_005CD2DC/0/0 .resolv tri, L_005F5420, L_005F54D0, L_005F5580, L_005F5630;
RS_005CD2DC/0/4 .resolv tri, L_005F56E0, C4<zzzzz>, C4<zzzzz>, C4<zzzzz>;
RS_005CD2DC .resolv tri, RS_005CD2DC/0/0, RS_005CD2DC/0/4, C4<zzzzz>, C4<zzzzz>;
v005F4DC0_0 .net8 "d", 4 0, RS_005CD2DC; 5 drivers
v005F4E18_0 .net "data", 4 0, v005F5370_0; 1 drivers
v005F4E70_0 .net "load", 0 0, v005F53C8_0; 1 drivers
v005F4EC8_0 .net "q1", 0 0, v005F48F0_0; 1 drivers
v005F4F20_0 .net "q2", 0 0, v005F46E0_0; 1 drivers
v005F4F78_0 .net "q3", 0 0, v005F44D0_0; 1 drivers
v005F5000_0 .net "q4", 0 0, v005F42C0_0; 1 drivers
v005F5058_0 .net "q5", 0 0, v005F40B0_0; 1 drivers
v005F50B0_0 .net "qnot1", 0 0, v005F4948_0; 1 drivers
v005F5108_0 .net "qnot2", 0 0, v005F4738_0; 1 drivers
v005F5160_0 .net "qnot3", 0 0, v005F4528_0; 1 drivers
v005F51B8_0 .net "qnot4", 0 0, v005F4318_0; 1 drivers
v005F5210_0 .net "qnot5", 0 0, v005F4108_0; 1 drivers
E_005BBC20 .event posedge, v00B4E0A8_0;
L_005F5420 .part/pv L_005CB240, 0, 1, 5;
L_005F5478 .part v005F5370_0, 0, 1;
L_005F54D0 .part/pv L_005CB390, 1, 1, 5;
L_005F5528 .part v005F5370_0, 1, 1;
L_005F5580 .part/pv L_005CB438, 2, 1, 5;
L_005F55D8 .part v005F5370_0, 2, 1;
L_005F5630 .part/pv L_005CB358, 3, 1, 5;
L_005F5688 .part v005F5370_0, 3, 1;
L_005F56E0 .part/pv L_005CB4E0, 4, 1, 5;
L_005F5738 .part v005F5370_0, 4, 1;
L_005F5790 .part RS_005CD2DC, 4, 1;
L_005F57E8 .part RS_005CD2DC, 3, 1;
L_005F5840 .part RS_005CD2DC, 2, 1;
L_005F5898 .part RS_005CD2DC, 1, 1;
L_005F58F0 .part RS_005CD2DC, 0, 1;
S_00B4BA58 .scope module, "flip1" "dff2" 3 23, 2 23, S_00B4B728;
 .timescale 0 0;
v005F4790_0 .alias "clear", 0 0, v005F4D10_0;
v005F47E8_0 .alias "clk", 0 0, v005F5318_0;
v005F4840_0 .net "d", 0 0, C4<0>; 1 drivers
v005F4898_0 .net "preset", 0 0, L_005F5790; 1 drivers
v005F48F0_0 .var "q", 0 0;
v005F4948_0 .var "qnot", 0 0;
E_005BBFA0 .event posedge, v005F4898_0, v00B4E050_0, v00B4E0A8_0;
S_00B4B9D0 .scope module, "flip2" "dff2" 3 24, 2 23, S_00B4B728;
 .timescale 0 0;
v005F4580_0 .alias "clear", 0 0, v005F4D10_0;
v005F45D8_0 .alias "clk", 0 0, v005F5318_0;
v005F4630_0 .alias "d", 0 0, v005F4EC8_0;
v005F4688_0 .net "preset", 0 0, L_005F57E8; 1 drivers
v005F46E0_0 .var "q", 0 0;
v005F4738_0 .var "qnot", 0 0;
E_005BBF00 .event posedge, v005F4688_0, v00B4E050_0, v00B4E0A8_0;
S_00B4B948 .scope module, "flip3" "dff2" 3 25, 2 23, S_00B4B728;
 .timescale 0 0;
v005F4370_0 .alias "clear", 0 0, v005F4D10_0;
v005F43C8_0 .alias "clk", 0 0, v005F5318_0;
v005F4420_0 .alias "d", 0 0, v005F4F20_0;
v005F4478_0 .net "preset", 0 0, L_005F5840; 1 drivers
v005F44D0_0 .var "q", 0 0;
v005F4528_0 .var "qnot", 0 0;
E_005BBF20 .event posedge, v005F4478_0, v00B4E050_0, v00B4E0A8_0;
S_00B4B618 .scope module, "flip4" "dff2" 3 26, 2 23, S_00B4B728;
 .timescale 0 0;
v005F4160_0 .alias "clear", 0 0, v005F4D10_0;
v005F41B8_0 .alias "clk", 0 0, v005F5318_0;
v005F4210_0 .alias "d", 0 0, v005F4F78_0;
v005F4268_0 .net "preset", 0 0, L_005F5898; 1 drivers
v005F42C0_0 .var "q", 0 0;
v005F4318_0 .var "qnot", 0 0;
E_005BBC00 .event posedge, v005F4268_0, v00B4E050_0, v00B4E0A8_0;
S_00B4B6A0 .scope module, "flip5" "dff2" 3 27, 2 23, S_00B4B728;
 .timescale 0 0;
v00B4E050_0 .alias "clear", 0 0, v005F4D10_0;
v00B4E0A8_0 .alias "clk", 0 0, v005F5318_0;
v005F4000_0 .alias "d", 0 0, v005F5000_0;
v005F4058_0 .net "preset", 0 0, L_005F58F0; 1 drivers
v005F40B0_0 .var "q", 0 0;
v005F4108_0 .var "qnot", 0 0;
E_005BBEA0 .event posedge, v005F4058_0, v00B4E050_0, v00B4E0A8_0;
    .scope S_00B4B838;
T_0 ;
    %set/v v005C9728_0, 0, 1;
    %set/v v00B4DFF8_0, 1, 1;
    %end;
    .thread T_0;
    .scope S_00B4B838;
T_1 ;
    %wait E_005BBA40;
    %load/v 8, v005C96D0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005C9728_0, 0, 8;
    %load/v 8, v005C96D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v00B4DFF8_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_00B4BAE0;
T_2 ;
    %set/v v005F5268_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00B4BAE0;
T_3 ;
    %delay 12, 0;
    %load/v 8, v005F5268_0, 1;
    %inv 8, 1;
    %set/v v005F5268_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00B4BA58;
T_4 ;
    %wait E_005BBFA0;
    %load/v 8, v005F4790_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v005F48F0_0, 0, 1;
    %set/v v005F4948_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005F4898_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v005F48F0_0, 1, 1;
    %set/v v005F4948_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005F4840_0, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F48F0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4948_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005F48F0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4948_0, 0, 1;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00B4B9D0;
T_5 ;
    %wait E_005BBF00;
    %load/v 8, v005F4580_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v005F46E0_0, 0, 1;
    %set/v v005F4738_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005F4688_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v005F46E0_0, 1, 1;
    %set/v v005F4738_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005F4630_0, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F46E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4738_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005F46E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4738_0, 0, 1;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00B4B948;
T_6 ;
    %wait E_005BBF20;
    %load/v 8, v005F4370_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v005F44D0_0, 0, 1;
    %set/v v005F4528_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v005F4478_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v005F44D0_0, 1, 1;
    %set/v v005F4528_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v005F4420_0, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F44D0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4528_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005F44D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4528_0, 0, 1;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00B4B618;
T_7 ;
    %wait E_005BBC00;
    %load/v 8, v005F4160_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v005F42C0_0, 0, 1;
    %set/v v005F4318_0, 1, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v005F4268_0, 1;
    %jmp/0xz  T_7.2, 8;
    %set/v v005F42C0_0, 1, 1;
    %set/v v005F4318_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v005F4210_0, 1;
    %jmp/0xz  T_7.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F42C0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4318_0, 0, 0;
    %jmp T_7.5;
T_7.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005F42C0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4318_0, 0, 1;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00B4B6A0;
T_8 ;
    %wait E_005BBEA0;
    %load/v 8, v00B4E050_0, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v005F40B0_0, 0, 1;
    %set/v v005F4108_0, 1, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v005F4058_0, 1;
    %jmp/0xz  T_8.2, 8;
    %set/v v005F40B0_0, 1, 1;
    %set/v v005F4108_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v005F4000_0, 1;
    %jmp/0xz  T_8.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40B0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4108_0, 0, 0;
    %jmp T_8.5;
T_8.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v005F40B0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F4108_0, 0, 1;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00B4B728;
T_9 ;
    %wait E_005BBC20;
    %vpi_call 3 31 "$display", "%d %b %b %b %b %b", $time, v005F4EC8_0, v005F4F20_0, v005F4F78_0, v005F5000_0, v005F5058_0;
    %jmp T_9;
    .thread T_9;
    .scope S_00B4B7B0;
T_10 ;
    %vpi_call 3 49 "$display", "\011\011   t a b c d";
    %delay 1, 0;
    %set/v v005F52C0_0, 1, 1;
    %delay 1, 0;
    %set/v v005F52C0_0, 0, 1;
    %delay 1, 0;
    %set/v v005F53C8_0, 1, 1;
    %delay 1, 0;
    %set/v v005F53C8_0, 0, 1;
    %delay 44, 0;
    %movi 8, 22, 5;
    %set/v v005F5370_0, 8, 5;
    %delay 3, 0;
    %set/v v005F53C8_0, 1, 1;
    %delay 1, 0;
    %set/v v005F53C8_0, 0, 1;
    %delay 60, 0;
    %vpi_call 3 57 "$finish";
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./dff.v";
    "F:\PUC Minas\2012\2Semestre\ARQUITETURA I\Guia 08\Exercicio05.v";
    "./clock.v";
