transcript off
onbreak {quit -force}
onerror {quit -force}
transcript on

vlib work
vlib riviera/xilinx_vip
vlib riviera/xpm
vlib riviera/axi_infrastructure_v1_1_0
vlib riviera/axi_vip_v1_1_15
vlib riviera/zynq_ultra_ps_e_vip_v1_0_15
vlib riviera/xil_defaultlib
vlib riviera/axi_lite_ipif_v3_0_4
vlib riviera/axi_intc_v4_1_18
vlib riviera/lib_pkg_v1_0_3
vlib riviera/fifo_generator_v13_2_9
vlib riviera/lib_fifo_v1_0_18
vlib riviera/lib_srl_fifo_v1_0_3
vlib riviera/lib_cdc_v1_0_2
vlib riviera/axi_datamover_v5_1_31
vlib riviera/axi_msg_v1_0_10
vlib riviera/axi_mcdma_v1_1_10
vlib riviera/xlconstant_v1_1_8
vlib riviera/proc_sys_reset_v5_0_14
vlib riviera/smartconnect_v1_0
vlib riviera/axi_register_slice_v2_1_29
vlib riviera/axis_infrastructure_v1_1_1
vlib riviera/axis_register_slice_v1_1_29
vlib riviera/axis_switch_v1_1_29
vlib riviera/xlconcat_v2_1_5
vlib riviera/tsn_endpoint_ethernet_mac_block_v1_0_14
vlib riviera/xbip_utils_v3_0_11
vlib riviera/xbip_pipe_v3_0_7
vlib riviera/xbip_bram18k_v3_0_7
vlib riviera/mult_gen_v12_0_19
vlib riviera/tsn_temac_v1_0_9
vlib riviera/fifo_generator_v13_1_5
vlib riviera/blk_mem_gen_v8_4_7
vlib riviera/lib_bmg_v1_0_16
vlib riviera/switch_core_top_v1_0_14
vlib riviera/xlslice_v1_0_3
vlib riviera/generic_baseblocks_v2_1_1
vlib riviera/axi_data_fifo_v2_1_28
vlib riviera/axi_crossbar_v2_1_30
vlib riviera/util_vector_logic_v2_0_3
vlib riviera/ta_dma_v1_0_13
vlib riviera/axi_utils_v2_0_7
vlib riviera/xbip_dsp48_wrapper_v3_0_5
vlib riviera/xbip_dsp48_addsub_v3_0_7
vlib riviera/xbip_dsp48_multadd_v3_0_7
vlib riviera/floating_point_v7_1_16
vlib riviera/system_cache_v5_0_10
vlib riviera/axi_uartlite_v2_0_33
vlib riviera/axi_protocol_converter_v2_1_29
vlib riviera/axi_clock_converter_v2_1_28

vmap xilinx_vip riviera/xilinx_vip
vmap xpm riviera/xpm
vmap axi_infrastructure_v1_1_0 riviera/axi_infrastructure_v1_1_0
vmap axi_vip_v1_1_15 riviera/axi_vip_v1_1_15
vmap zynq_ultra_ps_e_vip_v1_0_15 riviera/zynq_ultra_ps_e_vip_v1_0_15
vmap xil_defaultlib riviera/xil_defaultlib
vmap axi_lite_ipif_v3_0_4 riviera/axi_lite_ipif_v3_0_4
vmap axi_intc_v4_1_18 riviera/axi_intc_v4_1_18
vmap lib_pkg_v1_0_3 riviera/lib_pkg_v1_0_3
vmap fifo_generator_v13_2_9 riviera/fifo_generator_v13_2_9
vmap lib_fifo_v1_0_18 riviera/lib_fifo_v1_0_18
vmap lib_srl_fifo_v1_0_3 riviera/lib_srl_fifo_v1_0_3
vmap lib_cdc_v1_0_2 riviera/lib_cdc_v1_0_2
vmap axi_datamover_v5_1_31 riviera/axi_datamover_v5_1_31
vmap axi_msg_v1_0_10 riviera/axi_msg_v1_0_10
vmap axi_mcdma_v1_1_10 riviera/axi_mcdma_v1_1_10
vmap xlconstant_v1_1_8 riviera/xlconstant_v1_1_8
vmap proc_sys_reset_v5_0_14 riviera/proc_sys_reset_v5_0_14
vmap smartconnect_v1_0 riviera/smartconnect_v1_0
vmap axi_register_slice_v2_1_29 riviera/axi_register_slice_v2_1_29
vmap axis_infrastructure_v1_1_1 riviera/axis_infrastructure_v1_1_1
vmap axis_register_slice_v1_1_29 riviera/axis_register_slice_v1_1_29
vmap axis_switch_v1_1_29 riviera/axis_switch_v1_1_29
vmap xlconcat_v2_1_5 riviera/xlconcat_v2_1_5
vmap tsn_endpoint_ethernet_mac_block_v1_0_14 riviera/tsn_endpoint_ethernet_mac_block_v1_0_14
vmap xbip_utils_v3_0_11 riviera/xbip_utils_v3_0_11
vmap xbip_pipe_v3_0_7 riviera/xbip_pipe_v3_0_7
vmap xbip_bram18k_v3_0_7 riviera/xbip_bram18k_v3_0_7
vmap mult_gen_v12_0_19 riviera/mult_gen_v12_0_19
vmap tsn_temac_v1_0_9 riviera/tsn_temac_v1_0_9
vmap fifo_generator_v13_1_5 riviera/fifo_generator_v13_1_5
vmap blk_mem_gen_v8_4_7 riviera/blk_mem_gen_v8_4_7
vmap lib_bmg_v1_0_16 riviera/lib_bmg_v1_0_16
vmap switch_core_top_v1_0_14 riviera/switch_core_top_v1_0_14
vmap xlslice_v1_0_3 riviera/xlslice_v1_0_3
vmap generic_baseblocks_v2_1_1 riviera/generic_baseblocks_v2_1_1
vmap axi_data_fifo_v2_1_28 riviera/axi_data_fifo_v2_1_28
vmap axi_crossbar_v2_1_30 riviera/axi_crossbar_v2_1_30
vmap util_vector_logic_v2_0_3 riviera/util_vector_logic_v2_0_3
vmap ta_dma_v1_0_13 riviera/ta_dma_v1_0_13
vmap axi_utils_v2_0_7 riviera/axi_utils_v2_0_7
vmap xbip_dsp48_wrapper_v3_0_5 riviera/xbip_dsp48_wrapper_v3_0_5
vmap xbip_dsp48_addsub_v3_0_7 riviera/xbip_dsp48_addsub_v3_0_7
vmap xbip_dsp48_multadd_v3_0_7 riviera/xbip_dsp48_multadd_v3_0_7
vmap floating_point_v7_1_16 riviera/floating_point_v7_1_16
vmap system_cache_v5_0_10 riviera/system_cache_v5_0_10
vmap axi_uartlite_v2_0_33 riviera/axi_uartlite_v2_0_33
vmap axi_protocol_converter_v2_1_29 riviera/axi_protocol_converter_v2_1_29
vmap axi_clock_converter_v2_1_28 riviera/axi_clock_converter_v2_1_28

vlog -work xilinx_vip  -incr "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv" \
"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv" \
"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv" \
"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_pkg.sv" \
"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv" \
"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/axi_vip_if.sv" \
"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/clk_vip_if.sv" \
"/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/hdl/rst_vip_if.sv" \

vlog -work xpm  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"/media/p4/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
"/media/p4/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
"/media/p4/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \

vcom -work xpm -93  -incr \
"/media/p4/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd" \

vlog -work axi_infrastructure_v1_1_0  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \

vlog -work axi_vip_v1_1_15  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/5753/hdl/axi_vip_v1_1_vl_rfs.sv" \

vlog -work zynq_ultra_ps_e_vip_v1_0_15  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_PS_0_0/sim/kr260_tsn_rs485pmod_PS_0_0_vip_wrapper.v" \

vcom -work axi_lite_ipif_v3_0_4 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \

vcom -work axi_intc_v4_1_18 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/d764/hdl/axi_intc_v4_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_intc_0_0/sim/kr260_tsn_rs485pmod_axi_intc_0_0.vhd" \

vcom -work lib_pkg_v1_0_3 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/56d9/hdl/lib_pkg_v1_0_rfs.vhd" \

vlog -work fifo_generator_v13_2_9  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ac72/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_2_9 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.vhd" \

vlog -work fifo_generator_v13_2_9  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ac72/hdl/fifo_generator_v13_2_rfs.v" \

vcom -work lib_fifo_v1_0_18 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/1531/hdl/lib_fifo_v1_0_rfs.vhd" \

vcom -work lib_srl_fifo_v1_0_3 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/02c4/hdl/lib_srl_fifo_v1_0_rfs.vhd" \

vcom -work lib_cdc_v1_0_2 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \

vcom -work axi_datamover_v5_1_31 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/d786/hdl/axi_datamover_v5_1_vh_rfs.vhd" \

vcom -work axi_msg_v1_0_10 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/926c/hdl/axi_msg_v1_0_rfs.vhd" \

vcom -work axi_mcdma_v1_1_10 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/60e1/hdl/axi_mcdma_v1_1_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_mcdma_0_0/sim/kr260_tsn_rs485pmod_axi_mcdma_0_0.vhd" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/sim/bd_8fb7.v" \

vlog -work xlconstant_v1_1_8  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_0/sim/bd_8fb7_one_0.v" \

vcom -work proc_sys_reset_v5_0_14 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_1/sim/bd_8fb7_psr_aclk_0.vhd" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/bd53/hdl/sc_switchboard_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_2/sim/bd_8fb7_arsw_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_3/sim/bd_8fb7_rsw_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_4/sim/bd_8fb7_awsw_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_5/sim/bd_8fb7_wsw_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_6/sim/bd_8fb7_bsw_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c6b2/hdl/sc_mmu_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_7/sim/bd_8fb7_s00mmu_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/abb8/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_8/sim/bd_8fb7_s00tr_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/7827/hdl/sc_si_converter_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_9/sim/bd_8fb7_s00sic_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/79ce/hdl/sc_axi2sc_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_10/sim/bd_8fb7_s00a2s_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/sc_node_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_11/sim/bd_8fb7_sarn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_12/sim/bd_8fb7_srn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_13/sim/bd_8fb7_sawn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_14/sim/bd_8fb7_swn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_15/sim/bd_8fb7_sbn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_16/sim/bd_8fb7_s01mmu_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_17/sim/bd_8fb7_s01tr_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_18/sim/bd_8fb7_s01sic_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_19/sim/bd_8fb7_s01a2s_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_20/sim/bd_8fb7_sarn_1.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_21/sim/bd_8fb7_srn_1.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_22/sim/bd_8fb7_s02mmu_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_23/sim/bd_8fb7_s02tr_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_24/sim/bd_8fb7_s02sic_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_25/sim/bd_8fb7_s02a2s_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_26/sim/bd_8fb7_sawn_1.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_27/sim/bd_8fb7_swn_1.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_28/sim/bd_8fb7_sbn_1.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_29/sim/bd_8fb7_s03mmu_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_30/sim/bd_8fb7_s03tr_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_31/sim/bd_8fb7_s03sic_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_32/sim/bd_8fb7_s03a2s_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_33/sim/bd_8fb7_sarn_2.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_34/sim/bd_8fb7_srn_2.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ebf7/hdl/sc_sc2axi_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_35/sim/bd_8fb7_m00s2a_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_36/sim/bd_8fb7_m00arn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_37/sim/bd_8fb7_m00rn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_38/sim/bd_8fb7_m00awn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_39/sim/bd_8fb7_m00wn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_40/sim/bd_8fb7_m00bn_0.sv" \

vlog -work smartconnect_v1_0  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6eea/hdl/sc_exit_v1_0_vl_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/bd_0/ip/ip_41/sim/bd_8fb7_m00e_0.sv" \

vlog -work axi_register_slice_v2_1_29  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ff9f/hdl/axi_register_slice_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_smc_0/sim/kr260_tsn_rs485pmod_axi_smc_0.v" \

vlog -work axis_infrastructure_v1_1_1  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl/axis_infrastructure_v1_1_vl_rfs.v" \

vlog -work axis_register_slice_v1_1_29  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/af18/hdl/axis_register_slice_v1_1_vl_rfs.v" \

vlog -work axis_switch_v1_1_29  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/5e5e/hdl/axis_switch_v1_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axis_switch_0_0/sim/kr260_tsn_rs485pmod_axis_switch_0_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_clk_wiz_0_0/kr260_tsn_rs485pmod_clk_wiz_0_0_clk_wiz.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_clk_wiz_0_0/kr260_tsn_rs485pmod_clk_wiz_0_0.v" \

vlog -work xlconcat_v2_1_5  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_interrupts_concat_0_0/sim/kr260_tsn_rs485pmod_interrupts_concat_0_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_interrupts_concat_1_0/sim/kr260_tsn_rs485pmod_interrupts_concat_1_0.v" \

vcom -work tsn_endpoint_ethernet_mac_block_v1_0_14 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c3cb/hdl/tsn_endpoint_ethernet_mac_block_v1_0_rfs.vhd" \

vlog -work tsn_endpoint_ethernet_mac_block_v1_0_14  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c3cb/hdl/tsn_endpoint_ethernet_mac_block_v1_0_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/axi_lite/epswitch/tsn_endpoint_ethernet_mac_v1_0_axilite_to_bus2ip_wrapper_epswitch.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/axi_lite/epswitch/tsn_endpoint_ethernet_mac_v1_0_top_address_decoder_epswitch.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/axi_lite/epswitch/tsn_endpoint_ethernet_mac_v1_0_axilite_if_decode_epswitch.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/axi_lite/epswitch/tsn_endpoint_ethernet_mac_v1_0_tsn_scheduler_addr_decode_epswitch.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/switch/tsn_endpoint_ethernet_mac_v1_0_guard_band_function_epswitch.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/switch/tsn_endpoint_ethernet_mac_v1_0_tsn_scheduler_guard_function_epswitch.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/switch/tsn_endpoint_ethernet_mac_v1_0_tsn_wrap_epswitch.v" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/switch/tsn_endpoint_ethernet_mac_v1_0_switch_time_scheduler_wrap.sv" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/rxfifo/rxfifo_epswitch/tsn_endpoint_ethernet_mac_v1_0_rxpri_epswitch.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/rxfifo/rxfifo_epswitch/tsn_endpoint_ethernet_mac_v1_0_rxfifo_epswitch.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/rxfifo/rxfifo_epswitch/tsn_endpoint_ethernet_mac_v1_0_rx_stream_epswitch.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/rxfifo/rxfifo_epswitch/tsn_endpoint_ethernet_mac_v1_0_rx_streams_wrapper_epswitch.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/tx_gate_control/tsn_endpoint_ethernet_mac_v1_0_switch_pfc_gating.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/tx_gate_control/tsn_endpoint_ethernet_mac_v1_0_byte_count_tuser.v" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/bd_4503_tsn_endpoint_block_0_0_TSN_TOP_WRAPPER_EP_SWITCH.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/hdl/bd_4503_tsn_endpoint_block_0_0_tsn_endpoint_ethernet_mac_block_v1_0_14.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_0/sim/bd_4503_tsn_endpoint_block_0_0.sv" \

vcom -work xbip_utils_v3_0_11 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/9836/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vcom -work xbip_pipe_v3_0_7 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c4f2/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vcom -work xbip_bram18k_v3_0_7 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/7a2e/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vcom -work mult_gen_v12_0_19 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/e1b5/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vlog -work tsn_temac_v1_0_9  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ee4c/hdl/tsn_temac_v1_0_rfs.sv" \

vcom -work tsn_temac_v1_0_9 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ee4c/hdl/tsn_temac_v1_0_rfs.vhd" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/bd_4503_tsn_temac_1_0_tsn_temac_v1_0_9.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/common/bd_4503_tsn_temac_1_0_block_reset_sync.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/common/bd_4503_tsn_temac_1_0_block_sync_block.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/bd_4503_tsn_temac_1_0_clk_en_gen.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/physical/bd_4503_tsn_temac_1_0_rgmii_v2_0_if.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/statistics/bd_4503_tsn_temac_1_0_vector_decode.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/bd_4503_tsn_temac_1_0_block.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/tsn_temac_v1_0_trimac_csl_in_core.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/bd_4503_tsn_temac_1_0_support.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/bd_4503_tsn_temac_1_0_support_resets.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_1/synth/bd_4503_tsn_temac_1_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_2/bd_4503_tsn_temac_2_0_tsn_temac_v1_0_9.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_2/synth/common/bd_4503_tsn_temac_2_0_block_sync_block.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_2/synth/bd_4503_tsn_temac_2_0_clk_en_gen.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_2/synth/physical/bd_4503_tsn_temac_2_0_rgmii_v2_0_if.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_2/synth/statistics/bd_4503_tsn_temac_2_0_vector_decode.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_2/synth/bd_4503_tsn_temac_2_0_block.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_2/synth/bd_4503_tsn_temac_2_0.v" \

vlog -work fifo_generator_v13_1_5  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/1665/simulation/fifo_generator_vlog_beh.v" \

vcom -work fifo_generator_v13_1_5 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/1665/hdl/fifo_generator_v13_1_rfs.vhd" \

vlog -work fifo_generator_v13_1_5  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/1665/hdl/fifo_generator_v13_1_rfs.v" \

vlog -work blk_mem_gen_v8_4_7  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/3c0c/simulation/blk_mem_gen_v8_4.v" \

vcom -work lib_bmg_v1_0_16 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/5c9c/hdl/lib_bmg_v1_0_rfs.vhd" \

vcom -work switch_core_top_v1_0_14 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/switch_core_top_v1_0_rfs.vhd" \

vlog -work switch_core_top_v1_0_14  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/switch_core_top_v1_0_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_3/sim/bd_4503_switch_core_top_0_0.sv" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_4/sim/bd_4503_xlconcat_0_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_5/sim/bd_4503_xlconcat_1_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_6/sim/bd_4503_xlconcat_2_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_7/sim/bd_4503_xlconcat_3_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_8/sim/bd_4503_xlconcat_4_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_9/sim/bd_4503_xlconcat_5_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_10/sim/bd_4503_xlconcat_6_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_11/sim/bd_4503_xlconcat_7_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_12/sim/bd_4503_xlconcat_8_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_13/sim/bd_4503_xlconcat_9_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_14/sim/bd_4503_xlconcat_10_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_15/sim/bd_4503_xlconcat_11_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_16/sim/bd_4503_xlconcat_12_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_17/sim/bd_4503_xlconcat_13_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_18/sim/bd_4503_xlconcat_14_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_19/sim/bd_4503_xlconcat_15_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_20/sim/bd_4503_xlconcat_16_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_21/sim/bd_4503_xlconcat_17_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_22/sim/bd_4503_xlconcat_18_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_23/sim/bd_4503_xlconcat_19_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_24/sim/bd_4503_xlconcat_20_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_25/sim/bd_4503_xlconcat_22_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_26/sim/bd_4503_xlconcat_23_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_27/sim/bd_4503_xlconcat_24_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_28/sim/bd_4503_xlconcat_25_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_29/sim/bd_4503_xlconstant_0_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_30/sim/bd_4503_xlconstant_1_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_31/sim/bd_4503_xlconstant_2_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_32/sim/bd_4503_xlconstant_3_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_33/sim/bd_4503_xlconstant_4_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_34/sim/bd_4503_xlconstant_5_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_35/sim/bd_4503_xlconstant_6_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_36/sim/bd_4503_xlconstant_7_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_37/sim/bd_4503_xlconstant_8_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_38/sim/bd_4503_xlconstant_9_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_39/sim/bd_4503_xlconstant_10_0.v" \

vlog -work xlslice_v1_0_3  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/217a/hdl/xlslice_v1_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_40/sim/bd_4503_xlslice_0_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_41/sim/bd_4503_xlslice_1_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_42/sim/bd_4503_xlslice_2_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_43/sim/bd_4503_xlslice_3_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_44/sim/bd_4503_xlslice_4_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_45/sim/bd_4503_xlslice_5_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_46/sim/bd_4503_xlslice_6_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_47/sim/bd_4503_xlslice_7_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_48/sim/bd_4503_xlslice_8_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_49/sim/bd_4503_xlslice_9_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_50/sim/bd_4503_xlslice_10_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_51/sim/bd_4503_xlslice_11_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_52/sim/bd_4503_xlslice_12_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_53/sim/bd_4503_xlslice_13_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_54/sim/bd_4503_xlslice_14_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_55/sim/bd_4503_xlslice_15_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_56/sim/bd_4503_xlslice_16_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_57/sim/bd_4503_xlslice_17_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_58/sim/bd_4503_xlslice_18_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_59/sim/bd_4503_xlslice_19_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_60/sim/bd_4503_xlslice_20_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_61/sim/bd_4503_xlslice_21_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_62/sim/bd_4503_xlslice_22_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_63/sim/bd_4503_xlslice_23_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_64/sim/bd_4503_xlslice_24_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_65/sim/bd_4503_xlslice_25_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/ip/ip_66/sim/bd_4503_xlslice_26_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/bd_0/sim/bd_4503.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_my_tsn_ip_0/sim/kr260_tsn_rs485pmod_my_tsn_ip_0.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_proc_sys_reset_0_0/sim/kr260_tsn_rs485pmod_proc_sys_reset_0_0.vhd" \

vlog -work generic_baseblocks_v2_1_1  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/10ab/hdl/generic_baseblocks_v2_1_vl_rfs.v" \

vlog -work axi_data_fifo_v2_1_28  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/279e/hdl/axi_data_fifo_v2_1_vl_rfs.v" \

vlog -work axi_crossbar_v2_1_30  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/fb47/hdl/axi_crossbar_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xbar_0/sim/kr260_tsn_rs485pmod_xbar_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/0a9d/hdl/reg_interface_v1_0_S00_AXI.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/0a9d/hdl/test_pmod_controller.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_test_pmod_controller_0_0/sim/kr260_tsn_rs485pmod_test_pmod_controller_0_0.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_rst_clk_wiz_0_100M_0/sim/kr260_tsn_rs485pmod_rst_clk_wiz_0_100M_0.vhd" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_rst_clk_wiz_0_125M_0/sim/kr260_tsn_rs485pmod_rst_clk_wiz_0_125M_0.vhd" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_rst_clk_wiz_0_200M_0/sim/kr260_tsn_rs485pmod_rst_clk_wiz_0_200M_0.vhd" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_rst_clk_wiz_0_300M_0/sim/kr260_tsn_rs485pmod_rst_clk_wiz_0_300M_0.vhd" \

vlog -work util_vector_logic_v2_0_3  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/5e7b/hdl/util_vector_logic_v2_0_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_last_valid_0/sim/kr260_tsn_rs485pmod_and_last_valid_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_ready_0/sim/kr260_tsn_rs485pmod_and_ready_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_last_valid_1/sim/kr260_tsn_rs485pmod_and_last_valid_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_ready_1/sim/kr260_tsn_rs485pmod_and_ready_1.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_ta_dma_0_0/ip_0/sim/axi_datamover_0.vhd" \

vlog -work ta_dma_v1_0_13  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/0c34/hdl/ta_dma_v1_0_rfs.sv" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_ta_dma_0_0/sim/kr260_tsn_rs485pmod_ta_dma_0_0.sv" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_last_valid_2/sim/kr260_tsn_rs485pmod_and_last_valid_2.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_ready_2/sim/kr260_tsn_rs485pmod_and_ready_2.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_last_valid_3/sim/kr260_tsn_rs485pmod_and_last_valid_3.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_and_ready_3/sim/kr260_tsn_rs485pmod_and_ready_3.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconcat_2_0/sim/kr260_tsn_rs485pmod_xlconcat_2_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconcat_7_0/sim/kr260_tsn_rs485pmod_xlconcat_7_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconcat_tlast_0/sim/kr260_tsn_rs485pmod_xlconcat_tlast_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconcat_tvld_0/sim/kr260_tsn_rs485pmod_xlconcat_tvld_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconstant_0_0/sim/kr260_tsn_rs485pmod_xlconstant_0_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconstant_1_0/sim/kr260_tsn_rs485pmod_xlconstant_1_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconstant_2_0/sim/kr260_tsn_rs485pmod_xlconstant_2_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlconstant_4_0/sim/kr260_tsn_rs485pmod_xlconstant_4_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_1_0/sim/kr260_tsn_rs485pmod_xlslice_1_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_2_0/sim/kr260_tsn_rs485pmod_xlslice_2_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_3_0/sim/kr260_tsn_rs485pmod_xlslice_3_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_4_0/sim/kr260_tsn_rs485pmod_xlslice_4_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_5_0/sim/kr260_tsn_rs485pmod_xlslice_5_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_6_0/sim/kr260_tsn_rs485pmod_xlslice_6_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_7_0/sim/kr260_tsn_rs485pmod_xlslice_7_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_8_0/sim/kr260_tsn_rs485pmod_xlslice_8_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_9_0/sim/kr260_tsn_rs485pmod_xlslice_9_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_10_0/sim/kr260_tsn_rs485pmod_xlslice_10_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_11_0/sim/kr260_tsn_rs485pmod_xlslice_11_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_12_0/sim/kr260_tsn_rs485pmod_xlslice_12_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_13_0/sim/kr260_tsn_rs485pmod_xlslice_13_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_14_0/sim/kr260_tsn_rs485pmod_xlslice_14_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_15_0/sim/kr260_tsn_rs485pmod_xlslice_15_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_16_0/sim/kr260_tsn_rs485pmod_xlslice_16_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_trdy_0_0/sim/kr260_tsn_rs485pmod_xlslice_trdy_0_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_trdy_1_0/sim/kr260_tsn_rs485pmod_xlslice_trdy_1_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_xlslice_ttc_0_0/sim/kr260_tsn_rs485pmod_xlslice_ttc_0_0.v" \

vcom -work axi_utils_v2_0_7 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/e392/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_wrapper_v3_0_5 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/e5f6/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_addsub_v3_0_7 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/9cc0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vcom -work xbip_dsp48_multadd_v3_0_7 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/0fb3/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \

vcom -work floating_point_v7_1_16 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/0994/hdl/floating_point_v7_1_rfs.vhd" \

vlog -work floating_point_v7_1_16  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/0994/hdl/floating_point_v7_1_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_A_m_axi.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_B_m_axi.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_C_m_axi.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_control_s_axi.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_Cv_RAM_AUTO_1R1W.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_flow_control_loop_pipe_sequential_init.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_hadd_16ns_16ns_16_2_full_dsp_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_hadd_16ns_16ns_16_2_full_dsp_1_x.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_hmul_16ns_16ns_16_2_max_dsp_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_hptosp_16ns_32_1_no_dsp_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_mmatmul_block_q4_0_const_block_q8_0_const_s.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_mul_8ns_8ns_16_1_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_mul_8s_5s_13_1_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_mul_62s_62s_62_1_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_mul_63s_8ns_63_1_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_mul_63s_63s_63_1_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_mul_64s_64s_64_1_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_sdiv_64ns_9ns_64_68_seq_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_sdiv_64ns_64s_63_68_seq_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_sgemm_Pipeline_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_sgemm_Pipeline_VITIS_LOOP_84_1_calc_loop.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_sgemm_Pipeline_VITIS_LOOP_95_2_VITIS_LOOP_97_3.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_sitofp_32s_32_4_no_dsp_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_sptohp_32ns_16_2_no_dsp_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm_srem_64ns_64s_63_68_seq_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/verilog/sgemm.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/ip/sgemm_hadd_16ns_16ns_16_2_full_dsp_1_ip.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/ip/sgemm_hptosp_16ns_32_1_no_dsp_1_ip.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/ip/sgemm_sitofp_32s_32_4_no_dsp_1_ip.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/ip/sgemm_hmul_16ns_16ns_16_2_max_dsp_1_ip.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/ip/sgemm_sptohp_32ns_16_2_no_dsp_1_ip.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/6355/hdl/ip/sgemm_hadd_16ns_16ns_16_2_full_dsp_1_x_ip.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/sim/kr260_tsn_rs485pmod_sgemm_0_0.v" \

vcom -work system_cache_v5_0_10 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/e53d/hdl/system_cache_v5_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_system_cache_0_0/sim/kr260_tsn_rs485pmod_system_cache_0_0.vhd" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_system_cache_0_1/sim/kr260_tsn_rs485pmod_system_cache_0_1.vhd" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_rst_clk_wiz_0_250M_0/sim/kr260_tsn_rs485pmod_rst_clk_wiz_0_250M_0.vhd" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/sim/bd_2f9f.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_2f9f_one_0.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_2f9f_psr_aclk_0.vhd" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_2f9f_arsw_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_2f9f_rsw_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_2f9f_awsw_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_2f9f_wsw_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_2f9f_bsw_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_2f9f_s00mmu_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_2f9f_s00tr_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_2f9f_s00sic_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_2f9f_s00a2s_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_2f9f_sarn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_2f9f_srn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_13/sim/bd_2f9f_s01mmu_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_14/sim/bd_2f9f_s01tr_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_15/sim/bd_2f9f_s01sic_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_16/sim/bd_2f9f_s01a2s_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_17/sim/bd_2f9f_sawn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_18/sim/bd_2f9f_swn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_19/sim/bd_2f9f_sbn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_20/sim/bd_2f9f_m00s2a_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_21/sim/bd_2f9f_m00arn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_22/sim/bd_2f9f_m00rn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_23/sim/bd_2f9f_m00awn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_24/sim/bd_2f9f_m00wn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_25/sim/bd_2f9f_m00bn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/bd_0/ip/ip_26/sim/bd_2f9f_m00e_0.sv" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_0/sim/kr260_tsn_rs485pmod_smartconnect_0_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/sim/bd_ef5e.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_0/sim/bd_ef5e_one_0.v" \

vcom -work xil_defaultlib -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_1/sim/bd_ef5e_psr_aclk_0.vhd" \

vlog -work xil_defaultlib  -incr "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_2/sim/bd_ef5e_s00mmu_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_3/sim/bd_ef5e_s00tr_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_4/sim/bd_ef5e_s00sic_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_5/sim/bd_ef5e_s00a2s_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_6/sim/bd_ef5e_sarn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_7/sim/bd_ef5e_srn_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_8/sim/bd_ef5e_m00s2a_0.sv" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/bd_0/ip/ip_9/sim/bd_ef5e_m00e_0.sv" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_smartconnect_0_1/sim/kr260_tsn_rs485pmod_smartconnect_0_1.v" \

vcom -work axi_uartlite_v2_0_33 -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/df48/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \

vcom -work xil_defaultlib -93  -incr \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_axi_uartlite_1_1/sim/kr260_tsn_rs485pmod_axi_uartlite_1_1.vhd" \

vlog -work axi_protocol_converter_v2_1_29  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/a63f/hdl/axi_protocol_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_auto_pc_0/sim/kr260_tsn_rs485pmod_auto_pc_0.v" \

vlog -work axi_clock_converter_v2_1_28  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/769c/hdl/axi_clock_converter_v2_1_vl_rfs.v" \

vlog -work xil_defaultlib  -incr -v2k5 "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/ec67/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/2fcd/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/f0b6/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/35de/hdl/verilog" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/434f/hdl" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/c2c6" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ipshared/b8c6/hdl/chip/src" "+incdir+../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_sgemm_0_0/drivers/sgemm_v1_0/src" "+incdir+/media/p4/Xilinx/Vivado/2023.2/data/xilinx_vip/include" -l xilinx_vip -l xpm -l axi_infrastructure_v1_1_0 -l axi_vip_v1_1_15 -l zynq_ultra_ps_e_vip_v1_0_15 -l xil_defaultlib -l axi_lite_ipif_v3_0_4 -l axi_intc_v4_1_18 -l lib_pkg_v1_0_3 -l fifo_generator_v13_2_9 -l lib_fifo_v1_0_18 -l lib_srl_fifo_v1_0_3 -l lib_cdc_v1_0_2 -l axi_datamover_v5_1_31 -l axi_msg_v1_0_10 -l axi_mcdma_v1_1_10 -l xlconstant_v1_1_8 -l proc_sys_reset_v5_0_14 -l smartconnect_v1_0 -l axi_register_slice_v2_1_29 -l axis_infrastructure_v1_1_1 -l axis_register_slice_v1_1_29 -l axis_switch_v1_1_29 -l xlconcat_v2_1_5 -l tsn_endpoint_ethernet_mac_block_v1_0_14 -l xbip_utils_v3_0_11 -l xbip_pipe_v3_0_7 -l xbip_bram18k_v3_0_7 -l mult_gen_v12_0_19 -l tsn_temac_v1_0_9 -l fifo_generator_v13_1_5 -l blk_mem_gen_v8_4_7 -l lib_bmg_v1_0_16 -l switch_core_top_v1_0_14 -l xlslice_v1_0_3 -l generic_baseblocks_v2_1_1 -l axi_data_fifo_v2_1_28 -l axi_crossbar_v2_1_30 -l util_vector_logic_v2_0_3 -l ta_dma_v1_0_13 -l axi_utils_v2_0_7 -l xbip_dsp48_wrapper_v3_0_5 -l xbip_dsp48_addsub_v3_0_7 -l xbip_dsp48_multadd_v3_0_7 -l floating_point_v7_1_16 -l system_cache_v5_0_10 -l axi_uartlite_v2_0_33 -l axi_protocol_converter_v2_1_29 -l axi_clock_converter_v2_1_28 \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_auto_cc_0/sim/kr260_tsn_rs485pmod_auto_cc_0.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/ip/kr260_tsn_rs485pmod_auto_cc_1/sim/kr260_tsn_rs485pmod_auto_cc_1.v" \
"../../../../kr260_tsn_rs485pmod.gen/sources_1/bd/kr260_tsn_rs485pmod/sim/kr260_tsn_rs485pmod.v" \

vlog -work xil_defaultlib \
"glbl.v"

