#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Jan 14 15:56:36 2025
# Process ID: 29504
# Current directory: D:/FPGA/AES/VIVADO/AES_Update/AES_Update.runs/design_1_axi_dma_0_5_synth_1
# Command line: vivado.exe -log design_1_axi_dma_0_5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_dma_0_5.tcl
# Log file: D:/FPGA/AES/VIVADO/AES_Update/AES_Update.runs/design_1_axi_dma_0_5_synth_1/design_1_axi_dma_0_5.vds
# Journal file: D:/FPGA/AES/VIVADO/AES_Update/AES_Update.runs/design_1_axi_dma_0_5_synth_1\vivado.jou
# Running On: TudorROG, OS: Windows, CPU Frequency: 3194 MHz, CPU Physical cores: 16, Host memory: 33567 MB
#-----------------------------------------------------------
source design_1_axi_dma_0_5.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 484.992 ; gain = 179.555
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FPGA/AES/HLS/AES_HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/VivadoNew/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_dma_0_5
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3562e55b889a926b to dir: D:/FPGA/AES/VIVADO/AES_Update/AES_Update.runs/design_1_axi_dma_0_5_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/AES/VIVADO/AES_Update/AES_Update.cache/ip/2023.2/3/5/3562e55b889a926b/design_1_axi_dma_0_4.dcp to D:/FPGA/AES/VIVADO/AES_Update/AES_Update.runs/design_1_axi_dma_0_5_synth_1/design_1_axi_dma_0_5.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/AES/VIVADO/AES_Update/AES_Update.cache/ip/2023.2/3/5/3562e55b889a926b/design_1_axi_dma_0_4_sim_netlist.v to D:/FPGA/AES/VIVADO/AES_Update/AES_Update.runs/design_1_axi_dma_0_5_synth_1/design_1_axi_dma_0_5_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/AES/VIVADO/AES_Update/AES_Update.cache/ip/2023.2/3/5/3562e55b889a926b/design_1_axi_dma_0_4_sim_netlist.vhdl to D:/FPGA/AES/VIVADO/AES_Update/AES_Update.runs/design_1_axi_dma_0_5_synth_1/design_1_axi_dma_0_5_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/AES/VIVADO/AES_Update/AES_Update.cache/ip/2023.2/3/5/3562e55b889a926b/design_1_axi_dma_0_4_stub.v to D:/FPGA/AES/VIVADO/AES_Update/AES_Update.runs/design_1_axi_dma_0_5_synth_1/design_1_axi_dma_0_5_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/AES/VIVADO/AES_Update/AES_Update.cache/ip/2023.2/3/5/3562e55b889a926b/design_1_axi_dma_0_4_stub.vhdl to D:/FPGA/AES/VIVADO/AES_Update/AES_Update.runs/design_1_axi_dma_0_5_synth_1/design_1_axi_dma_0_5_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axi_dma_0_5, cache-ID = 3562e55b889a926b.
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 15:56:45 2025...
