<dec f='llvm/llvm/include/llvm/MC/MCAsmBackend.h' l='153' type='void llvm::MCAsmBackend::relaxInstruction(const llvm::MCInst &amp; Inst, const llvm::MCSubtargetInfo &amp; STI, llvm::MCInst &amp; Res) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCAsmBackend.h' l='147'>/// Relax the instruction in the given fragment to the next wider instruction.
  ///
  /// \param Inst The instruction to relax, which may be the same as the
  /// output.
  /// \param STI the subtarget information for the associated instruction.
  /// \param [out] Res On return, the relaxed instruction.</doc>
<use f='llvm/llvm/lib/MC/MCAssembler.cpp' l='914' u='c' c='_ZN4llvm11MCAssembler16relaxInstructionERNS_11MCAsmLayoutERNS_19MCRelaxableFragmentE'/>
<use f='llvm/llvm/lib/MC/MCObjectStreamer.cpp' l='349' u='c' c='_ZN4llvm16MCObjectStreamer19EmitInstructionImplERKNS_6MCInstERKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/MC/MCObjectStreamer.cpp' l='351' u='c' c='_ZN4llvm16MCObjectStreamer19EmitInstructionImplERKNS_6MCInstERKNS_15MCSubtargetInfoE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AsmBackend.cpp' l='439' c='_ZNK12_GLOBAL__N_117AArch64AsmBackend16relaxInstructionERKN4llvm6MCInstERKNS1_15MCSubtargetInfoERS2_'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUAsmBackend.cpp' l='43' c='_ZNK12_GLOBAL__N_116AMDGPUAsmBackend16relaxInstructionERKN4llvm6MCInstERKNS1_15MCSubtargetInfoERS2_'/>
<ovr f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='319' c='_ZNK4llvm13ARMAsmBackend16relaxInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoERS1_'/>
<ovr f='llvm/llvm/lib/Target/BPF/MCTargetDesc/BPFAsmBackend.cpp' l='51' c='_ZNK12_GLOBAL__N_113BPFAsmBackend16relaxInstructionERKN4llvm6MCInstERKNS1_15MCSubtargetInfoERS2_'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonAsmBackend.cpp' l='653' c='_ZNK12_GLOBAL__N_117HexagonAsmBackend16relaxInstructionERKN4llvm6MCInstERKNS1_15MCSubtargetInfoERS2_'/>
<ovr f='llvm/llvm/lib/Target/Lanai/MCTargetDesc/LanaiAsmBackend.cpp' l='77' c='_ZNK12_GLOBAL__N_115LanaiAsmBackend16relaxInstructionERKN4llvm6MCInstERKNS1_15MCSubtargetInfoERS2_'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MCTargetDesc/MSP430AsmBackend.cpp' l='98' c='_ZNK12_GLOBAL__N_116MSP430AsmBackend16relaxInstructionERKN4llvm6MCInstERKNS1_15MCSubtargetInfoERS2_'/>
<ovr f='llvm/llvm/lib/Target/Mips/MCTargetDesc/MipsAsmBackend.h' l='84' c='_ZNK4llvm14MipsAsmBackend16relaxInstructionERKNS_6MCInstERKNS_15MCSubtargetInfoERS1_'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/MCTargetDesc/PPCAsmBackend.cpp' l='181' c='_ZNK12_GLOBAL__N_113PPCAsmBackend16relaxInstructionERKN4llvm6MCInstERKNS1_15MCSubtargetInfoERS2_'/>
<ovr f='llvm/llvm/lib/Target/Sparc/MCTargetDesc/SparcAsmBackend.cpp' l='273' c='_ZNK12_GLOBAL__N_115SparcAsmBackend16relaxInstructionERKN4llvm6MCInstERKNS1_15MCSubtargetInfoERS2_'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/MCTargetDesc/SystemZMCAsmBackend.cpp' l='66' c='_ZNK12_GLOBAL__N_119SystemZMCAsmBackend16relaxInstructionERKN4llvm6MCInstERKNS1_15MCSubtargetInfoERS2_'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/MCTargetDesc/WebAssemblyAsmBackend.cpp' l='65' c='_ZNK12_GLOBAL__N_121WebAssemblyAsmBackend16relaxInstructionERKN4llvm6MCInstERKNS1_15MCSubtargetInfoERS2_'/>
<ovr f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp' l='295' c='_ZNK12_GLOBAL__N_113X86AsmBackend16relaxInstructionERKN4llvm6MCInstERKNS1_15MCSubtargetInfoERS2_'/>
