<root><simulation><result_generated_time />2023-05-12 16:51:27<layer><layer_spec />{'B': 1, 'K': 24, 'C': 144, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 3456, 'I': 451584, 'O': 75264}<total_data_reuse />{'W': 3136, 'I': 24.0, 'O': 144}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />11/53</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20160</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [432, 1, 1], 'I': [72, 1, 1], 'O': [24, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 2)]], [[('C', 9), ('K', 3)], [('C', 4), ('K', 4)]], [], []]<I />[[[('K', 3)], [('K', 4)]], [[('C', 9)], [('OY', 2), ('C', 4)]], [], []]<O />[[[('C', 9)], [('C', 4)]], [[('K', 3)], [('OY', 2), ('K', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 4), ('C', 2), ('K', 2), ('OX', 14), ('OY', 28)], [('C', 2)], []]<I />[[('OX', 4), ('C', 2), ('K', 2)], [('OX', 14), ('OY', 28), ('C', 2)], []]<O />[[('OX', 4), ('C', 2)], [('K', 2), ('OX', 14), ('OY', 28), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [2.0, 1568, 1, 1], 'I': [12.0, 2.0, 1.0, 1.0], 'O': [36.0, 2, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 27648, 27648], 'I': [64, 3612672, 3612672], 'O': [32, 602112, 602112], 'O_partial': [32, 602112, 0], 'O_final': [0, 0, 602112]}<actual_mem_utilization_individual />{'W': [0.06, 0.0, 0.0], 'I': [0.12, 0.11, 0.0], 'O': [0.06, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.13, 0.0], 'I': [0.12, 0.13, 0.0], 'O': [0.06, 0.13, 0.0]}<effective_mem_size_bit />{'W': [32, 13824, 27648], 'I': [64, 1806336, 3612672], 'O': [32, 602112, 602112], 'O_partial': [32, 602112, 0], 'O_final': [0, 0, 602112]}<total_unit_count />{'W': [864, 432, 1, 1], 'I': [864, 72, 1, 1], 'O': [864, 24, 1, 1]}<unique_unit_count />{'W': [432, 432, 1, 1], 'I': [72, 72, 1, 1], 'O': [24, 24, 1, 1]}<duplicate_unit_count />{'W': [2.0, 1.0, 1.0, 1.0], 'I': [12.0, 1.0, 1.0, 1.0], 'O': [36.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1354752, 3456], [3456, 3456], [3456, 0]]<I />[[903168, 451584], [451584, 451584], [451584, 0]]<O />[[(225792, 301056), (150528, 75264)], [(75264, 150528), (75264, 0)], [(0, 75264), (0, 0)]]<O_partial />[[(225792, 301056), (150528, 75264)], [(75264, 150528), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (75264, 0)], [(0, 75264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[169344, 432], [54, 54], [14, 0]]<I />[[112896, 56448], [7056, 7056], [1764, 0]]<O />[[(28224, 37632), (18816, 9408)], [(1176, 2352), (1176, 0)], [(0, 294), (0, 0)]]<O_partial />[([28224, 37632], [18816, 9408]), ([1176, 2352], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1176, 0]), ([0, 294], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />2007040</mac_count></basic_info><energy><total_energy />23797037.7<mem_energy_breakdown><W />[57.1, 10.7, 18.0]<I />[58.5, 1398.4, 2349.4]<O />[33.0, 466.1, 391.6]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />100352.0<total />23792255.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5383<utilization_without_data_loading />0.8438<utilization_spatial />0.8438<utilization_temporal_with_data_loading />0.6379<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />19663<latency_cycle_without_data_loading />12544<ideal_computing_cycle />12544<data_loading><load_cycle_total />7119<load_cycle_individual />{'W': [27, 54, 0], 'I': [9, 7056, 0]}<load_cycle_combined />{'W': 54, 'I': 7056}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-12543], [-6272, -6245], [-12544, -12544]], 'I': [[-12543], [-11745, -5481], [-12544, -12544]], 'O': [[-12544], [-12544, -9408], [-11368, -12250]]}<mem_stall_cycle_shared />{'W': [[-12543], [-6272, 0], [0, 0]], 'I': [[-12543], [-11745, 0], [0, 0]], 'O': [[-12544], [-12544, -9408], [-11368, -12250]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 27648, 27648], 'I': [64, 3612672, 3612672], 'O': [32, 602112, 602112], 'O_partial': [32, 602112, 0], 'O_final': [0, 0, 602112]}<data_size_each_level_total />{'W': [13824, 27648, 27648], 'I': [4608, 3612672, 3612672], 'O': [768, 602112, 602112]}<loop_cycles_each_level />{'W': [6272, 12544, 12544], 'I': [16, 12544, 12544], 'O': [8, 12544, 12544]}<top_ir_loop_size />{'W': [392, 1, 1], 'I': [2, 1, 1], 'O': [2, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [2.2, 2.2], [2.2, 2.2]], 'I': [[8.0, 4.0], [288.0, 288.0], [288.0, 288.0]], 'O': [[8.0, 4.0], [96.0, 48.0], [48.0, 48.0]]}<req_inst_mem_bw />{'W': [[8.0, 2.0], [864.0, 2.2], [2.2, 2.2]], 'I': [[8.0, 8.0], [576.0, 288.0], [288.0, 288.0]], 'O': [[8.0, 8.0], [192.0, 96.0], [96.0, 48.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [2.2, 2.2], [2.2, 0]], 'I': [[8.0, 4.0], [288.0, 288.0], [288.0, 0]], 'O': [[8.0, 4.0], [96.0, 48.0], [48.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [434.2, 386.2], [290.2, 48.0]], 'I': [[8.0, 4.0], [434.2, 386.2], [290.2, 48.0]], 'O': [[8.0, 4.0], [434.2, 386.2], [290.2, 48.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 12544], [6272, 6272, 2], [12544, 12544, 1]], 'I': [[1, 1, 12544], [16, 16, 784], [12544, 12544, 1]], 'O': [[1, 1, 12544], [8, 8, 1568], [12544, 12544, 1]]}<trans_time_real />{'W': [[0, 1, 12544], [[0, 6272, 2], [27, 6272, 2]], [[54, 12544, 1], [13, 12544, 1]]], 'I': [[0, 1, 12544], [[1, 16, 784], [9, 16, 784]], [[7056, 12544, 1], [1764, 12544, 1]]], 'O': [[0, 1, 12544], [[0, 8, 1568], [2, 8, 1568]], [[1176, 12544, 1], [294, 12544, 1]]]}<single_stall_cycle />{'W': [[-1], [-6272, -6245], [-12490, -12530]], 'I': [[-1], [-15, -7], [-5488, -10780]], 'O': [[-1], [-8, -6], [-11368, -12250]]}<single_stall_count />{'W': [12543, 1, 0], 'I': [12543, 783, 0], 'O': [12544, 1568, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [27, 0], 'I': [7047, 0], 'O': [3136, 1176]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1176, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-2334, -12544], [-9408, -11368]], 1: [[-12544, -12544], [-11368, -12544]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />99.9 %</area></results><elapsed_time_second />2</simulation></root>