
ledsViaUart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004798  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08004850  08004850  00014850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080049dc  080049dc  00020140  2**0
                  CONTENTS
  4 .ARM          00000000  080049dc  080049dc  00020140  2**0
                  CONTENTS
  5 .preinit_array 00000000  080049dc  080049dc  00020140  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049dc  080049dc  000149dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080049e0  080049e0  000149e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000140  20000000  080049e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000013c  20000140  08004b24  00020140  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000027c  08004b24  0002027c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020140  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012179  00000000  00000000  00020168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027ca  00000000  00000000  000322e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e40  00000000  00000000  00034ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d38  00000000  00000000  000358f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016afd  00000000  00000000  00036628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012f9c  00000000  00000000  0004d125  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d55e  00000000  00000000  000600c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ed61f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003360  00000000  00000000  000ed670  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000140 	.word	0x20000140
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08004838 	.word	0x08004838

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000144 	.word	0x20000144
 80000fc:	08004838 	.word	0x08004838

08000100 <strlen>:
 8000100:	2300      	movs	r3, #0
 8000102:	5cc2      	ldrb	r2, [r0, r3]
 8000104:	3301      	adds	r3, #1
 8000106:	2a00      	cmp	r2, #0
 8000108:	d1fb      	bne.n	8000102 <strlen+0x2>
 800010a:	1e58      	subs	r0, r3, #1
 800010c:	4770      	bx	lr
	...

08000110 <__udivsi3>:
 8000110:	2200      	movs	r2, #0
 8000112:	0843      	lsrs	r3, r0, #1
 8000114:	428b      	cmp	r3, r1
 8000116:	d374      	bcc.n	8000202 <__udivsi3+0xf2>
 8000118:	0903      	lsrs	r3, r0, #4
 800011a:	428b      	cmp	r3, r1
 800011c:	d35f      	bcc.n	80001de <__udivsi3+0xce>
 800011e:	0a03      	lsrs	r3, r0, #8
 8000120:	428b      	cmp	r3, r1
 8000122:	d344      	bcc.n	80001ae <__udivsi3+0x9e>
 8000124:	0b03      	lsrs	r3, r0, #12
 8000126:	428b      	cmp	r3, r1
 8000128:	d328      	bcc.n	800017c <__udivsi3+0x6c>
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d30d      	bcc.n	800014c <__udivsi3+0x3c>
 8000130:	22ff      	movs	r2, #255	; 0xff
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	ba12      	rev	r2, r2
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d302      	bcc.n	8000142 <__udivsi3+0x32>
 800013c:	1212      	asrs	r2, r2, #8
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	d065      	beq.n	800020e <__udivsi3+0xfe>
 8000142:	0b03      	lsrs	r3, r0, #12
 8000144:	428b      	cmp	r3, r1
 8000146:	d319      	bcc.n	800017c <__udivsi3+0x6c>
 8000148:	e000      	b.n	800014c <__udivsi3+0x3c>
 800014a:	0a09      	lsrs	r1, r1, #8
 800014c:	0bc3      	lsrs	r3, r0, #15
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x46>
 8000152:	03cb      	lsls	r3, r1, #15
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b83      	lsrs	r3, r0, #14
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x52>
 800015e:	038b      	lsls	r3, r1, #14
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b43      	lsrs	r3, r0, #13
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x5e>
 800016a:	034b      	lsls	r3, r1, #13
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b03      	lsrs	r3, r0, #12
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x6a>
 8000176:	030b      	lsls	r3, r1, #12
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0ac3      	lsrs	r3, r0, #11
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x76>
 8000182:	02cb      	lsls	r3, r1, #11
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a83      	lsrs	r3, r0, #10
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x82>
 800018e:	028b      	lsls	r3, r1, #10
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a43      	lsrs	r3, r0, #9
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x8e>
 800019a:	024b      	lsls	r3, r1, #9
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a03      	lsrs	r3, r0, #8
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x9a>
 80001a6:	020b      	lsls	r3, r1, #8
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	d2cd      	bcs.n	800014a <__udivsi3+0x3a>
 80001ae:	09c3      	lsrs	r3, r0, #7
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xa8>
 80001b4:	01cb      	lsls	r3, r1, #7
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0983      	lsrs	r3, r0, #6
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xb4>
 80001c0:	018b      	lsls	r3, r1, #6
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0943      	lsrs	r3, r0, #5
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xc0>
 80001cc:	014b      	lsls	r3, r1, #5
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0903      	lsrs	r3, r0, #4
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xcc>
 80001d8:	010b      	lsls	r3, r1, #4
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	08c3      	lsrs	r3, r0, #3
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xd8>
 80001e4:	00cb      	lsls	r3, r1, #3
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0883      	lsrs	r3, r0, #2
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xe4>
 80001f0:	008b      	lsls	r3, r1, #2
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0843      	lsrs	r3, r0, #1
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xf0>
 80001fc:	004b      	lsls	r3, r1, #1
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	1a41      	subs	r1, r0, r1
 8000204:	d200      	bcs.n	8000208 <__udivsi3+0xf8>
 8000206:	4601      	mov	r1, r0
 8000208:	4152      	adcs	r2, r2
 800020a:	4610      	mov	r0, r2
 800020c:	4770      	bx	lr
 800020e:	e7ff      	b.n	8000210 <__udivsi3+0x100>
 8000210:	b501      	push	{r0, lr}
 8000212:	2000      	movs	r0, #0
 8000214:	f000 f8f0 	bl	80003f8 <__aeabi_idiv0>
 8000218:	bd02      	pop	{r1, pc}
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_uidivmod>:
 800021c:	2900      	cmp	r1, #0
 800021e:	d0f7      	beq.n	8000210 <__udivsi3+0x100>
 8000220:	e776      	b.n	8000110 <__udivsi3>
 8000222:	4770      	bx	lr

08000224 <__divsi3>:
 8000224:	4603      	mov	r3, r0
 8000226:	430b      	orrs	r3, r1
 8000228:	d47f      	bmi.n	800032a <__divsi3+0x106>
 800022a:	2200      	movs	r2, #0
 800022c:	0843      	lsrs	r3, r0, #1
 800022e:	428b      	cmp	r3, r1
 8000230:	d374      	bcc.n	800031c <__divsi3+0xf8>
 8000232:	0903      	lsrs	r3, r0, #4
 8000234:	428b      	cmp	r3, r1
 8000236:	d35f      	bcc.n	80002f8 <__divsi3+0xd4>
 8000238:	0a03      	lsrs	r3, r0, #8
 800023a:	428b      	cmp	r3, r1
 800023c:	d344      	bcc.n	80002c8 <__divsi3+0xa4>
 800023e:	0b03      	lsrs	r3, r0, #12
 8000240:	428b      	cmp	r3, r1
 8000242:	d328      	bcc.n	8000296 <__divsi3+0x72>
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d30d      	bcc.n	8000266 <__divsi3+0x42>
 800024a:	22ff      	movs	r2, #255	; 0xff
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	ba12      	rev	r2, r2
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d302      	bcc.n	800025c <__divsi3+0x38>
 8000256:	1212      	asrs	r2, r2, #8
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	d065      	beq.n	8000328 <__divsi3+0x104>
 800025c:	0b03      	lsrs	r3, r0, #12
 800025e:	428b      	cmp	r3, r1
 8000260:	d319      	bcc.n	8000296 <__divsi3+0x72>
 8000262:	e000      	b.n	8000266 <__divsi3+0x42>
 8000264:	0a09      	lsrs	r1, r1, #8
 8000266:	0bc3      	lsrs	r3, r0, #15
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x4c>
 800026c:	03cb      	lsls	r3, r1, #15
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b83      	lsrs	r3, r0, #14
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x58>
 8000278:	038b      	lsls	r3, r1, #14
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b43      	lsrs	r3, r0, #13
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x64>
 8000284:	034b      	lsls	r3, r1, #13
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b03      	lsrs	r3, r0, #12
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x70>
 8000290:	030b      	lsls	r3, r1, #12
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0ac3      	lsrs	r3, r0, #11
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x7c>
 800029c:	02cb      	lsls	r3, r1, #11
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a83      	lsrs	r3, r0, #10
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x88>
 80002a8:	028b      	lsls	r3, r1, #10
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a43      	lsrs	r3, r0, #9
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x94>
 80002b4:	024b      	lsls	r3, r1, #9
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a03      	lsrs	r3, r0, #8
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0xa0>
 80002c0:	020b      	lsls	r3, r1, #8
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	d2cd      	bcs.n	8000264 <__divsi3+0x40>
 80002c8:	09c3      	lsrs	r3, r0, #7
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xae>
 80002ce:	01cb      	lsls	r3, r1, #7
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0983      	lsrs	r3, r0, #6
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xba>
 80002da:	018b      	lsls	r3, r1, #6
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0943      	lsrs	r3, r0, #5
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xc6>
 80002e6:	014b      	lsls	r3, r1, #5
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0903      	lsrs	r3, r0, #4
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xd2>
 80002f2:	010b      	lsls	r3, r1, #4
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	08c3      	lsrs	r3, r0, #3
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xde>
 80002fe:	00cb      	lsls	r3, r1, #3
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0883      	lsrs	r3, r0, #2
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xea>
 800030a:	008b      	lsls	r3, r1, #2
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0843      	lsrs	r3, r0, #1
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xf6>
 8000316:	004b      	lsls	r3, r1, #1
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	1a41      	subs	r1, r0, r1
 800031e:	d200      	bcs.n	8000322 <__divsi3+0xfe>
 8000320:	4601      	mov	r1, r0
 8000322:	4152      	adcs	r2, r2
 8000324:	4610      	mov	r0, r2
 8000326:	4770      	bx	lr
 8000328:	e05d      	b.n	80003e6 <__divsi3+0x1c2>
 800032a:	0fca      	lsrs	r2, r1, #31
 800032c:	d000      	beq.n	8000330 <__divsi3+0x10c>
 800032e:	4249      	negs	r1, r1
 8000330:	1003      	asrs	r3, r0, #32
 8000332:	d300      	bcc.n	8000336 <__divsi3+0x112>
 8000334:	4240      	negs	r0, r0
 8000336:	4053      	eors	r3, r2
 8000338:	2200      	movs	r2, #0
 800033a:	469c      	mov	ip, r3
 800033c:	0903      	lsrs	r3, r0, #4
 800033e:	428b      	cmp	r3, r1
 8000340:	d32d      	bcc.n	800039e <__divsi3+0x17a>
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d312      	bcc.n	800036e <__divsi3+0x14a>
 8000348:	22fc      	movs	r2, #252	; 0xfc
 800034a:	0189      	lsls	r1, r1, #6
 800034c:	ba12      	rev	r2, r2
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d30c      	bcc.n	800036e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d308      	bcc.n	800036e <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d304      	bcc.n	800036e <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	d03a      	beq.n	80003de <__divsi3+0x1ba>
 8000368:	1192      	asrs	r2, r2, #6
 800036a:	e000      	b.n	800036e <__divsi3+0x14a>
 800036c:	0989      	lsrs	r1, r1, #6
 800036e:	09c3      	lsrs	r3, r0, #7
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x154>
 8000374:	01cb      	lsls	r3, r1, #7
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0983      	lsrs	r3, r0, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x160>
 8000380:	018b      	lsls	r3, r1, #6
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0943      	lsrs	r3, r0, #5
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x16c>
 800038c:	014b      	lsls	r3, r1, #5
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0903      	lsrs	r3, r0, #4
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x178>
 8000398:	010b      	lsls	r3, r1, #4
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	08c3      	lsrs	r3, r0, #3
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x184>
 80003a4:	00cb      	lsls	r3, r1, #3
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0883      	lsrs	r3, r0, #2
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x190>
 80003b0:	008b      	lsls	r3, r1, #2
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	d2d9      	bcs.n	800036c <__divsi3+0x148>
 80003b8:	0843      	lsrs	r3, r0, #1
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d301      	bcc.n	80003c2 <__divsi3+0x19e>
 80003be:	004b      	lsls	r3, r1, #1
 80003c0:	1ac0      	subs	r0, r0, r3
 80003c2:	4152      	adcs	r2, r2
 80003c4:	1a41      	subs	r1, r0, r1
 80003c6:	d200      	bcs.n	80003ca <__divsi3+0x1a6>
 80003c8:	4601      	mov	r1, r0
 80003ca:	4663      	mov	r3, ip
 80003cc:	4152      	adcs	r2, r2
 80003ce:	105b      	asrs	r3, r3, #1
 80003d0:	4610      	mov	r0, r2
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x1b4>
 80003d4:	4240      	negs	r0, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d500      	bpl.n	80003dc <__divsi3+0x1b8>
 80003da:	4249      	negs	r1, r1
 80003dc:	4770      	bx	lr
 80003de:	4663      	mov	r3, ip
 80003e0:	105b      	asrs	r3, r3, #1
 80003e2:	d300      	bcc.n	80003e6 <__divsi3+0x1c2>
 80003e4:	4240      	negs	r0, r0
 80003e6:	b501      	push	{r0, lr}
 80003e8:	2000      	movs	r0, #0
 80003ea:	f000 f805 	bl	80003f8 <__aeabi_idiv0>
 80003ee:	bd02      	pop	{r1, pc}

080003f0 <__aeabi_idivmod>:
 80003f0:	2900      	cmp	r1, #0
 80003f2:	d0f8      	beq.n	80003e6 <__divsi3+0x1c2>
 80003f4:	e716      	b.n	8000224 <__divsi3>
 80003f6:	4770      	bx	lr

080003f8 <__aeabi_idiv0>:
 80003f8:	4770      	bx	lr
 80003fa:	46c0      	nop			; (mov r8, r8)

080003fc <TimerBlinkIT>:
uint8_t OutOfRangeMes[50] = "OutOfRange\n";
uint8_t EndOfParsingMes[50] = "EndOfParsing\n";
uint8_t ParsingMes[50] = "Parsing";
int CurrentPeriod = 1000;

void TimerBlinkIT(){
 80003fc:	b580      	push	{r7, lr}
 80003fe:	af00      	add	r7, sp, #0
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_9);
 8000400:	2380      	movs	r3, #128	; 0x80
 8000402:	009b      	lsls	r3, r3, #2
 8000404:	4a03      	ldr	r2, [pc, #12]	; (8000414 <TimerBlinkIT+0x18>)
 8000406:	0019      	movs	r1, r3
 8000408:	0010      	movs	r0, r2
 800040a:	f000 fed4 	bl	80011b6 <HAL_GPIO_TogglePin>
}
 800040e:	46c0      	nop			; (mov r8, r8)
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}
 8000414:	50000c00 	.word	0x50000c00

08000418 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000418:	b590      	push	{r4, r7, lr}
 800041a:	b091      	sub	sp, #68	; 0x44
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]

  if(huart == &huart2) {
 8000420:	687a      	ldr	r2, [r7, #4]
 8000422:	4b46      	ldr	r3, [pc, #280]	; (800053c <HAL_UART_RxCpltCallback+0x124>)
 8000424:	429a      	cmp	r2, r3
 8000426:	d000      	beq.n	800042a <HAL_UART_RxCpltCallback+0x12>
 8000428:	e084      	b.n	8000534 <HAL_UART_RxCpltCallback+0x11c>
	  //HAL_UART_Transmit_IT(&huart2, buf, 1);
	  //HAL_UART_Transmit(&huart2, test, strlen((const char*)test), 100);
	  HAL_UART_Receive_IT(&huart2, RxBuf, 1);
 800042a:	4945      	ldr	r1, [pc, #276]	; (8000540 <HAL_UART_RxCpltCallback+0x128>)
 800042c:	4b43      	ldr	r3, [pc, #268]	; (800053c <HAL_UART_RxCpltCallback+0x124>)
 800042e:	2201      	movs	r2, #1
 8000430:	0018      	movs	r0, r3
 8000432:	f002 f911 	bl	8002658 <HAL_UART_Receive_IT>
//		  HAL_FLASH_Program_IT(FLASH_CR_PG, 0x0801F800, 1);
//	  }else{
//		  HAL_UART_Transmit(&huart2, WrongSeqMes, strlen((const char*)WrongSeqMes), 100);
//	  }
	  //HAL_UART_Transmit(&huart2, ParsingMes, strlen((const char*)ParsingMes), 100);
	  if (ParsingSTATUS == WAITING){
 8000436:	4b43      	ldr	r3, [pc, #268]	; (8000544 <HAL_UART_RxCpltCallback+0x12c>)
 8000438:	781b      	ldrb	r3, [r3, #0]
 800043a:	2b00      	cmp	r3, #0
 800043c:	d11e      	bne.n	800047c <HAL_UART_RxCpltCallback+0x64>
		  if(RxBuf[0] == FIRSTCHAR){
 800043e:	4b40      	ldr	r3, [pc, #256]	; (8000540 <HAL_UART_RxCpltCallback+0x128>)
 8000440:	781b      	ldrb	r3, [r3, #0]
 8000442:	2b3a      	cmp	r3, #58	; 0x3a
 8000444:	d10e      	bne.n	8000464 <HAL_UART_RxCpltCallback+0x4c>
			  ParsingSTATUS = PARSING;
 8000446:	4b3f      	ldr	r3, [pc, #252]	; (8000544 <HAL_UART_RxCpltCallback+0x12c>)
 8000448:	2201      	movs	r2, #1
 800044a:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit_IT(&huart2, ParsingMes, strlen((const char*)ParsingMes));
 800044c:	4b3e      	ldr	r3, [pc, #248]	; (8000548 <HAL_UART_RxCpltCallback+0x130>)
 800044e:	0018      	movs	r0, r3
 8000450:	f7ff fe56 	bl	8000100 <strlen>
 8000454:	0003      	movs	r3, r0
 8000456:	b29a      	uxth	r2, r3
 8000458:	493b      	ldr	r1, [pc, #236]	; (8000548 <HAL_UART_RxCpltCallback+0x130>)
 800045a:	4b38      	ldr	r3, [pc, #224]	; (800053c <HAL_UART_RxCpltCallback+0x124>)
 800045c:	0018      	movs	r0, r3
 800045e:	f002 f853 	bl	8002508 <HAL_UART_Transmit_IT>
				  ParsingSTATUS = WAITING;
			  }
		  }
	  }
  }
}
 8000462:	e067      	b.n	8000534 <HAL_UART_RxCpltCallback+0x11c>
			  HAL_UART_Transmit_IT(&huart2, WrongSeqMes, strlen((const char*)WrongSeqMes));
 8000464:	4b39      	ldr	r3, [pc, #228]	; (800054c <HAL_UART_RxCpltCallback+0x134>)
 8000466:	0018      	movs	r0, r3
 8000468:	f7ff fe4a 	bl	8000100 <strlen>
 800046c:	0003      	movs	r3, r0
 800046e:	b29a      	uxth	r2, r3
 8000470:	4936      	ldr	r1, [pc, #216]	; (800054c <HAL_UART_RxCpltCallback+0x134>)
 8000472:	4b32      	ldr	r3, [pc, #200]	; (800053c <HAL_UART_RxCpltCallback+0x124>)
 8000474:	0018      	movs	r0, r3
 8000476:	f002 f847 	bl	8002508 <HAL_UART_Transmit_IT>
}
 800047a:	e05b      	b.n	8000534 <HAL_UART_RxCpltCallback+0x11c>
	  }else if(ParsingSTATUS == PARSING){
 800047c:	4b31      	ldr	r3, [pc, #196]	; (8000544 <HAL_UART_RxCpltCallback+0x12c>)
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	2b01      	cmp	r3, #1
 8000482:	d157      	bne.n	8000534 <HAL_UART_RxCpltCallback+0x11c>
		  if(RxBuf[0] == LASTCHAR){
 8000484:	4b2e      	ldr	r3, [pc, #184]	; (8000540 <HAL_UART_RxCpltCallback+0x128>)
 8000486:	781b      	ldrb	r3, [r3, #0]
 8000488:	2b3b      	cmp	r3, #59	; 0x3b
 800048a:	d127      	bne.n	80004dc <HAL_UART_RxCpltCallback+0xc4>
			  ParsingSTATUS = EndOfParsing;
 800048c:	4b2d      	ldr	r3, [pc, #180]	; (8000544 <HAL_UART_RxCpltCallback+0x12c>)
 800048e:	2202      	movs	r2, #2
 8000490:	701a      	strb	r2, [r3, #0]
			  uint8_t temp[50] = {};
 8000492:	240c      	movs	r4, #12
 8000494:	193b      	adds	r3, r7, r4
 8000496:	2200      	movs	r2, #0
 8000498:	601a      	str	r2, [r3, #0]
 800049a:	3304      	adds	r3, #4
 800049c:	222e      	movs	r2, #46	; 0x2e
 800049e:	2100      	movs	r1, #0
 80004a0:	0018      	movs	r0, r3
 80004a2:	f004 f919 	bl	80046d8 <memset>
			  strcat((char *)temp, (char *)EndOfParsingMes);
 80004a6:	4a2a      	ldr	r2, [pc, #168]	; (8000550 <HAL_UART_RxCpltCallback+0x138>)
 80004a8:	193b      	adds	r3, r7, r4
 80004aa:	0011      	movs	r1, r2
 80004ac:	0018      	movs	r0, r3
 80004ae:	f004 f91b 	bl	80046e8 <strcat>
			  strcat((char *)temp, (char *)RxMessage);
 80004b2:	4a28      	ldr	r2, [pc, #160]	; (8000554 <HAL_UART_RxCpltCallback+0x13c>)
 80004b4:	193b      	adds	r3, r7, r4
 80004b6:	0011      	movs	r1, r2
 80004b8:	0018      	movs	r0, r3
 80004ba:	f004 f915 	bl	80046e8 <strcat>
			  HAL_UART_Transmit_IT(&huart2, temp, strlen((const char*)temp));
 80004be:	193b      	adds	r3, r7, r4
 80004c0:	0018      	movs	r0, r3
 80004c2:	f7ff fe1d 	bl	8000100 <strlen>
 80004c6:	0003      	movs	r3, r0
 80004c8:	b29a      	uxth	r2, r3
 80004ca:	1939      	adds	r1, r7, r4
 80004cc:	4b1b      	ldr	r3, [pc, #108]	; (800053c <HAL_UART_RxCpltCallback+0x124>)
 80004ce:	0018      	movs	r0, r3
 80004d0:	f002 f81a 	bl	8002508 <HAL_UART_Transmit_IT>
			  LastCharCount = 0;
 80004d4:	4b20      	ldr	r3, [pc, #128]	; (8000558 <HAL_UART_RxCpltCallback+0x140>)
 80004d6:	2200      	movs	r2, #0
 80004d8:	701a      	strb	r2, [r3, #0]
}
 80004da:	e02b      	b.n	8000534 <HAL_UART_RxCpltCallback+0x11c>
			  if (LastCharCount < 100){
 80004dc:	4b1e      	ldr	r3, [pc, #120]	; (8000558 <HAL_UART_RxCpltCallback+0x140>)
 80004de:	781b      	ldrb	r3, [r3, #0]
 80004e0:	2b63      	cmp	r3, #99	; 0x63
 80004e2:	d816      	bhi.n	8000512 <HAL_UART_RxCpltCallback+0xfa>
				  RxMessage[LastCharCount++] = RxBuf[0];
 80004e4:	4b1c      	ldr	r3, [pc, #112]	; (8000558 <HAL_UART_RxCpltCallback+0x140>)
 80004e6:	781b      	ldrb	r3, [r3, #0]
 80004e8:	1c5a      	adds	r2, r3, #1
 80004ea:	b2d1      	uxtb	r1, r2
 80004ec:	4a1a      	ldr	r2, [pc, #104]	; (8000558 <HAL_UART_RxCpltCallback+0x140>)
 80004ee:	7011      	strb	r1, [r2, #0]
 80004f0:	001a      	movs	r2, r3
 80004f2:	4b13      	ldr	r3, [pc, #76]	; (8000540 <HAL_UART_RxCpltCallback+0x128>)
 80004f4:	7819      	ldrb	r1, [r3, #0]
 80004f6:	4b17      	ldr	r3, [pc, #92]	; (8000554 <HAL_UART_RxCpltCallback+0x13c>)
 80004f8:	5499      	strb	r1, [r3, r2]
				  HAL_UART_Transmit_IT(&huart2, ParsingMes, strlen((const char*)ParsingMes));
 80004fa:	4b13      	ldr	r3, [pc, #76]	; (8000548 <HAL_UART_RxCpltCallback+0x130>)
 80004fc:	0018      	movs	r0, r3
 80004fe:	f7ff fdff 	bl	8000100 <strlen>
 8000502:	0003      	movs	r3, r0
 8000504:	b29a      	uxth	r2, r3
 8000506:	4910      	ldr	r1, [pc, #64]	; (8000548 <HAL_UART_RxCpltCallback+0x130>)
 8000508:	4b0c      	ldr	r3, [pc, #48]	; (800053c <HAL_UART_RxCpltCallback+0x124>)
 800050a:	0018      	movs	r0, r3
 800050c:	f001 fffc 	bl	8002508 <HAL_UART_Transmit_IT>
}
 8000510:	e010      	b.n	8000534 <HAL_UART_RxCpltCallback+0x11c>
				  HAL_UART_Transmit_IT(&huart2, OutOfRangeMes, strlen((const char*)OutOfRangeMes));
 8000512:	4b12      	ldr	r3, [pc, #72]	; (800055c <HAL_UART_RxCpltCallback+0x144>)
 8000514:	0018      	movs	r0, r3
 8000516:	f7ff fdf3 	bl	8000100 <strlen>
 800051a:	0003      	movs	r3, r0
 800051c:	b29a      	uxth	r2, r3
 800051e:	490f      	ldr	r1, [pc, #60]	; (800055c <HAL_UART_RxCpltCallback+0x144>)
 8000520:	4b06      	ldr	r3, [pc, #24]	; (800053c <HAL_UART_RxCpltCallback+0x124>)
 8000522:	0018      	movs	r0, r3
 8000524:	f001 fff0 	bl	8002508 <HAL_UART_Transmit_IT>
				  LastCharCount = 0;
 8000528:	4b0b      	ldr	r3, [pc, #44]	; (8000558 <HAL_UART_RxCpltCallback+0x140>)
 800052a:	2200      	movs	r2, #0
 800052c:	701a      	strb	r2, [r3, #0]
				  ParsingSTATUS = WAITING;
 800052e:	4b05      	ldr	r3, [pc, #20]	; (8000544 <HAL_UART_RxCpltCallback+0x12c>)
 8000530:	2200      	movs	r2, #0
 8000532:	701a      	strb	r2, [r3, #0]
}
 8000534:	46c0      	nop			; (mov r8, r8)
 8000536:	46bd      	mov	sp, r7
 8000538:	b011      	add	sp, #68	; 0x44
 800053a:	bd90      	pop	{r4, r7, pc}
 800053c:	200001e4 	.word	0x200001e4
 8000540:	20000160 	.word	0x20000160
 8000544:	2000015c 	.word	0x2000015c
 8000548:	2000009c 	.word	0x2000009c
 800054c:	20000000 	.word	0x20000000
 8000550:	20000068 	.word	0x20000068
 8000554:	20000164 	.word	0x20000164
 8000558:	2000015d 	.word	0x2000015d
 800055c:	20000034 	.word	0x20000034

08000560 <ChangeDelayBlinking>:


void ChangeDelayBlinking(){
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
	if (ParsingSTATUS == EndOfParsing){
 8000566:	4b0a      	ldr	r3, [pc, #40]	; (8000590 <ChangeDelayBlinking+0x30>)
 8000568:	781b      	ldrb	r3, [r3, #0]
 800056a:	2b02      	cmp	r3, #2
 800056c:	d10b      	bne.n	8000586 <ChangeDelayBlinking+0x26>
		 ParsingSTATUS = WAITING;
 800056e:	4b08      	ldr	r3, [pc, #32]	; (8000590 <ChangeDelayBlinking+0x30>)
 8000570:	2200      	movs	r2, #0
 8000572:	701a      	strb	r2, [r3, #0]

		 int period = atoi((const char*)RxMessage);
 8000574:	4b07      	ldr	r3, [pc, #28]	; (8000594 <ChangeDelayBlinking+0x34>)
 8000576:	0018      	movs	r0, r3
 8000578:	f004 f87e 	bl	8004678 <atoi>
 800057c:	0003      	movs	r3, r0
 800057e:	607b      	str	r3, [r7, #4]
		 TIM6->ARR = period;
 8000580:	4b05      	ldr	r3, [pc, #20]	; (8000598 <ChangeDelayBlinking+0x38>)
 8000582:	687a      	ldr	r2, [r7, #4]
 8000584:	62da      	str	r2, [r3, #44]	; 0x2c
	}
}
 8000586:	46c0      	nop			; (mov r8, r8)
 8000588:	46bd      	mov	sp, r7
 800058a:	b002      	add	sp, #8
 800058c:	bd80      	pop	{r7, pc}
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	2000015c 	.word	0x2000015c
 8000594:	20000164 	.word	0x20000164
 8000598:	40001000 	.word	0x40001000

0800059c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800059c:	b590      	push	{r4, r7, lr}
 800059e:	b089      	sub	sp, #36	; 0x24
 80005a0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a2:	240c      	movs	r4, #12
 80005a4:	193b      	adds	r3, r7, r4
 80005a6:	0018      	movs	r0, r3
 80005a8:	2314      	movs	r3, #20
 80005aa:	001a      	movs	r2, r3
 80005ac:	2100      	movs	r1, #0
 80005ae:	f004 f893 	bl	80046d8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005b2:	4b21      	ldr	r3, [pc, #132]	; (8000638 <MX_GPIO_Init+0x9c>)
 80005b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80005b6:	4b20      	ldr	r3, [pc, #128]	; (8000638 <MX_GPIO_Init+0x9c>)
 80005b8:	2120      	movs	r1, #32
 80005ba:	430a      	orrs	r2, r1
 80005bc:	635a      	str	r2, [r3, #52]	; 0x34
 80005be:	4b1e      	ldr	r3, [pc, #120]	; (8000638 <MX_GPIO_Init+0x9c>)
 80005c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005c2:	2220      	movs	r2, #32
 80005c4:	4013      	ands	r3, r2
 80005c6:	60bb      	str	r3, [r7, #8]
 80005c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ca:	4b1b      	ldr	r3, [pc, #108]	; (8000638 <MX_GPIO_Init+0x9c>)
 80005cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80005ce:	4b1a      	ldr	r3, [pc, #104]	; (8000638 <MX_GPIO_Init+0x9c>)
 80005d0:	2101      	movs	r1, #1
 80005d2:	430a      	orrs	r2, r1
 80005d4:	635a      	str	r2, [r3, #52]	; 0x34
 80005d6:	4b18      	ldr	r3, [pc, #96]	; (8000638 <MX_GPIO_Init+0x9c>)
 80005d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005da:	2201      	movs	r2, #1
 80005dc:	4013      	ands	r3, r2
 80005de:	607b      	str	r3, [r7, #4]
 80005e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80005e2:	4b15      	ldr	r3, [pc, #84]	; (8000638 <MX_GPIO_Init+0x9c>)
 80005e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80005e6:	4b14      	ldr	r3, [pc, #80]	; (8000638 <MX_GPIO_Init+0x9c>)
 80005e8:	2108      	movs	r1, #8
 80005ea:	430a      	orrs	r2, r1
 80005ec:	635a      	str	r2, [r3, #52]	; 0x34
 80005ee:	4b12      	ldr	r3, [pc, #72]	; (8000638 <MX_GPIO_Init+0x9c>)
 80005f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005f2:	2208      	movs	r2, #8
 80005f4:	4013      	ands	r3, r2
 80005f6:	603b      	str	r3, [r7, #0]
 80005f8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, GPIO_PIN_RESET);
 80005fa:	2380      	movs	r3, #128	; 0x80
 80005fc:	009b      	lsls	r3, r3, #2
 80005fe:	480f      	ldr	r0, [pc, #60]	; (800063c <MX_GPIO_Init+0xa0>)
 8000600:	2200      	movs	r2, #0
 8000602:	0019      	movs	r1, r3
 8000604:	f000 fdba 	bl	800117c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000608:	193b      	adds	r3, r7, r4
 800060a:	2280      	movs	r2, #128	; 0x80
 800060c:	0092      	lsls	r2, r2, #2
 800060e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000610:	193b      	adds	r3, r7, r4
 8000612:	2201      	movs	r2, #1
 8000614:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000616:	193b      	adds	r3, r7, r4
 8000618:	2200      	movs	r2, #0
 800061a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800061c:	193b      	adds	r3, r7, r4
 800061e:	2200      	movs	r2, #0
 8000620:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000622:	193b      	adds	r3, r7, r4
 8000624:	4a05      	ldr	r2, [pc, #20]	; (800063c <MX_GPIO_Init+0xa0>)
 8000626:	0019      	movs	r1, r3
 8000628:	0010      	movs	r0, r2
 800062a:	f000 fc43 	bl	8000eb4 <HAL_GPIO_Init>

}
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	46bd      	mov	sp, r7
 8000632:	b009      	add	sp, #36	; 0x24
 8000634:	bd90      	pop	{r4, r7, pc}
 8000636:	46c0      	nop			; (mov r8, r8)
 8000638:	40021000 	.word	0x40021000
 800063c:	50000c00 	.word	0x50000c00

08000640 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000644:	f000 fa06 	bl	8000a54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000648:	f000 f814 	bl	8000674 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800064c:	f7ff ffa6 	bl	800059c <MX_GPIO_Init>
  MX_TIM6_Init();
 8000650:	f000 f8ba 	bl	80007c8 <MX_TIM6_Init>
  MX_USART2_UART_Init();
 8000654:	f000 f91e 	bl	8000894 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, RxBuf, 1);
 8000658:	4904      	ldr	r1, [pc, #16]	; (800066c <main+0x2c>)
 800065a:	4b05      	ldr	r3, [pc, #20]	; (8000670 <main+0x30>)
 800065c:	2201      	movs	r2, #1
 800065e:	0018      	movs	r0, r3
 8000660:	f001 fffa 	bl	8002658 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	ChangeDelayBlinking();
 8000664:	f7ff ff7c 	bl	8000560 <ChangeDelayBlinking>
  {
 8000668:	e7fc      	b.n	8000664 <main+0x24>
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	20000160 	.word	0x20000160
 8000670:	200001e4 	.word	0x200001e4

08000674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000674:	b590      	push	{r4, r7, lr}
 8000676:	b093      	sub	sp, #76	; 0x4c
 8000678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067a:	2414      	movs	r4, #20
 800067c:	193b      	adds	r3, r7, r4
 800067e:	0018      	movs	r0, r3
 8000680:	2334      	movs	r3, #52	; 0x34
 8000682:	001a      	movs	r2, r3
 8000684:	2100      	movs	r1, #0
 8000686:	f004 f827 	bl	80046d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068a:	1d3b      	adds	r3, r7, #4
 800068c:	0018      	movs	r0, r3
 800068e:	2310      	movs	r3, #16
 8000690:	001a      	movs	r2, r3
 8000692:	2100      	movs	r1, #0
 8000694:	f004 f820 	bl	80046d8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000698:	2380      	movs	r3, #128	; 0x80
 800069a:	009b      	lsls	r3, r3, #2
 800069c:	0018      	movs	r0, r3
 800069e:	f000 fda5 	bl	80011ec <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a2:	193b      	adds	r3, r7, r4
 80006a4:	2202      	movs	r2, #2
 80006a6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a8:	193b      	adds	r3, r7, r4
 80006aa:	2280      	movs	r2, #128	; 0x80
 80006ac:	0052      	lsls	r2, r2, #1
 80006ae:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006b0:	193b      	adds	r3, r7, r4
 80006b2:	2200      	movs	r2, #0
 80006b4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b6:	193b      	adds	r3, r7, r4
 80006b8:	2240      	movs	r2, #64	; 0x40
 80006ba:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006bc:	193b      	adds	r3, r7, r4
 80006be:	2200      	movs	r2, #0
 80006c0:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c2:	193b      	adds	r3, r7, r4
 80006c4:	0018      	movs	r0, r3
 80006c6:	f000 fddd 	bl	8001284 <HAL_RCC_OscConfig>
 80006ca:	1e03      	subs	r3, r0, #0
 80006cc:	d001      	beq.n	80006d2 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80006ce:	f000 f819 	bl	8000704 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d2:	1d3b      	adds	r3, r7, #4
 80006d4:	2207      	movs	r2, #7
 80006d6:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006d8:	1d3b      	adds	r3, r7, #4
 80006da:	2200      	movs	r2, #0
 80006dc:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006de:	1d3b      	adds	r3, r7, #4
 80006e0:	2200      	movs	r2, #0
 80006e2:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006e4:	1d3b      	adds	r3, r7, #4
 80006e6:	2200      	movs	r2, #0
 80006e8:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006ea:	1d3b      	adds	r3, r7, #4
 80006ec:	2100      	movs	r1, #0
 80006ee:	0018      	movs	r0, r3
 80006f0:	f001 f8d8 	bl	80018a4 <HAL_RCC_ClockConfig>
 80006f4:	1e03      	subs	r3, r0, #0
 80006f6:	d001      	beq.n	80006fc <SystemClock_Config+0x88>
  {
    Error_Handler();
 80006f8:	f000 f804 	bl	8000704 <Error_Handler>
  }
}
 80006fc:	46c0      	nop			; (mov r8, r8)
 80006fe:	46bd      	mov	sp, r7
 8000700:	b013      	add	sp, #76	; 0x4c
 8000702:	bd90      	pop	{r4, r7, pc}

08000704 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000708:	b672      	cpsid	i
}
 800070a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800070c:	e7fe      	b.n	800070c <Error_Handler+0x8>
	...

08000710 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000716:	4b0f      	ldr	r3, [pc, #60]	; (8000754 <HAL_MspInit+0x44>)
 8000718:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800071a:	4b0e      	ldr	r3, [pc, #56]	; (8000754 <HAL_MspInit+0x44>)
 800071c:	2101      	movs	r1, #1
 800071e:	430a      	orrs	r2, r1
 8000720:	641a      	str	r2, [r3, #64]	; 0x40
 8000722:	4b0c      	ldr	r3, [pc, #48]	; (8000754 <HAL_MspInit+0x44>)
 8000724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000726:	2201      	movs	r2, #1
 8000728:	4013      	ands	r3, r2
 800072a:	607b      	str	r3, [r7, #4]
 800072c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800072e:	4b09      	ldr	r3, [pc, #36]	; (8000754 <HAL_MspInit+0x44>)
 8000730:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000732:	4b08      	ldr	r3, [pc, #32]	; (8000754 <HAL_MspInit+0x44>)
 8000734:	2180      	movs	r1, #128	; 0x80
 8000736:	0549      	lsls	r1, r1, #21
 8000738:	430a      	orrs	r2, r1
 800073a:	63da      	str	r2, [r3, #60]	; 0x3c
 800073c:	4b05      	ldr	r3, [pc, #20]	; (8000754 <HAL_MspInit+0x44>)
 800073e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000740:	2380      	movs	r3, #128	; 0x80
 8000742:	055b      	lsls	r3, r3, #21
 8000744:	4013      	ands	r3, r2
 8000746:	603b      	str	r3, [r7, #0]
 8000748:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800074a:	46c0      	nop			; (mov r8, r8)
 800074c:	46bd      	mov	sp, r7
 800074e:	b002      	add	sp, #8
 8000750:	bd80      	pop	{r7, pc}
 8000752:	46c0      	nop			; (mov r8, r8)
 8000754:	40021000 	.word	0x40021000

08000758 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800075c:	e7fe      	b.n	800075c <NMI_Handler+0x4>

0800075e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800075e:	b580      	push	{r7, lr}
 8000760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000762:	e7fe      	b.n	8000762 <HardFault_Handler+0x4>

08000764 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000768:	46c0      	nop			; (mov r8, r8)
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}

0800076e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800076e:	b580      	push	{r7, lr}
 8000770:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000772:	46c0      	nop			; (mov r8, r8)
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}

08000778 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800077c:	f000 f9d4 	bl	8000b28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000780:	46c0      	nop			; (mov r8, r8)
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
	...

08000788 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800078c:	4b04      	ldr	r3, [pc, #16]	; (80007a0 <TIM6_IRQHandler+0x18>)
 800078e:	0018      	movs	r0, r3
 8000790:	f001 fc14 	bl	8001fbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */
  TimerBlinkIT();
 8000794:	f7ff fe32 	bl	80003fc <TimerBlinkIT>

  /* USER CODE END TIM6_IRQn 1 */
}
 8000798:	46c0      	nop			; (mov r8, r8)
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	46c0      	nop			; (mov r8, r8)
 80007a0:	20000198 	.word	0x20000198

080007a4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80007a8:	4b03      	ldr	r3, [pc, #12]	; (80007b8 <USART2_IRQHandler+0x14>)
 80007aa:	0018      	movs	r0, r3
 80007ac:	f001 ffac 	bl	8002708 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80007b0:	46c0      	nop			; (mov r8, r8)
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	46c0      	nop			; (mov r8, r8)
 80007b8:	200001e4 	.word	0x200001e4

080007bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007c0:	46c0      	nop			; (mov r8, r8)
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
	...

080007c8 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b084      	sub	sp, #16
 80007cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007ce:	1d3b      	adds	r3, r7, #4
 80007d0:	0018      	movs	r0, r3
 80007d2:	230c      	movs	r3, #12
 80007d4:	001a      	movs	r2, r3
 80007d6:	2100      	movs	r1, #0
 80007d8:	f003 ff7e 	bl	80046d8 <memset>

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80007dc:	4b17      	ldr	r3, [pc, #92]	; (800083c <MX_TIM6_Init+0x74>)
 80007de:	4a18      	ldr	r2, [pc, #96]	; (8000840 <MX_TIM6_Init+0x78>)
 80007e0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 12000;
 80007e2:	4b16      	ldr	r3, [pc, #88]	; (800083c <MX_TIM6_Init+0x74>)
 80007e4:	4a17      	ldr	r2, [pc, #92]	; (8000844 <MX_TIM6_Init+0x7c>)
 80007e6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007e8:	4b14      	ldr	r3, [pc, #80]	; (800083c <MX_TIM6_Init+0x74>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 80007ee:	4b13      	ldr	r3, [pc, #76]	; (800083c <MX_TIM6_Init+0x74>)
 80007f0:	22fa      	movs	r2, #250	; 0xfa
 80007f2:	0092      	lsls	r2, r2, #2
 80007f4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007f6:	4b11      	ldr	r3, [pc, #68]	; (800083c <MX_TIM6_Init+0x74>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80007fc:	4b0f      	ldr	r3, [pc, #60]	; (800083c <MX_TIM6_Init+0x74>)
 80007fe:	0018      	movs	r0, r3
 8000800:	f001 fb2e 	bl	8001e60 <HAL_TIM_Base_Init>
 8000804:	1e03      	subs	r3, r0, #0
 8000806:	d001      	beq.n	800080c <MX_TIM6_Init+0x44>
  {
    Error_Handler();
 8000808:	f7ff ff7c 	bl	8000704 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800080c:	1d3b      	adds	r3, r7, #4
 800080e:	2200      	movs	r2, #0
 8000810:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000812:	1d3b      	adds	r3, r7, #4
 8000814:	2200      	movs	r2, #0
 8000816:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8000818:	1d3a      	adds	r2, r7, #4
 800081a:	4b08      	ldr	r3, [pc, #32]	; (800083c <MX_TIM6_Init+0x74>)
 800081c:	0011      	movs	r1, r2
 800081e:	0018      	movs	r0, r3
 8000820:	f001 fd9c 	bl	800235c <HAL_TIMEx_MasterConfigSynchronization>
 8000824:	1e03      	subs	r3, r0, #0
 8000826:	d001      	beq.n	800082c <MX_TIM6_Init+0x64>
  {
    Error_Handler();
 8000828:	f7ff ff6c 	bl	8000704 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 800082c:	4b03      	ldr	r3, [pc, #12]	; (800083c <MX_TIM6_Init+0x74>)
 800082e:	0018      	movs	r0, r3
 8000830:	f001 fb6e 	bl	8001f10 <HAL_TIM_Base_Start_IT>

  /* USER CODE END TIM6_Init 2 */

}
 8000834:	46c0      	nop			; (mov r8, r8)
 8000836:	46bd      	mov	sp, r7
 8000838:	b004      	add	sp, #16
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20000198 	.word	0x20000198
 8000840:	40001000 	.word	0x40001000
 8000844:	00002ee0 	.word	0x00002ee0

08000848 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b084      	sub	sp, #16
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a0d      	ldr	r2, [pc, #52]	; (800088c <HAL_TIM_Base_MspInit+0x44>)
 8000856:	4293      	cmp	r3, r2
 8000858:	d113      	bne.n	8000882 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800085a:	4b0d      	ldr	r3, [pc, #52]	; (8000890 <HAL_TIM_Base_MspInit+0x48>)
 800085c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800085e:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <HAL_TIM_Base_MspInit+0x48>)
 8000860:	2110      	movs	r1, #16
 8000862:	430a      	orrs	r2, r1
 8000864:	63da      	str	r2, [r3, #60]	; 0x3c
 8000866:	4b0a      	ldr	r3, [pc, #40]	; (8000890 <HAL_TIM_Base_MspInit+0x48>)
 8000868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800086a:	2210      	movs	r2, #16
 800086c:	4013      	ands	r3, r2
 800086e:	60fb      	str	r3, [r7, #12]
 8000870:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8000872:	2200      	movs	r2, #0
 8000874:	2100      	movs	r1, #0
 8000876:	2011      	movs	r0, #17
 8000878:	f000 fa1e 	bl	8000cb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800087c:	2011      	movs	r0, #17
 800087e:	f000 fa30 	bl	8000ce2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8000882:	46c0      	nop			; (mov r8, r8)
 8000884:	46bd      	mov	sp, r7
 8000886:	b004      	add	sp, #16
 8000888:	bd80      	pop	{r7, pc}
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	40001000 	.word	0x40001000
 8000890:	40021000 	.word	0x40021000

08000894 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000898:	4b23      	ldr	r3, [pc, #140]	; (8000928 <MX_USART2_UART_Init+0x94>)
 800089a:	4a24      	ldr	r2, [pc, #144]	; (800092c <MX_USART2_UART_Init+0x98>)
 800089c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800089e:	4b22      	ldr	r3, [pc, #136]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008a0:	22e1      	movs	r2, #225	; 0xe1
 80008a2:	0252      	lsls	r2, r2, #9
 80008a4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008a6:	4b20      	ldr	r3, [pc, #128]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008ac:	4b1e      	ldr	r3, [pc, #120]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008ae:	2200      	movs	r2, #0
 80008b0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008b2:	4b1d      	ldr	r3, [pc, #116]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008b8:	4b1b      	ldr	r3, [pc, #108]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008ba:	220c      	movs	r2, #12
 80008bc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008be:	4b1a      	ldr	r3, [pc, #104]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c4:	4b18      	ldr	r3, [pc, #96]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ca:	4b17      	ldr	r3, [pc, #92]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008d0:	4b15      	ldr	r3, [pc, #84]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008d6:	4b14      	ldr	r3, [pc, #80]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008d8:	2200      	movs	r2, #0
 80008da:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008dc:	4b12      	ldr	r3, [pc, #72]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008de:	0018      	movs	r0, r3
 80008e0:	f001 fdbc 	bl	800245c <HAL_UART_Init>
 80008e4:	1e03      	subs	r3, r0, #0
 80008e6:	d001      	beq.n	80008ec <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80008e8:	f7ff ff0c 	bl	8000704 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008ec:	4b0e      	ldr	r3, [pc, #56]	; (8000928 <MX_USART2_UART_Init+0x94>)
 80008ee:	2100      	movs	r1, #0
 80008f0:	0018      	movs	r0, r3
 80008f2:	f003 fde1 	bl	80044b8 <HAL_UARTEx_SetTxFifoThreshold>
 80008f6:	1e03      	subs	r3, r0, #0
 80008f8:	d001      	beq.n	80008fe <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80008fa:	f7ff ff03 	bl	8000704 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008fe:	4b0a      	ldr	r3, [pc, #40]	; (8000928 <MX_USART2_UART_Init+0x94>)
 8000900:	2100      	movs	r1, #0
 8000902:	0018      	movs	r0, r3
 8000904:	f003 fe18 	bl	8004538 <HAL_UARTEx_SetRxFifoThreshold>
 8000908:	1e03      	subs	r3, r0, #0
 800090a:	d001      	beq.n	8000910 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800090c:	f7ff fefa 	bl	8000704 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000910:	4b05      	ldr	r3, [pc, #20]	; (8000928 <MX_USART2_UART_Init+0x94>)
 8000912:	0018      	movs	r0, r3
 8000914:	f003 fd96 	bl	8004444 <HAL_UARTEx_DisableFifoMode>
 8000918:	1e03      	subs	r3, r0, #0
 800091a:	d001      	beq.n	8000920 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800091c:	f7ff fef2 	bl	8000704 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000920:	46c0      	nop			; (mov r8, r8)
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	46c0      	nop			; (mov r8, r8)
 8000928:	200001e4 	.word	0x200001e4
 800092c:	40004400 	.word	0x40004400

08000930 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000930:	b590      	push	{r4, r7, lr}
 8000932:	b091      	sub	sp, #68	; 0x44
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000938:	232c      	movs	r3, #44	; 0x2c
 800093a:	18fb      	adds	r3, r7, r3
 800093c:	0018      	movs	r0, r3
 800093e:	2314      	movs	r3, #20
 8000940:	001a      	movs	r2, r3
 8000942:	2100      	movs	r1, #0
 8000944:	f003 fec8 	bl	80046d8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000948:	2410      	movs	r4, #16
 800094a:	193b      	adds	r3, r7, r4
 800094c:	0018      	movs	r0, r3
 800094e:	231c      	movs	r3, #28
 8000950:	001a      	movs	r2, r3
 8000952:	2100      	movs	r1, #0
 8000954:	f003 fec0 	bl	80046d8 <memset>
  if(uartHandle->Instance==USART2)
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	4a26      	ldr	r2, [pc, #152]	; (80009f8 <HAL_UART_MspInit+0xc8>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d146      	bne.n	80009f0 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000962:	193b      	adds	r3, r7, r4
 8000964:	2202      	movs	r2, #2
 8000966:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000968:	193b      	adds	r3, r7, r4
 800096a:	2200      	movs	r2, #0
 800096c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800096e:	193b      	adds	r3, r7, r4
 8000970:	0018      	movs	r0, r3
 8000972:	f001 f941 	bl	8001bf8 <HAL_RCCEx_PeriphCLKConfig>
 8000976:	1e03      	subs	r3, r0, #0
 8000978:	d001      	beq.n	800097e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800097a:	f7ff fec3 	bl	8000704 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800097e:	4b1f      	ldr	r3, [pc, #124]	; (80009fc <HAL_UART_MspInit+0xcc>)
 8000980:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000982:	4b1e      	ldr	r3, [pc, #120]	; (80009fc <HAL_UART_MspInit+0xcc>)
 8000984:	2180      	movs	r1, #128	; 0x80
 8000986:	0289      	lsls	r1, r1, #10
 8000988:	430a      	orrs	r2, r1
 800098a:	63da      	str	r2, [r3, #60]	; 0x3c
 800098c:	4b1b      	ldr	r3, [pc, #108]	; (80009fc <HAL_UART_MspInit+0xcc>)
 800098e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000990:	2380      	movs	r3, #128	; 0x80
 8000992:	029b      	lsls	r3, r3, #10
 8000994:	4013      	ands	r3, r2
 8000996:	60fb      	str	r3, [r7, #12]
 8000998:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800099a:	4b18      	ldr	r3, [pc, #96]	; (80009fc <HAL_UART_MspInit+0xcc>)
 800099c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800099e:	4b17      	ldr	r3, [pc, #92]	; (80009fc <HAL_UART_MspInit+0xcc>)
 80009a0:	2101      	movs	r1, #1
 80009a2:	430a      	orrs	r2, r1
 80009a4:	635a      	str	r2, [r3, #52]	; 0x34
 80009a6:	4b15      	ldr	r3, [pc, #84]	; (80009fc <HAL_UART_MspInit+0xcc>)
 80009a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009aa:	2201      	movs	r2, #1
 80009ac:	4013      	ands	r3, r2
 80009ae:	60bb      	str	r3, [r7, #8]
 80009b0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80009b2:	212c      	movs	r1, #44	; 0x2c
 80009b4:	187b      	adds	r3, r7, r1
 80009b6:	220c      	movs	r2, #12
 80009b8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009ba:	187b      	adds	r3, r7, r1
 80009bc:	2202      	movs	r2, #2
 80009be:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	187b      	adds	r3, r7, r1
 80009c2:	2200      	movs	r2, #0
 80009c4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009c6:	187b      	adds	r3, r7, r1
 80009c8:	2202      	movs	r2, #2
 80009ca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80009cc:	187b      	adds	r3, r7, r1
 80009ce:	2201      	movs	r2, #1
 80009d0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d2:	187a      	adds	r2, r7, r1
 80009d4:	23a0      	movs	r3, #160	; 0xa0
 80009d6:	05db      	lsls	r3, r3, #23
 80009d8:	0011      	movs	r1, r2
 80009da:	0018      	movs	r0, r3
 80009dc:	f000 fa6a 	bl	8000eb4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80009e0:	2200      	movs	r2, #0
 80009e2:	2100      	movs	r1, #0
 80009e4:	201c      	movs	r0, #28
 80009e6:	f000 f967 	bl	8000cb8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80009ea:	201c      	movs	r0, #28
 80009ec:	f000 f979 	bl	8000ce2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80009f0:	46c0      	nop			; (mov r8, r8)
 80009f2:	46bd      	mov	sp, r7
 80009f4:	b011      	add	sp, #68	; 0x44
 80009f6:	bd90      	pop	{r4, r7, pc}
 80009f8:	40004400 	.word	0x40004400
 80009fc:	40021000 	.word	0x40021000

08000a00 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a00:	480d      	ldr	r0, [pc, #52]	; (8000a38 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a02:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a04:	f7ff feda 	bl	80007bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a08:	480c      	ldr	r0, [pc, #48]	; (8000a3c <LoopForever+0x6>)
  ldr r1, =_edata
 8000a0a:	490d      	ldr	r1, [pc, #52]	; (8000a40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a0c:	4a0d      	ldr	r2, [pc, #52]	; (8000a44 <LoopForever+0xe>)
  movs r3, #0
 8000a0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a10:	e002      	b.n	8000a18 <LoopCopyDataInit>

08000a12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a16:	3304      	adds	r3, #4

08000a18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a1c:	d3f9      	bcc.n	8000a12 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a1e:	4a0a      	ldr	r2, [pc, #40]	; (8000a48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a20:	4c0a      	ldr	r4, [pc, #40]	; (8000a4c <LoopForever+0x16>)
  movs r3, #0
 8000a22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a24:	e001      	b.n	8000a2a <LoopFillZerobss>

08000a26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a28:	3204      	adds	r2, #4

08000a2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a2c:	d3fb      	bcc.n	8000a26 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a2e:	f003 fe2f 	bl	8004690 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000a32:	f7ff fe05 	bl	8000640 <main>

08000a36 <LoopForever>:

LoopForever:
  b LoopForever
 8000a36:	e7fe      	b.n	8000a36 <LoopForever>
  ldr   r0, =_estack
 8000a38:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000a3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a40:	20000140 	.word	0x20000140
  ldr r2, =_sidata
 8000a44:	080049e4 	.word	0x080049e4
  ldr r2, =_sbss
 8000a48:	20000140 	.word	0x20000140
  ldr r4, =_ebss
 8000a4c:	2000027c 	.word	0x2000027c

08000a50 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a50:	e7fe      	b.n	8000a50 <ADC1_IRQHandler>
	...

08000a54 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b082      	sub	sp, #8
 8000a58:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a5a:	1dfb      	adds	r3, r7, #7
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a60:	4b0b      	ldr	r3, [pc, #44]	; (8000a90 <HAL_Init+0x3c>)
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	4b0a      	ldr	r3, [pc, #40]	; (8000a90 <HAL_Init+0x3c>)
 8000a66:	2180      	movs	r1, #128	; 0x80
 8000a68:	0049      	lsls	r1, r1, #1
 8000a6a:	430a      	orrs	r2, r1
 8000a6c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a6e:	2003      	movs	r0, #3
 8000a70:	f000 f810 	bl	8000a94 <HAL_InitTick>
 8000a74:	1e03      	subs	r3, r0, #0
 8000a76:	d003      	beq.n	8000a80 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000a78:	1dfb      	adds	r3, r7, #7
 8000a7a:	2201      	movs	r2, #1
 8000a7c:	701a      	strb	r2, [r3, #0]
 8000a7e:	e001      	b.n	8000a84 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000a80:	f7ff fe46 	bl	8000710 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a84:	1dfb      	adds	r3, r7, #7
 8000a86:	781b      	ldrb	r3, [r3, #0]
}
 8000a88:	0018      	movs	r0, r3
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	b002      	add	sp, #8
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	40022000 	.word	0x40022000

08000a94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a94:	b590      	push	{r4, r7, lr}
 8000a96:	b085      	sub	sp, #20
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a9c:	230f      	movs	r3, #15
 8000a9e:	18fb      	adds	r3, r7, r3
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000aa4:	4b1d      	ldr	r3, [pc, #116]	; (8000b1c <HAL_InitTick+0x88>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d02b      	beq.n	8000b04 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000aac:	4b1c      	ldr	r3, [pc, #112]	; (8000b20 <HAL_InitTick+0x8c>)
 8000aae:	681c      	ldr	r4, [r3, #0]
 8000ab0:	4b1a      	ldr	r3, [pc, #104]	; (8000b1c <HAL_InitTick+0x88>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	0019      	movs	r1, r3
 8000ab6:	23fa      	movs	r3, #250	; 0xfa
 8000ab8:	0098      	lsls	r0, r3, #2
 8000aba:	f7ff fb29 	bl	8000110 <__udivsi3>
 8000abe:	0003      	movs	r3, r0
 8000ac0:	0019      	movs	r1, r3
 8000ac2:	0020      	movs	r0, r4
 8000ac4:	f7ff fb24 	bl	8000110 <__udivsi3>
 8000ac8:	0003      	movs	r3, r0
 8000aca:	0018      	movs	r0, r3
 8000acc:	f000 f919 	bl	8000d02 <HAL_SYSTICK_Config>
 8000ad0:	1e03      	subs	r3, r0, #0
 8000ad2:	d112      	bne.n	8000afa <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	2b03      	cmp	r3, #3
 8000ad8:	d80a      	bhi.n	8000af0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ada:	6879      	ldr	r1, [r7, #4]
 8000adc:	2301      	movs	r3, #1
 8000ade:	425b      	negs	r3, r3
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	f000 f8e8 	bl	8000cb8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ae8:	4b0e      	ldr	r3, [pc, #56]	; (8000b24 <HAL_InitTick+0x90>)
 8000aea:	687a      	ldr	r2, [r7, #4]
 8000aec:	601a      	str	r2, [r3, #0]
 8000aee:	e00d      	b.n	8000b0c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000af0:	230f      	movs	r3, #15
 8000af2:	18fb      	adds	r3, r7, r3
 8000af4:	2201      	movs	r2, #1
 8000af6:	701a      	strb	r2, [r3, #0]
 8000af8:	e008      	b.n	8000b0c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000afa:	230f      	movs	r3, #15
 8000afc:	18fb      	adds	r3, r7, r3
 8000afe:	2201      	movs	r2, #1
 8000b00:	701a      	strb	r2, [r3, #0]
 8000b02:	e003      	b.n	8000b0c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000b04:	230f      	movs	r3, #15
 8000b06:	18fb      	adds	r3, r7, r3
 8000b08:	2201      	movs	r2, #1
 8000b0a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000b0c:	230f      	movs	r3, #15
 8000b0e:	18fb      	adds	r3, r7, r3
 8000b10:	781b      	ldrb	r3, [r3, #0]
}
 8000b12:	0018      	movs	r0, r3
 8000b14:	46bd      	mov	sp, r7
 8000b16:	b005      	add	sp, #20
 8000b18:	bd90      	pop	{r4, r7, pc}
 8000b1a:	46c0      	nop			; (mov r8, r8)
 8000b1c:	200000d8 	.word	0x200000d8
 8000b20:	200000d0 	.word	0x200000d0
 8000b24:	200000d4 	.word	0x200000d4

08000b28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b2c:	4b05      	ldr	r3, [pc, #20]	; (8000b44 <HAL_IncTick+0x1c>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	001a      	movs	r2, r3
 8000b32:	4b05      	ldr	r3, [pc, #20]	; (8000b48 <HAL_IncTick+0x20>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	18d2      	adds	r2, r2, r3
 8000b38:	4b03      	ldr	r3, [pc, #12]	; (8000b48 <HAL_IncTick+0x20>)
 8000b3a:	601a      	str	r2, [r3, #0]
}
 8000b3c:	46c0      	nop			; (mov r8, r8)
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	46c0      	nop			; (mov r8, r8)
 8000b44:	200000d8 	.word	0x200000d8
 8000b48:	20000278 	.word	0x20000278

08000b4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b50:	4b02      	ldr	r3, [pc, #8]	; (8000b5c <HAL_GetTick+0x10>)
 8000b52:	681b      	ldr	r3, [r3, #0]
}
 8000b54:	0018      	movs	r0, r3
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	46c0      	nop			; (mov r8, r8)
 8000b5c:	20000278 	.word	0x20000278

08000b60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	0002      	movs	r2, r0
 8000b68:	1dfb      	adds	r3, r7, #7
 8000b6a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b6c:	1dfb      	adds	r3, r7, #7
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	2b7f      	cmp	r3, #127	; 0x7f
 8000b72:	d809      	bhi.n	8000b88 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b74:	1dfb      	adds	r3, r7, #7
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	001a      	movs	r2, r3
 8000b7a:	231f      	movs	r3, #31
 8000b7c:	401a      	ands	r2, r3
 8000b7e:	4b04      	ldr	r3, [pc, #16]	; (8000b90 <__NVIC_EnableIRQ+0x30>)
 8000b80:	2101      	movs	r1, #1
 8000b82:	4091      	lsls	r1, r2
 8000b84:	000a      	movs	r2, r1
 8000b86:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000b88:	46c0      	nop			; (mov r8, r8)
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	b002      	add	sp, #8
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	e000e100 	.word	0xe000e100

08000b94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b94:	b590      	push	{r4, r7, lr}
 8000b96:	b083      	sub	sp, #12
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	0002      	movs	r2, r0
 8000b9c:	6039      	str	r1, [r7, #0]
 8000b9e:	1dfb      	adds	r3, r7, #7
 8000ba0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ba2:	1dfb      	adds	r3, r7, #7
 8000ba4:	781b      	ldrb	r3, [r3, #0]
 8000ba6:	2b7f      	cmp	r3, #127	; 0x7f
 8000ba8:	d828      	bhi.n	8000bfc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000baa:	4a2f      	ldr	r2, [pc, #188]	; (8000c68 <__NVIC_SetPriority+0xd4>)
 8000bac:	1dfb      	adds	r3, r7, #7
 8000bae:	781b      	ldrb	r3, [r3, #0]
 8000bb0:	b25b      	sxtb	r3, r3
 8000bb2:	089b      	lsrs	r3, r3, #2
 8000bb4:	33c0      	adds	r3, #192	; 0xc0
 8000bb6:	009b      	lsls	r3, r3, #2
 8000bb8:	589b      	ldr	r3, [r3, r2]
 8000bba:	1dfa      	adds	r2, r7, #7
 8000bbc:	7812      	ldrb	r2, [r2, #0]
 8000bbe:	0011      	movs	r1, r2
 8000bc0:	2203      	movs	r2, #3
 8000bc2:	400a      	ands	r2, r1
 8000bc4:	00d2      	lsls	r2, r2, #3
 8000bc6:	21ff      	movs	r1, #255	; 0xff
 8000bc8:	4091      	lsls	r1, r2
 8000bca:	000a      	movs	r2, r1
 8000bcc:	43d2      	mvns	r2, r2
 8000bce:	401a      	ands	r2, r3
 8000bd0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	019b      	lsls	r3, r3, #6
 8000bd6:	22ff      	movs	r2, #255	; 0xff
 8000bd8:	401a      	ands	r2, r3
 8000bda:	1dfb      	adds	r3, r7, #7
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	0018      	movs	r0, r3
 8000be0:	2303      	movs	r3, #3
 8000be2:	4003      	ands	r3, r0
 8000be4:	00db      	lsls	r3, r3, #3
 8000be6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000be8:	481f      	ldr	r0, [pc, #124]	; (8000c68 <__NVIC_SetPriority+0xd4>)
 8000bea:	1dfb      	adds	r3, r7, #7
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	b25b      	sxtb	r3, r3
 8000bf0:	089b      	lsrs	r3, r3, #2
 8000bf2:	430a      	orrs	r2, r1
 8000bf4:	33c0      	adds	r3, #192	; 0xc0
 8000bf6:	009b      	lsls	r3, r3, #2
 8000bf8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000bfa:	e031      	b.n	8000c60 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bfc:	4a1b      	ldr	r2, [pc, #108]	; (8000c6c <__NVIC_SetPriority+0xd8>)
 8000bfe:	1dfb      	adds	r3, r7, #7
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	0019      	movs	r1, r3
 8000c04:	230f      	movs	r3, #15
 8000c06:	400b      	ands	r3, r1
 8000c08:	3b08      	subs	r3, #8
 8000c0a:	089b      	lsrs	r3, r3, #2
 8000c0c:	3306      	adds	r3, #6
 8000c0e:	009b      	lsls	r3, r3, #2
 8000c10:	18d3      	adds	r3, r2, r3
 8000c12:	3304      	adds	r3, #4
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	1dfa      	adds	r2, r7, #7
 8000c18:	7812      	ldrb	r2, [r2, #0]
 8000c1a:	0011      	movs	r1, r2
 8000c1c:	2203      	movs	r2, #3
 8000c1e:	400a      	ands	r2, r1
 8000c20:	00d2      	lsls	r2, r2, #3
 8000c22:	21ff      	movs	r1, #255	; 0xff
 8000c24:	4091      	lsls	r1, r2
 8000c26:	000a      	movs	r2, r1
 8000c28:	43d2      	mvns	r2, r2
 8000c2a:	401a      	ands	r2, r3
 8000c2c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	019b      	lsls	r3, r3, #6
 8000c32:	22ff      	movs	r2, #255	; 0xff
 8000c34:	401a      	ands	r2, r3
 8000c36:	1dfb      	adds	r3, r7, #7
 8000c38:	781b      	ldrb	r3, [r3, #0]
 8000c3a:	0018      	movs	r0, r3
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	4003      	ands	r3, r0
 8000c40:	00db      	lsls	r3, r3, #3
 8000c42:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c44:	4809      	ldr	r0, [pc, #36]	; (8000c6c <__NVIC_SetPriority+0xd8>)
 8000c46:	1dfb      	adds	r3, r7, #7
 8000c48:	781b      	ldrb	r3, [r3, #0]
 8000c4a:	001c      	movs	r4, r3
 8000c4c:	230f      	movs	r3, #15
 8000c4e:	4023      	ands	r3, r4
 8000c50:	3b08      	subs	r3, #8
 8000c52:	089b      	lsrs	r3, r3, #2
 8000c54:	430a      	orrs	r2, r1
 8000c56:	3306      	adds	r3, #6
 8000c58:	009b      	lsls	r3, r3, #2
 8000c5a:	18c3      	adds	r3, r0, r3
 8000c5c:	3304      	adds	r3, #4
 8000c5e:	601a      	str	r2, [r3, #0]
}
 8000c60:	46c0      	nop			; (mov r8, r8)
 8000c62:	46bd      	mov	sp, r7
 8000c64:	b003      	add	sp, #12
 8000c66:	bd90      	pop	{r4, r7, pc}
 8000c68:	e000e100 	.word	0xe000e100
 8000c6c:	e000ed00 	.word	0xe000ed00

08000c70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b082      	sub	sp, #8
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	1e5a      	subs	r2, r3, #1
 8000c7c:	2380      	movs	r3, #128	; 0x80
 8000c7e:	045b      	lsls	r3, r3, #17
 8000c80:	429a      	cmp	r2, r3
 8000c82:	d301      	bcc.n	8000c88 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c84:	2301      	movs	r3, #1
 8000c86:	e010      	b.n	8000caa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c88:	4b0a      	ldr	r3, [pc, #40]	; (8000cb4 <SysTick_Config+0x44>)
 8000c8a:	687a      	ldr	r2, [r7, #4]
 8000c8c:	3a01      	subs	r2, #1
 8000c8e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c90:	2301      	movs	r3, #1
 8000c92:	425b      	negs	r3, r3
 8000c94:	2103      	movs	r1, #3
 8000c96:	0018      	movs	r0, r3
 8000c98:	f7ff ff7c 	bl	8000b94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c9c:	4b05      	ldr	r3, [pc, #20]	; (8000cb4 <SysTick_Config+0x44>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ca2:	4b04      	ldr	r3, [pc, #16]	; (8000cb4 <SysTick_Config+0x44>)
 8000ca4:	2207      	movs	r2, #7
 8000ca6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	0018      	movs	r0, r3
 8000cac:	46bd      	mov	sp, r7
 8000cae:	b002      	add	sp, #8
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	46c0      	nop			; (mov r8, r8)
 8000cb4:	e000e010 	.word	0xe000e010

08000cb8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	60b9      	str	r1, [r7, #8]
 8000cc0:	607a      	str	r2, [r7, #4]
 8000cc2:	210f      	movs	r1, #15
 8000cc4:	187b      	adds	r3, r7, r1
 8000cc6:	1c02      	adds	r2, r0, #0
 8000cc8:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000cca:	68ba      	ldr	r2, [r7, #8]
 8000ccc:	187b      	adds	r3, r7, r1
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	b25b      	sxtb	r3, r3
 8000cd2:	0011      	movs	r1, r2
 8000cd4:	0018      	movs	r0, r3
 8000cd6:	f7ff ff5d 	bl	8000b94 <__NVIC_SetPriority>
}
 8000cda:	46c0      	nop			; (mov r8, r8)
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	b004      	add	sp, #16
 8000ce0:	bd80      	pop	{r7, pc}

08000ce2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ce2:	b580      	push	{r7, lr}
 8000ce4:	b082      	sub	sp, #8
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	0002      	movs	r2, r0
 8000cea:	1dfb      	adds	r3, r7, #7
 8000cec:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000cee:	1dfb      	adds	r3, r7, #7
 8000cf0:	781b      	ldrb	r3, [r3, #0]
 8000cf2:	b25b      	sxtb	r3, r3
 8000cf4:	0018      	movs	r0, r3
 8000cf6:	f7ff ff33 	bl	8000b60 <__NVIC_EnableIRQ>
}
 8000cfa:	46c0      	nop			; (mov r8, r8)
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	b002      	add	sp, #8
 8000d00:	bd80      	pop	{r7, pc}

08000d02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d02:	b580      	push	{r7, lr}
 8000d04:	b082      	sub	sp, #8
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	f7ff ffaf 	bl	8000c70 <SysTick_Config>
 8000d12:	0003      	movs	r3, r0
}
 8000d14:	0018      	movs	r0, r3
 8000d16:	46bd      	mov	sp, r7
 8000d18:	b002      	add	sp, #8
 8000d1a:	bd80      	pop	{r7, pc}

08000d1c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b082      	sub	sp, #8
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d101      	bne.n	8000d2e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e050      	b.n	8000dd0 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2225      	movs	r2, #37	; 0x25
 8000d32:	5c9b      	ldrb	r3, [r3, r2]
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	d008      	beq.n	8000d4c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2204      	movs	r2, #4
 8000d3e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	2224      	movs	r2, #36	; 0x24
 8000d44:	2100      	movs	r1, #0
 8000d46:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000d48:	2301      	movs	r3, #1
 8000d4a:	e041      	b.n	8000dd0 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	210e      	movs	r1, #14
 8000d58:	438a      	bics	r2, r1
 8000d5a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d60:	681a      	ldr	r2, [r3, #0]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d66:	491c      	ldr	r1, [pc, #112]	; (8000dd8 <HAL_DMA_Abort+0xbc>)
 8000d68:	400a      	ands	r2, r1
 8000d6a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	2101      	movs	r1, #1
 8000d78:	438a      	bics	r2, r1
 8000d7a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8000d7c:	4b17      	ldr	r3, [pc, #92]	; (8000ddc <HAL_DMA_Abort+0xc0>)
 8000d7e:	6859      	ldr	r1, [r3, #4]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d84:	221c      	movs	r2, #28
 8000d86:	4013      	ands	r3, r2
 8000d88:	2201      	movs	r2, #1
 8000d8a:	409a      	lsls	r2, r3
 8000d8c:	4b13      	ldr	r3, [pc, #76]	; (8000ddc <HAL_DMA_Abort+0xc0>)
 8000d8e:	430a      	orrs	r2, r1
 8000d90:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d96:	687a      	ldr	r2, [r7, #4]
 8000d98:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8000d9a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d00c      	beq.n	8000dbe <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000dae:	490a      	ldr	r1, [pc, #40]	; (8000dd8 <HAL_DMA_Abort+0xbc>)
 8000db0:	400a      	ands	r2, r1
 8000db2:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000db8:	687a      	ldr	r2, [r7, #4]
 8000dba:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8000dbc:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	2225      	movs	r2, #37	; 0x25
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	2224      	movs	r2, #36	; 0x24
 8000dca:	2100      	movs	r1, #0
 8000dcc:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 8000dce:	2300      	movs	r3, #0
}
 8000dd0:	0018      	movs	r0, r3
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	b002      	add	sp, #8
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	fffffeff 	.word	0xfffffeff
 8000ddc:	40020000 	.word	0x40020000

08000de0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000de8:	210f      	movs	r1, #15
 8000dea:	187b      	adds	r3, r7, r1
 8000dec:	2200      	movs	r2, #0
 8000dee:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2225      	movs	r2, #37	; 0x25
 8000df4:	5c9b      	ldrb	r3, [r3, r2]
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d006      	beq.n	8000e0a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	2204      	movs	r2, #4
 8000e00:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000e02:	187b      	adds	r3, r7, r1
 8000e04:	2201      	movs	r2, #1
 8000e06:	701a      	strb	r2, [r3, #0]
 8000e08:	e049      	b.n	8000e9e <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	210e      	movs	r1, #14
 8000e16:	438a      	bics	r2, r1
 8000e18:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2101      	movs	r1, #1
 8000e26:	438a      	bics	r2, r1
 8000e28:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e34:	491d      	ldr	r1, [pc, #116]	; (8000eac <HAL_DMA_Abort_IT+0xcc>)
 8000e36:	400a      	ands	r2, r1
 8000e38:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8000e3a:	4b1d      	ldr	r3, [pc, #116]	; (8000eb0 <HAL_DMA_Abort_IT+0xd0>)
 8000e3c:	6859      	ldr	r1, [r3, #4]
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e42:	221c      	movs	r2, #28
 8000e44:	4013      	ands	r3, r2
 8000e46:	2201      	movs	r2, #1
 8000e48:	409a      	lsls	r2, r3
 8000e4a:	4b19      	ldr	r3, [pc, #100]	; (8000eb0 <HAL_DMA_Abort_IT+0xd0>)
 8000e4c:	430a      	orrs	r2, r1
 8000e4e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e54:	687a      	ldr	r2, [r7, #4]
 8000e56:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8000e58:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d00c      	beq.n	8000e7c <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e6c:	490f      	ldr	r1, [pc, #60]	; (8000eac <HAL_DMA_Abort_IT+0xcc>)
 8000e6e:	400a      	ands	r2, r1
 8000e70:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000e76:	687a      	ldr	r2, [r7, #4]
 8000e78:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8000e7a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2225      	movs	r2, #37	; 0x25
 8000e80:	2101      	movs	r1, #1
 8000e82:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2224      	movs	r2, #36	; 0x24
 8000e88:	2100      	movs	r1, #0
 8000e8a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d004      	beq.n	8000e9e <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e98:	687a      	ldr	r2, [r7, #4]
 8000e9a:	0010      	movs	r0, r2
 8000e9c:	4798      	blx	r3
    }
  }
  return status;
 8000e9e:	230f      	movs	r3, #15
 8000ea0:	18fb      	adds	r3, r7, r3
 8000ea2:	781b      	ldrb	r3, [r3, #0]
}
 8000ea4:	0018      	movs	r0, r3
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	b004      	add	sp, #16
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	fffffeff 	.word	0xfffffeff
 8000eb0:	40020000 	.word	0x40020000

08000eb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b086      	sub	sp, #24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ec2:	e147      	b.n	8001154 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2101      	movs	r1, #1
 8000eca:	697a      	ldr	r2, [r7, #20]
 8000ecc:	4091      	lsls	r1, r2
 8000ece:	000a      	movs	r2, r1
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d100      	bne.n	8000edc <HAL_GPIO_Init+0x28>
 8000eda:	e138      	b.n	800114e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	2203      	movs	r2, #3
 8000ee2:	4013      	ands	r3, r2
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d005      	beq.n	8000ef4 <HAL_GPIO_Init+0x40>
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	2203      	movs	r2, #3
 8000eee:	4013      	ands	r3, r2
 8000ef0:	2b02      	cmp	r3, #2
 8000ef2:	d130      	bne.n	8000f56 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	689b      	ldr	r3, [r3, #8]
 8000ef8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	005b      	lsls	r3, r3, #1
 8000efe:	2203      	movs	r2, #3
 8000f00:	409a      	lsls	r2, r3
 8000f02:	0013      	movs	r3, r2
 8000f04:	43da      	mvns	r2, r3
 8000f06:	693b      	ldr	r3, [r7, #16]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	68da      	ldr	r2, [r3, #12]
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	005b      	lsls	r3, r3, #1
 8000f14:	409a      	lsls	r2, r3
 8000f16:	0013      	movs	r3, r2
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	685b      	ldr	r3, [r3, #4]
 8000f28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000f2a:	2201      	movs	r2, #1
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	409a      	lsls	r2, r3
 8000f30:	0013      	movs	r3, r2
 8000f32:	43da      	mvns	r2, r3
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	4013      	ands	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	091b      	lsrs	r3, r3, #4
 8000f40:	2201      	movs	r2, #1
 8000f42:	401a      	ands	r2, r3
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	409a      	lsls	r2, r3
 8000f48:	0013      	movs	r3, r2
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	2203      	movs	r2, #3
 8000f5c:	4013      	ands	r3, r2
 8000f5e:	2b03      	cmp	r3, #3
 8000f60:	d017      	beq.n	8000f92 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	68db      	ldr	r3, [r3, #12]
 8000f66:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	005b      	lsls	r3, r3, #1
 8000f6c:	2203      	movs	r2, #3
 8000f6e:	409a      	lsls	r2, r3
 8000f70:	0013      	movs	r3, r2
 8000f72:	43da      	mvns	r2, r3
 8000f74:	693b      	ldr	r3, [r7, #16]
 8000f76:	4013      	ands	r3, r2
 8000f78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	689a      	ldr	r2, [r3, #8]
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	005b      	lsls	r3, r3, #1
 8000f82:	409a      	lsls	r2, r3
 8000f84:	0013      	movs	r3, r2
 8000f86:	693a      	ldr	r2, [r7, #16]
 8000f88:	4313      	orrs	r3, r2
 8000f8a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f92:	683b      	ldr	r3, [r7, #0]
 8000f94:	685b      	ldr	r3, [r3, #4]
 8000f96:	2203      	movs	r2, #3
 8000f98:	4013      	ands	r3, r2
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	d123      	bne.n	8000fe6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f9e:	697b      	ldr	r3, [r7, #20]
 8000fa0:	08da      	lsrs	r2, r3, #3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	3208      	adds	r2, #8
 8000fa6:	0092      	lsls	r2, r2, #2
 8000fa8:	58d3      	ldr	r3, [r2, r3]
 8000faa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	2207      	movs	r2, #7
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	009b      	lsls	r3, r3, #2
 8000fb4:	220f      	movs	r2, #15
 8000fb6:	409a      	lsls	r2, r3
 8000fb8:	0013      	movs	r3, r2
 8000fba:	43da      	mvns	r2, r3
 8000fbc:	693b      	ldr	r3, [r7, #16]
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	691a      	ldr	r2, [r3, #16]
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	2107      	movs	r1, #7
 8000fca:	400b      	ands	r3, r1
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	409a      	lsls	r2, r3
 8000fd0:	0013      	movs	r3, r2
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000fd8:	697b      	ldr	r3, [r7, #20]
 8000fda:	08da      	lsrs	r2, r3, #3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	3208      	adds	r2, #8
 8000fe0:	0092      	lsls	r2, r2, #2
 8000fe2:	6939      	ldr	r1, [r7, #16]
 8000fe4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	005b      	lsls	r3, r3, #1
 8000ff0:	2203      	movs	r2, #3
 8000ff2:	409a      	lsls	r2, r3
 8000ff4:	0013      	movs	r3, r2
 8000ff6:	43da      	mvns	r2, r3
 8000ff8:	693b      	ldr	r3, [r7, #16]
 8000ffa:	4013      	ands	r3, r2
 8000ffc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	2203      	movs	r2, #3
 8001004:	401a      	ands	r2, r3
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	409a      	lsls	r2, r3
 800100c:	0013      	movs	r3, r2
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	4313      	orrs	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685a      	ldr	r2, [r3, #4]
 800101e:	23c0      	movs	r3, #192	; 0xc0
 8001020:	029b      	lsls	r3, r3, #10
 8001022:	4013      	ands	r3, r2
 8001024:	d100      	bne.n	8001028 <HAL_GPIO_Init+0x174>
 8001026:	e092      	b.n	800114e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001028:	4a50      	ldr	r2, [pc, #320]	; (800116c <HAL_GPIO_Init+0x2b8>)
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	089b      	lsrs	r3, r3, #2
 800102e:	3318      	adds	r3, #24
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	589b      	ldr	r3, [r3, r2]
 8001034:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001036:	697b      	ldr	r3, [r7, #20]
 8001038:	2203      	movs	r2, #3
 800103a:	4013      	ands	r3, r2
 800103c:	00db      	lsls	r3, r3, #3
 800103e:	220f      	movs	r2, #15
 8001040:	409a      	lsls	r2, r3
 8001042:	0013      	movs	r3, r2
 8001044:	43da      	mvns	r2, r3
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	4013      	ands	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800104c:	687a      	ldr	r2, [r7, #4]
 800104e:	23a0      	movs	r3, #160	; 0xa0
 8001050:	05db      	lsls	r3, r3, #23
 8001052:	429a      	cmp	r2, r3
 8001054:	d013      	beq.n	800107e <HAL_GPIO_Init+0x1ca>
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4a45      	ldr	r2, [pc, #276]	; (8001170 <HAL_GPIO_Init+0x2bc>)
 800105a:	4293      	cmp	r3, r2
 800105c:	d00d      	beq.n	800107a <HAL_GPIO_Init+0x1c6>
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	4a44      	ldr	r2, [pc, #272]	; (8001174 <HAL_GPIO_Init+0x2c0>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d007      	beq.n	8001076 <HAL_GPIO_Init+0x1c2>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4a43      	ldr	r2, [pc, #268]	; (8001178 <HAL_GPIO_Init+0x2c4>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d101      	bne.n	8001072 <HAL_GPIO_Init+0x1be>
 800106e:	2303      	movs	r3, #3
 8001070:	e006      	b.n	8001080 <HAL_GPIO_Init+0x1cc>
 8001072:	2305      	movs	r3, #5
 8001074:	e004      	b.n	8001080 <HAL_GPIO_Init+0x1cc>
 8001076:	2302      	movs	r3, #2
 8001078:	e002      	b.n	8001080 <HAL_GPIO_Init+0x1cc>
 800107a:	2301      	movs	r3, #1
 800107c:	e000      	b.n	8001080 <HAL_GPIO_Init+0x1cc>
 800107e:	2300      	movs	r3, #0
 8001080:	697a      	ldr	r2, [r7, #20]
 8001082:	2103      	movs	r1, #3
 8001084:	400a      	ands	r2, r1
 8001086:	00d2      	lsls	r2, r2, #3
 8001088:	4093      	lsls	r3, r2
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	4313      	orrs	r3, r2
 800108e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001090:	4936      	ldr	r1, [pc, #216]	; (800116c <HAL_GPIO_Init+0x2b8>)
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	089b      	lsrs	r3, r3, #2
 8001096:	3318      	adds	r3, #24
 8001098:	009b      	lsls	r3, r3, #2
 800109a:	693a      	ldr	r2, [r7, #16]
 800109c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800109e:	4b33      	ldr	r3, [pc, #204]	; (800116c <HAL_GPIO_Init+0x2b8>)
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	43da      	mvns	r2, r3
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	4013      	ands	r3, r2
 80010ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	685a      	ldr	r2, [r3, #4]
 80010b2:	2380      	movs	r3, #128	; 0x80
 80010b4:	035b      	lsls	r3, r3, #13
 80010b6:	4013      	ands	r3, r2
 80010b8:	d003      	beq.n	80010c2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80010ba:	693a      	ldr	r2, [r7, #16]
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	4313      	orrs	r3, r2
 80010c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80010c2:	4b2a      	ldr	r3, [pc, #168]	; (800116c <HAL_GPIO_Init+0x2b8>)
 80010c4:	693a      	ldr	r2, [r7, #16]
 80010c6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80010c8:	4b28      	ldr	r3, [pc, #160]	; (800116c <HAL_GPIO_Init+0x2b8>)
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	43da      	mvns	r2, r3
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	4013      	ands	r3, r2
 80010d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685a      	ldr	r2, [r3, #4]
 80010dc:	2380      	movs	r3, #128	; 0x80
 80010de:	039b      	lsls	r3, r3, #14
 80010e0:	4013      	ands	r3, r2
 80010e2:	d003      	beq.n	80010ec <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80010e4:	693a      	ldr	r2, [r7, #16]
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	4313      	orrs	r3, r2
 80010ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010ec:	4b1f      	ldr	r3, [pc, #124]	; (800116c <HAL_GPIO_Init+0x2b8>)
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80010f2:	4a1e      	ldr	r2, [pc, #120]	; (800116c <HAL_GPIO_Init+0x2b8>)
 80010f4:	2384      	movs	r3, #132	; 0x84
 80010f6:	58d3      	ldr	r3, [r2, r3]
 80010f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	43da      	mvns	r2, r3
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	4013      	ands	r3, r2
 8001102:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001104:	683b      	ldr	r3, [r7, #0]
 8001106:	685a      	ldr	r2, [r3, #4]
 8001108:	2380      	movs	r3, #128	; 0x80
 800110a:	029b      	lsls	r3, r3, #10
 800110c:	4013      	ands	r3, r2
 800110e:	d003      	beq.n	8001118 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001110:	693a      	ldr	r2, [r7, #16]
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	4313      	orrs	r3, r2
 8001116:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001118:	4914      	ldr	r1, [pc, #80]	; (800116c <HAL_GPIO_Init+0x2b8>)
 800111a:	2284      	movs	r2, #132	; 0x84
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001120:	4a12      	ldr	r2, [pc, #72]	; (800116c <HAL_GPIO_Init+0x2b8>)
 8001122:	2380      	movs	r3, #128	; 0x80
 8001124:	58d3      	ldr	r3, [r2, r3]
 8001126:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	43da      	mvns	r2, r3
 800112c:	693b      	ldr	r3, [r7, #16]
 800112e:	4013      	ands	r3, r2
 8001130:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685a      	ldr	r2, [r3, #4]
 8001136:	2380      	movs	r3, #128	; 0x80
 8001138:	025b      	lsls	r3, r3, #9
 800113a:	4013      	ands	r3, r2
 800113c:	d003      	beq.n	8001146 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	4313      	orrs	r3, r2
 8001144:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001146:	4909      	ldr	r1, [pc, #36]	; (800116c <HAL_GPIO_Init+0x2b8>)
 8001148:	2280      	movs	r2, #128	; 0x80
 800114a:	693b      	ldr	r3, [r7, #16]
 800114c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	3301      	adds	r3, #1
 8001152:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	681a      	ldr	r2, [r3, #0]
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	40da      	lsrs	r2, r3
 800115c:	1e13      	subs	r3, r2, #0
 800115e:	d000      	beq.n	8001162 <HAL_GPIO_Init+0x2ae>
 8001160:	e6b0      	b.n	8000ec4 <HAL_GPIO_Init+0x10>
  }
}
 8001162:	46c0      	nop			; (mov r8, r8)
 8001164:	46c0      	nop			; (mov r8, r8)
 8001166:	46bd      	mov	sp, r7
 8001168:	b006      	add	sp, #24
 800116a:	bd80      	pop	{r7, pc}
 800116c:	40021800 	.word	0x40021800
 8001170:	50000400 	.word	0x50000400
 8001174:	50000800 	.word	0x50000800
 8001178:	50000c00 	.word	0x50000c00

0800117c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	0008      	movs	r0, r1
 8001186:	0011      	movs	r1, r2
 8001188:	1cbb      	adds	r3, r7, #2
 800118a:	1c02      	adds	r2, r0, #0
 800118c:	801a      	strh	r2, [r3, #0]
 800118e:	1c7b      	adds	r3, r7, #1
 8001190:	1c0a      	adds	r2, r1, #0
 8001192:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001194:	1c7b      	adds	r3, r7, #1
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d004      	beq.n	80011a6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800119c:	1cbb      	adds	r3, r7, #2
 800119e:	881a      	ldrh	r2, [r3, #0]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80011a4:	e003      	b.n	80011ae <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80011a6:	1cbb      	adds	r3, r7, #2
 80011a8:	881a      	ldrh	r2, [r3, #0]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	629a      	str	r2, [r3, #40]	; 0x28
}
 80011ae:	46c0      	nop			; (mov r8, r8)
 80011b0:	46bd      	mov	sp, r7
 80011b2:	b002      	add	sp, #8
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b084      	sub	sp, #16
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	000a      	movs	r2, r1
 80011c0:	1cbb      	adds	r3, r7, #2
 80011c2:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	695b      	ldr	r3, [r3, #20]
 80011c8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80011ca:	1cbb      	adds	r3, r7, #2
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	68fa      	ldr	r2, [r7, #12]
 80011d0:	4013      	ands	r3, r2
 80011d2:	041a      	lsls	r2, r3, #16
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	43db      	mvns	r3, r3
 80011d8:	1cb9      	adds	r1, r7, #2
 80011da:	8809      	ldrh	r1, [r1, #0]
 80011dc:	400b      	ands	r3, r1
 80011de:	431a      	orrs	r2, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	619a      	str	r2, [r3, #24]
}
 80011e4:	46c0      	nop			; (mov r8, r8)
 80011e6:	46bd      	mov	sp, r7
 80011e8:	b004      	add	sp, #16
 80011ea:	bd80      	pop	{r7, pc}

080011ec <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80011f4:	4b19      	ldr	r3, [pc, #100]	; (800125c <HAL_PWREx_ControlVoltageScaling+0x70>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a19      	ldr	r2, [pc, #100]	; (8001260 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80011fa:	4013      	ands	r3, r2
 80011fc:	0019      	movs	r1, r3
 80011fe:	4b17      	ldr	r3, [pc, #92]	; (800125c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001200:	687a      	ldr	r2, [r7, #4]
 8001202:	430a      	orrs	r2, r1
 8001204:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001206:	687a      	ldr	r2, [r7, #4]
 8001208:	2380      	movs	r3, #128	; 0x80
 800120a:	009b      	lsls	r3, r3, #2
 800120c:	429a      	cmp	r2, r3
 800120e:	d11f      	bne.n	8001250 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001210:	4b14      	ldr	r3, [pc, #80]	; (8001264 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001212:	681a      	ldr	r2, [r3, #0]
 8001214:	0013      	movs	r3, r2
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	189b      	adds	r3, r3, r2
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	4912      	ldr	r1, [pc, #72]	; (8001268 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800121e:	0018      	movs	r0, r3
 8001220:	f7fe ff76 	bl	8000110 <__udivsi3>
 8001224:	0003      	movs	r3, r0
 8001226:	3301      	adds	r3, #1
 8001228:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800122a:	e008      	b.n	800123e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800122c:	68fb      	ldr	r3, [r7, #12]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d003      	beq.n	800123a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	3b01      	subs	r3, #1
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	e001      	b.n	800123e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800123a:	2303      	movs	r3, #3
 800123c:	e009      	b.n	8001252 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800123e:	4b07      	ldr	r3, [pc, #28]	; (800125c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001240:	695a      	ldr	r2, [r3, #20]
 8001242:	2380      	movs	r3, #128	; 0x80
 8001244:	00db      	lsls	r3, r3, #3
 8001246:	401a      	ands	r2, r3
 8001248:	2380      	movs	r3, #128	; 0x80
 800124a:	00db      	lsls	r3, r3, #3
 800124c:	429a      	cmp	r2, r3
 800124e:	d0ed      	beq.n	800122c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001250:	2300      	movs	r3, #0
}
 8001252:	0018      	movs	r0, r3
 8001254:	46bd      	mov	sp, r7
 8001256:	b004      	add	sp, #16
 8001258:	bd80      	pop	{r7, pc}
 800125a:	46c0      	nop			; (mov r8, r8)
 800125c:	40007000 	.word	0x40007000
 8001260:	fffff9ff 	.word	0xfffff9ff
 8001264:	200000d0 	.word	0x200000d0
 8001268:	000f4240 	.word	0x000f4240

0800126c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001270:	4b03      	ldr	r3, [pc, #12]	; (8001280 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001272:	689a      	ldr	r2, [r3, #8]
 8001274:	23e0      	movs	r3, #224	; 0xe0
 8001276:	01db      	lsls	r3, r3, #7
 8001278:	4013      	ands	r3, r2
}
 800127a:	0018      	movs	r0, r3
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	40021000 	.word	0x40021000

08001284 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b088      	sub	sp, #32
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2b00      	cmp	r3, #0
 8001290:	d101      	bne.n	8001296 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e2f3      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	2201      	movs	r2, #1
 800129c:	4013      	ands	r3, r2
 800129e:	d100      	bne.n	80012a2 <HAL_RCC_OscConfig+0x1e>
 80012a0:	e07c      	b.n	800139c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80012a2:	4bc3      	ldr	r3, [pc, #780]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	2238      	movs	r2, #56	; 0x38
 80012a8:	4013      	ands	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80012ac:	4bc0      	ldr	r3, [pc, #768]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 80012ae:	68db      	ldr	r3, [r3, #12]
 80012b0:	2203      	movs	r2, #3
 80012b2:	4013      	ands	r3, r2
 80012b4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80012b6:	69bb      	ldr	r3, [r7, #24]
 80012b8:	2b10      	cmp	r3, #16
 80012ba:	d102      	bne.n	80012c2 <HAL_RCC_OscConfig+0x3e>
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	2b03      	cmp	r3, #3
 80012c0:	d002      	beq.n	80012c8 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	2b08      	cmp	r3, #8
 80012c6:	d10b      	bne.n	80012e0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c8:	4bb9      	ldr	r3, [pc, #740]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	2380      	movs	r3, #128	; 0x80
 80012ce:	029b      	lsls	r3, r3, #10
 80012d0:	4013      	ands	r3, r2
 80012d2:	d062      	beq.n	800139a <HAL_RCC_OscConfig+0x116>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d15e      	bne.n	800139a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80012dc:	2301      	movs	r3, #1
 80012de:	e2ce      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685a      	ldr	r2, [r3, #4]
 80012e4:	2380      	movs	r3, #128	; 0x80
 80012e6:	025b      	lsls	r3, r3, #9
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d107      	bne.n	80012fc <HAL_RCC_OscConfig+0x78>
 80012ec:	4bb0      	ldr	r3, [pc, #704]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	4baf      	ldr	r3, [pc, #700]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 80012f2:	2180      	movs	r1, #128	; 0x80
 80012f4:	0249      	lsls	r1, r1, #9
 80012f6:	430a      	orrs	r2, r1
 80012f8:	601a      	str	r2, [r3, #0]
 80012fa:	e020      	b.n	800133e <HAL_RCC_OscConfig+0xba>
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	685a      	ldr	r2, [r3, #4]
 8001300:	23a0      	movs	r3, #160	; 0xa0
 8001302:	02db      	lsls	r3, r3, #11
 8001304:	429a      	cmp	r2, r3
 8001306:	d10e      	bne.n	8001326 <HAL_RCC_OscConfig+0xa2>
 8001308:	4ba9      	ldr	r3, [pc, #676]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 800130a:	681a      	ldr	r2, [r3, #0]
 800130c:	4ba8      	ldr	r3, [pc, #672]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 800130e:	2180      	movs	r1, #128	; 0x80
 8001310:	02c9      	lsls	r1, r1, #11
 8001312:	430a      	orrs	r2, r1
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	4ba6      	ldr	r3, [pc, #664]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	4ba5      	ldr	r3, [pc, #660]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 800131c:	2180      	movs	r1, #128	; 0x80
 800131e:	0249      	lsls	r1, r1, #9
 8001320:	430a      	orrs	r2, r1
 8001322:	601a      	str	r2, [r3, #0]
 8001324:	e00b      	b.n	800133e <HAL_RCC_OscConfig+0xba>
 8001326:	4ba2      	ldr	r3, [pc, #648]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001328:	681a      	ldr	r2, [r3, #0]
 800132a:	4ba1      	ldr	r3, [pc, #644]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 800132c:	49a1      	ldr	r1, [pc, #644]	; (80015b4 <HAL_RCC_OscConfig+0x330>)
 800132e:	400a      	ands	r2, r1
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	4b9f      	ldr	r3, [pc, #636]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001334:	681a      	ldr	r2, [r3, #0]
 8001336:	4b9e      	ldr	r3, [pc, #632]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001338:	499f      	ldr	r1, [pc, #636]	; (80015b8 <HAL_RCC_OscConfig+0x334>)
 800133a:	400a      	ands	r2, r1
 800133c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d014      	beq.n	8001370 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001346:	f7ff fc01 	bl	8000b4c <HAL_GetTick>
 800134a:	0003      	movs	r3, r0
 800134c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800134e:	e008      	b.n	8001362 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001350:	f7ff fbfc 	bl	8000b4c <HAL_GetTick>
 8001354:	0002      	movs	r2, r0
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	1ad3      	subs	r3, r2, r3
 800135a:	2b64      	cmp	r3, #100	; 0x64
 800135c:	d901      	bls.n	8001362 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800135e:	2303      	movs	r3, #3
 8001360:	e28d      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001362:	4b93      	ldr	r3, [pc, #588]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001364:	681a      	ldr	r2, [r3, #0]
 8001366:	2380      	movs	r3, #128	; 0x80
 8001368:	029b      	lsls	r3, r3, #10
 800136a:	4013      	ands	r3, r2
 800136c:	d0f0      	beq.n	8001350 <HAL_RCC_OscConfig+0xcc>
 800136e:	e015      	b.n	800139c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001370:	f7ff fbec 	bl	8000b4c <HAL_GetTick>
 8001374:	0003      	movs	r3, r0
 8001376:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001378:	e008      	b.n	800138c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800137a:	f7ff fbe7 	bl	8000b4c <HAL_GetTick>
 800137e:	0002      	movs	r2, r0
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	1ad3      	subs	r3, r2, r3
 8001384:	2b64      	cmp	r3, #100	; 0x64
 8001386:	d901      	bls.n	800138c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001388:	2303      	movs	r3, #3
 800138a:	e278      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800138c:	4b88      	ldr	r3, [pc, #544]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 800138e:	681a      	ldr	r2, [r3, #0]
 8001390:	2380      	movs	r3, #128	; 0x80
 8001392:	029b      	lsls	r3, r3, #10
 8001394:	4013      	ands	r3, r2
 8001396:	d1f0      	bne.n	800137a <HAL_RCC_OscConfig+0xf6>
 8001398:	e000      	b.n	800139c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800139a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2202      	movs	r2, #2
 80013a2:	4013      	ands	r3, r2
 80013a4:	d100      	bne.n	80013a8 <HAL_RCC_OscConfig+0x124>
 80013a6:	e099      	b.n	80014dc <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80013a8:	4b81      	ldr	r3, [pc, #516]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	2238      	movs	r2, #56	; 0x38
 80013ae:	4013      	ands	r3, r2
 80013b0:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80013b2:	4b7f      	ldr	r3, [pc, #508]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 80013b4:	68db      	ldr	r3, [r3, #12]
 80013b6:	2203      	movs	r2, #3
 80013b8:	4013      	ands	r3, r2
 80013ba:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80013bc:	69bb      	ldr	r3, [r7, #24]
 80013be:	2b10      	cmp	r3, #16
 80013c0:	d102      	bne.n	80013c8 <HAL_RCC_OscConfig+0x144>
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d002      	beq.n	80013ce <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d135      	bne.n	800143a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80013ce:	4b78      	ldr	r3, [pc, #480]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	2380      	movs	r3, #128	; 0x80
 80013d4:	00db      	lsls	r3, r3, #3
 80013d6:	4013      	ands	r3, r2
 80013d8:	d005      	beq.n	80013e6 <HAL_RCC_OscConfig+0x162>
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	68db      	ldr	r3, [r3, #12]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d101      	bne.n	80013e6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e24b      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013e6:	4b72      	ldr	r3, [pc, #456]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	4a74      	ldr	r2, [pc, #464]	; (80015bc <HAL_RCC_OscConfig+0x338>)
 80013ec:	4013      	ands	r3, r2
 80013ee:	0019      	movs	r1, r3
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	695b      	ldr	r3, [r3, #20]
 80013f4:	021a      	lsls	r2, r3, #8
 80013f6:	4b6e      	ldr	r3, [pc, #440]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 80013f8:	430a      	orrs	r2, r1
 80013fa:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013fc:	69bb      	ldr	r3, [r7, #24]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d112      	bne.n	8001428 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001402:	4b6b      	ldr	r3, [pc, #428]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a6e      	ldr	r2, [pc, #440]	; (80015c0 <HAL_RCC_OscConfig+0x33c>)
 8001408:	4013      	ands	r3, r2
 800140a:	0019      	movs	r1, r3
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	691a      	ldr	r2, [r3, #16]
 8001410:	4b67      	ldr	r3, [pc, #412]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001412:	430a      	orrs	r2, r1
 8001414:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001416:	4b66      	ldr	r3, [pc, #408]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	0adb      	lsrs	r3, r3, #11
 800141c:	2207      	movs	r2, #7
 800141e:	4013      	ands	r3, r2
 8001420:	4a68      	ldr	r2, [pc, #416]	; (80015c4 <HAL_RCC_OscConfig+0x340>)
 8001422:	40da      	lsrs	r2, r3
 8001424:	4b68      	ldr	r3, [pc, #416]	; (80015c8 <HAL_RCC_OscConfig+0x344>)
 8001426:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001428:	4b68      	ldr	r3, [pc, #416]	; (80015cc <HAL_RCC_OscConfig+0x348>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	0018      	movs	r0, r3
 800142e:	f7ff fb31 	bl	8000a94 <HAL_InitTick>
 8001432:	1e03      	subs	r3, r0, #0
 8001434:	d051      	beq.n	80014da <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e221      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	68db      	ldr	r3, [r3, #12]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d030      	beq.n	80014a4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001442:	4b5b      	ldr	r3, [pc, #364]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a5e      	ldr	r2, [pc, #376]	; (80015c0 <HAL_RCC_OscConfig+0x33c>)
 8001448:	4013      	ands	r3, r2
 800144a:	0019      	movs	r1, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	691a      	ldr	r2, [r3, #16]
 8001450:	4b57      	ldr	r3, [pc, #348]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001452:	430a      	orrs	r2, r1
 8001454:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001456:	4b56      	ldr	r3, [pc, #344]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001458:	681a      	ldr	r2, [r3, #0]
 800145a:	4b55      	ldr	r3, [pc, #340]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 800145c:	2180      	movs	r1, #128	; 0x80
 800145e:	0049      	lsls	r1, r1, #1
 8001460:	430a      	orrs	r2, r1
 8001462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001464:	f7ff fb72 	bl	8000b4c <HAL_GetTick>
 8001468:	0003      	movs	r3, r0
 800146a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800146c:	e008      	b.n	8001480 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800146e:	f7ff fb6d 	bl	8000b4c <HAL_GetTick>
 8001472:	0002      	movs	r2, r0
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	2b02      	cmp	r3, #2
 800147a:	d901      	bls.n	8001480 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800147c:	2303      	movs	r3, #3
 800147e:	e1fe      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001480:	4b4b      	ldr	r3, [pc, #300]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	2380      	movs	r3, #128	; 0x80
 8001486:	00db      	lsls	r3, r3, #3
 8001488:	4013      	ands	r3, r2
 800148a:	d0f0      	beq.n	800146e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800148c:	4b48      	ldr	r3, [pc, #288]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	4a4a      	ldr	r2, [pc, #296]	; (80015bc <HAL_RCC_OscConfig+0x338>)
 8001492:	4013      	ands	r3, r2
 8001494:	0019      	movs	r1, r3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	695b      	ldr	r3, [r3, #20]
 800149a:	021a      	lsls	r2, r3, #8
 800149c:	4b44      	ldr	r3, [pc, #272]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 800149e:	430a      	orrs	r2, r1
 80014a0:	605a      	str	r2, [r3, #4]
 80014a2:	e01b      	b.n	80014dc <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80014a4:	4b42      	ldr	r3, [pc, #264]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 80014a6:	681a      	ldr	r2, [r3, #0]
 80014a8:	4b41      	ldr	r3, [pc, #260]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 80014aa:	4949      	ldr	r1, [pc, #292]	; (80015d0 <HAL_RCC_OscConfig+0x34c>)
 80014ac:	400a      	ands	r2, r1
 80014ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014b0:	f7ff fb4c 	bl	8000b4c <HAL_GetTick>
 80014b4:	0003      	movs	r3, r0
 80014b6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014b8:	e008      	b.n	80014cc <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014ba:	f7ff fb47 	bl	8000b4c <HAL_GetTick>
 80014be:	0002      	movs	r2, r0
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d901      	bls.n	80014cc <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e1d8      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014cc:	4b38      	ldr	r3, [pc, #224]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	2380      	movs	r3, #128	; 0x80
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	4013      	ands	r3, r2
 80014d6:	d1f0      	bne.n	80014ba <HAL_RCC_OscConfig+0x236>
 80014d8:	e000      	b.n	80014dc <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80014da:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2208      	movs	r2, #8
 80014e2:	4013      	ands	r3, r2
 80014e4:	d047      	beq.n	8001576 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80014e6:	4b32      	ldr	r3, [pc, #200]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	2238      	movs	r2, #56	; 0x38
 80014ec:	4013      	ands	r3, r2
 80014ee:	2b18      	cmp	r3, #24
 80014f0:	d10a      	bne.n	8001508 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 80014f2:	4b2f      	ldr	r3, [pc, #188]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 80014f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014f6:	2202      	movs	r2, #2
 80014f8:	4013      	ands	r3, r2
 80014fa:	d03c      	beq.n	8001576 <HAL_RCC_OscConfig+0x2f2>
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	699b      	ldr	r3, [r3, #24]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d138      	bne.n	8001576 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001504:	2301      	movs	r3, #1
 8001506:	e1ba      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	699b      	ldr	r3, [r3, #24]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d019      	beq.n	8001544 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001510:	4b27      	ldr	r3, [pc, #156]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001512:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001514:	4b26      	ldr	r3, [pc, #152]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001516:	2101      	movs	r1, #1
 8001518:	430a      	orrs	r2, r1
 800151a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800151c:	f7ff fb16 	bl	8000b4c <HAL_GetTick>
 8001520:	0003      	movs	r3, r0
 8001522:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001524:	e008      	b.n	8001538 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001526:	f7ff fb11 	bl	8000b4c <HAL_GetTick>
 800152a:	0002      	movs	r2, r0
 800152c:	693b      	ldr	r3, [r7, #16]
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	2b02      	cmp	r3, #2
 8001532:	d901      	bls.n	8001538 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001534:	2303      	movs	r3, #3
 8001536:	e1a2      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001538:	4b1d      	ldr	r3, [pc, #116]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 800153a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800153c:	2202      	movs	r2, #2
 800153e:	4013      	ands	r3, r2
 8001540:	d0f1      	beq.n	8001526 <HAL_RCC_OscConfig+0x2a2>
 8001542:	e018      	b.n	8001576 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001544:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001546:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001548:	4b19      	ldr	r3, [pc, #100]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 800154a:	2101      	movs	r1, #1
 800154c:	438a      	bics	r2, r1
 800154e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001550:	f7ff fafc 	bl	8000b4c <HAL_GetTick>
 8001554:	0003      	movs	r3, r0
 8001556:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001558:	e008      	b.n	800156c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800155a:	f7ff faf7 	bl	8000b4c <HAL_GetTick>
 800155e:	0002      	movs	r2, r0
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	1ad3      	subs	r3, r2, r3
 8001564:	2b02      	cmp	r3, #2
 8001566:	d901      	bls.n	800156c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001568:	2303      	movs	r3, #3
 800156a:	e188      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800156c:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 800156e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001570:	2202      	movs	r2, #2
 8001572:	4013      	ands	r3, r2
 8001574:	d1f1      	bne.n	800155a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	2204      	movs	r2, #4
 800157c:	4013      	ands	r3, r2
 800157e:	d100      	bne.n	8001582 <HAL_RCC_OscConfig+0x2fe>
 8001580:	e0c6      	b.n	8001710 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001582:	231f      	movs	r3, #31
 8001584:	18fb      	adds	r3, r7, r3
 8001586:	2200      	movs	r2, #0
 8001588:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800158a:	4b09      	ldr	r3, [pc, #36]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	2238      	movs	r2, #56	; 0x38
 8001590:	4013      	ands	r3, r2
 8001592:	2b20      	cmp	r3, #32
 8001594:	d11e      	bne.n	80015d4 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001596:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <HAL_RCC_OscConfig+0x32c>)
 8001598:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800159a:	2202      	movs	r2, #2
 800159c:	4013      	ands	r3, r2
 800159e:	d100      	bne.n	80015a2 <HAL_RCC_OscConfig+0x31e>
 80015a0:	e0b6      	b.n	8001710 <HAL_RCC_OscConfig+0x48c>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	689b      	ldr	r3, [r3, #8]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d000      	beq.n	80015ac <HAL_RCC_OscConfig+0x328>
 80015aa:	e0b1      	b.n	8001710 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	e166      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
 80015b0:	40021000 	.word	0x40021000
 80015b4:	fffeffff 	.word	0xfffeffff
 80015b8:	fffbffff 	.word	0xfffbffff
 80015bc:	ffff80ff 	.word	0xffff80ff
 80015c0:	ffffc7ff 	.word	0xffffc7ff
 80015c4:	00f42400 	.word	0x00f42400
 80015c8:	200000d0 	.word	0x200000d0
 80015cc:	200000d4 	.word	0x200000d4
 80015d0:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80015d4:	4bac      	ldr	r3, [pc, #688]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 80015d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80015d8:	2380      	movs	r3, #128	; 0x80
 80015da:	055b      	lsls	r3, r3, #21
 80015dc:	4013      	ands	r3, r2
 80015de:	d101      	bne.n	80015e4 <HAL_RCC_OscConfig+0x360>
 80015e0:	2301      	movs	r3, #1
 80015e2:	e000      	b.n	80015e6 <HAL_RCC_OscConfig+0x362>
 80015e4:	2300      	movs	r3, #0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d011      	beq.n	800160e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80015ea:	4ba7      	ldr	r3, [pc, #668]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 80015ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80015ee:	4ba6      	ldr	r3, [pc, #664]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 80015f0:	2180      	movs	r1, #128	; 0x80
 80015f2:	0549      	lsls	r1, r1, #21
 80015f4:	430a      	orrs	r2, r1
 80015f6:	63da      	str	r2, [r3, #60]	; 0x3c
 80015f8:	4ba3      	ldr	r3, [pc, #652]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 80015fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80015fc:	2380      	movs	r3, #128	; 0x80
 80015fe:	055b      	lsls	r3, r3, #21
 8001600:	4013      	ands	r3, r2
 8001602:	60fb      	str	r3, [r7, #12]
 8001604:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001606:	231f      	movs	r3, #31
 8001608:	18fb      	adds	r3, r7, r3
 800160a:	2201      	movs	r2, #1
 800160c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800160e:	4b9f      	ldr	r3, [pc, #636]	; (800188c <HAL_RCC_OscConfig+0x608>)
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	2380      	movs	r3, #128	; 0x80
 8001614:	005b      	lsls	r3, r3, #1
 8001616:	4013      	ands	r3, r2
 8001618:	d11a      	bne.n	8001650 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800161a:	4b9c      	ldr	r3, [pc, #624]	; (800188c <HAL_RCC_OscConfig+0x608>)
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	4b9b      	ldr	r3, [pc, #620]	; (800188c <HAL_RCC_OscConfig+0x608>)
 8001620:	2180      	movs	r1, #128	; 0x80
 8001622:	0049      	lsls	r1, r1, #1
 8001624:	430a      	orrs	r2, r1
 8001626:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001628:	f7ff fa90 	bl	8000b4c <HAL_GetTick>
 800162c:	0003      	movs	r3, r0
 800162e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001630:	e008      	b.n	8001644 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001632:	f7ff fa8b 	bl	8000b4c <HAL_GetTick>
 8001636:	0002      	movs	r2, r0
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	1ad3      	subs	r3, r2, r3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d901      	bls.n	8001644 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001640:	2303      	movs	r3, #3
 8001642:	e11c      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001644:	4b91      	ldr	r3, [pc, #580]	; (800188c <HAL_RCC_OscConfig+0x608>)
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	2380      	movs	r3, #128	; 0x80
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	4013      	ands	r3, r2
 800164e:	d0f0      	beq.n	8001632 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	689b      	ldr	r3, [r3, #8]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d106      	bne.n	8001666 <HAL_RCC_OscConfig+0x3e2>
 8001658:	4b8b      	ldr	r3, [pc, #556]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 800165a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800165c:	4b8a      	ldr	r3, [pc, #552]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 800165e:	2101      	movs	r1, #1
 8001660:	430a      	orrs	r2, r1
 8001662:	65da      	str	r2, [r3, #92]	; 0x5c
 8001664:	e01c      	b.n	80016a0 <HAL_RCC_OscConfig+0x41c>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	2b05      	cmp	r3, #5
 800166c:	d10c      	bne.n	8001688 <HAL_RCC_OscConfig+0x404>
 800166e:	4b86      	ldr	r3, [pc, #536]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 8001670:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001672:	4b85      	ldr	r3, [pc, #532]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 8001674:	2104      	movs	r1, #4
 8001676:	430a      	orrs	r2, r1
 8001678:	65da      	str	r2, [r3, #92]	; 0x5c
 800167a:	4b83      	ldr	r3, [pc, #524]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 800167c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800167e:	4b82      	ldr	r3, [pc, #520]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 8001680:	2101      	movs	r1, #1
 8001682:	430a      	orrs	r2, r1
 8001684:	65da      	str	r2, [r3, #92]	; 0x5c
 8001686:	e00b      	b.n	80016a0 <HAL_RCC_OscConfig+0x41c>
 8001688:	4b7f      	ldr	r3, [pc, #508]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 800168a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800168c:	4b7e      	ldr	r3, [pc, #504]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 800168e:	2101      	movs	r1, #1
 8001690:	438a      	bics	r2, r1
 8001692:	65da      	str	r2, [r3, #92]	; 0x5c
 8001694:	4b7c      	ldr	r3, [pc, #496]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 8001696:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001698:	4b7b      	ldr	r3, [pc, #492]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 800169a:	2104      	movs	r1, #4
 800169c:	438a      	bics	r2, r1
 800169e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d014      	beq.n	80016d2 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016a8:	f7ff fa50 	bl	8000b4c <HAL_GetTick>
 80016ac:	0003      	movs	r3, r0
 80016ae:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016b0:	e009      	b.n	80016c6 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016b2:	f7ff fa4b 	bl	8000b4c <HAL_GetTick>
 80016b6:	0002      	movs	r2, r0
 80016b8:	693b      	ldr	r3, [r7, #16]
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	4a74      	ldr	r2, [pc, #464]	; (8001890 <HAL_RCC_OscConfig+0x60c>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d901      	bls.n	80016c6 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80016c2:	2303      	movs	r3, #3
 80016c4:	e0db      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016c6:	4b70      	ldr	r3, [pc, #448]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 80016c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016ca:	2202      	movs	r2, #2
 80016cc:	4013      	ands	r3, r2
 80016ce:	d0f0      	beq.n	80016b2 <HAL_RCC_OscConfig+0x42e>
 80016d0:	e013      	b.n	80016fa <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d2:	f7ff fa3b 	bl	8000b4c <HAL_GetTick>
 80016d6:	0003      	movs	r3, r0
 80016d8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016da:	e009      	b.n	80016f0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016dc:	f7ff fa36 	bl	8000b4c <HAL_GetTick>
 80016e0:	0002      	movs	r2, r0
 80016e2:	693b      	ldr	r3, [r7, #16]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	4a6a      	ldr	r2, [pc, #424]	; (8001890 <HAL_RCC_OscConfig+0x60c>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d901      	bls.n	80016f0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80016ec:	2303      	movs	r3, #3
 80016ee:	e0c6      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80016f0:	4b65      	ldr	r3, [pc, #404]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 80016f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016f4:	2202      	movs	r2, #2
 80016f6:	4013      	ands	r3, r2
 80016f8:	d1f0      	bne.n	80016dc <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80016fa:	231f      	movs	r3, #31
 80016fc:	18fb      	adds	r3, r7, r3
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b01      	cmp	r3, #1
 8001702:	d105      	bne.n	8001710 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001704:	4b60      	ldr	r3, [pc, #384]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 8001706:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001708:	4b5f      	ldr	r3, [pc, #380]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 800170a:	4962      	ldr	r1, [pc, #392]	; (8001894 <HAL_RCC_OscConfig+0x610>)
 800170c:	400a      	ands	r2, r1
 800170e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	69db      	ldr	r3, [r3, #28]
 8001714:	2b00      	cmp	r3, #0
 8001716:	d100      	bne.n	800171a <HAL_RCC_OscConfig+0x496>
 8001718:	e0b0      	b.n	800187c <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800171a:	4b5b      	ldr	r3, [pc, #364]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	2238      	movs	r2, #56	; 0x38
 8001720:	4013      	ands	r3, r2
 8001722:	2b10      	cmp	r3, #16
 8001724:	d100      	bne.n	8001728 <HAL_RCC_OscConfig+0x4a4>
 8001726:	e078      	b.n	800181a <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	69db      	ldr	r3, [r3, #28]
 800172c:	2b02      	cmp	r3, #2
 800172e:	d153      	bne.n	80017d8 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001730:	4b55      	ldr	r3, [pc, #340]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	4b54      	ldr	r3, [pc, #336]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 8001736:	4958      	ldr	r1, [pc, #352]	; (8001898 <HAL_RCC_OscConfig+0x614>)
 8001738:	400a      	ands	r2, r1
 800173a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800173c:	f7ff fa06 	bl	8000b4c <HAL_GetTick>
 8001740:	0003      	movs	r3, r0
 8001742:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001744:	e008      	b.n	8001758 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001746:	f7ff fa01 	bl	8000b4c <HAL_GetTick>
 800174a:	0002      	movs	r2, r0
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	2b02      	cmp	r3, #2
 8001752:	d901      	bls.n	8001758 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001754:	2303      	movs	r3, #3
 8001756:	e092      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001758:	4b4b      	ldr	r3, [pc, #300]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	2380      	movs	r3, #128	; 0x80
 800175e:	049b      	lsls	r3, r3, #18
 8001760:	4013      	ands	r3, r2
 8001762:	d1f0      	bne.n	8001746 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001764:	4b48      	ldr	r3, [pc, #288]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	4a4c      	ldr	r2, [pc, #304]	; (800189c <HAL_RCC_OscConfig+0x618>)
 800176a:	4013      	ands	r3, r2
 800176c:	0019      	movs	r1, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a1a      	ldr	r2, [r3, #32]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001776:	431a      	orrs	r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800177c:	021b      	lsls	r3, r3, #8
 800177e:	431a      	orrs	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001784:	431a      	orrs	r2, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	431a      	orrs	r2, r3
 800178c:	4b3e      	ldr	r3, [pc, #248]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 800178e:	430a      	orrs	r2, r1
 8001790:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001792:	4b3d      	ldr	r3, [pc, #244]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	4b3c      	ldr	r3, [pc, #240]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 8001798:	2180      	movs	r1, #128	; 0x80
 800179a:	0449      	lsls	r1, r1, #17
 800179c:	430a      	orrs	r2, r1
 800179e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80017a0:	4b39      	ldr	r3, [pc, #228]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 80017a2:	68da      	ldr	r2, [r3, #12]
 80017a4:	4b38      	ldr	r3, [pc, #224]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 80017a6:	2180      	movs	r1, #128	; 0x80
 80017a8:	0549      	lsls	r1, r1, #21
 80017aa:	430a      	orrs	r2, r1
 80017ac:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017ae:	f7ff f9cd 	bl	8000b4c <HAL_GetTick>
 80017b2:	0003      	movs	r3, r0
 80017b4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017b6:	e008      	b.n	80017ca <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017b8:	f7ff f9c8 	bl	8000b4c <HAL_GetTick>
 80017bc:	0002      	movs	r2, r0
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	2b02      	cmp	r3, #2
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e059      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017ca:	4b2f      	ldr	r3, [pc, #188]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	2380      	movs	r3, #128	; 0x80
 80017d0:	049b      	lsls	r3, r3, #18
 80017d2:	4013      	ands	r3, r2
 80017d4:	d0f0      	beq.n	80017b8 <HAL_RCC_OscConfig+0x534>
 80017d6:	e051      	b.n	800187c <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017d8:	4b2b      	ldr	r3, [pc, #172]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	4b2a      	ldr	r3, [pc, #168]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 80017de:	492e      	ldr	r1, [pc, #184]	; (8001898 <HAL_RCC_OscConfig+0x614>)
 80017e0:	400a      	ands	r2, r1
 80017e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017e4:	f7ff f9b2 	bl	8000b4c <HAL_GetTick>
 80017e8:	0003      	movs	r3, r0
 80017ea:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80017ec:	e008      	b.n	8001800 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017ee:	f7ff f9ad 	bl	8000b4c <HAL_GetTick>
 80017f2:	0002      	movs	r2, r0
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	2b02      	cmp	r3, #2
 80017fa:	d901      	bls.n	8001800 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80017fc:	2303      	movs	r3, #3
 80017fe:	e03e      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001800:	4b21      	ldr	r3, [pc, #132]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 8001802:	681a      	ldr	r2, [r3, #0]
 8001804:	2380      	movs	r3, #128	; 0x80
 8001806:	049b      	lsls	r3, r3, #18
 8001808:	4013      	ands	r3, r2
 800180a:	d1f0      	bne.n	80017ee <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 800180c:	4b1e      	ldr	r3, [pc, #120]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 800180e:	68da      	ldr	r2, [r3, #12]
 8001810:	4b1d      	ldr	r3, [pc, #116]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 8001812:	4923      	ldr	r1, [pc, #140]	; (80018a0 <HAL_RCC_OscConfig+0x61c>)
 8001814:	400a      	ands	r2, r1
 8001816:	60da      	str	r2, [r3, #12]
 8001818:	e030      	b.n	800187c <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	69db      	ldr	r3, [r3, #28]
 800181e:	2b01      	cmp	r3, #1
 8001820:	d101      	bne.n	8001826 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e02b      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001826:	4b18      	ldr	r3, [pc, #96]	; (8001888 <HAL_RCC_OscConfig+0x604>)
 8001828:	68db      	ldr	r3, [r3, #12]
 800182a:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	2203      	movs	r2, #3
 8001830:	401a      	ands	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a1b      	ldr	r3, [r3, #32]
 8001836:	429a      	cmp	r2, r3
 8001838:	d11e      	bne.n	8001878 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	2270      	movs	r2, #112	; 0x70
 800183e:	401a      	ands	r2, r3
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001844:	429a      	cmp	r2, r3
 8001846:	d117      	bne.n	8001878 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001848:	697a      	ldr	r2, [r7, #20]
 800184a:	23fe      	movs	r3, #254	; 0xfe
 800184c:	01db      	lsls	r3, r3, #7
 800184e:	401a      	ands	r2, r3
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001854:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001856:	429a      	cmp	r2, r3
 8001858:	d10e      	bne.n	8001878 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800185a:	697a      	ldr	r2, [r7, #20]
 800185c:	23f8      	movs	r3, #248	; 0xf8
 800185e:	039b      	lsls	r3, r3, #14
 8001860:	401a      	ands	r2, r3
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001866:	429a      	cmp	r2, r3
 8001868:	d106      	bne.n	8001878 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	0f5b      	lsrs	r3, r3, #29
 800186e:	075a      	lsls	r2, r3, #29
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001874:	429a      	cmp	r2, r3
 8001876:	d001      	beq.n	800187c <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001878:	2301      	movs	r3, #1
 800187a:	e000      	b.n	800187e <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 800187c:	2300      	movs	r3, #0
}
 800187e:	0018      	movs	r0, r3
 8001880:	46bd      	mov	sp, r7
 8001882:	b008      	add	sp, #32
 8001884:	bd80      	pop	{r7, pc}
 8001886:	46c0      	nop			; (mov r8, r8)
 8001888:	40021000 	.word	0x40021000
 800188c:	40007000 	.word	0x40007000
 8001890:	00001388 	.word	0x00001388
 8001894:	efffffff 	.word	0xefffffff
 8001898:	feffffff 	.word	0xfeffffff
 800189c:	1fc1808c 	.word	0x1fc1808c
 80018a0:	effefffc 	.word	0xeffefffc

080018a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
 80018ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d101      	bne.n	80018b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018b4:	2301      	movs	r3, #1
 80018b6:	e0e9      	b.n	8001a8c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018b8:	4b76      	ldr	r3, [pc, #472]	; (8001a94 <HAL_RCC_ClockConfig+0x1f0>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2207      	movs	r2, #7
 80018be:	4013      	ands	r3, r2
 80018c0:	683a      	ldr	r2, [r7, #0]
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d91e      	bls.n	8001904 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018c6:	4b73      	ldr	r3, [pc, #460]	; (8001a94 <HAL_RCC_ClockConfig+0x1f0>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2207      	movs	r2, #7
 80018cc:	4393      	bics	r3, r2
 80018ce:	0019      	movs	r1, r3
 80018d0:	4b70      	ldr	r3, [pc, #448]	; (8001a94 <HAL_RCC_ClockConfig+0x1f0>)
 80018d2:	683a      	ldr	r2, [r7, #0]
 80018d4:	430a      	orrs	r2, r1
 80018d6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80018d8:	f7ff f938 	bl	8000b4c <HAL_GetTick>
 80018dc:	0003      	movs	r3, r0
 80018de:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018e0:	e009      	b.n	80018f6 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018e2:	f7ff f933 	bl	8000b4c <HAL_GetTick>
 80018e6:	0002      	movs	r2, r0
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	4a6a      	ldr	r2, [pc, #424]	; (8001a98 <HAL_RCC_ClockConfig+0x1f4>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e0ca      	b.n	8001a8c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018f6:	4b67      	ldr	r3, [pc, #412]	; (8001a94 <HAL_RCC_ClockConfig+0x1f0>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2207      	movs	r2, #7
 80018fc:	4013      	ands	r3, r2
 80018fe:	683a      	ldr	r2, [r7, #0]
 8001900:	429a      	cmp	r2, r3
 8001902:	d1ee      	bne.n	80018e2 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	2202      	movs	r2, #2
 800190a:	4013      	ands	r3, r2
 800190c:	d015      	beq.n	800193a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2204      	movs	r2, #4
 8001914:	4013      	ands	r3, r2
 8001916:	d006      	beq.n	8001926 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001918:	4b60      	ldr	r3, [pc, #384]	; (8001a9c <HAL_RCC_ClockConfig+0x1f8>)
 800191a:	689a      	ldr	r2, [r3, #8]
 800191c:	4b5f      	ldr	r3, [pc, #380]	; (8001a9c <HAL_RCC_ClockConfig+0x1f8>)
 800191e:	21e0      	movs	r1, #224	; 0xe0
 8001920:	01c9      	lsls	r1, r1, #7
 8001922:	430a      	orrs	r2, r1
 8001924:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001926:	4b5d      	ldr	r3, [pc, #372]	; (8001a9c <HAL_RCC_ClockConfig+0x1f8>)
 8001928:	689b      	ldr	r3, [r3, #8]
 800192a:	4a5d      	ldr	r2, [pc, #372]	; (8001aa0 <HAL_RCC_ClockConfig+0x1fc>)
 800192c:	4013      	ands	r3, r2
 800192e:	0019      	movs	r1, r3
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	689a      	ldr	r2, [r3, #8]
 8001934:	4b59      	ldr	r3, [pc, #356]	; (8001a9c <HAL_RCC_ClockConfig+0x1f8>)
 8001936:	430a      	orrs	r2, r1
 8001938:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2201      	movs	r2, #1
 8001940:	4013      	ands	r3, r2
 8001942:	d057      	beq.n	80019f4 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	2b01      	cmp	r3, #1
 800194a:	d107      	bne.n	800195c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800194c:	4b53      	ldr	r3, [pc, #332]	; (8001a9c <HAL_RCC_ClockConfig+0x1f8>)
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	2380      	movs	r3, #128	; 0x80
 8001952:	029b      	lsls	r3, r3, #10
 8001954:	4013      	ands	r3, r2
 8001956:	d12b      	bne.n	80019b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	e097      	b.n	8001a8c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	2b02      	cmp	r3, #2
 8001962:	d107      	bne.n	8001974 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001964:	4b4d      	ldr	r3, [pc, #308]	; (8001a9c <HAL_RCC_ClockConfig+0x1f8>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	2380      	movs	r3, #128	; 0x80
 800196a:	049b      	lsls	r3, r3, #18
 800196c:	4013      	ands	r3, r2
 800196e:	d11f      	bne.n	80019b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001970:	2301      	movs	r3, #1
 8001972:	e08b      	b.n	8001a8c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d107      	bne.n	800198c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800197c:	4b47      	ldr	r3, [pc, #284]	; (8001a9c <HAL_RCC_ClockConfig+0x1f8>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	2380      	movs	r3, #128	; 0x80
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	4013      	ands	r3, r2
 8001986:	d113      	bne.n	80019b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	e07f      	b.n	8001a8c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	2b03      	cmp	r3, #3
 8001992:	d106      	bne.n	80019a2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001994:	4b41      	ldr	r3, [pc, #260]	; (8001a9c <HAL_RCC_ClockConfig+0x1f8>)
 8001996:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001998:	2202      	movs	r2, #2
 800199a:	4013      	ands	r3, r2
 800199c:	d108      	bne.n	80019b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e074      	b.n	8001a8c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019a2:	4b3e      	ldr	r3, [pc, #248]	; (8001a9c <HAL_RCC_ClockConfig+0x1f8>)
 80019a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019a6:	2202      	movs	r2, #2
 80019a8:	4013      	ands	r3, r2
 80019aa:	d101      	bne.n	80019b0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e06d      	b.n	8001a8c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80019b0:	4b3a      	ldr	r3, [pc, #232]	; (8001a9c <HAL_RCC_ClockConfig+0x1f8>)
 80019b2:	689b      	ldr	r3, [r3, #8]
 80019b4:	2207      	movs	r2, #7
 80019b6:	4393      	bics	r3, r2
 80019b8:	0019      	movs	r1, r3
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	685a      	ldr	r2, [r3, #4]
 80019be:	4b37      	ldr	r3, [pc, #220]	; (8001a9c <HAL_RCC_ClockConfig+0x1f8>)
 80019c0:	430a      	orrs	r2, r1
 80019c2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80019c4:	f7ff f8c2 	bl	8000b4c <HAL_GetTick>
 80019c8:	0003      	movs	r3, r0
 80019ca:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019cc:	e009      	b.n	80019e2 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019ce:	f7ff f8bd 	bl	8000b4c <HAL_GetTick>
 80019d2:	0002      	movs	r2, r0
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	4a2f      	ldr	r2, [pc, #188]	; (8001a98 <HAL_RCC_ClockConfig+0x1f4>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e054      	b.n	8001a8c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019e2:	4b2e      	ldr	r3, [pc, #184]	; (8001a9c <HAL_RCC_ClockConfig+0x1f8>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	2238      	movs	r2, #56	; 0x38
 80019e8:	401a      	ands	r2, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	00db      	lsls	r3, r3, #3
 80019f0:	429a      	cmp	r2, r3
 80019f2:	d1ec      	bne.n	80019ce <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019f4:	4b27      	ldr	r3, [pc, #156]	; (8001a94 <HAL_RCC_ClockConfig+0x1f0>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2207      	movs	r2, #7
 80019fa:	4013      	ands	r3, r2
 80019fc:	683a      	ldr	r2, [r7, #0]
 80019fe:	429a      	cmp	r2, r3
 8001a00:	d21e      	bcs.n	8001a40 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a02:	4b24      	ldr	r3, [pc, #144]	; (8001a94 <HAL_RCC_ClockConfig+0x1f0>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	2207      	movs	r2, #7
 8001a08:	4393      	bics	r3, r2
 8001a0a:	0019      	movs	r1, r3
 8001a0c:	4b21      	ldr	r3, [pc, #132]	; (8001a94 <HAL_RCC_ClockConfig+0x1f0>)
 8001a0e:	683a      	ldr	r2, [r7, #0]
 8001a10:	430a      	orrs	r2, r1
 8001a12:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001a14:	f7ff f89a 	bl	8000b4c <HAL_GetTick>
 8001a18:	0003      	movs	r3, r0
 8001a1a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a1c:	e009      	b.n	8001a32 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a1e:	f7ff f895 	bl	8000b4c <HAL_GetTick>
 8001a22:	0002      	movs	r2, r0
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	1ad3      	subs	r3, r2, r3
 8001a28:	4a1b      	ldr	r2, [pc, #108]	; (8001a98 <HAL_RCC_ClockConfig+0x1f4>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d901      	bls.n	8001a32 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	e02c      	b.n	8001a8c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a32:	4b18      	ldr	r3, [pc, #96]	; (8001a94 <HAL_RCC_ClockConfig+0x1f0>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2207      	movs	r2, #7
 8001a38:	4013      	ands	r3, r2
 8001a3a:	683a      	ldr	r2, [r7, #0]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d1ee      	bne.n	8001a1e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2204      	movs	r2, #4
 8001a46:	4013      	ands	r3, r2
 8001a48:	d009      	beq.n	8001a5e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001a4a:	4b14      	ldr	r3, [pc, #80]	; (8001a9c <HAL_RCC_ClockConfig+0x1f8>)
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	4a15      	ldr	r2, [pc, #84]	; (8001aa4 <HAL_RCC_ClockConfig+0x200>)
 8001a50:	4013      	ands	r3, r2
 8001a52:	0019      	movs	r1, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	68da      	ldr	r2, [r3, #12]
 8001a58:	4b10      	ldr	r3, [pc, #64]	; (8001a9c <HAL_RCC_ClockConfig+0x1f8>)
 8001a5a:	430a      	orrs	r2, r1
 8001a5c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001a5e:	f000 f829 	bl	8001ab4 <HAL_RCC_GetSysClockFreq>
 8001a62:	0001      	movs	r1, r0
 8001a64:	4b0d      	ldr	r3, [pc, #52]	; (8001a9c <HAL_RCC_ClockConfig+0x1f8>)
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	0a1b      	lsrs	r3, r3, #8
 8001a6a:	220f      	movs	r2, #15
 8001a6c:	401a      	ands	r2, r3
 8001a6e:	4b0e      	ldr	r3, [pc, #56]	; (8001aa8 <HAL_RCC_ClockConfig+0x204>)
 8001a70:	0092      	lsls	r2, r2, #2
 8001a72:	58d3      	ldr	r3, [r2, r3]
 8001a74:	221f      	movs	r2, #31
 8001a76:	4013      	ands	r3, r2
 8001a78:	000a      	movs	r2, r1
 8001a7a:	40da      	lsrs	r2, r3
 8001a7c:	4b0b      	ldr	r3, [pc, #44]	; (8001aac <HAL_RCC_ClockConfig+0x208>)
 8001a7e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001a80:	4b0b      	ldr	r3, [pc, #44]	; (8001ab0 <HAL_RCC_ClockConfig+0x20c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	0018      	movs	r0, r3
 8001a86:	f7ff f805 	bl	8000a94 <HAL_InitTick>
 8001a8a:	0003      	movs	r3, r0
}
 8001a8c:	0018      	movs	r0, r3
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	b004      	add	sp, #16
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	40022000 	.word	0x40022000
 8001a98:	00001388 	.word	0x00001388
 8001a9c:	40021000 	.word	0x40021000
 8001aa0:	fffff0ff 	.word	0xfffff0ff
 8001aa4:	ffff8fff 	.word	0xffff8fff
 8001aa8:	08004850 	.word	0x08004850
 8001aac:	200000d0 	.word	0x200000d0
 8001ab0:	200000d4 	.word	0x200000d4

08001ab4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b086      	sub	sp, #24
 8001ab8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001aba:	4b3c      	ldr	r3, [pc, #240]	; (8001bac <HAL_RCC_GetSysClockFreq+0xf8>)
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	2238      	movs	r2, #56	; 0x38
 8001ac0:	4013      	ands	r3, r2
 8001ac2:	d10f      	bne.n	8001ae4 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001ac4:	4b39      	ldr	r3, [pc, #228]	; (8001bac <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	0adb      	lsrs	r3, r3, #11
 8001aca:	2207      	movs	r2, #7
 8001acc:	4013      	ands	r3, r2
 8001ace:	2201      	movs	r2, #1
 8001ad0:	409a      	lsls	r2, r3
 8001ad2:	0013      	movs	r3, r2
 8001ad4:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001ad6:	6839      	ldr	r1, [r7, #0]
 8001ad8:	4835      	ldr	r0, [pc, #212]	; (8001bb0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001ada:	f7fe fb19 	bl	8000110 <__udivsi3>
 8001ade:	0003      	movs	r3, r0
 8001ae0:	613b      	str	r3, [r7, #16]
 8001ae2:	e05d      	b.n	8001ba0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ae4:	4b31      	ldr	r3, [pc, #196]	; (8001bac <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	2238      	movs	r2, #56	; 0x38
 8001aea:	4013      	ands	r3, r2
 8001aec:	2b08      	cmp	r3, #8
 8001aee:	d102      	bne.n	8001af6 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001af0:	4b30      	ldr	r3, [pc, #192]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x100>)
 8001af2:	613b      	str	r3, [r7, #16]
 8001af4:	e054      	b.n	8001ba0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001af6:	4b2d      	ldr	r3, [pc, #180]	; (8001bac <HAL_RCC_GetSysClockFreq+0xf8>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	2238      	movs	r2, #56	; 0x38
 8001afc:	4013      	ands	r3, r2
 8001afe:	2b10      	cmp	r3, #16
 8001b00:	d138      	bne.n	8001b74 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001b02:	4b2a      	ldr	r3, [pc, #168]	; (8001bac <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b04:	68db      	ldr	r3, [r3, #12]
 8001b06:	2203      	movs	r2, #3
 8001b08:	4013      	ands	r3, r2
 8001b0a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001b0c:	4b27      	ldr	r3, [pc, #156]	; (8001bac <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	091b      	lsrs	r3, r3, #4
 8001b12:	2207      	movs	r2, #7
 8001b14:	4013      	ands	r3, r2
 8001b16:	3301      	adds	r3, #1
 8001b18:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	2b03      	cmp	r3, #3
 8001b1e:	d10d      	bne.n	8001b3c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001b20:	68b9      	ldr	r1, [r7, #8]
 8001b22:	4824      	ldr	r0, [pc, #144]	; (8001bb4 <HAL_RCC_GetSysClockFreq+0x100>)
 8001b24:	f7fe faf4 	bl	8000110 <__udivsi3>
 8001b28:	0003      	movs	r3, r0
 8001b2a:	0019      	movs	r1, r3
 8001b2c:	4b1f      	ldr	r3, [pc, #124]	; (8001bac <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	0a1b      	lsrs	r3, r3, #8
 8001b32:	227f      	movs	r2, #127	; 0x7f
 8001b34:	4013      	ands	r3, r2
 8001b36:	434b      	muls	r3, r1
 8001b38:	617b      	str	r3, [r7, #20]
        break;
 8001b3a:	e00d      	b.n	8001b58 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001b3c:	68b9      	ldr	r1, [r7, #8]
 8001b3e:	481c      	ldr	r0, [pc, #112]	; (8001bb0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001b40:	f7fe fae6 	bl	8000110 <__udivsi3>
 8001b44:	0003      	movs	r3, r0
 8001b46:	0019      	movs	r1, r3
 8001b48:	4b18      	ldr	r3, [pc, #96]	; (8001bac <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	0a1b      	lsrs	r3, r3, #8
 8001b4e:	227f      	movs	r2, #127	; 0x7f
 8001b50:	4013      	ands	r3, r2
 8001b52:	434b      	muls	r3, r1
 8001b54:	617b      	str	r3, [r7, #20]
        break;
 8001b56:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001b58:	4b14      	ldr	r3, [pc, #80]	; (8001bac <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	0f5b      	lsrs	r3, r3, #29
 8001b5e:	2207      	movs	r2, #7
 8001b60:	4013      	ands	r3, r2
 8001b62:	3301      	adds	r3, #1
 8001b64:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001b66:	6879      	ldr	r1, [r7, #4]
 8001b68:	6978      	ldr	r0, [r7, #20]
 8001b6a:	f7fe fad1 	bl	8000110 <__udivsi3>
 8001b6e:	0003      	movs	r3, r0
 8001b70:	613b      	str	r3, [r7, #16]
 8001b72:	e015      	b.n	8001ba0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001b74:	4b0d      	ldr	r3, [pc, #52]	; (8001bac <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	2238      	movs	r2, #56	; 0x38
 8001b7a:	4013      	ands	r3, r2
 8001b7c:	2b20      	cmp	r3, #32
 8001b7e:	d103      	bne.n	8001b88 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001b80:	2380      	movs	r3, #128	; 0x80
 8001b82:	021b      	lsls	r3, r3, #8
 8001b84:	613b      	str	r3, [r7, #16]
 8001b86:	e00b      	b.n	8001ba0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001b88:	4b08      	ldr	r3, [pc, #32]	; (8001bac <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	2238      	movs	r2, #56	; 0x38
 8001b8e:	4013      	ands	r3, r2
 8001b90:	2b18      	cmp	r3, #24
 8001b92:	d103      	bne.n	8001b9c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001b94:	23fa      	movs	r3, #250	; 0xfa
 8001b96:	01db      	lsls	r3, r3, #7
 8001b98:	613b      	str	r3, [r7, #16]
 8001b9a:	e001      	b.n	8001ba0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001ba0:	693b      	ldr	r3, [r7, #16]
}
 8001ba2:	0018      	movs	r0, r3
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	b006      	add	sp, #24
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	40021000 	.word	0x40021000
 8001bb0:	00f42400 	.word	0x00f42400
 8001bb4:	00b71b00 	.word	0x00b71b00

08001bb8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bbc:	4b02      	ldr	r3, [pc, #8]	; (8001bc8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
}
 8001bc0:	0018      	movs	r0, r3
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	46c0      	nop			; (mov r8, r8)
 8001bc8:	200000d0 	.word	0x200000d0

08001bcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bcc:	b5b0      	push	{r4, r5, r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001bd0:	f7ff fff2 	bl	8001bb8 <HAL_RCC_GetHCLKFreq>
 8001bd4:	0004      	movs	r4, r0
 8001bd6:	f7ff fb49 	bl	800126c <LL_RCC_GetAPB1Prescaler>
 8001bda:	0003      	movs	r3, r0
 8001bdc:	0b1a      	lsrs	r2, r3, #12
 8001bde:	4b05      	ldr	r3, [pc, #20]	; (8001bf4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001be0:	0092      	lsls	r2, r2, #2
 8001be2:	58d3      	ldr	r3, [r2, r3]
 8001be4:	221f      	movs	r2, #31
 8001be6:	4013      	ands	r3, r2
 8001be8:	40dc      	lsrs	r4, r3
 8001bea:	0023      	movs	r3, r4
}
 8001bec:	0018      	movs	r0, r3
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bdb0      	pop	{r4, r5, r7, pc}
 8001bf2:	46c0      	nop			; (mov r8, r8)
 8001bf4:	08004890 	.word	0x08004890

08001bf8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001c00:	2313      	movs	r3, #19
 8001c02:	18fb      	adds	r3, r7, r3
 8001c04:	2200      	movs	r2, #0
 8001c06:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001c08:	2312      	movs	r3, #18
 8001c0a:	18fb      	adds	r3, r7, r3
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681a      	ldr	r2, [r3, #0]
 8001c14:	2380      	movs	r3, #128	; 0x80
 8001c16:	029b      	lsls	r3, r3, #10
 8001c18:	4013      	ands	r3, r2
 8001c1a:	d100      	bne.n	8001c1e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001c1c:	e0a3      	b.n	8001d66 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c1e:	2011      	movs	r0, #17
 8001c20:	183b      	adds	r3, r7, r0
 8001c22:	2200      	movs	r2, #0
 8001c24:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c26:	4b86      	ldr	r3, [pc, #536]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c28:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c2a:	2380      	movs	r3, #128	; 0x80
 8001c2c:	055b      	lsls	r3, r3, #21
 8001c2e:	4013      	ands	r3, r2
 8001c30:	d110      	bne.n	8001c54 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c32:	4b83      	ldr	r3, [pc, #524]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c36:	4b82      	ldr	r3, [pc, #520]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c38:	2180      	movs	r1, #128	; 0x80
 8001c3a:	0549      	lsls	r1, r1, #21
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001c40:	4b7f      	ldr	r3, [pc, #508]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c44:	2380      	movs	r3, #128	; 0x80
 8001c46:	055b      	lsls	r3, r3, #21
 8001c48:	4013      	ands	r3, r2
 8001c4a:	60bb      	str	r3, [r7, #8]
 8001c4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c4e:	183b      	adds	r3, r7, r0
 8001c50:	2201      	movs	r2, #1
 8001c52:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001c54:	4b7b      	ldr	r3, [pc, #492]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001c56:	681a      	ldr	r2, [r3, #0]
 8001c58:	4b7a      	ldr	r3, [pc, #488]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001c5a:	2180      	movs	r1, #128	; 0x80
 8001c5c:	0049      	lsls	r1, r1, #1
 8001c5e:	430a      	orrs	r2, r1
 8001c60:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001c62:	f7fe ff73 	bl	8000b4c <HAL_GetTick>
 8001c66:	0003      	movs	r3, r0
 8001c68:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c6a:	e00b      	b.n	8001c84 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c6c:	f7fe ff6e 	bl	8000b4c <HAL_GetTick>
 8001c70:	0002      	movs	r2, r0
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	2b02      	cmp	r3, #2
 8001c78:	d904      	bls.n	8001c84 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001c7a:	2313      	movs	r3, #19
 8001c7c:	18fb      	adds	r3, r7, r3
 8001c7e:	2203      	movs	r2, #3
 8001c80:	701a      	strb	r2, [r3, #0]
        break;
 8001c82:	e005      	b.n	8001c90 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c84:	4b6f      	ldr	r3, [pc, #444]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	2380      	movs	r3, #128	; 0x80
 8001c8a:	005b      	lsls	r3, r3, #1
 8001c8c:	4013      	ands	r3, r2
 8001c8e:	d0ed      	beq.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001c90:	2313      	movs	r3, #19
 8001c92:	18fb      	adds	r3, r7, r3
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d154      	bne.n	8001d44 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001c9a:	4b69      	ldr	r3, [pc, #420]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c9c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c9e:	23c0      	movs	r3, #192	; 0xc0
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001ca6:	697b      	ldr	r3, [r7, #20]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d019      	beq.n	8001ce0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	699b      	ldr	r3, [r3, #24]
 8001cb0:	697a      	ldr	r2, [r7, #20]
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d014      	beq.n	8001ce0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001cb6:	4b62      	ldr	r3, [pc, #392]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001cb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cba:	4a63      	ldr	r2, [pc, #396]	; (8001e48 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001cc0:	4b5f      	ldr	r3, [pc, #380]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001cc2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001cc4:	4b5e      	ldr	r3, [pc, #376]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001cc6:	2180      	movs	r1, #128	; 0x80
 8001cc8:	0249      	lsls	r1, r1, #9
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001cce:	4b5c      	ldr	r3, [pc, #368]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001cd0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001cd2:	4b5b      	ldr	r3, [pc, #364]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001cd4:	495d      	ldr	r1, [pc, #372]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8001cd6:	400a      	ands	r2, r1
 8001cd8:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001cda:	4b59      	ldr	r3, [pc, #356]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001cdc:	697a      	ldr	r2, [r7, #20]
 8001cde:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	d016      	beq.n	8001d16 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ce8:	f7fe ff30 	bl	8000b4c <HAL_GetTick>
 8001cec:	0003      	movs	r3, r0
 8001cee:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001cf0:	e00c      	b.n	8001d0c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cf2:	f7fe ff2b 	bl	8000b4c <HAL_GetTick>
 8001cf6:	0002      	movs	r2, r0
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	4a54      	ldr	r2, [pc, #336]	; (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d904      	bls.n	8001d0c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001d02:	2313      	movs	r3, #19
 8001d04:	18fb      	adds	r3, r7, r3
 8001d06:	2203      	movs	r2, #3
 8001d08:	701a      	strb	r2, [r3, #0]
            break;
 8001d0a:	e004      	b.n	8001d16 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001d0c:	4b4c      	ldr	r3, [pc, #304]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d10:	2202      	movs	r2, #2
 8001d12:	4013      	ands	r3, r2
 8001d14:	d0ed      	beq.n	8001cf2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001d16:	2313      	movs	r3, #19
 8001d18:	18fb      	adds	r3, r7, r3
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d10a      	bne.n	8001d36 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d20:	4b47      	ldr	r3, [pc, #284]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d24:	4a48      	ldr	r2, [pc, #288]	; (8001e48 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8001d26:	4013      	ands	r3, r2
 8001d28:	0019      	movs	r1, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	699a      	ldr	r2, [r3, #24]
 8001d2e:	4b44      	ldr	r3, [pc, #272]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d30:	430a      	orrs	r2, r1
 8001d32:	65da      	str	r2, [r3, #92]	; 0x5c
 8001d34:	e00c      	b.n	8001d50 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001d36:	2312      	movs	r3, #18
 8001d38:	18fb      	adds	r3, r7, r3
 8001d3a:	2213      	movs	r2, #19
 8001d3c:	18ba      	adds	r2, r7, r2
 8001d3e:	7812      	ldrb	r2, [r2, #0]
 8001d40:	701a      	strb	r2, [r3, #0]
 8001d42:	e005      	b.n	8001d50 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001d44:	2312      	movs	r3, #18
 8001d46:	18fb      	adds	r3, r7, r3
 8001d48:	2213      	movs	r2, #19
 8001d4a:	18ba      	adds	r2, r7, r2
 8001d4c:	7812      	ldrb	r2, [r2, #0]
 8001d4e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001d50:	2311      	movs	r3, #17
 8001d52:	18fb      	adds	r3, r7, r3
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d105      	bne.n	8001d66 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d5a:	4b39      	ldr	r3, [pc, #228]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d5c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001d5e:	4b38      	ldr	r3, [pc, #224]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d60:	493c      	ldr	r1, [pc, #240]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8001d62:	400a      	ands	r2, r1
 8001d64:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	d009      	beq.n	8001d84 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d70:	4b33      	ldr	r3, [pc, #204]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d74:	2203      	movs	r2, #3
 8001d76:	4393      	bics	r3, r2
 8001d78:	0019      	movs	r1, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685a      	ldr	r2, [r3, #4]
 8001d7e:	4b30      	ldr	r3, [pc, #192]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d80:	430a      	orrs	r2, r1
 8001d82:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2202      	movs	r2, #2
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	d009      	beq.n	8001da2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001d8e:	4b2c      	ldr	r3, [pc, #176]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d92:	220c      	movs	r2, #12
 8001d94:	4393      	bics	r3, r2
 8001d96:	0019      	movs	r1, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	689a      	ldr	r2, [r3, #8]
 8001d9c:	4b28      	ldr	r3, [pc, #160]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	2220      	movs	r2, #32
 8001da8:	4013      	ands	r3, r2
 8001daa:	d009      	beq.n	8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001dac:	4b24      	ldr	r3, [pc, #144]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001dae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001db0:	4a29      	ldr	r2, [pc, #164]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001db2:	4013      	ands	r3, r2
 8001db4:	0019      	movs	r1, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	68da      	ldr	r2, [r3, #12]
 8001dba:	4b21      	ldr	r3, [pc, #132]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	2380      	movs	r3, #128	; 0x80
 8001dc6:	01db      	lsls	r3, r3, #7
 8001dc8:	4013      	ands	r3, r2
 8001dca:	d015      	beq.n	8001df8 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001dcc:	4b1c      	ldr	r3, [pc, #112]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001dce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	0899      	lsrs	r1, r3, #2
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	695a      	ldr	r2, [r3, #20]
 8001dd8:	4b19      	ldr	r3, [pc, #100]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	695a      	ldr	r2, [r3, #20]
 8001de2:	2380      	movs	r3, #128	; 0x80
 8001de4:	05db      	lsls	r3, r3, #23
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d106      	bne.n	8001df8 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001dea:	4b15      	ldr	r3, [pc, #84]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001dec:	68da      	ldr	r2, [r3, #12]
 8001dee:	4b14      	ldr	r3, [pc, #80]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001df0:	2180      	movs	r1, #128	; 0x80
 8001df2:	0249      	lsls	r1, r1, #9
 8001df4:	430a      	orrs	r2, r1
 8001df6:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	2380      	movs	r3, #128	; 0x80
 8001dfe:	011b      	lsls	r3, r3, #4
 8001e00:	4013      	ands	r3, r2
 8001e02:	d016      	beq.n	8001e32 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001e04:	4b0e      	ldr	r3, [pc, #56]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e08:	4a14      	ldr	r2, [pc, #80]	; (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	0019      	movs	r1, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	691a      	ldr	r2, [r3, #16]
 8001e12:	4b0b      	ldr	r3, [pc, #44]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e14:	430a      	orrs	r2, r1
 8001e16:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	691a      	ldr	r2, [r3, #16]
 8001e1c:	2380      	movs	r3, #128	; 0x80
 8001e1e:	01db      	lsls	r3, r3, #7
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d106      	bne.n	8001e32 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001e24:	4b06      	ldr	r3, [pc, #24]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e26:	68da      	ldr	r2, [r3, #12]
 8001e28:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001e2a:	2180      	movs	r1, #128	; 0x80
 8001e2c:	0249      	lsls	r1, r1, #9
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001e32:	2312      	movs	r3, #18
 8001e34:	18fb      	adds	r3, r7, r3
 8001e36:	781b      	ldrb	r3, [r3, #0]
}
 8001e38:	0018      	movs	r0, r3
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	b006      	add	sp, #24
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	40021000 	.word	0x40021000
 8001e44:	40007000 	.word	0x40007000
 8001e48:	fffffcff 	.word	0xfffffcff
 8001e4c:	fffeffff 	.word	0xfffeffff
 8001e50:	00001388 	.word	0x00001388
 8001e54:	efffffff 	.word	0xefffffff
 8001e58:	ffffcfff 	.word	0xffffcfff
 8001e5c:	ffff3fff 	.word	0xffff3fff

08001e60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d101      	bne.n	8001e72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	e04a      	b.n	8001f08 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	223d      	movs	r2, #61	; 0x3d
 8001e76:	5c9b      	ldrb	r3, [r3, r2]
 8001e78:	b2db      	uxtb	r3, r3
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d107      	bne.n	8001e8e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	223c      	movs	r2, #60	; 0x3c
 8001e82:	2100      	movs	r1, #0
 8001e84:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	0018      	movs	r0, r3
 8001e8a:	f7fe fcdd 	bl	8000848 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	223d      	movs	r2, #61	; 0x3d
 8001e92:	2102      	movs	r1, #2
 8001e94:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	3304      	adds	r3, #4
 8001e9e:	0019      	movs	r1, r3
 8001ea0:	0010      	movs	r0, r2
 8001ea2:	f000 f9e5 	bl	8002270 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2248      	movs	r2, #72	; 0x48
 8001eaa:	2101      	movs	r1, #1
 8001eac:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	223e      	movs	r2, #62	; 0x3e
 8001eb2:	2101      	movs	r1, #1
 8001eb4:	5499      	strb	r1, [r3, r2]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	223f      	movs	r2, #63	; 0x3f
 8001eba:	2101      	movs	r1, #1
 8001ebc:	5499      	strb	r1, [r3, r2]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2240      	movs	r2, #64	; 0x40
 8001ec2:	2101      	movs	r1, #1
 8001ec4:	5499      	strb	r1, [r3, r2]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2241      	movs	r2, #65	; 0x41
 8001eca:	2101      	movs	r1, #1
 8001ecc:	5499      	strb	r1, [r3, r2]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2242      	movs	r2, #66	; 0x42
 8001ed2:	2101      	movs	r1, #1
 8001ed4:	5499      	strb	r1, [r3, r2]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2243      	movs	r2, #67	; 0x43
 8001eda:	2101      	movs	r1, #1
 8001edc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2244      	movs	r2, #68	; 0x44
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	5499      	strb	r1, [r3, r2]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2245      	movs	r2, #69	; 0x45
 8001eea:	2101      	movs	r1, #1
 8001eec:	5499      	strb	r1, [r3, r2]
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2246      	movs	r2, #70	; 0x46
 8001ef2:	2101      	movs	r1, #1
 8001ef4:	5499      	strb	r1, [r3, r2]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2247      	movs	r2, #71	; 0x47
 8001efa:	2101      	movs	r1, #1
 8001efc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	223d      	movs	r2, #61	; 0x3d
 8001f02:	2101      	movs	r1, #1
 8001f04:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f06:	2300      	movs	r3, #0
}
 8001f08:	0018      	movs	r0, r3
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	b002      	add	sp, #8
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b084      	sub	sp, #16
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	223d      	movs	r2, #61	; 0x3d
 8001f1c:	5c9b      	ldrb	r3, [r3, r2]
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d001      	beq.n	8001f28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e03c      	b.n	8001fa2 <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	223d      	movs	r2, #61	; 0x3d
 8001f2c:	2102      	movs	r1, #2
 8001f2e:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	68da      	ldr	r2, [r3, #12]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	2101      	movs	r1, #1
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a19      	ldr	r2, [pc, #100]	; (8001fac <HAL_TIM_Base_Start_IT+0x9c>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d009      	beq.n	8001f5e <HAL_TIM_Base_Start_IT+0x4e>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4a18      	ldr	r2, [pc, #96]	; (8001fb0 <HAL_TIM_Base_Start_IT+0xa0>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d004      	beq.n	8001f5e <HAL_TIM_Base_Start_IT+0x4e>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a16      	ldr	r2, [pc, #88]	; (8001fb4 <HAL_TIM_Base_Start_IT+0xa4>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d116      	bne.n	8001f8c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	4a14      	ldr	r2, [pc, #80]	; (8001fb8 <HAL_TIM_Base_Start_IT+0xa8>)
 8001f66:	4013      	ands	r3, r2
 8001f68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2b06      	cmp	r3, #6
 8001f6e:	d016      	beq.n	8001f9e <HAL_TIM_Base_Start_IT+0x8e>
 8001f70:	68fa      	ldr	r2, [r7, #12]
 8001f72:	2380      	movs	r3, #128	; 0x80
 8001f74:	025b      	lsls	r3, r3, #9
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d011      	beq.n	8001f9e <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	2101      	movs	r1, #1
 8001f86:	430a      	orrs	r2, r1
 8001f88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f8a:	e008      	b.n	8001f9e <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2101      	movs	r1, #1
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	e000      	b.n	8001fa0 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f9e:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8001fa0:	2300      	movs	r3, #0
}
 8001fa2:	0018      	movs	r0, r3
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	b004      	add	sp, #16
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	46c0      	nop			; (mov r8, r8)
 8001fac:	40012c00 	.word	0x40012c00
 8001fb0:	40000400 	.word	0x40000400
 8001fb4:	40014000 	.word	0x40014000
 8001fb8:	00010007 	.word	0x00010007

08001fbc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b082      	sub	sp, #8
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	2202      	movs	r2, #2
 8001fcc:	4013      	ands	r3, r2
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d124      	bne.n	800201c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	2202      	movs	r2, #2
 8001fda:	4013      	ands	r3, r2
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d11d      	bne.n	800201c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2203      	movs	r2, #3
 8001fe6:	4252      	negs	r2, r2
 8001fe8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	699b      	ldr	r3, [r3, #24]
 8001ff6:	2203      	movs	r2, #3
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	d004      	beq.n	8002006 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	0018      	movs	r0, r3
 8002000:	f000 f91e 	bl	8002240 <HAL_TIM_IC_CaptureCallback>
 8002004:	e007      	b.n	8002016 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	0018      	movs	r0, r3
 800200a:	f000 f911 	bl	8002230 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	0018      	movs	r0, r3
 8002012:	f000 f91d 	bl	8002250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	691b      	ldr	r3, [r3, #16]
 8002022:	2204      	movs	r2, #4
 8002024:	4013      	ands	r3, r2
 8002026:	2b04      	cmp	r3, #4
 8002028:	d125      	bne.n	8002076 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	2204      	movs	r2, #4
 8002032:	4013      	ands	r3, r2
 8002034:	2b04      	cmp	r3, #4
 8002036:	d11e      	bne.n	8002076 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2205      	movs	r2, #5
 800203e:	4252      	negs	r2, r2
 8002040:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2202      	movs	r2, #2
 8002046:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	699a      	ldr	r2, [r3, #24]
 800204e:	23c0      	movs	r3, #192	; 0xc0
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	4013      	ands	r3, r2
 8002054:	d004      	beq.n	8002060 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	0018      	movs	r0, r3
 800205a:	f000 f8f1 	bl	8002240 <HAL_TIM_IC_CaptureCallback>
 800205e:	e007      	b.n	8002070 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	0018      	movs	r0, r3
 8002064:	f000 f8e4 	bl	8002230 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	0018      	movs	r0, r3
 800206c:	f000 f8f0 	bl	8002250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2200      	movs	r2, #0
 8002074:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	691b      	ldr	r3, [r3, #16]
 800207c:	2208      	movs	r2, #8
 800207e:	4013      	ands	r3, r2
 8002080:	2b08      	cmp	r3, #8
 8002082:	d124      	bne.n	80020ce <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	2208      	movs	r2, #8
 800208c:	4013      	ands	r3, r2
 800208e:	2b08      	cmp	r3, #8
 8002090:	d11d      	bne.n	80020ce <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	2209      	movs	r2, #9
 8002098:	4252      	negs	r2, r2
 800209a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2204      	movs	r2, #4
 80020a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	69db      	ldr	r3, [r3, #28]
 80020a8:	2203      	movs	r2, #3
 80020aa:	4013      	ands	r3, r2
 80020ac:	d004      	beq.n	80020b8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	0018      	movs	r0, r3
 80020b2:	f000 f8c5 	bl	8002240 <HAL_TIM_IC_CaptureCallback>
 80020b6:	e007      	b.n	80020c8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	0018      	movs	r0, r3
 80020bc:	f000 f8b8 	bl	8002230 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	0018      	movs	r0, r3
 80020c4:	f000 f8c4 	bl	8002250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	691b      	ldr	r3, [r3, #16]
 80020d4:	2210      	movs	r2, #16
 80020d6:	4013      	ands	r3, r2
 80020d8:	2b10      	cmp	r3, #16
 80020da:	d125      	bne.n	8002128 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	2210      	movs	r2, #16
 80020e4:	4013      	ands	r3, r2
 80020e6:	2b10      	cmp	r3, #16
 80020e8:	d11e      	bne.n	8002128 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2211      	movs	r2, #17
 80020f0:	4252      	negs	r2, r2
 80020f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2208      	movs	r2, #8
 80020f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	69da      	ldr	r2, [r3, #28]
 8002100:	23c0      	movs	r3, #192	; 0xc0
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	4013      	ands	r3, r2
 8002106:	d004      	beq.n	8002112 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	0018      	movs	r0, r3
 800210c:	f000 f898 	bl	8002240 <HAL_TIM_IC_CaptureCallback>
 8002110:	e007      	b.n	8002122 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	0018      	movs	r0, r3
 8002116:	f000 f88b 	bl	8002230 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	0018      	movs	r0, r3
 800211e:	f000 f897 	bl	8002250 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2200      	movs	r2, #0
 8002126:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	691b      	ldr	r3, [r3, #16]
 800212e:	2201      	movs	r2, #1
 8002130:	4013      	ands	r3, r2
 8002132:	2b01      	cmp	r3, #1
 8002134:	d10f      	bne.n	8002156 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	68db      	ldr	r3, [r3, #12]
 800213c:	2201      	movs	r2, #1
 800213e:	4013      	ands	r3, r2
 8002140:	2b01      	cmp	r3, #1
 8002142:	d108      	bne.n	8002156 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2202      	movs	r2, #2
 800214a:	4252      	negs	r2, r2
 800214c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	0018      	movs	r0, r3
 8002152:	f000 f865 	bl	8002220 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	691b      	ldr	r3, [r3, #16]
 800215c:	2280      	movs	r2, #128	; 0x80
 800215e:	4013      	ands	r3, r2
 8002160:	2b80      	cmp	r3, #128	; 0x80
 8002162:	d10f      	bne.n	8002184 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68db      	ldr	r3, [r3, #12]
 800216a:	2280      	movs	r2, #128	; 0x80
 800216c:	4013      	ands	r3, r2
 800216e:	2b80      	cmp	r3, #128	; 0x80
 8002170:	d108      	bne.n	8002184 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2281      	movs	r2, #129	; 0x81
 8002178:	4252      	negs	r2, r2
 800217a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	0018      	movs	r0, r3
 8002180:	f000 f95c 	bl	800243c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	691a      	ldr	r2, [r3, #16]
 800218a:	2380      	movs	r3, #128	; 0x80
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	401a      	ands	r2, r3
 8002190:	2380      	movs	r3, #128	; 0x80
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	429a      	cmp	r2, r3
 8002196:	d10e      	bne.n	80021b6 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	2280      	movs	r2, #128	; 0x80
 80021a0:	4013      	ands	r3, r2
 80021a2:	2b80      	cmp	r3, #128	; 0x80
 80021a4:	d107      	bne.n	80021b6 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a1c      	ldr	r2, [pc, #112]	; (800221c <HAL_TIM_IRQHandler+0x260>)
 80021ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	0018      	movs	r0, r3
 80021b2:	f000 f94b 	bl	800244c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	691b      	ldr	r3, [r3, #16]
 80021bc:	2240      	movs	r2, #64	; 0x40
 80021be:	4013      	ands	r3, r2
 80021c0:	2b40      	cmp	r3, #64	; 0x40
 80021c2:	d10f      	bne.n	80021e4 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	68db      	ldr	r3, [r3, #12]
 80021ca:	2240      	movs	r2, #64	; 0x40
 80021cc:	4013      	ands	r3, r2
 80021ce:	2b40      	cmp	r3, #64	; 0x40
 80021d0:	d108      	bne.n	80021e4 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2241      	movs	r2, #65	; 0x41
 80021d8:	4252      	negs	r2, r2
 80021da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	0018      	movs	r0, r3
 80021e0:	f000 f83e 	bl	8002260 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	691b      	ldr	r3, [r3, #16]
 80021ea:	2220      	movs	r2, #32
 80021ec:	4013      	ands	r3, r2
 80021ee:	2b20      	cmp	r3, #32
 80021f0:	d10f      	bne.n	8002212 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	2220      	movs	r2, #32
 80021fa:	4013      	ands	r3, r2
 80021fc:	2b20      	cmp	r3, #32
 80021fe:	d108      	bne.n	8002212 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2221      	movs	r2, #33	; 0x21
 8002206:	4252      	negs	r2, r2
 8002208:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	0018      	movs	r0, r3
 800220e:	f000 f90d 	bl	800242c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002212:	46c0      	nop			; (mov r8, r8)
 8002214:	46bd      	mov	sp, r7
 8002216:	b002      	add	sp, #8
 8002218:	bd80      	pop	{r7, pc}
 800221a:	46c0      	nop			; (mov r8, r8)
 800221c:	fffffeff 	.word	0xfffffeff

08002220 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002228:	46c0      	nop			; (mov r8, r8)
 800222a:	46bd      	mov	sp, r7
 800222c:	b002      	add	sp, #8
 800222e:	bd80      	pop	{r7, pc}

08002230 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002238:	46c0      	nop			; (mov r8, r8)
 800223a:	46bd      	mov	sp, r7
 800223c:	b002      	add	sp, #8
 800223e:	bd80      	pop	{r7, pc}

08002240 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002248:	46c0      	nop			; (mov r8, r8)
 800224a:	46bd      	mov	sp, r7
 800224c:	b002      	add	sp, #8
 800224e:	bd80      	pop	{r7, pc}

08002250 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002258:	46c0      	nop			; (mov r8, r8)
 800225a:	46bd      	mov	sp, r7
 800225c:	b002      	add	sp, #8
 800225e:	bd80      	pop	{r7, pc}

08002260 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002268:	46c0      	nop			; (mov r8, r8)
 800226a:	46bd      	mov	sp, r7
 800226c:	b002      	add	sp, #8
 800226e:	bd80      	pop	{r7, pc}

08002270 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	4a2f      	ldr	r2, [pc, #188]	; (8002340 <TIM_Base_SetConfig+0xd0>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d003      	beq.n	8002290 <TIM_Base_SetConfig+0x20>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	4a2e      	ldr	r2, [pc, #184]	; (8002344 <TIM_Base_SetConfig+0xd4>)
 800228c:	4293      	cmp	r3, r2
 800228e:	d108      	bne.n	80022a2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2270      	movs	r2, #112	; 0x70
 8002294:	4393      	bics	r3, r2
 8002296:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	68fa      	ldr	r2, [r7, #12]
 800229e:	4313      	orrs	r3, r2
 80022a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a26      	ldr	r2, [pc, #152]	; (8002340 <TIM_Base_SetConfig+0xd0>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d013      	beq.n	80022d2 <TIM_Base_SetConfig+0x62>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a25      	ldr	r2, [pc, #148]	; (8002344 <TIM_Base_SetConfig+0xd4>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d00f      	beq.n	80022d2 <TIM_Base_SetConfig+0x62>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a24      	ldr	r2, [pc, #144]	; (8002348 <TIM_Base_SetConfig+0xd8>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d00b      	beq.n	80022d2 <TIM_Base_SetConfig+0x62>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a23      	ldr	r2, [pc, #140]	; (800234c <TIM_Base_SetConfig+0xdc>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d007      	beq.n	80022d2 <TIM_Base_SetConfig+0x62>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a22      	ldr	r2, [pc, #136]	; (8002350 <TIM_Base_SetConfig+0xe0>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d003      	beq.n	80022d2 <TIM_Base_SetConfig+0x62>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a21      	ldr	r2, [pc, #132]	; (8002354 <TIM_Base_SetConfig+0xe4>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d108      	bne.n	80022e4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	4a20      	ldr	r2, [pc, #128]	; (8002358 <TIM_Base_SetConfig+0xe8>)
 80022d6:	4013      	ands	r3, r2
 80022d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	68db      	ldr	r3, [r3, #12]
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	2280      	movs	r2, #128	; 0x80
 80022e8:	4393      	bics	r3, r2
 80022ea:	001a      	movs	r2, r3
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	695b      	ldr	r3, [r3, #20]
 80022f0:	4313      	orrs	r3, r2
 80022f2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	68fa      	ldr	r2, [r7, #12]
 80022f8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022fa:	683b      	ldr	r3, [r7, #0]
 80022fc:	689a      	ldr	r2, [r3, #8]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a0c      	ldr	r2, [pc, #48]	; (8002340 <TIM_Base_SetConfig+0xd0>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d00b      	beq.n	800232a <TIM_Base_SetConfig+0xba>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a0d      	ldr	r2, [pc, #52]	; (800234c <TIM_Base_SetConfig+0xdc>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d007      	beq.n	800232a <TIM_Base_SetConfig+0xba>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a0c      	ldr	r2, [pc, #48]	; (8002350 <TIM_Base_SetConfig+0xe0>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d003      	beq.n	800232a <TIM_Base_SetConfig+0xba>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a0b      	ldr	r2, [pc, #44]	; (8002354 <TIM_Base_SetConfig+0xe4>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d103      	bne.n	8002332 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	691a      	ldr	r2, [r3, #16]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2201      	movs	r2, #1
 8002336:	615a      	str	r2, [r3, #20]
}
 8002338:	46c0      	nop			; (mov r8, r8)
 800233a:	46bd      	mov	sp, r7
 800233c:	b004      	add	sp, #16
 800233e:	bd80      	pop	{r7, pc}
 8002340:	40012c00 	.word	0x40012c00
 8002344:	40000400 	.word	0x40000400
 8002348:	40002000 	.word	0x40002000
 800234c:	40014000 	.word	0x40014000
 8002350:	40014400 	.word	0x40014400
 8002354:	40014800 	.word	0x40014800
 8002358:	fffffcff 	.word	0xfffffcff

0800235c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	223c      	movs	r2, #60	; 0x3c
 800236a:	5c9b      	ldrb	r3, [r3, r2]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d101      	bne.n	8002374 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002370:	2302      	movs	r3, #2
 8002372:	e04f      	b.n	8002414 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	223c      	movs	r2, #60	; 0x3c
 8002378:	2101      	movs	r1, #1
 800237a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	223d      	movs	r2, #61	; 0x3d
 8002380:	2102      	movs	r1, #2
 8002382:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a20      	ldr	r2, [pc, #128]	; (800241c <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d108      	bne.n	80023b0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	4a1f      	ldr	r2, [pc, #124]	; (8002420 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80023a2:	4013      	ands	r3, r2
 80023a4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2270      	movs	r2, #112	; 0x70
 80023b4:	4393      	bics	r3, r2
 80023b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	68fa      	ldr	r2, [r7, #12]
 80023be:	4313      	orrs	r3, r2
 80023c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	68fa      	ldr	r2, [r7, #12]
 80023c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4a13      	ldr	r2, [pc, #76]	; (800241c <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d009      	beq.n	80023e8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a12      	ldr	r2, [pc, #72]	; (8002424 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80023da:	4293      	cmp	r3, r2
 80023dc:	d004      	beq.n	80023e8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4a11      	ldr	r2, [pc, #68]	; (8002428 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d10c      	bne.n	8002402 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	2280      	movs	r2, #128	; 0x80
 80023ec:	4393      	bics	r3, r2
 80023ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	68ba      	ldr	r2, [r7, #8]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	68ba      	ldr	r2, [r7, #8]
 8002400:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	223d      	movs	r2, #61	; 0x3d
 8002406:	2101      	movs	r1, #1
 8002408:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	223c      	movs	r2, #60	; 0x3c
 800240e:	2100      	movs	r1, #0
 8002410:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002412:	2300      	movs	r3, #0
}
 8002414:	0018      	movs	r0, r3
 8002416:	46bd      	mov	sp, r7
 8002418:	b004      	add	sp, #16
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40012c00 	.word	0x40012c00
 8002420:	ff0fffff 	.word	0xff0fffff
 8002424:	40000400 	.word	0x40000400
 8002428:	40014000 	.word	0x40014000

0800242c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b082      	sub	sp, #8
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002434:	46c0      	nop			; (mov r8, r8)
 8002436:	46bd      	mov	sp, r7
 8002438:	b002      	add	sp, #8
 800243a:	bd80      	pop	{r7, pc}

0800243c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002444:	46c0      	nop			; (mov r8, r8)
 8002446:	46bd      	mov	sp, r7
 8002448:	b002      	add	sp, #8
 800244a:	bd80      	pop	{r7, pc}

0800244c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002454:	46c0      	nop			; (mov r8, r8)
 8002456:	46bd      	mov	sp, r7
 8002458:	b002      	add	sp, #8
 800245a:	bd80      	pop	{r7, pc}

0800245c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e046      	b.n	80024fc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2288      	movs	r2, #136	; 0x88
 8002472:	589b      	ldr	r3, [r3, r2]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d107      	bne.n	8002488 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2284      	movs	r2, #132	; 0x84
 800247c:	2100      	movs	r1, #0
 800247e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	0018      	movs	r0, r3
 8002484:	f7fe fa54 	bl	8000930 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2288      	movs	r2, #136	; 0x88
 800248c:	2124      	movs	r1, #36	; 0x24
 800248e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	681a      	ldr	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2101      	movs	r1, #1
 800249c:	438a      	bics	r2, r1
 800249e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	0018      	movs	r0, r3
 80024a4:	f000 fc72 	bl	8002d8c <UART_SetConfig>
 80024a8:	0003      	movs	r3, r0
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d101      	bne.n	80024b2 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e024      	b.n	80024fc <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d003      	beq.n	80024c2 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	0018      	movs	r0, r3
 80024be:	f000 fe09 	bl	80030d4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	685a      	ldr	r2, [r3, #4]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	490d      	ldr	r1, [pc, #52]	; (8002504 <HAL_UART_Init+0xa8>)
 80024ce:	400a      	ands	r2, r1
 80024d0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	689a      	ldr	r2, [r3, #8]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	212a      	movs	r1, #42	; 0x2a
 80024de:	438a      	bics	r2, r1
 80024e0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2101      	movs	r1, #1
 80024ee:	430a      	orrs	r2, r1
 80024f0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	0018      	movs	r0, r3
 80024f6:	f000 fea1 	bl	800323c <UART_CheckIdleState>
 80024fa:	0003      	movs	r3, r0
}
 80024fc:	0018      	movs	r0, r3
 80024fe:	46bd      	mov	sp, r7
 8002500:	b002      	add	sp, #8
 8002502:	bd80      	pop	{r7, pc}
 8002504:	ffffb7ff 	.word	0xffffb7ff

08002508 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b08c      	sub	sp, #48	; 0x30
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	1dbb      	adds	r3, r7, #6
 8002514:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2288      	movs	r2, #136	; 0x88
 800251a:	589b      	ldr	r3, [r3, r2]
 800251c:	2b20      	cmp	r3, #32
 800251e:	d000      	beq.n	8002522 <HAL_UART_Transmit_IT+0x1a>
 8002520:	e08d      	b.n	800263e <HAL_UART_Transmit_IT+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d003      	beq.n	8002530 <HAL_UART_Transmit_IT+0x28>
 8002528:	1dbb      	adds	r3, r7, #6
 800252a:	881b      	ldrh	r3, [r3, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d101      	bne.n	8002534 <HAL_UART_Transmit_IT+0x2c>
    {
      return HAL_ERROR;
 8002530:	2301      	movs	r3, #1
 8002532:	e085      	b.n	8002640 <HAL_UART_Transmit_IT+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	689a      	ldr	r2, [r3, #8]
 8002538:	2380      	movs	r3, #128	; 0x80
 800253a:	015b      	lsls	r3, r3, #5
 800253c:	429a      	cmp	r2, r3
 800253e:	d109      	bne.n	8002554 <HAL_UART_Transmit_IT+0x4c>
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d105      	bne.n	8002554 <HAL_UART_Transmit_IT+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	2201      	movs	r2, #1
 800254c:	4013      	ands	r3, r2
 800254e:	d001      	beq.n	8002554 <HAL_UART_Transmit_IT+0x4c>
      {
        return  HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e075      	b.n	8002640 <HAL_UART_Transmit_IT+0x138>
      }
    }

    huart->pTxBuffPtr  = pData;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	68ba      	ldr	r2, [r7, #8]
 8002558:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	1dba      	adds	r2, r7, #6
 800255e:	2154      	movs	r1, #84	; 0x54
 8002560:	8812      	ldrh	r2, [r2, #0]
 8002562:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	1dba      	adds	r2, r7, #6
 8002568:	2156      	movs	r1, #86	; 0x56
 800256a:	8812      	ldrh	r2, [r2, #0]
 800256c:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	2200      	movs	r2, #0
 8002572:	679a      	str	r2, [r3, #120]	; 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2290      	movs	r2, #144	; 0x90
 8002578:	2100      	movs	r1, #0
 800257a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2288      	movs	r2, #136	; 0x88
 8002580:	2121      	movs	r1, #33	; 0x21
 8002582:	5099      	str	r1, [r3, r2]

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002588:	2380      	movs	r3, #128	; 0x80
 800258a:	059b      	lsls	r3, r3, #22
 800258c:	429a      	cmp	r2, r3
 800258e:	d12a      	bne.n	80025e6 <HAL_UART_Transmit_IT+0xde>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	689a      	ldr	r2, [r3, #8]
 8002594:	2380      	movs	r3, #128	; 0x80
 8002596:	015b      	lsls	r3, r3, #5
 8002598:	429a      	cmp	r2, r3
 800259a:	d107      	bne.n	80025ac <HAL_UART_Transmit_IT+0xa4>
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	691b      	ldr	r3, [r3, #16]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d103      	bne.n	80025ac <HAL_UART_Transmit_IT+0xa4>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	4a28      	ldr	r2, [pc, #160]	; (8002648 <HAL_UART_Transmit_IT+0x140>)
 80025a8:	679a      	str	r2, [r3, #120]	; 0x78
 80025aa:	e002      	b.n	80025b2 <HAL_UART_Transmit_IT+0xaa>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	4a27      	ldr	r2, [pc, #156]	; (800264c <HAL_UART_Transmit_IT+0x144>)
 80025b0:	679a      	str	r2, [r3, #120]	; 0x78
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025b2:	f3ef 8310 	mrs	r3, PRIMASK
 80025b6:	61fb      	str	r3, [r7, #28]
  return(result);
 80025b8:	69fb      	ldr	r3, [r7, #28]
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 80025ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80025bc:	2301      	movs	r3, #1
 80025be:	623b      	str	r3, [r7, #32]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025c0:	6a3b      	ldr	r3, [r7, #32]
 80025c2:	f383 8810 	msr	PRIMASK, r3
}
 80025c6:	46c0      	nop			; (mov r8, r8)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	689a      	ldr	r2, [r3, #8]
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	2180      	movs	r1, #128	; 0x80
 80025d4:	0409      	lsls	r1, r1, #16
 80025d6:	430a      	orrs	r2, r1
 80025d8:	609a      	str	r2, [r3, #8]
 80025da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025dc:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e0:	f383 8810 	msr	PRIMASK, r3
}
 80025e4:	e029      	b.n	800263a <HAL_UART_Transmit_IT+0x132>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	689a      	ldr	r2, [r3, #8]
 80025ea:	2380      	movs	r3, #128	; 0x80
 80025ec:	015b      	lsls	r3, r3, #5
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d107      	bne.n	8002602 <HAL_UART_Transmit_IT+0xfa>
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	691b      	ldr	r3, [r3, #16]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d103      	bne.n	8002602 <HAL_UART_Transmit_IT+0xfa>
      {
        huart->TxISR = UART_TxISR_16BIT;
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	4a14      	ldr	r2, [pc, #80]	; (8002650 <HAL_UART_Transmit_IT+0x148>)
 80025fe:	679a      	str	r2, [r3, #120]	; 0x78
 8002600:	e002      	b.n	8002608 <HAL_UART_Transmit_IT+0x100>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	4a13      	ldr	r2, [pc, #76]	; (8002654 <HAL_UART_Transmit_IT+0x14c>)
 8002606:	679a      	str	r2, [r3, #120]	; 0x78
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002608:	f3ef 8310 	mrs	r3, PRIMASK
 800260c:	613b      	str	r3, [r7, #16]
  return(result);
 800260e:	693b      	ldr	r3, [r7, #16]
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8002610:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002612:	2301      	movs	r3, #1
 8002614:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	f383 8810 	msr	PRIMASK, r3
}
 800261c:	46c0      	nop			; (mov r8, r8)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2180      	movs	r1, #128	; 0x80
 800262a:	430a      	orrs	r2, r1
 800262c:	601a      	str	r2, [r3, #0]
 800262e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002630:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	f383 8810 	msr	PRIMASK, r3
}
 8002638:	46c0      	nop			; (mov r8, r8)
    }

    return HAL_OK;
 800263a:	2300      	movs	r3, #0
 800263c:	e000      	b.n	8002640 <HAL_UART_Transmit_IT+0x138>
  }
  else
  {
    return HAL_BUSY;
 800263e:	2302      	movs	r3, #2
  }
}
 8002640:	0018      	movs	r0, r3
 8002642:	46bd      	mov	sp, r7
 8002644:	b00c      	add	sp, #48	; 0x30
 8002646:	bd80      	pop	{r7, pc}
 8002648:	08003a09 	.word	0x08003a09
 800264c:	0800391d 	.word	0x0800391d
 8002650:	0800385f 	.word	0x0800385f
 8002654:	080037ab 	.word	0x080037ab

08002658 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b088      	sub	sp, #32
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	1dbb      	adds	r3, r7, #6
 8002664:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	228c      	movs	r2, #140	; 0x8c
 800266a:	589b      	ldr	r3, [r3, r2]
 800266c:	2b20      	cmp	r3, #32
 800266e:	d145      	bne.n	80026fc <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d003      	beq.n	800267e <HAL_UART_Receive_IT+0x26>
 8002676:	1dbb      	adds	r3, r7, #6
 8002678:	881b      	ldrh	r3, [r3, #0]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d101      	bne.n	8002682 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e03d      	b.n	80026fe <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	689a      	ldr	r2, [r3, #8]
 8002686:	2380      	movs	r3, #128	; 0x80
 8002688:	015b      	lsls	r3, r3, #5
 800268a:	429a      	cmp	r2, r3
 800268c:	d109      	bne.n	80026a2 <HAL_UART_Receive_IT+0x4a>
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d105      	bne.n	80026a2 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	2201      	movs	r2, #1
 800269a:	4013      	ands	r3, r2
 800269c:	d001      	beq.n	80026a2 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800269e:	2301      	movs	r3, #1
 80026a0:	e02d      	b.n	80026fe <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2200      	movs	r2, #0
 80026a6:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	685a      	ldr	r2, [r3, #4]
 80026ae:	2380      	movs	r3, #128	; 0x80
 80026b0:	041b      	lsls	r3, r3, #16
 80026b2:	4013      	ands	r3, r2
 80026b4:	d019      	beq.n	80026ea <HAL_UART_Receive_IT+0x92>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026b6:	f3ef 8310 	mrs	r3, PRIMASK
 80026ba:	613b      	str	r3, [r7, #16]
  return(result);
 80026bc:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80026be:	61fb      	str	r3, [r7, #28]
 80026c0:	2301      	movs	r3, #1
 80026c2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	f383 8810 	msr	PRIMASK, r3
}
 80026ca:	46c0      	nop			; (mov r8, r8)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2180      	movs	r1, #128	; 0x80
 80026d8:	04c9      	lsls	r1, r1, #19
 80026da:	430a      	orrs	r2, r1
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	f383 8810 	msr	PRIMASK, r3
}
 80026e8:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 80026ea:	1dbb      	adds	r3, r7, #6
 80026ec:	881a      	ldrh	r2, [r3, #0]
 80026ee:	68b9      	ldr	r1, [r7, #8]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	0018      	movs	r0, r3
 80026f4:	f000 feb8 	bl	8003468 <UART_Start_Receive_IT>
 80026f8:	0003      	movs	r3, r0
 80026fa:	e000      	b.n	80026fe <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 80026fc:	2302      	movs	r3, #2
  }
}
 80026fe:	0018      	movs	r0, r3
 8002700:	46bd      	mov	sp, r7
 8002702:	b008      	add	sp, #32
 8002704:	bd80      	pop	{r7, pc}
	...

08002708 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002708:	b5b0      	push	{r4, r5, r7, lr}
 800270a:	b0aa      	sub	sp, #168	; 0xa8
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	69db      	ldr	r3, [r3, #28]
 8002716:	22a4      	movs	r2, #164	; 0xa4
 8002718:	18b9      	adds	r1, r7, r2
 800271a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	20a0      	movs	r0, #160	; 0xa0
 8002724:	1839      	adds	r1, r7, r0
 8002726:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	689b      	ldr	r3, [r3, #8]
 800272e:	249c      	movs	r4, #156	; 0x9c
 8002730:	1939      	adds	r1, r7, r4
 8002732:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002734:	0011      	movs	r1, r2
 8002736:	18bb      	adds	r3, r7, r2
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	4aa2      	ldr	r2, [pc, #648]	; (80029c4 <HAL_UART_IRQHandler+0x2bc>)
 800273c:	4013      	ands	r3, r2
 800273e:	2298      	movs	r2, #152	; 0x98
 8002740:	18bd      	adds	r5, r7, r2
 8002742:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 8002744:	18bb      	adds	r3, r7, r2
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d11a      	bne.n	8002782 <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800274c:	187b      	adds	r3, r7, r1
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	2220      	movs	r2, #32
 8002752:	4013      	ands	r3, r2
 8002754:	d015      	beq.n	8002782 <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002756:	183b      	adds	r3, r7, r0
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2220      	movs	r2, #32
 800275c:	4013      	ands	r3, r2
 800275e:	d105      	bne.n	800276c <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002760:	193b      	adds	r3, r7, r4
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	2380      	movs	r3, #128	; 0x80
 8002766:	055b      	lsls	r3, r3, #21
 8002768:	4013      	ands	r3, r2
 800276a:	d00a      	beq.n	8002782 <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002770:	2b00      	cmp	r3, #0
 8002772:	d100      	bne.n	8002776 <HAL_UART_IRQHandler+0x6e>
 8002774:	e2dc      	b.n	8002d30 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800277a:	687a      	ldr	r2, [r7, #4]
 800277c:	0010      	movs	r0, r2
 800277e:	4798      	blx	r3
      }
      return;
 8002780:	e2d6      	b.n	8002d30 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8002782:	2398      	movs	r3, #152	; 0x98
 8002784:	18fb      	adds	r3, r7, r3
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d100      	bne.n	800278e <HAL_UART_IRQHandler+0x86>
 800278c:	e122      	b.n	80029d4 <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800278e:	239c      	movs	r3, #156	; 0x9c
 8002790:	18fb      	adds	r3, r7, r3
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a8c      	ldr	r2, [pc, #560]	; (80029c8 <HAL_UART_IRQHandler+0x2c0>)
 8002796:	4013      	ands	r3, r2
 8002798:	d106      	bne.n	80027a8 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800279a:	23a0      	movs	r3, #160	; 0xa0
 800279c:	18fb      	adds	r3, r7, r3
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a8a      	ldr	r2, [pc, #552]	; (80029cc <HAL_UART_IRQHandler+0x2c4>)
 80027a2:	4013      	ands	r3, r2
 80027a4:	d100      	bne.n	80027a8 <HAL_UART_IRQHandler+0xa0>
 80027a6:	e115      	b.n	80029d4 <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80027a8:	23a4      	movs	r3, #164	; 0xa4
 80027aa:	18fb      	adds	r3, r7, r3
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	2201      	movs	r2, #1
 80027b0:	4013      	ands	r3, r2
 80027b2:	d012      	beq.n	80027da <HAL_UART_IRQHandler+0xd2>
 80027b4:	23a0      	movs	r3, #160	; 0xa0
 80027b6:	18fb      	adds	r3, r7, r3
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	2380      	movs	r3, #128	; 0x80
 80027bc:	005b      	lsls	r3, r3, #1
 80027be:	4013      	ands	r3, r2
 80027c0:	d00b      	beq.n	80027da <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2201      	movs	r2, #1
 80027c8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2290      	movs	r2, #144	; 0x90
 80027ce:	589b      	ldr	r3, [r3, r2]
 80027d0:	2201      	movs	r2, #1
 80027d2:	431a      	orrs	r2, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2190      	movs	r1, #144	; 0x90
 80027d8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80027da:	23a4      	movs	r3, #164	; 0xa4
 80027dc:	18fb      	adds	r3, r7, r3
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2202      	movs	r2, #2
 80027e2:	4013      	ands	r3, r2
 80027e4:	d011      	beq.n	800280a <HAL_UART_IRQHandler+0x102>
 80027e6:	239c      	movs	r3, #156	; 0x9c
 80027e8:	18fb      	adds	r3, r7, r3
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	2201      	movs	r2, #1
 80027ee:	4013      	ands	r3, r2
 80027f0:	d00b      	beq.n	800280a <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	2202      	movs	r2, #2
 80027f8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2290      	movs	r2, #144	; 0x90
 80027fe:	589b      	ldr	r3, [r3, r2]
 8002800:	2204      	movs	r2, #4
 8002802:	431a      	orrs	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2190      	movs	r1, #144	; 0x90
 8002808:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800280a:	23a4      	movs	r3, #164	; 0xa4
 800280c:	18fb      	adds	r3, r7, r3
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2204      	movs	r2, #4
 8002812:	4013      	ands	r3, r2
 8002814:	d011      	beq.n	800283a <HAL_UART_IRQHandler+0x132>
 8002816:	239c      	movs	r3, #156	; 0x9c
 8002818:	18fb      	adds	r3, r7, r3
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2201      	movs	r2, #1
 800281e:	4013      	ands	r3, r2
 8002820:	d00b      	beq.n	800283a <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	2204      	movs	r2, #4
 8002828:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2290      	movs	r2, #144	; 0x90
 800282e:	589b      	ldr	r3, [r3, r2]
 8002830:	2202      	movs	r2, #2
 8002832:	431a      	orrs	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2190      	movs	r1, #144	; 0x90
 8002838:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800283a:	23a4      	movs	r3, #164	; 0xa4
 800283c:	18fb      	adds	r3, r7, r3
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2208      	movs	r2, #8
 8002842:	4013      	ands	r3, r2
 8002844:	d017      	beq.n	8002876 <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002846:	23a0      	movs	r3, #160	; 0xa0
 8002848:	18fb      	adds	r3, r7, r3
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2220      	movs	r2, #32
 800284e:	4013      	ands	r3, r2
 8002850:	d105      	bne.n	800285e <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8002852:	239c      	movs	r3, #156	; 0x9c
 8002854:	18fb      	adds	r3, r7, r3
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a5b      	ldr	r2, [pc, #364]	; (80029c8 <HAL_UART_IRQHandler+0x2c0>)
 800285a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800285c:	d00b      	beq.n	8002876 <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2208      	movs	r2, #8
 8002864:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2290      	movs	r2, #144	; 0x90
 800286a:	589b      	ldr	r3, [r3, r2]
 800286c:	2208      	movs	r2, #8
 800286e:	431a      	orrs	r2, r3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2190      	movs	r1, #144	; 0x90
 8002874:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002876:	23a4      	movs	r3, #164	; 0xa4
 8002878:	18fb      	adds	r3, r7, r3
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	2380      	movs	r3, #128	; 0x80
 800287e:	011b      	lsls	r3, r3, #4
 8002880:	4013      	ands	r3, r2
 8002882:	d013      	beq.n	80028ac <HAL_UART_IRQHandler+0x1a4>
 8002884:	23a0      	movs	r3, #160	; 0xa0
 8002886:	18fb      	adds	r3, r7, r3
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	2380      	movs	r3, #128	; 0x80
 800288c:	04db      	lsls	r3, r3, #19
 800288e:	4013      	ands	r3, r2
 8002890:	d00c      	beq.n	80028ac <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	2280      	movs	r2, #128	; 0x80
 8002898:	0112      	lsls	r2, r2, #4
 800289a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2290      	movs	r2, #144	; 0x90
 80028a0:	589b      	ldr	r3, [r3, r2]
 80028a2:	2220      	movs	r2, #32
 80028a4:	431a      	orrs	r2, r3
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	2190      	movs	r1, #144	; 0x90
 80028aa:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2290      	movs	r2, #144	; 0x90
 80028b0:	589b      	ldr	r3, [r3, r2]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d100      	bne.n	80028b8 <HAL_UART_IRQHandler+0x1b0>
 80028b6:	e23d      	b.n	8002d34 <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80028b8:	23a4      	movs	r3, #164	; 0xa4
 80028ba:	18fb      	adds	r3, r7, r3
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2220      	movs	r2, #32
 80028c0:	4013      	ands	r3, r2
 80028c2:	d015      	beq.n	80028f0 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80028c4:	23a0      	movs	r3, #160	; 0xa0
 80028c6:	18fb      	adds	r3, r7, r3
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2220      	movs	r2, #32
 80028cc:	4013      	ands	r3, r2
 80028ce:	d106      	bne.n	80028de <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80028d0:	239c      	movs	r3, #156	; 0x9c
 80028d2:	18fb      	adds	r3, r7, r3
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	2380      	movs	r3, #128	; 0x80
 80028d8:	055b      	lsls	r3, r3, #21
 80028da:	4013      	ands	r3, r2
 80028dc:	d008      	beq.n	80028f0 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d004      	beq.n	80028f0 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	0010      	movs	r0, r2
 80028ee:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	2290      	movs	r2, #144	; 0x90
 80028f4:	589b      	ldr	r3, [r3, r2]
 80028f6:	2194      	movs	r1, #148	; 0x94
 80028f8:	187a      	adds	r2, r7, r1
 80028fa:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	2240      	movs	r2, #64	; 0x40
 8002904:	4013      	ands	r3, r2
 8002906:	2b40      	cmp	r3, #64	; 0x40
 8002908:	d004      	beq.n	8002914 <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800290a:	187b      	adds	r3, r7, r1
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	2228      	movs	r2, #40	; 0x28
 8002910:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002912:	d04c      	beq.n	80029ae <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	0018      	movs	r0, r3
 8002918:	f000 feca 	bl	80036b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	689b      	ldr	r3, [r3, #8]
 8002922:	2240      	movs	r2, #64	; 0x40
 8002924:	4013      	ands	r3, r2
 8002926:	2b40      	cmp	r3, #64	; 0x40
 8002928:	d13c      	bne.n	80029a4 <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800292a:	f3ef 8310 	mrs	r3, PRIMASK
 800292e:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8002930:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002932:	2090      	movs	r0, #144	; 0x90
 8002934:	183a      	adds	r2, r7, r0
 8002936:	6013      	str	r3, [r2, #0]
 8002938:	2301      	movs	r3, #1
 800293a:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800293c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800293e:	f383 8810 	msr	PRIMASK, r3
}
 8002942:	46c0      	nop			; (mov r8, r8)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	689a      	ldr	r2, [r3, #8]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2140      	movs	r1, #64	; 0x40
 8002950:	438a      	bics	r2, r1
 8002952:	609a      	str	r2, [r3, #8]
 8002954:	183b      	adds	r3, r7, r0
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800295a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800295c:	f383 8810 	msr	PRIMASK, r3
}
 8002960:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	2280      	movs	r2, #128	; 0x80
 8002966:	589b      	ldr	r3, [r3, r2]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d016      	beq.n	800299a <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2280      	movs	r2, #128	; 0x80
 8002970:	589b      	ldr	r3, [r3, r2]
 8002972:	4a17      	ldr	r2, [pc, #92]	; (80029d0 <HAL_UART_IRQHandler+0x2c8>)
 8002974:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2280      	movs	r2, #128	; 0x80
 800297a:	589b      	ldr	r3, [r3, r2]
 800297c:	0018      	movs	r0, r3
 800297e:	f7fe fa2f 	bl	8000de0 <HAL_DMA_Abort_IT>
 8002982:	1e03      	subs	r3, r0, #0
 8002984:	d01c      	beq.n	80029c0 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2280      	movs	r2, #128	; 0x80
 800298a:	589b      	ldr	r3, [r3, r2]
 800298c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800298e:	687a      	ldr	r2, [r7, #4]
 8002990:	2180      	movs	r1, #128	; 0x80
 8002992:	5852      	ldr	r2, [r2, r1]
 8002994:	0010      	movs	r0, r2
 8002996:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002998:	e012      	b.n	80029c0 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	0018      	movs	r0, r3
 800299e:	f000 f9e1 	bl	8002d64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029a2:	e00d      	b.n	80029c0 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	0018      	movs	r0, r3
 80029a8:	f000 f9dc 	bl	8002d64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029ac:	e008      	b.n	80029c0 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	0018      	movs	r0, r3
 80029b2:	f000 f9d7 	bl	8002d64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2290      	movs	r2, #144	; 0x90
 80029ba:	2100      	movs	r1, #0
 80029bc:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80029be:	e1b9      	b.n	8002d34 <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029c0:	46c0      	nop			; (mov r8, r8)
    return;
 80029c2:	e1b7      	b.n	8002d34 <HAL_UART_IRQHandler+0x62c>
 80029c4:	0000080f 	.word	0x0000080f
 80029c8:	10000001 	.word	0x10000001
 80029cc:	04000120 	.word	0x04000120
 80029d0:	0800377d 	.word	0x0800377d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d000      	beq.n	80029de <HAL_UART_IRQHandler+0x2d6>
 80029dc:	e13e      	b.n	8002c5c <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80029de:	23a4      	movs	r3, #164	; 0xa4
 80029e0:	18fb      	adds	r3, r7, r3
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2210      	movs	r2, #16
 80029e6:	4013      	ands	r3, r2
 80029e8:	d100      	bne.n	80029ec <HAL_UART_IRQHandler+0x2e4>
 80029ea:	e137      	b.n	8002c5c <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80029ec:	23a0      	movs	r3, #160	; 0xa0
 80029ee:	18fb      	adds	r3, r7, r3
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2210      	movs	r2, #16
 80029f4:	4013      	ands	r3, r2
 80029f6:	d100      	bne.n	80029fa <HAL_UART_IRQHandler+0x2f2>
 80029f8:	e130      	b.n	8002c5c <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	2210      	movs	r2, #16
 8002a00:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	2240      	movs	r2, #64	; 0x40
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	2b40      	cmp	r3, #64	; 0x40
 8002a0e:	d000      	beq.n	8002a12 <HAL_UART_IRQHandler+0x30a>
 8002a10:	e0a4      	b.n	8002b5c <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2280      	movs	r2, #128	; 0x80
 8002a16:	589b      	ldr	r3, [r3, r2]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	685a      	ldr	r2, [r3, #4]
 8002a1c:	217e      	movs	r1, #126	; 0x7e
 8002a1e:	187b      	adds	r3, r7, r1
 8002a20:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002a22:	187b      	adds	r3, r7, r1
 8002a24:	881b      	ldrh	r3, [r3, #0]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d100      	bne.n	8002a2c <HAL_UART_IRQHandler+0x324>
 8002a2a:	e185      	b.n	8002d38 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	225c      	movs	r2, #92	; 0x5c
 8002a30:	5a9b      	ldrh	r3, [r3, r2]
 8002a32:	187a      	adds	r2, r7, r1
 8002a34:	8812      	ldrh	r2, [r2, #0]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d300      	bcc.n	8002a3c <HAL_UART_IRQHandler+0x334>
 8002a3a:	e17d      	b.n	8002d38 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	187a      	adds	r2, r7, r1
 8002a40:	215e      	movs	r1, #94	; 0x5e
 8002a42:	8812      	ldrh	r2, [r2, #0]
 8002a44:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2280      	movs	r2, #128	; 0x80
 8002a4a:	589b      	ldr	r3, [r3, r2]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2220      	movs	r2, #32
 8002a52:	4013      	ands	r3, r2
 8002a54:	d170      	bne.n	8002b38 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a56:	f3ef 8310 	mrs	r3, PRIMASK
 8002a5a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002a5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a5e:	67bb      	str	r3, [r7, #120]	; 0x78
 8002a60:	2301      	movs	r3, #1
 8002a62:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a66:	f383 8810 	msr	PRIMASK, r3
}
 8002a6a:	46c0      	nop			; (mov r8, r8)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	681a      	ldr	r2, [r3, #0]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	49b4      	ldr	r1, [pc, #720]	; (8002d48 <HAL_UART_IRQHandler+0x640>)
 8002a78:	400a      	ands	r2, r1
 8002a7a:	601a      	str	r2, [r3, #0]
 8002a7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a7e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a82:	f383 8810 	msr	PRIMASK, r3
}
 8002a86:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a88:	f3ef 8310 	mrs	r3, PRIMASK
 8002a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8002a8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a90:	677b      	str	r3, [r7, #116]	; 0x74
 8002a92:	2301      	movs	r3, #1
 8002a94:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a98:	f383 8810 	msr	PRIMASK, r3
}
 8002a9c:	46c0      	nop			; (mov r8, r8)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	689a      	ldr	r2, [r3, #8]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2101      	movs	r1, #1
 8002aaa:	438a      	bics	r2, r1
 8002aac:	609a      	str	r2, [r3, #8]
 8002aae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ab0:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ab2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ab4:	f383 8810 	msr	PRIMASK, r3
}
 8002ab8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002aba:	f3ef 8310 	mrs	r3, PRIMASK
 8002abe:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8002ac0:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002ac2:	673b      	str	r3, [r7, #112]	; 0x70
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ac8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002aca:	f383 8810 	msr	PRIMASK, r3
}
 8002ace:	46c0      	nop			; (mov r8, r8)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	689a      	ldr	r2, [r3, #8]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	2140      	movs	r1, #64	; 0x40
 8002adc:	438a      	bics	r2, r1
 8002ade:	609a      	str	r2, [r3, #8]
 8002ae0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ae2:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ae4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ae6:	f383 8810 	msr	PRIMASK, r3
}
 8002aea:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	228c      	movs	r2, #140	; 0x8c
 8002af0:	2120      	movs	r1, #32
 8002af2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002afa:	f3ef 8310 	mrs	r3, PRIMASK
 8002afe:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8002b00:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b02:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002b04:	2301      	movs	r3, #1
 8002b06:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b0a:	f383 8810 	msr	PRIMASK, r3
}
 8002b0e:	46c0      	nop			; (mov r8, r8)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2110      	movs	r1, #16
 8002b1c:	438a      	bics	r2, r1
 8002b1e:	601a      	str	r2, [r3, #0]
 8002b20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b22:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b26:	f383 8810 	msr	PRIMASK, r3
}
 8002b2a:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2280      	movs	r2, #128	; 0x80
 8002b30:	589b      	ldr	r3, [r3, r2]
 8002b32:	0018      	movs	r0, r3
 8002b34:	f7fe f8f2 	bl	8000d1c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	225c      	movs	r2, #92	; 0x5c
 8002b42:	5a9a      	ldrh	r2, [r3, r2]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	215e      	movs	r1, #94	; 0x5e
 8002b48:	5a5b      	ldrh	r3, [r3, r1]
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	b29a      	uxth	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	0011      	movs	r1, r2
 8002b54:	0018      	movs	r0, r3
 8002b56:	f000 f90d 	bl	8002d74 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002b5a:	e0ed      	b.n	8002d38 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	225c      	movs	r2, #92	; 0x5c
 8002b60:	5a99      	ldrh	r1, [r3, r2]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	225e      	movs	r2, #94	; 0x5e
 8002b66:	5a9b      	ldrh	r3, [r3, r2]
 8002b68:	b29a      	uxth	r2, r3
 8002b6a:	208e      	movs	r0, #142	; 0x8e
 8002b6c:	183b      	adds	r3, r7, r0
 8002b6e:	1a8a      	subs	r2, r1, r2
 8002b70:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	225e      	movs	r2, #94	; 0x5e
 8002b76:	5a9b      	ldrh	r3, [r3, r2]
 8002b78:	b29b      	uxth	r3, r3
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d100      	bne.n	8002b80 <HAL_UART_IRQHandler+0x478>
 8002b7e:	e0dd      	b.n	8002d3c <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8002b80:	183b      	adds	r3, r7, r0
 8002b82:	881b      	ldrh	r3, [r3, #0]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d100      	bne.n	8002b8a <HAL_UART_IRQHandler+0x482>
 8002b88:	e0d8      	b.n	8002d3c <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b8a:	f3ef 8310 	mrs	r3, PRIMASK
 8002b8e:	60fb      	str	r3, [r7, #12]
  return(result);
 8002b90:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002b92:	2488      	movs	r4, #136	; 0x88
 8002b94:	193a      	adds	r2, r7, r4
 8002b96:	6013      	str	r3, [r2, #0]
 8002b98:	2301      	movs	r3, #1
 8002b9a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	f383 8810 	msr	PRIMASK, r3
}
 8002ba2:	46c0      	nop			; (mov r8, r8)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4967      	ldr	r1, [pc, #412]	; (8002d4c <HAL_UART_IRQHandler+0x644>)
 8002bb0:	400a      	ands	r2, r1
 8002bb2:	601a      	str	r2, [r3, #0]
 8002bb4:	193b      	adds	r3, r7, r4
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f383 8810 	msr	PRIMASK, r3
}
 8002bc0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bc2:	f3ef 8310 	mrs	r3, PRIMASK
 8002bc6:	61bb      	str	r3, [r7, #24]
  return(result);
 8002bc8:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002bca:	2484      	movs	r4, #132	; 0x84
 8002bcc:	193a      	adds	r2, r7, r4
 8002bce:	6013      	str	r3, [r2, #0]
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	f383 8810 	msr	PRIMASK, r3
}
 8002bda:	46c0      	nop			; (mov r8, r8)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	689a      	ldr	r2, [r3, #8]
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	495a      	ldr	r1, [pc, #360]	; (8002d50 <HAL_UART_IRQHandler+0x648>)
 8002be8:	400a      	ands	r2, r1
 8002bea:	609a      	str	r2, [r3, #8]
 8002bec:	193b      	adds	r3, r7, r4
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bf2:	6a3b      	ldr	r3, [r7, #32]
 8002bf4:	f383 8810 	msr	PRIMASK, r3
}
 8002bf8:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	228c      	movs	r2, #140	; 0x8c
 8002bfe:	2120      	movs	r1, #32
 8002c00:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c0e:	f3ef 8310 	mrs	r3, PRIMASK
 8002c12:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c16:	2480      	movs	r4, #128	; 0x80
 8002c18:	193a      	adds	r2, r7, r4
 8002c1a:	6013      	str	r3, [r2, #0]
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c22:	f383 8810 	msr	PRIMASK, r3
}
 8002c26:	46c0      	nop			; (mov r8, r8)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2110      	movs	r1, #16
 8002c34:	438a      	bics	r2, r1
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	193b      	adds	r3, r7, r4
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c40:	f383 8810 	msr	PRIMASK, r3
}
 8002c44:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2202      	movs	r2, #2
 8002c4a:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002c4c:	183b      	adds	r3, r7, r0
 8002c4e:	881a      	ldrh	r2, [r3, #0]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	0011      	movs	r1, r2
 8002c54:	0018      	movs	r0, r3
 8002c56:	f000 f88d 	bl	8002d74 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002c5a:	e06f      	b.n	8002d3c <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002c5c:	23a4      	movs	r3, #164	; 0xa4
 8002c5e:	18fb      	adds	r3, r7, r3
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	2380      	movs	r3, #128	; 0x80
 8002c64:	035b      	lsls	r3, r3, #13
 8002c66:	4013      	ands	r3, r2
 8002c68:	d010      	beq.n	8002c8c <HAL_UART_IRQHandler+0x584>
 8002c6a:	239c      	movs	r3, #156	; 0x9c
 8002c6c:	18fb      	adds	r3, r7, r3
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	2380      	movs	r3, #128	; 0x80
 8002c72:	03db      	lsls	r3, r3, #15
 8002c74:	4013      	ands	r3, r2
 8002c76:	d009      	beq.n	8002c8c <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2280      	movs	r2, #128	; 0x80
 8002c7e:	0352      	lsls	r2, r2, #13
 8002c80:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	0018      	movs	r0, r3
 8002c86:	f001 fbc5 	bl	8004414 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002c8a:	e05a      	b.n	8002d42 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8002c8c:	23a4      	movs	r3, #164	; 0xa4
 8002c8e:	18fb      	adds	r3, r7, r3
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2280      	movs	r2, #128	; 0x80
 8002c94:	4013      	ands	r3, r2
 8002c96:	d016      	beq.n	8002cc6 <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8002c98:	23a0      	movs	r3, #160	; 0xa0
 8002c9a:	18fb      	adds	r3, r7, r3
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	2280      	movs	r2, #128	; 0x80
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	d106      	bne.n	8002cb2 <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8002ca4:	239c      	movs	r3, #156	; 0x9c
 8002ca6:	18fb      	adds	r3, r7, r3
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	2380      	movs	r3, #128	; 0x80
 8002cac:	041b      	lsls	r3, r3, #16
 8002cae:	4013      	ands	r3, r2
 8002cb0:	d009      	beq.n	8002cc6 <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d042      	beq.n	8002d40 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002cbe:	687a      	ldr	r2, [r7, #4]
 8002cc0:	0010      	movs	r0, r2
 8002cc2:	4798      	blx	r3
    }
    return;
 8002cc4:	e03c      	b.n	8002d40 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002cc6:	23a4      	movs	r3, #164	; 0xa4
 8002cc8:	18fb      	adds	r3, r7, r3
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	2240      	movs	r2, #64	; 0x40
 8002cce:	4013      	ands	r3, r2
 8002cd0:	d00a      	beq.n	8002ce8 <HAL_UART_IRQHandler+0x5e0>
 8002cd2:	23a0      	movs	r3, #160	; 0xa0
 8002cd4:	18fb      	adds	r3, r7, r3
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2240      	movs	r2, #64	; 0x40
 8002cda:	4013      	ands	r3, r2
 8002cdc:	d004      	beq.n	8002ce8 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	0018      	movs	r0, r3
 8002ce2:	f000 ff0b 	bl	8003afc <UART_EndTransmit_IT>
    return;
 8002ce6:	e02c      	b.n	8002d42 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8002ce8:	23a4      	movs	r3, #164	; 0xa4
 8002cea:	18fb      	adds	r3, r7, r3
 8002cec:	681a      	ldr	r2, [r3, #0]
 8002cee:	2380      	movs	r3, #128	; 0x80
 8002cf0:	041b      	lsls	r3, r3, #16
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	d00b      	beq.n	8002d0e <HAL_UART_IRQHandler+0x606>
 8002cf6:	23a0      	movs	r3, #160	; 0xa0
 8002cf8:	18fb      	adds	r3, r7, r3
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	2380      	movs	r3, #128	; 0x80
 8002cfe:	05db      	lsls	r3, r3, #23
 8002d00:	4013      	ands	r3, r2
 8002d02:	d004      	beq.n	8002d0e <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	0018      	movs	r0, r3
 8002d08:	f001 fb94 	bl	8004434 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002d0c:	e019      	b.n	8002d42 <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8002d0e:	23a4      	movs	r3, #164	; 0xa4
 8002d10:	18fb      	adds	r3, r7, r3
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	2380      	movs	r3, #128	; 0x80
 8002d16:	045b      	lsls	r3, r3, #17
 8002d18:	4013      	ands	r3, r2
 8002d1a:	d012      	beq.n	8002d42 <HAL_UART_IRQHandler+0x63a>
 8002d1c:	23a0      	movs	r3, #160	; 0xa0
 8002d1e:	18fb      	adds	r3, r7, r3
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	da0d      	bge.n	8002d42 <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	0018      	movs	r0, r3
 8002d2a:	f001 fb7b 	bl	8004424 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002d2e:	e008      	b.n	8002d42 <HAL_UART_IRQHandler+0x63a>
      return;
 8002d30:	46c0      	nop			; (mov r8, r8)
 8002d32:	e006      	b.n	8002d42 <HAL_UART_IRQHandler+0x63a>
    return;
 8002d34:	46c0      	nop			; (mov r8, r8)
 8002d36:	e004      	b.n	8002d42 <HAL_UART_IRQHandler+0x63a>
      return;
 8002d38:	46c0      	nop			; (mov r8, r8)
 8002d3a:	e002      	b.n	8002d42 <HAL_UART_IRQHandler+0x63a>
      return;
 8002d3c:	46c0      	nop			; (mov r8, r8)
 8002d3e:	e000      	b.n	8002d42 <HAL_UART_IRQHandler+0x63a>
    return;
 8002d40:	46c0      	nop			; (mov r8, r8)
  }
}
 8002d42:	46bd      	mov	sp, r7
 8002d44:	b02a      	add	sp, #168	; 0xa8
 8002d46:	bdb0      	pop	{r4, r5, r7, pc}
 8002d48:	fffffeff 	.word	0xfffffeff
 8002d4c:	fffffedf 	.word	0xfffffedf
 8002d50:	effffffe 	.word	0xeffffffe

08002d54 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002d5c:	46c0      	nop			; (mov r8, r8)
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	b002      	add	sp, #8
 8002d62:	bd80      	pop	{r7, pc}

08002d64 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002d6c:	46c0      	nop			; (mov r8, r8)
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	b002      	add	sp, #8
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	000a      	movs	r2, r1
 8002d7e:	1cbb      	adds	r3, r7, #2
 8002d80:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002d82:	46c0      	nop			; (mov r8, r8)
 8002d84:	46bd      	mov	sp, r7
 8002d86:	b002      	add	sp, #8
 8002d88:	bd80      	pop	{r7, pc}
	...

08002d8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b088      	sub	sp, #32
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d94:	231a      	movs	r3, #26
 8002d96:	18fb      	adds	r3, r7, r3
 8002d98:	2200      	movs	r2, #0
 8002d9a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	689a      	ldr	r2, [r3, #8]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	691b      	ldr	r3, [r3, #16]
 8002da4:	431a      	orrs	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	431a      	orrs	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	69db      	ldr	r3, [r3, #28]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4abc      	ldr	r2, [pc, #752]	; (80030ac <UART_SetConfig+0x320>)
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	0019      	movs	r1, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	69fa      	ldr	r2, [r7, #28]
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	4ab7      	ldr	r2, [pc, #732]	; (80030b0 <UART_SetConfig+0x324>)
 8002dd2:	4013      	ands	r3, r2
 8002dd4:	0019      	movs	r1, r3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	68da      	ldr	r2, [r3, #12]
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	430a      	orrs	r2, r1
 8002de0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	699b      	ldr	r3, [r3, #24]
 8002de6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a1b      	ldr	r3, [r3, #32]
 8002dec:	69fa      	ldr	r2, [r7, #28]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	4aae      	ldr	r2, [pc, #696]	; (80030b4 <UART_SetConfig+0x328>)
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	0019      	movs	r1, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	69fa      	ldr	r2, [r7, #28]
 8002e04:	430a      	orrs	r2, r1
 8002e06:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e0e:	220f      	movs	r2, #15
 8002e10:	4393      	bics	r3, r2
 8002e12:	0019      	movs	r1, r3
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4aa4      	ldr	r2, [pc, #656]	; (80030b8 <UART_SetConfig+0x32c>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d127      	bne.n	8002e7a <UART_SetConfig+0xee>
 8002e2a:	4ba4      	ldr	r3, [pc, #656]	; (80030bc <UART_SetConfig+0x330>)
 8002e2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e2e:	2203      	movs	r2, #3
 8002e30:	4013      	ands	r3, r2
 8002e32:	2b03      	cmp	r3, #3
 8002e34:	d017      	beq.n	8002e66 <UART_SetConfig+0xda>
 8002e36:	d81b      	bhi.n	8002e70 <UART_SetConfig+0xe4>
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d00a      	beq.n	8002e52 <UART_SetConfig+0xc6>
 8002e3c:	d818      	bhi.n	8002e70 <UART_SetConfig+0xe4>
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d002      	beq.n	8002e48 <UART_SetConfig+0xbc>
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d00a      	beq.n	8002e5c <UART_SetConfig+0xd0>
 8002e46:	e013      	b.n	8002e70 <UART_SetConfig+0xe4>
 8002e48:	231b      	movs	r3, #27
 8002e4a:	18fb      	adds	r3, r7, r3
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	701a      	strb	r2, [r3, #0]
 8002e50:	e058      	b.n	8002f04 <UART_SetConfig+0x178>
 8002e52:	231b      	movs	r3, #27
 8002e54:	18fb      	adds	r3, r7, r3
 8002e56:	2202      	movs	r2, #2
 8002e58:	701a      	strb	r2, [r3, #0]
 8002e5a:	e053      	b.n	8002f04 <UART_SetConfig+0x178>
 8002e5c:	231b      	movs	r3, #27
 8002e5e:	18fb      	adds	r3, r7, r3
 8002e60:	2204      	movs	r2, #4
 8002e62:	701a      	strb	r2, [r3, #0]
 8002e64:	e04e      	b.n	8002f04 <UART_SetConfig+0x178>
 8002e66:	231b      	movs	r3, #27
 8002e68:	18fb      	adds	r3, r7, r3
 8002e6a:	2208      	movs	r2, #8
 8002e6c:	701a      	strb	r2, [r3, #0]
 8002e6e:	e049      	b.n	8002f04 <UART_SetConfig+0x178>
 8002e70:	231b      	movs	r3, #27
 8002e72:	18fb      	adds	r3, r7, r3
 8002e74:	2210      	movs	r2, #16
 8002e76:	701a      	strb	r2, [r3, #0]
 8002e78:	e044      	b.n	8002f04 <UART_SetConfig+0x178>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a90      	ldr	r2, [pc, #576]	; (80030c0 <UART_SetConfig+0x334>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d127      	bne.n	8002ed4 <UART_SetConfig+0x148>
 8002e84:	4b8d      	ldr	r3, [pc, #564]	; (80030bc <UART_SetConfig+0x330>)
 8002e86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e88:	220c      	movs	r2, #12
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	2b0c      	cmp	r3, #12
 8002e8e:	d017      	beq.n	8002ec0 <UART_SetConfig+0x134>
 8002e90:	d81b      	bhi.n	8002eca <UART_SetConfig+0x13e>
 8002e92:	2b08      	cmp	r3, #8
 8002e94:	d00a      	beq.n	8002eac <UART_SetConfig+0x120>
 8002e96:	d818      	bhi.n	8002eca <UART_SetConfig+0x13e>
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d002      	beq.n	8002ea2 <UART_SetConfig+0x116>
 8002e9c:	2b04      	cmp	r3, #4
 8002e9e:	d00a      	beq.n	8002eb6 <UART_SetConfig+0x12a>
 8002ea0:	e013      	b.n	8002eca <UART_SetConfig+0x13e>
 8002ea2:	231b      	movs	r3, #27
 8002ea4:	18fb      	adds	r3, r7, r3
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	701a      	strb	r2, [r3, #0]
 8002eaa:	e02b      	b.n	8002f04 <UART_SetConfig+0x178>
 8002eac:	231b      	movs	r3, #27
 8002eae:	18fb      	adds	r3, r7, r3
 8002eb0:	2202      	movs	r2, #2
 8002eb2:	701a      	strb	r2, [r3, #0]
 8002eb4:	e026      	b.n	8002f04 <UART_SetConfig+0x178>
 8002eb6:	231b      	movs	r3, #27
 8002eb8:	18fb      	adds	r3, r7, r3
 8002eba:	2204      	movs	r2, #4
 8002ebc:	701a      	strb	r2, [r3, #0]
 8002ebe:	e021      	b.n	8002f04 <UART_SetConfig+0x178>
 8002ec0:	231b      	movs	r3, #27
 8002ec2:	18fb      	adds	r3, r7, r3
 8002ec4:	2208      	movs	r2, #8
 8002ec6:	701a      	strb	r2, [r3, #0]
 8002ec8:	e01c      	b.n	8002f04 <UART_SetConfig+0x178>
 8002eca:	231b      	movs	r3, #27
 8002ecc:	18fb      	adds	r3, r7, r3
 8002ece:	2210      	movs	r2, #16
 8002ed0:	701a      	strb	r2, [r3, #0]
 8002ed2:	e017      	b.n	8002f04 <UART_SetConfig+0x178>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	4a7a      	ldr	r2, [pc, #488]	; (80030c4 <UART_SetConfig+0x338>)
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d104      	bne.n	8002ee8 <UART_SetConfig+0x15c>
 8002ede:	231b      	movs	r3, #27
 8002ee0:	18fb      	adds	r3, r7, r3
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	701a      	strb	r2, [r3, #0]
 8002ee6:	e00d      	b.n	8002f04 <UART_SetConfig+0x178>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a76      	ldr	r2, [pc, #472]	; (80030c8 <UART_SetConfig+0x33c>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d104      	bne.n	8002efc <UART_SetConfig+0x170>
 8002ef2:	231b      	movs	r3, #27
 8002ef4:	18fb      	adds	r3, r7, r3
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	701a      	strb	r2, [r3, #0]
 8002efa:	e003      	b.n	8002f04 <UART_SetConfig+0x178>
 8002efc:	231b      	movs	r3, #27
 8002efe:	18fb      	adds	r3, r7, r3
 8002f00:	2210      	movs	r2, #16
 8002f02:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	69da      	ldr	r2, [r3, #28]
 8002f08:	2380      	movs	r3, #128	; 0x80
 8002f0a:	021b      	lsls	r3, r3, #8
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d000      	beq.n	8002f12 <UART_SetConfig+0x186>
 8002f10:	e065      	b.n	8002fde <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8002f12:	231b      	movs	r3, #27
 8002f14:	18fb      	adds	r3, r7, r3
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	2b08      	cmp	r3, #8
 8002f1a:	d015      	beq.n	8002f48 <UART_SetConfig+0x1bc>
 8002f1c:	dc18      	bgt.n	8002f50 <UART_SetConfig+0x1c4>
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	d00d      	beq.n	8002f3e <UART_SetConfig+0x1b2>
 8002f22:	dc15      	bgt.n	8002f50 <UART_SetConfig+0x1c4>
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d002      	beq.n	8002f2e <UART_SetConfig+0x1a2>
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d005      	beq.n	8002f38 <UART_SetConfig+0x1ac>
 8002f2c:	e010      	b.n	8002f50 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f2e:	f7fe fe4d 	bl	8001bcc <HAL_RCC_GetPCLK1Freq>
 8002f32:	0003      	movs	r3, r0
 8002f34:	617b      	str	r3, [r7, #20]
        break;
 8002f36:	e012      	b.n	8002f5e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002f38:	4b64      	ldr	r3, [pc, #400]	; (80030cc <UART_SetConfig+0x340>)
 8002f3a:	617b      	str	r3, [r7, #20]
        break;
 8002f3c:	e00f      	b.n	8002f5e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f3e:	f7fe fdb9 	bl	8001ab4 <HAL_RCC_GetSysClockFreq>
 8002f42:	0003      	movs	r3, r0
 8002f44:	617b      	str	r3, [r7, #20]
        break;
 8002f46:	e00a      	b.n	8002f5e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f48:	2380      	movs	r3, #128	; 0x80
 8002f4a:	021b      	lsls	r3, r3, #8
 8002f4c:	617b      	str	r3, [r7, #20]
        break;
 8002f4e:	e006      	b.n	8002f5e <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8002f50:	2300      	movs	r3, #0
 8002f52:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8002f54:	231a      	movs	r3, #26
 8002f56:	18fb      	adds	r3, r7, r3
 8002f58:	2201      	movs	r2, #1
 8002f5a:	701a      	strb	r2, [r3, #0]
        break;
 8002f5c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002f5e:	697b      	ldr	r3, [r7, #20]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d100      	bne.n	8002f66 <UART_SetConfig+0x1da>
 8002f64:	e08d      	b.n	8003082 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f6a:	4b59      	ldr	r3, [pc, #356]	; (80030d0 <UART_SetConfig+0x344>)
 8002f6c:	0052      	lsls	r2, r2, #1
 8002f6e:	5ad3      	ldrh	r3, [r2, r3]
 8002f70:	0019      	movs	r1, r3
 8002f72:	6978      	ldr	r0, [r7, #20]
 8002f74:	f7fd f8cc 	bl	8000110 <__udivsi3>
 8002f78:	0003      	movs	r3, r0
 8002f7a:	005a      	lsls	r2, r3, #1
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	685b      	ldr	r3, [r3, #4]
 8002f80:	085b      	lsrs	r3, r3, #1
 8002f82:	18d2      	adds	r2, r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	0019      	movs	r1, r3
 8002f8a:	0010      	movs	r0, r2
 8002f8c:	f7fd f8c0 	bl	8000110 <__udivsi3>
 8002f90:	0003      	movs	r3, r0
 8002f92:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	2b0f      	cmp	r3, #15
 8002f98:	d91c      	bls.n	8002fd4 <UART_SetConfig+0x248>
 8002f9a:	693a      	ldr	r2, [r7, #16]
 8002f9c:	2380      	movs	r3, #128	; 0x80
 8002f9e:	025b      	lsls	r3, r3, #9
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d217      	bcs.n	8002fd4 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	b29a      	uxth	r2, r3
 8002fa8:	200e      	movs	r0, #14
 8002faa:	183b      	adds	r3, r7, r0
 8002fac:	210f      	movs	r1, #15
 8002fae:	438a      	bics	r2, r1
 8002fb0:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	085b      	lsrs	r3, r3, #1
 8002fb6:	b29b      	uxth	r3, r3
 8002fb8:	2207      	movs	r2, #7
 8002fba:	4013      	ands	r3, r2
 8002fbc:	b299      	uxth	r1, r3
 8002fbe:	183b      	adds	r3, r7, r0
 8002fc0:	183a      	adds	r2, r7, r0
 8002fc2:	8812      	ldrh	r2, [r2, #0]
 8002fc4:	430a      	orrs	r2, r1
 8002fc6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	183a      	adds	r2, r7, r0
 8002fce:	8812      	ldrh	r2, [r2, #0]
 8002fd0:	60da      	str	r2, [r3, #12]
 8002fd2:	e056      	b.n	8003082 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 8002fd4:	231a      	movs	r3, #26
 8002fd6:	18fb      	adds	r3, r7, r3
 8002fd8:	2201      	movs	r2, #1
 8002fda:	701a      	strb	r2, [r3, #0]
 8002fdc:	e051      	b.n	8003082 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002fde:	231b      	movs	r3, #27
 8002fe0:	18fb      	adds	r3, r7, r3
 8002fe2:	781b      	ldrb	r3, [r3, #0]
 8002fe4:	2b08      	cmp	r3, #8
 8002fe6:	d015      	beq.n	8003014 <UART_SetConfig+0x288>
 8002fe8:	dc18      	bgt.n	800301c <UART_SetConfig+0x290>
 8002fea:	2b04      	cmp	r3, #4
 8002fec:	d00d      	beq.n	800300a <UART_SetConfig+0x27e>
 8002fee:	dc15      	bgt.n	800301c <UART_SetConfig+0x290>
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d002      	beq.n	8002ffa <UART_SetConfig+0x26e>
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d005      	beq.n	8003004 <UART_SetConfig+0x278>
 8002ff8:	e010      	b.n	800301c <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ffa:	f7fe fde7 	bl	8001bcc <HAL_RCC_GetPCLK1Freq>
 8002ffe:	0003      	movs	r3, r0
 8003000:	617b      	str	r3, [r7, #20]
        break;
 8003002:	e012      	b.n	800302a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003004:	4b31      	ldr	r3, [pc, #196]	; (80030cc <UART_SetConfig+0x340>)
 8003006:	617b      	str	r3, [r7, #20]
        break;
 8003008:	e00f      	b.n	800302a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800300a:	f7fe fd53 	bl	8001ab4 <HAL_RCC_GetSysClockFreq>
 800300e:	0003      	movs	r3, r0
 8003010:	617b      	str	r3, [r7, #20]
        break;
 8003012:	e00a      	b.n	800302a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003014:	2380      	movs	r3, #128	; 0x80
 8003016:	021b      	lsls	r3, r3, #8
 8003018:	617b      	str	r3, [r7, #20]
        break;
 800301a:	e006      	b.n	800302a <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 800301c:	2300      	movs	r3, #0
 800301e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003020:	231a      	movs	r3, #26
 8003022:	18fb      	adds	r3, r7, r3
 8003024:	2201      	movs	r2, #1
 8003026:	701a      	strb	r2, [r3, #0]
        break;
 8003028:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d028      	beq.n	8003082 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003034:	4b26      	ldr	r3, [pc, #152]	; (80030d0 <UART_SetConfig+0x344>)
 8003036:	0052      	lsls	r2, r2, #1
 8003038:	5ad3      	ldrh	r3, [r2, r3]
 800303a:	0019      	movs	r1, r3
 800303c:	6978      	ldr	r0, [r7, #20]
 800303e:	f7fd f867 	bl	8000110 <__udivsi3>
 8003042:	0003      	movs	r3, r0
 8003044:	001a      	movs	r2, r3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	085b      	lsrs	r3, r3, #1
 800304c:	18d2      	adds	r2, r2, r3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	0019      	movs	r1, r3
 8003054:	0010      	movs	r0, r2
 8003056:	f7fd f85b 	bl	8000110 <__udivsi3>
 800305a:	0003      	movs	r3, r0
 800305c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	2b0f      	cmp	r3, #15
 8003062:	d90a      	bls.n	800307a <UART_SetConfig+0x2ee>
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	2380      	movs	r3, #128	; 0x80
 8003068:	025b      	lsls	r3, r3, #9
 800306a:	429a      	cmp	r2, r3
 800306c:	d205      	bcs.n	800307a <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	b29a      	uxth	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	60da      	str	r2, [r3, #12]
 8003078:	e003      	b.n	8003082 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800307a:	231a      	movs	r3, #26
 800307c:	18fb      	adds	r3, r7, r3
 800307e:	2201      	movs	r2, #1
 8003080:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	226a      	movs	r2, #106	; 0x6a
 8003086:	2101      	movs	r1, #1
 8003088:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2268      	movs	r2, #104	; 0x68
 800308e:	2101      	movs	r1, #1
 8003090:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800309e:	231a      	movs	r3, #26
 80030a0:	18fb      	adds	r3, r7, r3
 80030a2:	781b      	ldrb	r3, [r3, #0]
}
 80030a4:	0018      	movs	r0, r3
 80030a6:	46bd      	mov	sp, r7
 80030a8:	b008      	add	sp, #32
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	cfff69f3 	.word	0xcfff69f3
 80030b0:	ffffcfff 	.word	0xffffcfff
 80030b4:	11fff4ff 	.word	0x11fff4ff
 80030b8:	40013800 	.word	0x40013800
 80030bc:	40021000 	.word	0x40021000
 80030c0:	40004400 	.word	0x40004400
 80030c4:	40004800 	.word	0x40004800
 80030c8:	40004c00 	.word	0x40004c00
 80030cc:	00f42400 	.word	0x00f42400
 80030d0:	080048b0 	.word	0x080048b0

080030d4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e0:	2201      	movs	r2, #1
 80030e2:	4013      	ands	r3, r2
 80030e4:	d00b      	beq.n	80030fe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	4a4a      	ldr	r2, [pc, #296]	; (8003218 <UART_AdvFeatureConfig+0x144>)
 80030ee:	4013      	ands	r3, r2
 80030f0:	0019      	movs	r1, r3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	430a      	orrs	r2, r1
 80030fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003102:	2202      	movs	r2, #2
 8003104:	4013      	ands	r3, r2
 8003106:	d00b      	beq.n	8003120 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	4a43      	ldr	r2, [pc, #268]	; (800321c <UART_AdvFeatureConfig+0x148>)
 8003110:	4013      	ands	r3, r2
 8003112:	0019      	movs	r1, r3
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	430a      	orrs	r2, r1
 800311e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003124:	2204      	movs	r2, #4
 8003126:	4013      	ands	r3, r2
 8003128:	d00b      	beq.n	8003142 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	4a3b      	ldr	r2, [pc, #236]	; (8003220 <UART_AdvFeatureConfig+0x14c>)
 8003132:	4013      	ands	r3, r2
 8003134:	0019      	movs	r1, r3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	430a      	orrs	r2, r1
 8003140:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003146:	2208      	movs	r2, #8
 8003148:	4013      	ands	r3, r2
 800314a:	d00b      	beq.n	8003164 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	4a34      	ldr	r2, [pc, #208]	; (8003224 <UART_AdvFeatureConfig+0x150>)
 8003154:	4013      	ands	r3, r2
 8003156:	0019      	movs	r1, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	430a      	orrs	r2, r1
 8003162:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003168:	2210      	movs	r2, #16
 800316a:	4013      	ands	r3, r2
 800316c:	d00b      	beq.n	8003186 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	4a2c      	ldr	r2, [pc, #176]	; (8003228 <UART_AdvFeatureConfig+0x154>)
 8003176:	4013      	ands	r3, r2
 8003178:	0019      	movs	r1, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	430a      	orrs	r2, r1
 8003184:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800318a:	2220      	movs	r2, #32
 800318c:	4013      	ands	r3, r2
 800318e:	d00b      	beq.n	80031a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	4a25      	ldr	r2, [pc, #148]	; (800322c <UART_AdvFeatureConfig+0x158>)
 8003198:	4013      	ands	r3, r2
 800319a:	0019      	movs	r1, r3
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	430a      	orrs	r2, r1
 80031a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031ac:	2240      	movs	r2, #64	; 0x40
 80031ae:	4013      	ands	r3, r2
 80031b0:	d01d      	beq.n	80031ee <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	4a1d      	ldr	r2, [pc, #116]	; (8003230 <UART_AdvFeatureConfig+0x15c>)
 80031ba:	4013      	ands	r3, r2
 80031bc:	0019      	movs	r1, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	430a      	orrs	r2, r1
 80031c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031ce:	2380      	movs	r3, #128	; 0x80
 80031d0:	035b      	lsls	r3, r3, #13
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d10b      	bne.n	80031ee <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	4a15      	ldr	r2, [pc, #84]	; (8003234 <UART_AdvFeatureConfig+0x160>)
 80031de:	4013      	ands	r3, r2
 80031e0:	0019      	movs	r1, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	430a      	orrs	r2, r1
 80031ec:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031f2:	2280      	movs	r2, #128	; 0x80
 80031f4:	4013      	ands	r3, r2
 80031f6:	d00b      	beq.n	8003210 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	4a0e      	ldr	r2, [pc, #56]	; (8003238 <UART_AdvFeatureConfig+0x164>)
 8003200:	4013      	ands	r3, r2
 8003202:	0019      	movs	r1, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	430a      	orrs	r2, r1
 800320e:	605a      	str	r2, [r3, #4]
  }
}
 8003210:	46c0      	nop			; (mov r8, r8)
 8003212:	46bd      	mov	sp, r7
 8003214:	b002      	add	sp, #8
 8003216:	bd80      	pop	{r7, pc}
 8003218:	fffdffff 	.word	0xfffdffff
 800321c:	fffeffff 	.word	0xfffeffff
 8003220:	fffbffff 	.word	0xfffbffff
 8003224:	ffff7fff 	.word	0xffff7fff
 8003228:	ffffefff 	.word	0xffffefff
 800322c:	ffffdfff 	.word	0xffffdfff
 8003230:	ffefffff 	.word	0xffefffff
 8003234:	ff9fffff 	.word	0xff9fffff
 8003238:	fff7ffff 	.word	0xfff7ffff

0800323c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b086      	sub	sp, #24
 8003240:	af02      	add	r7, sp, #8
 8003242:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2290      	movs	r2, #144	; 0x90
 8003248:	2100      	movs	r1, #0
 800324a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800324c:	f7fd fc7e 	bl	8000b4c <HAL_GetTick>
 8003250:	0003      	movs	r3, r0
 8003252:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	2208      	movs	r2, #8
 800325c:	4013      	ands	r3, r2
 800325e:	2b08      	cmp	r3, #8
 8003260:	d10c      	bne.n	800327c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2280      	movs	r2, #128	; 0x80
 8003266:	0391      	lsls	r1, r2, #14
 8003268:	6878      	ldr	r0, [r7, #4]
 800326a:	4a1a      	ldr	r2, [pc, #104]	; (80032d4 <UART_CheckIdleState+0x98>)
 800326c:	9200      	str	r2, [sp, #0]
 800326e:	2200      	movs	r2, #0
 8003270:	f000 f832 	bl	80032d8 <UART_WaitOnFlagUntilTimeout>
 8003274:	1e03      	subs	r3, r0, #0
 8003276:	d001      	beq.n	800327c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e026      	b.n	80032ca <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2204      	movs	r2, #4
 8003284:	4013      	ands	r3, r2
 8003286:	2b04      	cmp	r3, #4
 8003288:	d10c      	bne.n	80032a4 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	2280      	movs	r2, #128	; 0x80
 800328e:	03d1      	lsls	r1, r2, #15
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	4a10      	ldr	r2, [pc, #64]	; (80032d4 <UART_CheckIdleState+0x98>)
 8003294:	9200      	str	r2, [sp, #0]
 8003296:	2200      	movs	r2, #0
 8003298:	f000 f81e 	bl	80032d8 <UART_WaitOnFlagUntilTimeout>
 800329c:	1e03      	subs	r3, r0, #0
 800329e:	d001      	beq.n	80032a4 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e012      	b.n	80032ca <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	2288      	movs	r2, #136	; 0x88
 80032a8:	2120      	movs	r1, #32
 80032aa:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	228c      	movs	r2, #140	; 0x8c
 80032b0:	2120      	movs	r1, #32
 80032b2:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2200      	movs	r2, #0
 80032be:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2284      	movs	r2, #132	; 0x84
 80032c4:	2100      	movs	r1, #0
 80032c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032c8:	2300      	movs	r3, #0
}
 80032ca:	0018      	movs	r0, r3
 80032cc:	46bd      	mov	sp, r7
 80032ce:	b004      	add	sp, #16
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	46c0      	nop			; (mov r8, r8)
 80032d4:	01ffffff 	.word	0x01ffffff

080032d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b094      	sub	sp, #80	; 0x50
 80032dc:	af00      	add	r7, sp, #0
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	60b9      	str	r1, [r7, #8]
 80032e2:	603b      	str	r3, [r7, #0]
 80032e4:	1dfb      	adds	r3, r7, #7
 80032e6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032e8:	e0a7      	b.n	800343a <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80032ec:	3301      	adds	r3, #1
 80032ee:	d100      	bne.n	80032f2 <UART_WaitOnFlagUntilTimeout+0x1a>
 80032f0:	e0a3      	b.n	800343a <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032f2:	f7fd fc2b 	bl	8000b4c <HAL_GetTick>
 80032f6:	0002      	movs	r2, r0
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80032fe:	429a      	cmp	r2, r3
 8003300:	d302      	bcc.n	8003308 <UART_WaitOnFlagUntilTimeout+0x30>
 8003302:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003304:	2b00      	cmp	r3, #0
 8003306:	d13f      	bne.n	8003388 <UART_WaitOnFlagUntilTimeout+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003308:	f3ef 8310 	mrs	r3, PRIMASK
 800330c:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 800330e:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003310:	647b      	str	r3, [r7, #68]	; 0x44
 8003312:	2301      	movs	r3, #1
 8003314:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003318:	f383 8810 	msr	PRIMASK, r3
}
 800331c:	46c0      	nop			; (mov r8, r8)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	494e      	ldr	r1, [pc, #312]	; (8003464 <UART_WaitOnFlagUntilTimeout+0x18c>)
 800332a:	400a      	ands	r2, r1
 800332c:	601a      	str	r2, [r3, #0]
 800332e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003330:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003334:	f383 8810 	msr	PRIMASK, r3
}
 8003338:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800333a:	f3ef 8310 	mrs	r3, PRIMASK
 800333e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8003340:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003342:	643b      	str	r3, [r7, #64]	; 0x40
 8003344:	2301      	movs	r3, #1
 8003346:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003348:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800334a:	f383 8810 	msr	PRIMASK, r3
}
 800334e:	46c0      	nop			; (mov r8, r8)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	689a      	ldr	r2, [r3, #8]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2101      	movs	r1, #1
 800335c:	438a      	bics	r2, r1
 800335e:	609a      	str	r2, [r3, #8]
 8003360:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003362:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003364:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003366:	f383 8810 	msr	PRIMASK, r3
}
 800336a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2288      	movs	r2, #136	; 0x88
 8003370:	2120      	movs	r1, #32
 8003372:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	228c      	movs	r2, #140	; 0x8c
 8003378:	2120      	movs	r1, #32
 800337a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2284      	movs	r2, #132	; 0x84
 8003380:	2100      	movs	r1, #0
 8003382:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e069      	b.n	800345c <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2204      	movs	r2, #4
 8003390:	4013      	ands	r3, r2
 8003392:	d052      	beq.n	800343a <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	69da      	ldr	r2, [r3, #28]
 800339a:	2380      	movs	r3, #128	; 0x80
 800339c:	011b      	lsls	r3, r3, #4
 800339e:	401a      	ands	r2, r3
 80033a0:	2380      	movs	r3, #128	; 0x80
 80033a2:	011b      	lsls	r3, r3, #4
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d148      	bne.n	800343a <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	2280      	movs	r2, #128	; 0x80
 80033ae:	0112      	lsls	r2, r2, #4
 80033b0:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033b2:	f3ef 8310 	mrs	r3, PRIMASK
 80033b6:	613b      	str	r3, [r7, #16]
  return(result);
 80033b8:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80033ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80033bc:	2301      	movs	r3, #1
 80033be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	f383 8810 	msr	PRIMASK, r3
}
 80033c6:	46c0      	nop			; (mov r8, r8)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4924      	ldr	r1, [pc, #144]	; (8003464 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80033d4:	400a      	ands	r2, r1
 80033d6:	601a      	str	r2, [r3, #0]
 80033d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033da:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033dc:	69bb      	ldr	r3, [r7, #24]
 80033de:	f383 8810 	msr	PRIMASK, r3
}
 80033e2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033e4:	f3ef 8310 	mrs	r3, PRIMASK
 80033e8:	61fb      	str	r3, [r7, #28]
  return(result);
 80033ea:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ec:	64bb      	str	r3, [r7, #72]	; 0x48
 80033ee:	2301      	movs	r3, #1
 80033f0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033f2:	6a3b      	ldr	r3, [r7, #32]
 80033f4:	f383 8810 	msr	PRIMASK, r3
}
 80033f8:	46c0      	nop			; (mov r8, r8)
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	689a      	ldr	r2, [r3, #8]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2101      	movs	r1, #1
 8003406:	438a      	bics	r2, r1
 8003408:	609a      	str	r2, [r3, #8]
 800340a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800340c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800340e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003410:	f383 8810 	msr	PRIMASK, r3
}
 8003414:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	2288      	movs	r2, #136	; 0x88
 800341a:	2120      	movs	r1, #32
 800341c:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	228c      	movs	r2, #140	; 0x8c
 8003422:	2120      	movs	r1, #32
 8003424:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2290      	movs	r2, #144	; 0x90
 800342a:	2120      	movs	r1, #32
 800342c:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	2284      	movs	r2, #132	; 0x84
 8003432:	2100      	movs	r1, #0
 8003434:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e010      	b.n	800345c <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	69db      	ldr	r3, [r3, #28]
 8003440:	68ba      	ldr	r2, [r7, #8]
 8003442:	4013      	ands	r3, r2
 8003444:	68ba      	ldr	r2, [r7, #8]
 8003446:	1ad3      	subs	r3, r2, r3
 8003448:	425a      	negs	r2, r3
 800344a:	4153      	adcs	r3, r2
 800344c:	b2db      	uxtb	r3, r3
 800344e:	001a      	movs	r2, r3
 8003450:	1dfb      	adds	r3, r7, #7
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	429a      	cmp	r2, r3
 8003456:	d100      	bne.n	800345a <UART_WaitOnFlagUntilTimeout+0x182>
 8003458:	e747      	b.n	80032ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800345a:	2300      	movs	r3, #0
}
 800345c:	0018      	movs	r0, r3
 800345e:	46bd      	mov	sp, r7
 8003460:	b014      	add	sp, #80	; 0x50
 8003462:	bd80      	pop	{r7, pc}
 8003464:	fffffe5f 	.word	0xfffffe5f

08003468 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b098      	sub	sp, #96	; 0x60
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	1dbb      	adds	r3, r7, #6
 8003474:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	68ba      	ldr	r2, [r7, #8]
 800347a:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	1dba      	adds	r2, r7, #6
 8003480:	215c      	movs	r1, #92	; 0x5c
 8003482:	8812      	ldrh	r2, [r2, #0]
 8003484:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	1dba      	adds	r2, r7, #6
 800348a:	215e      	movs	r1, #94	; 0x5e
 800348c:	8812      	ldrh	r2, [r2, #0]
 800348e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	689a      	ldr	r2, [r3, #8]
 800349a:	2380      	movs	r3, #128	; 0x80
 800349c:	015b      	lsls	r3, r3, #5
 800349e:	429a      	cmp	r2, r3
 80034a0:	d10d      	bne.n	80034be <UART_Start_Receive_IT+0x56>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	691b      	ldr	r3, [r3, #16]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d104      	bne.n	80034b4 <UART_Start_Receive_IT+0x4c>
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2260      	movs	r2, #96	; 0x60
 80034ae:	497b      	ldr	r1, [pc, #492]	; (800369c <UART_Start_Receive_IT+0x234>)
 80034b0:	5299      	strh	r1, [r3, r2]
 80034b2:	e02e      	b.n	8003512 <UART_Start_Receive_IT+0xaa>
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2260      	movs	r2, #96	; 0x60
 80034b8:	21ff      	movs	r1, #255	; 0xff
 80034ba:	5299      	strh	r1, [r3, r2]
 80034bc:	e029      	b.n	8003512 <UART_Start_Receive_IT+0xaa>
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d10d      	bne.n	80034e2 <UART_Start_Receive_IT+0x7a>
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d104      	bne.n	80034d8 <UART_Start_Receive_IT+0x70>
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2260      	movs	r2, #96	; 0x60
 80034d2:	21ff      	movs	r1, #255	; 0xff
 80034d4:	5299      	strh	r1, [r3, r2]
 80034d6:	e01c      	b.n	8003512 <UART_Start_Receive_IT+0xaa>
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2260      	movs	r2, #96	; 0x60
 80034dc:	217f      	movs	r1, #127	; 0x7f
 80034de:	5299      	strh	r1, [r3, r2]
 80034e0:	e017      	b.n	8003512 <UART_Start_Receive_IT+0xaa>
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	689a      	ldr	r2, [r3, #8]
 80034e6:	2380      	movs	r3, #128	; 0x80
 80034e8:	055b      	lsls	r3, r3, #21
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d10d      	bne.n	800350a <UART_Start_Receive_IT+0xa2>
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	691b      	ldr	r3, [r3, #16]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d104      	bne.n	8003500 <UART_Start_Receive_IT+0x98>
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2260      	movs	r2, #96	; 0x60
 80034fa:	217f      	movs	r1, #127	; 0x7f
 80034fc:	5299      	strh	r1, [r3, r2]
 80034fe:	e008      	b.n	8003512 <UART_Start_Receive_IT+0xaa>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2260      	movs	r2, #96	; 0x60
 8003504:	213f      	movs	r1, #63	; 0x3f
 8003506:	5299      	strh	r1, [r3, r2]
 8003508:	e003      	b.n	8003512 <UART_Start_Receive_IT+0xaa>
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	2260      	movs	r2, #96	; 0x60
 800350e:	2100      	movs	r1, #0
 8003510:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	2290      	movs	r2, #144	; 0x90
 8003516:	2100      	movs	r1, #0
 8003518:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	228c      	movs	r2, #140	; 0x8c
 800351e:	2122      	movs	r1, #34	; 0x22
 8003520:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003522:	f3ef 8310 	mrs	r3, PRIMASK
 8003526:	643b      	str	r3, [r7, #64]	; 0x40
  return(result);
 8003528:	6c3b      	ldr	r3, [r7, #64]	; 0x40

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800352a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800352c:	2301      	movs	r3, #1
 800352e:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003530:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003532:	f383 8810 	msr	PRIMASK, r3
}
 8003536:	46c0      	nop			; (mov r8, r8)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	689a      	ldr	r2, [r3, #8]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2101      	movs	r1, #1
 8003544:	430a      	orrs	r2, r1
 8003546:	609a      	str	r2, [r3, #8]
 8003548:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800354a:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800354c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800354e:	f383 8810 	msr	PRIMASK, r3
}
 8003552:	46c0      	nop			; (mov r8, r8)

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8003558:	2380      	movs	r3, #128	; 0x80
 800355a:	059b      	lsls	r3, r3, #22
 800355c:	429a      	cmp	r2, r3
 800355e:	d150      	bne.n	8003602 <UART_Start_Receive_IT+0x19a>
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2268      	movs	r2, #104	; 0x68
 8003564:	5a9b      	ldrh	r3, [r3, r2]
 8003566:	1dba      	adds	r2, r7, #6
 8003568:	8812      	ldrh	r2, [r2, #0]
 800356a:	429a      	cmp	r2, r3
 800356c:	d349      	bcc.n	8003602 <UART_Start_Receive_IT+0x19a>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	689a      	ldr	r2, [r3, #8]
 8003572:	2380      	movs	r3, #128	; 0x80
 8003574:	015b      	lsls	r3, r3, #5
 8003576:	429a      	cmp	r2, r3
 8003578:	d107      	bne.n	800358a <UART_Start_Receive_IT+0x122>
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	691b      	ldr	r3, [r3, #16]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d103      	bne.n	800358a <UART_Start_Receive_IT+0x122>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	4a46      	ldr	r2, [pc, #280]	; (80036a0 <UART_Start_Receive_IT+0x238>)
 8003586:	675a      	str	r2, [r3, #116]	; 0x74
 8003588:	e002      	b.n	8003590 <UART_Start_Receive_IT+0x128>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	4a45      	ldr	r2, [pc, #276]	; (80036a4 <UART_Start_Receive_IT+0x23c>)
 800358e:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	691b      	ldr	r3, [r3, #16]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d019      	beq.n	80035cc <UART_Start_Receive_IT+0x164>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003598:	f3ef 8310 	mrs	r3, PRIMASK
 800359c:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 800359e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80035a0:	65bb      	str	r3, [r7, #88]	; 0x58
 80035a2:	2301      	movs	r3, #1
 80035a4:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035a8:	f383 8810 	msr	PRIMASK, r3
}
 80035ac:	46c0      	nop			; (mov r8, r8)
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2180      	movs	r1, #128	; 0x80
 80035ba:	0049      	lsls	r1, r1, #1
 80035bc:	430a      	orrs	r2, r1
 80035be:	601a      	str	r2, [r3, #0]
 80035c0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80035c6:	f383 8810 	msr	PRIMASK, r3
}
 80035ca:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035cc:	f3ef 8310 	mrs	r3, PRIMASK
 80035d0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80035d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80035d4:	657b      	str	r3, [r7, #84]	; 0x54
 80035d6:	2301      	movs	r3, #1
 80035d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035dc:	f383 8810 	msr	PRIMASK, r3
}
 80035e0:	46c0      	nop			; (mov r8, r8)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	2180      	movs	r1, #128	; 0x80
 80035ee:	0549      	lsls	r1, r1, #21
 80035f0:	430a      	orrs	r2, r1
 80035f2:	609a      	str	r2, [r3, #8]
 80035f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80035f6:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035fa:	f383 8810 	msr	PRIMASK, r3
}
 80035fe:	46c0      	nop			; (mov r8, r8)
 8003600:	e047      	b.n	8003692 <UART_Start_Receive_IT+0x22a>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	689a      	ldr	r2, [r3, #8]
 8003606:	2380      	movs	r3, #128	; 0x80
 8003608:	015b      	lsls	r3, r3, #5
 800360a:	429a      	cmp	r2, r3
 800360c:	d107      	bne.n	800361e <UART_Start_Receive_IT+0x1b6>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d103      	bne.n	800361e <UART_Start_Receive_IT+0x1b6>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	4a23      	ldr	r2, [pc, #140]	; (80036a8 <UART_Start_Receive_IT+0x240>)
 800361a:	675a      	str	r2, [r3, #116]	; 0x74
 800361c:	e002      	b.n	8003624 <UART_Start_Receive_IT+0x1bc>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	4a22      	ldr	r2, [pc, #136]	; (80036ac <UART_Start_Receive_IT+0x244>)
 8003622:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	691b      	ldr	r3, [r3, #16]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d019      	beq.n	8003660 <UART_Start_Receive_IT+0x1f8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800362c:	f3ef 8310 	mrs	r3, PRIMASK
 8003630:	61fb      	str	r3, [r7, #28]
  return(result);
 8003632:	69fb      	ldr	r3, [r7, #28]
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8003634:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003636:	2301      	movs	r3, #1
 8003638:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800363a:	6a3b      	ldr	r3, [r7, #32]
 800363c:	f383 8810 	msr	PRIMASK, r3
}
 8003640:	46c0      	nop			; (mov r8, r8)
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	681a      	ldr	r2, [r3, #0]
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	2190      	movs	r1, #144	; 0x90
 800364e:	0049      	lsls	r1, r1, #1
 8003650:	430a      	orrs	r2, r1
 8003652:	601a      	str	r2, [r3, #0]
 8003654:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003656:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365a:	f383 8810 	msr	PRIMASK, r3
}
 800365e:	e018      	b.n	8003692 <UART_Start_Receive_IT+0x22a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003660:	f3ef 8310 	mrs	r3, PRIMASK
 8003664:	613b      	str	r3, [r7, #16]
  return(result);
 8003666:	693b      	ldr	r3, [r7, #16]
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003668:	653b      	str	r3, [r7, #80]	; 0x50
 800366a:	2301      	movs	r3, #1
 800366c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800366e:	697b      	ldr	r3, [r7, #20]
 8003670:	f383 8810 	msr	PRIMASK, r3
}
 8003674:	46c0      	nop			; (mov r8, r8)
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2120      	movs	r1, #32
 8003682:	430a      	orrs	r2, r1
 8003684:	601a      	str	r2, [r3, #0]
 8003686:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003688:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800368a:	69bb      	ldr	r3, [r7, #24]
 800368c:	f383 8810 	msr	PRIMASK, r3
}
 8003690:	46c0      	nop			; (mov r8, r8)
    }
  }
  return HAL_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	0018      	movs	r0, r3
 8003696:	46bd      	mov	sp, r7
 8003698:	b018      	add	sp, #96	; 0x60
 800369a:	bd80      	pop	{r7, pc}
 800369c:	000001ff 	.word	0x000001ff
 80036a0:	08004129 	.word	0x08004129
 80036a4:	08003e3d 	.word	0x08003e3d
 80036a8:	08003cc9 	.word	0x08003cc9
 80036ac:	08003b55 	.word	0x08003b55

080036b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b08e      	sub	sp, #56	; 0x38
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036b8:	f3ef 8310 	mrs	r3, PRIMASK
 80036bc:	617b      	str	r3, [r7, #20]
  return(result);
 80036be:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80036c0:	637b      	str	r3, [r7, #52]	; 0x34
 80036c2:	2301      	movs	r3, #1
 80036c4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036c6:	69bb      	ldr	r3, [r7, #24]
 80036c8:	f383 8810 	msr	PRIMASK, r3
}
 80036cc:	46c0      	nop			; (mov r8, r8)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4926      	ldr	r1, [pc, #152]	; (8003774 <UART_EndRxTransfer+0xc4>)
 80036da:	400a      	ands	r2, r1
 80036dc:	601a      	str	r2, [r3, #0]
 80036de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	f383 8810 	msr	PRIMASK, r3
}
 80036e8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80036ea:	f3ef 8310 	mrs	r3, PRIMASK
 80036ee:	623b      	str	r3, [r7, #32]
  return(result);
 80036f0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80036f2:	633b      	str	r3, [r7, #48]	; 0x30
 80036f4:	2301      	movs	r3, #1
 80036f6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fa:	f383 8810 	msr	PRIMASK, r3
}
 80036fe:	46c0      	nop			; (mov r8, r8)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689a      	ldr	r2, [r3, #8]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	491b      	ldr	r1, [pc, #108]	; (8003778 <UART_EndRxTransfer+0xc8>)
 800370c:	400a      	ands	r2, r1
 800370e:	609a      	str	r2, [r3, #8]
 8003710:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003712:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003716:	f383 8810 	msr	PRIMASK, r3
}
 800371a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003720:	2b01      	cmp	r3, #1
 8003722:	d118      	bne.n	8003756 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003724:	f3ef 8310 	mrs	r3, PRIMASK
 8003728:	60bb      	str	r3, [r7, #8]
  return(result);
 800372a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800372c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800372e:	2301      	movs	r3, #1
 8003730:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	f383 8810 	msr	PRIMASK, r3
}
 8003738:	46c0      	nop			; (mov r8, r8)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	2110      	movs	r1, #16
 8003746:	438a      	bics	r2, r1
 8003748:	601a      	str	r2, [r3, #0]
 800374a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800374c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800374e:	693b      	ldr	r3, [r7, #16]
 8003750:	f383 8810 	msr	PRIMASK, r3
}
 8003754:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	228c      	movs	r2, #140	; 0x8c
 800375a:	2120      	movs	r1, #32
 800375c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	675a      	str	r2, [r3, #116]	; 0x74
}
 800376a:	46c0      	nop			; (mov r8, r8)
 800376c:	46bd      	mov	sp, r7
 800376e:	b00e      	add	sp, #56	; 0x38
 8003770:	bd80      	pop	{r7, pc}
 8003772:	46c0      	nop			; (mov r8, r8)
 8003774:	fffffedf 	.word	0xfffffedf
 8003778:	effffffe 	.word	0xeffffffe

0800377c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b084      	sub	sp, #16
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003788:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	225e      	movs	r2, #94	; 0x5e
 800378e:	2100      	movs	r1, #0
 8003790:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2256      	movs	r2, #86	; 0x56
 8003796:	2100      	movs	r1, #0
 8003798:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	0018      	movs	r0, r3
 800379e:	f7ff fae1 	bl	8002d64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80037a2:	46c0      	nop			; (mov r8, r8)
 80037a4:	46bd      	mov	sp, r7
 80037a6:	b004      	add	sp, #16
 80037a8:	bd80      	pop	{r7, pc}

080037aa <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80037aa:	b580      	push	{r7, lr}
 80037ac:	b08a      	sub	sp, #40	; 0x28
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2288      	movs	r2, #136	; 0x88
 80037b6:	589b      	ldr	r3, [r3, r2]
 80037b8:	2b21      	cmp	r3, #33	; 0x21
 80037ba:	d14c      	bne.n	8003856 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2256      	movs	r2, #86	; 0x56
 80037c0:	5a9b      	ldrh	r3, [r3, r2]
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d132      	bne.n	800382e <UART_TxISR_8BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037c8:	f3ef 8310 	mrs	r3, PRIMASK
 80037cc:	60bb      	str	r3, [r7, #8]
  return(result);
 80037ce:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80037d0:	627b      	str	r3, [r7, #36]	; 0x24
 80037d2:	2301      	movs	r3, #1
 80037d4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	f383 8810 	msr	PRIMASK, r3
}
 80037dc:	46c0      	nop			; (mov r8, r8)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2180      	movs	r1, #128	; 0x80
 80037ea:	438a      	bics	r2, r1
 80037ec:	601a      	str	r2, [r3, #0]
 80037ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	f383 8810 	msr	PRIMASK, r3
}
 80037f8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037fa:	f3ef 8310 	mrs	r3, PRIMASK
 80037fe:	617b      	str	r3, [r7, #20]
  return(result);
 8003800:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003802:	623b      	str	r3, [r7, #32]
 8003804:	2301      	movs	r3, #1
 8003806:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003808:	69bb      	ldr	r3, [r7, #24]
 800380a:	f383 8810 	msr	PRIMASK, r3
}
 800380e:	46c0      	nop			; (mov r8, r8)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2140      	movs	r1, #64	; 0x40
 800381c:	430a      	orrs	r2, r1
 800381e:	601a      	str	r2, [r3, #0]
 8003820:	6a3b      	ldr	r3, [r7, #32]
 8003822:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	f383 8810 	msr	PRIMASK, r3
}
 800382a:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800382c:	e013      	b.n	8003856 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003832:	781a      	ldrb	r2, [r3, #0]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800383e:	1c5a      	adds	r2, r3, #1
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2256      	movs	r2, #86	; 0x56
 8003848:	5a9b      	ldrh	r3, [r3, r2]
 800384a:	b29b      	uxth	r3, r3
 800384c:	3b01      	subs	r3, #1
 800384e:	b299      	uxth	r1, r3
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2256      	movs	r2, #86	; 0x56
 8003854:	5299      	strh	r1, [r3, r2]
}
 8003856:	46c0      	nop			; (mov r8, r8)
 8003858:	46bd      	mov	sp, r7
 800385a:	b00a      	add	sp, #40	; 0x28
 800385c:	bd80      	pop	{r7, pc}

0800385e <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800385e:	b580      	push	{r7, lr}
 8003860:	b08c      	sub	sp, #48	; 0x30
 8003862:	af00      	add	r7, sp, #0
 8003864:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2288      	movs	r2, #136	; 0x88
 800386a:	589b      	ldr	r3, [r3, r2]
 800386c:	2b21      	cmp	r3, #33	; 0x21
 800386e:	d151      	bne.n	8003914 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2256      	movs	r2, #86	; 0x56
 8003874:	5a9b      	ldrh	r3, [r3, r2]
 8003876:	b29b      	uxth	r3, r3
 8003878:	2b00      	cmp	r3, #0
 800387a:	d132      	bne.n	80038e2 <UART_TxISR_16BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800387c:	f3ef 8310 	mrs	r3, PRIMASK
 8003880:	60fb      	str	r3, [r7, #12]
  return(result);
 8003882:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8003884:	62bb      	str	r3, [r7, #40]	; 0x28
 8003886:	2301      	movs	r3, #1
 8003888:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	f383 8810 	msr	PRIMASK, r3
}
 8003890:	46c0      	nop			; (mov r8, r8)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2180      	movs	r1, #128	; 0x80
 800389e:	438a      	bics	r2, r1
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	f383 8810 	msr	PRIMASK, r3
}
 80038ac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80038ae:	f3ef 8310 	mrs	r3, PRIMASK
 80038b2:	61bb      	str	r3, [r7, #24]
  return(result);
 80038b4:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80038b6:	627b      	str	r3, [r7, #36]	; 0x24
 80038b8:	2301      	movs	r3, #1
 80038ba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038bc:	69fb      	ldr	r3, [r7, #28]
 80038be:	f383 8810 	msr	PRIMASK, r3
}
 80038c2:	46c0      	nop			; (mov r8, r8)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2140      	movs	r1, #64	; 0x40
 80038d0:	430a      	orrs	r2, r1
 80038d2:	601a      	str	r2, [r3, #0]
 80038d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80038d8:	6a3b      	ldr	r3, [r7, #32]
 80038da:	f383 8810 	msr	PRIMASK, r3
}
 80038de:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80038e0:	e018      	b.n	8003914 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038e6:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80038e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038ea:	881b      	ldrh	r3, [r3, #0]
 80038ec:	001a      	movs	r2, r3
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	05d2      	lsls	r2, r2, #23
 80038f4:	0dd2      	lsrs	r2, r2, #23
 80038f6:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038fc:	1c9a      	adds	r2, r3, #2
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	651a      	str	r2, [r3, #80]	; 0x50
      huart->TxXferCount--;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2256      	movs	r2, #86	; 0x56
 8003906:	5a9b      	ldrh	r3, [r3, r2]
 8003908:	b29b      	uxth	r3, r3
 800390a:	3b01      	subs	r3, #1
 800390c:	b299      	uxth	r1, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2256      	movs	r2, #86	; 0x56
 8003912:	5299      	strh	r1, [r3, r2]
}
 8003914:	46c0      	nop			; (mov r8, r8)
 8003916:	46bd      	mov	sp, r7
 8003918:	b00c      	add	sp, #48	; 0x30
 800391a:	bd80      	pop	{r7, pc}

0800391c <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b08c      	sub	sp, #48	; 0x30
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2288      	movs	r2, #136	; 0x88
 8003928:	589b      	ldr	r3, [r3, r2]
 800392a:	2b21      	cmp	r3, #33	; 0x21
 800392c:	d165      	bne.n	80039fa <UART_TxISR_8BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800392e:	232e      	movs	r3, #46	; 0x2e
 8003930:	18fb      	adds	r3, r7, r3
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	216a      	movs	r1, #106	; 0x6a
 8003936:	5a52      	ldrh	r2, [r2, r1]
 8003938:	801a      	strh	r2, [r3, #0]
 800393a:	e059      	b.n	80039f0 <UART_TxISR_8BIT_FIFOEN+0xd4>
    {
      if (huart->TxXferCount == 0U)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2256      	movs	r2, #86	; 0x56
 8003940:	5a9b      	ldrh	r3, [r3, r2]
 8003942:	b29b      	uxth	r3, r3
 8003944:	2b00      	cmp	r3, #0
 8003946:	d133      	bne.n	80039b0 <UART_TxISR_8BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003948:	f3ef 8310 	mrs	r3, PRIMASK
 800394c:	60fb      	str	r3, [r7, #12]
  return(result);
 800394e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8003950:	62bb      	str	r3, [r7, #40]	; 0x28
 8003952:	2301      	movs	r3, #1
 8003954:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003956:	693b      	ldr	r3, [r7, #16]
 8003958:	f383 8810 	msr	PRIMASK, r3
}
 800395c:	46c0      	nop			; (mov r8, r8)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	689a      	ldr	r2, [r3, #8]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	4926      	ldr	r1, [pc, #152]	; (8003a04 <UART_TxISR_8BIT_FIFOEN+0xe8>)
 800396a:	400a      	ands	r2, r1
 800396c:	609a      	str	r2, [r3, #8]
 800396e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003970:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	f383 8810 	msr	PRIMASK, r3
}
 8003978:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800397a:	f3ef 8310 	mrs	r3, PRIMASK
 800397e:	61bb      	str	r3, [r7, #24]
  return(result);
 8003980:	69bb      	ldr	r3, [r7, #24]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003982:	627b      	str	r3, [r7, #36]	; 0x24
 8003984:	2301      	movs	r3, #1
 8003986:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	f383 8810 	msr	PRIMASK, r3
}
 800398e:	46c0      	nop			; (mov r8, r8)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2140      	movs	r1, #64	; 0x40
 800399c:	430a      	orrs	r2, r1
 800399e:	601a      	str	r2, [r3, #0]
 80039a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80039a4:	6a3b      	ldr	r3, [r7, #32]
 80039a6:	f383 8810 	msr	PRIMASK, r3
}
 80039aa:	46c0      	nop			; (mov r8, r8)

        break; /* force exit loop */
 80039ac:	46c0      	nop			; (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 80039ae:	e024      	b.n	80039fa <UART_TxISR_8BIT_FIFOEN+0xde>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	69db      	ldr	r3, [r3, #28]
 80039b6:	2280      	movs	r2, #128	; 0x80
 80039b8:	4013      	ands	r3, r2
 80039ba:	d013      	beq.n	80039e4 <UART_TxISR_8BIT_FIFOEN+0xc8>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039c0:	781a      	ldrb	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr++;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80039cc:	1c5a      	adds	r2, r3, #1
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2256      	movs	r2, #86	; 0x56
 80039d6:	5a9b      	ldrh	r3, [r3, r2]
 80039d8:	b29b      	uxth	r3, r3
 80039da:	3b01      	subs	r3, #1
 80039dc:	b299      	uxth	r1, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2256      	movs	r2, #86	; 0x56
 80039e2:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80039e4:	212e      	movs	r1, #46	; 0x2e
 80039e6:	187b      	adds	r3, r7, r1
 80039e8:	881a      	ldrh	r2, [r3, #0]
 80039ea:	187b      	adds	r3, r7, r1
 80039ec:	3a01      	subs	r2, #1
 80039ee:	801a      	strh	r2, [r3, #0]
 80039f0:	232e      	movs	r3, #46	; 0x2e
 80039f2:	18fb      	adds	r3, r7, r3
 80039f4:	881b      	ldrh	r3, [r3, #0]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d1a0      	bne.n	800393c <UART_TxISR_8BIT_FIFOEN+0x20>
}
 80039fa:	46c0      	nop			; (mov r8, r8)
 80039fc:	46bd      	mov	sp, r7
 80039fe:	b00c      	add	sp, #48	; 0x30
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	46c0      	nop			; (mov r8, r8)
 8003a04:	ff7fffff 	.word	0xff7fffff

08003a08 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b08c      	sub	sp, #48	; 0x30
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2288      	movs	r2, #136	; 0x88
 8003a14:	589b      	ldr	r3, [r3, r2]
 8003a16:	2b21      	cmp	r3, #33	; 0x21
 8003a18:	d16a      	bne.n	8003af0 <UART_TxISR_16BIT_FIFOEN+0xe8>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8003a1a:	232e      	movs	r3, #46	; 0x2e
 8003a1c:	18fb      	adds	r3, r7, r3
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	216a      	movs	r1, #106	; 0x6a
 8003a22:	5a52      	ldrh	r2, [r2, r1]
 8003a24:	801a      	strh	r2, [r3, #0]
 8003a26:	e05e      	b.n	8003ae6 <UART_TxISR_16BIT_FIFOEN+0xde>
    {
      if (huart->TxXferCount == 0U)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2256      	movs	r2, #86	; 0x56
 8003a2c:	5a9b      	ldrh	r3, [r3, r2]
 8003a2e:	b29b      	uxth	r3, r3
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d133      	bne.n	8003a9c <UART_TxISR_16BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a34:	f3ef 8310 	mrs	r3, PRIMASK
 8003a38:	60bb      	str	r3, [r7, #8]
  return(result);
 8003a3a:	68bb      	ldr	r3, [r7, #8]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8003a3c:	627b      	str	r3, [r7, #36]	; 0x24
 8003a3e:	2301      	movs	r3, #1
 8003a40:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	f383 8810 	msr	PRIMASK, r3
}
 8003a48:	46c0      	nop			; (mov r8, r8)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	689a      	ldr	r2, [r3, #8]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4928      	ldr	r1, [pc, #160]	; (8003af8 <UART_TxISR_16BIT_FIFOEN+0xf0>)
 8003a56:	400a      	ands	r2, r1
 8003a58:	609a      	str	r2, [r3, #8]
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a5c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	f383 8810 	msr	PRIMASK, r3
}
 8003a64:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003a66:	f3ef 8310 	mrs	r3, PRIMASK
 8003a6a:	617b      	str	r3, [r7, #20]
  return(result);
 8003a6c:	697b      	ldr	r3, [r7, #20]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003a6e:	623b      	str	r3, [r7, #32]
 8003a70:	2301      	movs	r3, #1
 8003a72:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a74:	69bb      	ldr	r3, [r7, #24]
 8003a76:	f383 8810 	msr	PRIMASK, r3
}
 8003a7a:	46c0      	nop			; (mov r8, r8)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	2140      	movs	r1, #64	; 0x40
 8003a88:	430a      	orrs	r2, r1
 8003a8a:	601a      	str	r2, [r3, #0]
 8003a8c:	6a3b      	ldr	r3, [r7, #32]
 8003a8e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	f383 8810 	msr	PRIMASK, r3
}
 8003a96:	46c0      	nop			; (mov r8, r8)

        break; /* force exit loop */
 8003a98:	46c0      	nop			; (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 8003a9a:	e029      	b.n	8003af0 <UART_TxISR_16BIT_FIFOEN+0xe8>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	69db      	ldr	r3, [r3, #28]
 8003aa2:	2280      	movs	r2, #128	; 0x80
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	d018      	beq.n	8003ada <UART_TxISR_16BIT_FIFOEN+0xd2>
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003aac:	62bb      	str	r3, [r7, #40]	; 0x28
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8003aae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ab0:	881b      	ldrh	r3, [r3, #0]
 8003ab2:	001a      	movs	r2, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	05d2      	lsls	r2, r2, #23
 8003aba:	0dd2      	lsrs	r2, r2, #23
 8003abc:	629a      	str	r2, [r3, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ac2:	1c9a      	adds	r2, r3, #2
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	651a      	str	r2, [r3, #80]	; 0x50
        huart->TxXferCount--;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2256      	movs	r2, #86	; 0x56
 8003acc:	5a9b      	ldrh	r3, [r3, r2]
 8003ace:	b29b      	uxth	r3, r3
 8003ad0:	3b01      	subs	r3, #1
 8003ad2:	b299      	uxth	r1, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2256      	movs	r2, #86	; 0x56
 8003ad8:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8003ada:	212e      	movs	r1, #46	; 0x2e
 8003adc:	187b      	adds	r3, r7, r1
 8003ade:	881a      	ldrh	r2, [r3, #0]
 8003ae0:	187b      	adds	r3, r7, r1
 8003ae2:	3a01      	subs	r2, #1
 8003ae4:	801a      	strh	r2, [r3, #0]
 8003ae6:	232e      	movs	r3, #46	; 0x2e
 8003ae8:	18fb      	adds	r3, r7, r3
 8003aea:	881b      	ldrh	r3, [r3, #0]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d19b      	bne.n	8003a28 <UART_TxISR_16BIT_FIFOEN+0x20>
}
 8003af0:	46c0      	nop			; (mov r8, r8)
 8003af2:	46bd      	mov	sp, r7
 8003af4:	b00c      	add	sp, #48	; 0x30
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	ff7fffff 	.word	0xff7fffff

08003afc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b086      	sub	sp, #24
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003b04:	f3ef 8310 	mrs	r3, PRIMASK
 8003b08:	60bb      	str	r3, [r7, #8]
  return(result);
 8003b0a:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003b0c:	617b      	str	r3, [r7, #20]
 8003b0e:	2301      	movs	r3, #1
 8003b10:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	f383 8810 	msr	PRIMASK, r3
}
 8003b18:	46c0      	nop			; (mov r8, r8)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2140      	movs	r1, #64	; 0x40
 8003b26:	438a      	bics	r2, r1
 8003b28:	601a      	str	r2, [r3, #0]
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	f383 8810 	msr	PRIMASK, r3
}
 8003b34:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2288      	movs	r2, #136	; 0x88
 8003b3a:	2120      	movs	r1, #32
 8003b3c:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	0018      	movs	r0, r3
 8003b48:	f7ff f904 	bl	8002d54 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003b4c:	46c0      	nop			; (mov r8, r8)
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	b006      	add	sp, #24
 8003b52:	bd80      	pop	{r7, pc}

08003b54 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b090      	sub	sp, #64	; 0x40
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8003b5c:	203e      	movs	r0, #62	; 0x3e
 8003b5e:	183b      	adds	r3, r7, r0
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	2160      	movs	r1, #96	; 0x60
 8003b64:	5a52      	ldrh	r2, [r2, r1]
 8003b66:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	228c      	movs	r2, #140	; 0x8c
 8003b6c:	589b      	ldr	r3, [r3, r2]
 8003b6e:	2b22      	cmp	r3, #34	; 0x22
 8003b70:	d000      	beq.n	8003b74 <UART_RxISR_8BIT+0x20>
 8003b72:	e09a      	b.n	8003caa <UART_RxISR_8BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003b7a:	213c      	movs	r1, #60	; 0x3c
 8003b7c:	187b      	adds	r3, r7, r1
 8003b7e:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003b80:	187b      	adds	r3, r7, r1
 8003b82:	881b      	ldrh	r3, [r3, #0]
 8003b84:	b2da      	uxtb	r2, r3
 8003b86:	183b      	adds	r3, r7, r0
 8003b88:	881b      	ldrh	r3, [r3, #0]
 8003b8a:	b2d9      	uxtb	r1, r3
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b90:	400a      	ands	r2, r1
 8003b92:	b2d2      	uxtb	r2, r2
 8003b94:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b9a:	1c5a      	adds	r2, r3, #1
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	225e      	movs	r2, #94	; 0x5e
 8003ba4:	5a9b      	ldrh	r3, [r3, r2]
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	3b01      	subs	r3, #1
 8003baa:	b299      	uxth	r1, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	225e      	movs	r2, #94	; 0x5e
 8003bb0:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	225e      	movs	r2, #94	; 0x5e
 8003bb6:	5a9b      	ldrh	r3, [r3, r2]
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d000      	beq.n	8003bc0 <UART_RxISR_8BIT+0x6c>
 8003bbe:	e07c      	b.n	8003cba <UART_RxISR_8BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bc0:	f3ef 8310 	mrs	r3, PRIMASK
 8003bc4:	61bb      	str	r3, [r7, #24]
  return(result);
 8003bc6:	69bb      	ldr	r3, [r7, #24]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003bc8:	63bb      	str	r3, [r7, #56]	; 0x38
 8003bca:	2301      	movs	r3, #1
 8003bcc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	f383 8810 	msr	PRIMASK, r3
}
 8003bd4:	46c0      	nop			; (mov r8, r8)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4938      	ldr	r1, [pc, #224]	; (8003cc4 <UART_RxISR_8BIT+0x170>)
 8003be2:	400a      	ands	r2, r1
 8003be4:	601a      	str	r2, [r3, #0]
 8003be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003be8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bea:	6a3b      	ldr	r3, [r7, #32]
 8003bec:	f383 8810 	msr	PRIMASK, r3
}
 8003bf0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003bf2:	f3ef 8310 	mrs	r3, PRIMASK
 8003bf6:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bfa:	637b      	str	r3, [r7, #52]	; 0x34
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c02:	f383 8810 	msr	PRIMASK, r3
}
 8003c06:	46c0      	nop			; (mov r8, r8)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	689a      	ldr	r2, [r3, #8]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2101      	movs	r1, #1
 8003c14:	438a      	bics	r2, r1
 8003c16:	609a      	str	r2, [r3, #8]
 8003c18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c1e:	f383 8810 	msr	PRIMASK, r3
}
 8003c22:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	228c      	movs	r2, #140	; 0x8c
 8003c28:	2120      	movs	r1, #32
 8003c2a:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d12f      	bne.n	8003ca0 <UART_RxISR_8BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003c46:	f3ef 8310 	mrs	r3, PRIMASK
 8003c4a:	60fb      	str	r3, [r7, #12]
  return(result);
 8003c4c:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c4e:	633b      	str	r3, [r7, #48]	; 0x30
 8003c50:	2301      	movs	r3, #1
 8003c52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	f383 8810 	msr	PRIMASK, r3
}
 8003c5a:	46c0      	nop			; (mov r8, r8)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2110      	movs	r1, #16
 8003c68:	438a      	bics	r2, r1
 8003c6a:	601a      	str	r2, [r3, #0]
 8003c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c6e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	f383 8810 	msr	PRIMASK, r3
}
 8003c76:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	69db      	ldr	r3, [r3, #28]
 8003c7e:	2210      	movs	r2, #16
 8003c80:	4013      	ands	r3, r2
 8003c82:	2b10      	cmp	r3, #16
 8003c84:	d103      	bne.n	8003c8e <UART_RxISR_8BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	2210      	movs	r2, #16
 8003c8c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	225c      	movs	r2, #92	; 0x5c
 8003c92:	5a9a      	ldrh	r2, [r3, r2]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	0011      	movs	r1, r2
 8003c98:	0018      	movs	r0, r3
 8003c9a:	f7ff f86b 	bl	8002d74 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003c9e:	e00c      	b.n	8003cba <UART_RxISR_8BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	0018      	movs	r0, r3
 8003ca4:	f7fc fbb8 	bl	8000418 <HAL_UART_RxCpltCallback>
}
 8003ca8:	e007      	b.n	8003cba <UART_RxISR_8BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	699a      	ldr	r2, [r3, #24]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	2108      	movs	r1, #8
 8003cb6:	430a      	orrs	r2, r1
 8003cb8:	619a      	str	r2, [r3, #24]
}
 8003cba:	46c0      	nop			; (mov r8, r8)
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	b010      	add	sp, #64	; 0x40
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	46c0      	nop			; (mov r8, r8)
 8003cc4:	fffffedf 	.word	0xfffffedf

08003cc8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b090      	sub	sp, #64	; 0x40
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8003cd0:	203e      	movs	r0, #62	; 0x3e
 8003cd2:	183b      	adds	r3, r7, r0
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	2160      	movs	r1, #96	; 0x60
 8003cd8:	5a52      	ldrh	r2, [r2, r1]
 8003cda:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	228c      	movs	r2, #140	; 0x8c
 8003ce0:	589b      	ldr	r3, [r3, r2]
 8003ce2:	2b22      	cmp	r3, #34	; 0x22
 8003ce4:	d000      	beq.n	8003ce8 <UART_RxISR_16BIT+0x20>
 8003ce6:	e09a      	b.n	8003e1e <UART_RxISR_16BIT+0x156>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cee:	213c      	movs	r1, #60	; 0x3c
 8003cf0:	187b      	adds	r3, r7, r1
 8003cf2:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cf8:	63bb      	str	r3, [r7, #56]	; 0x38
    *tmp = (uint16_t)(uhdata & uhMask);
 8003cfa:	187b      	adds	r3, r7, r1
 8003cfc:	183a      	adds	r2, r7, r0
 8003cfe:	881b      	ldrh	r3, [r3, #0]
 8003d00:	8812      	ldrh	r2, [r2, #0]
 8003d02:	4013      	ands	r3, r2
 8003d04:	b29a      	uxth	r2, r3
 8003d06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d08:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d0e:	1c9a      	adds	r2, r3, #2
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	225e      	movs	r2, #94	; 0x5e
 8003d18:	5a9b      	ldrh	r3, [r3, r2]
 8003d1a:	b29b      	uxth	r3, r3
 8003d1c:	3b01      	subs	r3, #1
 8003d1e:	b299      	uxth	r1, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	225e      	movs	r2, #94	; 0x5e
 8003d24:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	225e      	movs	r2, #94	; 0x5e
 8003d2a:	5a9b      	ldrh	r3, [r3, r2]
 8003d2c:	b29b      	uxth	r3, r3
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d000      	beq.n	8003d34 <UART_RxISR_16BIT+0x6c>
 8003d32:	e07c      	b.n	8003e2e <UART_RxISR_16BIT+0x166>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d34:	f3ef 8310 	mrs	r3, PRIMASK
 8003d38:	617b      	str	r3, [r7, #20]
  return(result);
 8003d3a:	697b      	ldr	r3, [r7, #20]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003d3c:	637b      	str	r3, [r7, #52]	; 0x34
 8003d3e:	2301      	movs	r3, #1
 8003d40:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	f383 8810 	msr	PRIMASK, r3
}
 8003d48:	46c0      	nop			; (mov r8, r8)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4938      	ldr	r1, [pc, #224]	; (8003e38 <UART_RxISR_16BIT+0x170>)
 8003d56:	400a      	ands	r2, r1
 8003d58:	601a      	str	r2, [r3, #0]
 8003d5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d5c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d5e:	69fb      	ldr	r3, [r7, #28]
 8003d60:	f383 8810 	msr	PRIMASK, r3
}
 8003d64:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d66:	f3ef 8310 	mrs	r3, PRIMASK
 8003d6a:	623b      	str	r3, [r7, #32]
  return(result);
 8003d6c:	6a3b      	ldr	r3, [r7, #32]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d6e:	633b      	str	r3, [r7, #48]	; 0x30
 8003d70:	2301      	movs	r3, #1
 8003d72:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d76:	f383 8810 	msr	PRIMASK, r3
}
 8003d7a:	46c0      	nop			; (mov r8, r8)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	689a      	ldr	r2, [r3, #8]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2101      	movs	r1, #1
 8003d88:	438a      	bics	r2, r1
 8003d8a:	609a      	str	r2, [r3, #8]
 8003d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d8e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d92:	f383 8810 	msr	PRIMASK, r3
}
 8003d96:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	228c      	movs	r2, #140	; 0x8c
 8003d9c:	2120      	movs	r1, #32
 8003d9e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d12f      	bne.n	8003e14 <UART_RxISR_16BIT+0x14c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003dba:	f3ef 8310 	mrs	r3, PRIMASK
 8003dbe:	60bb      	str	r3, [r7, #8]
  return(result);
 8003dc0:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	f383 8810 	msr	PRIMASK, r3
}
 8003dce:	46c0      	nop			; (mov r8, r8)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	2110      	movs	r1, #16
 8003ddc:	438a      	bics	r2, r1
 8003dde:	601a      	str	r2, [r3, #0]
 8003de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003de2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003de4:	693b      	ldr	r3, [r7, #16]
 8003de6:	f383 8810 	msr	PRIMASK, r3
}
 8003dea:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	69db      	ldr	r3, [r3, #28]
 8003df2:	2210      	movs	r2, #16
 8003df4:	4013      	ands	r3, r2
 8003df6:	2b10      	cmp	r3, #16
 8003df8:	d103      	bne.n	8003e02 <UART_RxISR_16BIT+0x13a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2210      	movs	r2, #16
 8003e00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	225c      	movs	r2, #92	; 0x5c
 8003e06:	5a9a      	ldrh	r2, [r3, r2]
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	0011      	movs	r1, r2
 8003e0c:	0018      	movs	r0, r3
 8003e0e:	f7fe ffb1 	bl	8002d74 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003e12:	e00c      	b.n	8003e2e <UART_RxISR_16BIT+0x166>
        HAL_UART_RxCpltCallback(huart);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	0018      	movs	r0, r3
 8003e18:	f7fc fafe 	bl	8000418 <HAL_UART_RxCpltCallback>
}
 8003e1c:	e007      	b.n	8003e2e <UART_RxISR_16BIT+0x166>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	699a      	ldr	r2, [r3, #24]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2108      	movs	r1, #8
 8003e2a:	430a      	orrs	r2, r1
 8003e2c:	619a      	str	r2, [r3, #24]
}
 8003e2e:	46c0      	nop			; (mov r8, r8)
 8003e30:	46bd      	mov	sp, r7
 8003e32:	b010      	add	sp, #64	; 0x40
 8003e34:	bd80      	pop	{r7, pc}
 8003e36:	46c0      	nop			; (mov r8, r8)
 8003e38:	fffffedf 	.word	0xfffffedf

08003e3c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b09c      	sub	sp, #112	; 0x70
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8003e44:	236a      	movs	r3, #106	; 0x6a
 8003e46:	18fb      	adds	r3, r7, r3
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	2160      	movs	r1, #96	; 0x60
 8003e4c:	5a52      	ldrh	r2, [r2, r1]
 8003e4e:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	69db      	ldr	r3, [r3, #28]
 8003e56:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	667b      	str	r3, [r7, #100]	; 0x64
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	663b      	str	r3, [r7, #96]	; 0x60

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	228c      	movs	r2, #140	; 0x8c
 8003e6c:	589b      	ldr	r3, [r3, r2]
 8003e6e:	2b22      	cmp	r3, #34	; 0x22
 8003e70:	d000      	beq.n	8003e74 <UART_RxISR_8BIT_FIFOEN+0x38>
 8003e72:	e144      	b.n	80040fe <UART_RxISR_8BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8003e74:	235e      	movs	r3, #94	; 0x5e
 8003e76:	18fb      	adds	r3, r7, r3
 8003e78:	687a      	ldr	r2, [r7, #4]
 8003e7a:	2168      	movs	r1, #104	; 0x68
 8003e7c:	5a52      	ldrh	r2, [r2, r1]
 8003e7e:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8003e80:	e0eb      	b.n	800405a <UART_RxISR_8BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003e88:	215c      	movs	r1, #92	; 0x5c
 8003e8a:	187b      	adds	r3, r7, r1
 8003e8c:	801a      	strh	r2, [r3, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8003e8e:	187b      	adds	r3, r7, r1
 8003e90:	881b      	ldrh	r3, [r3, #0]
 8003e92:	b2da      	uxtb	r2, r3
 8003e94:	236a      	movs	r3, #106	; 0x6a
 8003e96:	18fb      	adds	r3, r7, r3
 8003e98:	881b      	ldrh	r3, [r3, #0]
 8003e9a:	b2d9      	uxtb	r1, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ea0:	400a      	ands	r2, r1
 8003ea2:	b2d2      	uxtb	r2, r2
 8003ea4:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003eaa:	1c5a      	adds	r2, r3, #1
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	225e      	movs	r2, #94	; 0x5e
 8003eb4:	5a9b      	ldrh	r3, [r3, r2]
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	b299      	uxth	r1, r3
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	225e      	movs	r2, #94	; 0x5e
 8003ec0:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	69db      	ldr	r3, [r3, #28]
 8003ec8:	66fb      	str	r3, [r7, #108]	; 0x6c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8003eca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ecc:	2207      	movs	r2, #7
 8003ece:	4013      	ands	r3, r2
 8003ed0:	d049      	beq.n	8003f66 <UART_RxISR_8BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003ed2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	d010      	beq.n	8003efc <UART_RxISR_8BIT_FIFOEN+0xc0>
 8003eda:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8003edc:	2380      	movs	r3, #128	; 0x80
 8003ede:	005b      	lsls	r3, r3, #1
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	d00b      	beq.n	8003efc <UART_RxISR_8BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	2201      	movs	r2, #1
 8003eea:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2290      	movs	r2, #144	; 0x90
 8003ef0:	589b      	ldr	r3, [r3, r2]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	431a      	orrs	r2, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2190      	movs	r1, #144	; 0x90
 8003efa:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003efc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003efe:	2202      	movs	r2, #2
 8003f00:	4013      	ands	r3, r2
 8003f02:	d00f      	beq.n	8003f24 <UART_RxISR_8BIT_FIFOEN+0xe8>
 8003f04:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f06:	2201      	movs	r2, #1
 8003f08:	4013      	ands	r3, r2
 8003f0a:	d00b      	beq.n	8003f24 <UART_RxISR_8BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2202      	movs	r2, #2
 8003f12:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2290      	movs	r2, #144	; 0x90
 8003f18:	589b      	ldr	r3, [r3, r2]
 8003f1a:	2204      	movs	r2, #4
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2190      	movs	r1, #144	; 0x90
 8003f22:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003f24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f26:	2204      	movs	r2, #4
 8003f28:	4013      	ands	r3, r2
 8003f2a:	d00f      	beq.n	8003f4c <UART_RxISR_8BIT_FIFOEN+0x110>
 8003f2c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f2e:	2201      	movs	r2, #1
 8003f30:	4013      	ands	r3, r2
 8003f32:	d00b      	beq.n	8003f4c <UART_RxISR_8BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	2204      	movs	r2, #4
 8003f3a:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2290      	movs	r2, #144	; 0x90
 8003f40:	589b      	ldr	r3, [r3, r2]
 8003f42:	2202      	movs	r2, #2
 8003f44:	431a      	orrs	r2, r3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2190      	movs	r1, #144	; 0x90
 8003f4a:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2290      	movs	r2, #144	; 0x90
 8003f50:	589b      	ldr	r3, [r3, r2]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d007      	beq.n	8003f66 <UART_RxISR_8BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	0018      	movs	r0, r3
 8003f5a:	f7fe ff03 	bl	8002d64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2290      	movs	r2, #144	; 0x90
 8003f62:	2100      	movs	r1, #0
 8003f64:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	225e      	movs	r2, #94	; 0x5e
 8003f6a:	5a9b      	ldrh	r3, [r3, r2]
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d173      	bne.n	800405a <UART_RxISR_8BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f72:	f3ef 8310 	mrs	r3, PRIMASK
 8003f76:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8003f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003f7a:	65bb      	str	r3, [r7, #88]	; 0x58
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f82:	f383 8810 	msr	PRIMASK, r3
}
 8003f86:	46c0      	nop			; (mov r8, r8)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4961      	ldr	r1, [pc, #388]	; (8004118 <UART_RxISR_8BIT_FIFOEN+0x2dc>)
 8003f94:	400a      	ands	r2, r1
 8003f96:	601a      	str	r2, [r3, #0]
 8003f98:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003f9a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f9e:	f383 8810 	msr	PRIMASK, r3
}
 8003fa2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fa4:	f3ef 8310 	mrs	r3, PRIMASK
 8003fa8:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8003faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003fac:	657b      	str	r3, [r7, #84]	; 0x54
 8003fae:	2301      	movs	r3, #1
 8003fb0:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fb4:	f383 8810 	msr	PRIMASK, r3
}
 8003fb8:	46c0      	nop			; (mov r8, r8)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	689a      	ldr	r2, [r3, #8]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4955      	ldr	r1, [pc, #340]	; (800411c <UART_RxISR_8BIT_FIFOEN+0x2e0>)
 8003fc6:	400a      	ands	r2, r1
 8003fc8:	609a      	str	r2, [r3, #8]
 8003fca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fcc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fd0:	f383 8810 	msr	PRIMASK, r3
}
 8003fd4:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	228c      	movs	r2, #140	; 0x8c
 8003fda:	2120      	movs	r1, #32
 8003fdc:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003fee:	2b01      	cmp	r3, #1
 8003ff0:	d12f      	bne.n	8004052 <UART_RxISR_8BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ff8:	f3ef 8310 	mrs	r3, PRIMASK
 8003ffc:	623b      	str	r3, [r7, #32]
  return(result);
 8003ffe:	6a3b      	ldr	r3, [r7, #32]

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004000:	653b      	str	r3, [r7, #80]	; 0x50
 8004002:	2301      	movs	r3, #1
 8004004:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004008:	f383 8810 	msr	PRIMASK, r3
}
 800400c:	46c0      	nop			; (mov r8, r8)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	2110      	movs	r1, #16
 800401a:	438a      	bics	r2, r1
 800401c:	601a      	str	r2, [r3, #0]
 800401e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004020:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004024:	f383 8810 	msr	PRIMASK, r3
}
 8004028:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	69db      	ldr	r3, [r3, #28]
 8004030:	2210      	movs	r2, #16
 8004032:	4013      	ands	r3, r2
 8004034:	2b10      	cmp	r3, #16
 8004036:	d103      	bne.n	8004040 <UART_RxISR_8BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2210      	movs	r2, #16
 800403e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	225c      	movs	r2, #92	; 0x5c
 8004044:	5a9a      	ldrh	r2, [r3, r2]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	0011      	movs	r1, r2
 800404a:	0018      	movs	r0, r3
 800404c:	f7fe fe92 	bl	8002d74 <HAL_UARTEx_RxEventCallback>
 8004050:	e003      	b.n	800405a <UART_RxISR_8BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	0018      	movs	r0, r3
 8004056:	f7fc f9df 	bl	8000418 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800405a:	235e      	movs	r3, #94	; 0x5e
 800405c:	18fb      	adds	r3, r7, r3
 800405e:	881b      	ldrh	r3, [r3, #0]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d004      	beq.n	800406e <UART_RxISR_8BIT_FIFOEN+0x232>
 8004064:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004066:	2220      	movs	r2, #32
 8004068:	4013      	ands	r3, r2
 800406a:	d000      	beq.n	800406e <UART_RxISR_8BIT_FIFOEN+0x232>
 800406c:	e709      	b.n	8003e82 <UART_RxISR_8BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800406e:	204e      	movs	r0, #78	; 0x4e
 8004070:	183b      	adds	r3, r7, r0
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	215e      	movs	r1, #94	; 0x5e
 8004076:	5a52      	ldrh	r2, [r2, r1]
 8004078:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800407a:	0001      	movs	r1, r0
 800407c:	187b      	adds	r3, r7, r1
 800407e:	881b      	ldrh	r3, [r3, #0]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d044      	beq.n	800410e <UART_RxISR_8BIT_FIFOEN+0x2d2>
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2268      	movs	r2, #104	; 0x68
 8004088:	5a9b      	ldrh	r3, [r3, r2]
 800408a:	187a      	adds	r2, r7, r1
 800408c:	8812      	ldrh	r2, [r2, #0]
 800408e:	429a      	cmp	r2, r3
 8004090:	d23d      	bcs.n	800410e <UART_RxISR_8BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004092:	f3ef 8310 	mrs	r3, PRIMASK
 8004096:	60bb      	str	r3, [r7, #8]
  return(result);
 8004098:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800409a:	64bb      	str	r3, [r7, #72]	; 0x48
 800409c:	2301      	movs	r3, #1
 800409e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	f383 8810 	msr	PRIMASK, r3
}
 80040a6:	46c0      	nop			; (mov r8, r8)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	689a      	ldr	r2, [r3, #8]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	491b      	ldr	r1, [pc, #108]	; (8004120 <UART_RxISR_8BIT_FIFOEN+0x2e4>)
 80040b4:	400a      	ands	r2, r1
 80040b6:	609a      	str	r2, [r3, #8]
 80040b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	f383 8810 	msr	PRIMASK, r3
}
 80040c2:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4a17      	ldr	r2, [pc, #92]	; (8004124 <UART_RxISR_8BIT_FIFOEN+0x2e8>)
 80040c8:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80040ca:	f3ef 8310 	mrs	r3, PRIMASK
 80040ce:	617b      	str	r3, [r7, #20]
  return(result);
 80040d0:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80040d2:	647b      	str	r3, [r7, #68]	; 0x44
 80040d4:	2301      	movs	r3, #1
 80040d6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040d8:	69bb      	ldr	r3, [r7, #24]
 80040da:	f383 8810 	msr	PRIMASK, r3
}
 80040de:	46c0      	nop			; (mov r8, r8)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	2120      	movs	r1, #32
 80040ec:	430a      	orrs	r2, r1
 80040ee:	601a      	str	r2, [r3, #0]
 80040f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040f2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040f4:	69fb      	ldr	r3, [r7, #28]
 80040f6:	f383 8810 	msr	PRIMASK, r3
}
 80040fa:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80040fc:	e007      	b.n	800410e <UART_RxISR_8BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	699a      	ldr	r2, [r3, #24]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2108      	movs	r1, #8
 800410a:	430a      	orrs	r2, r1
 800410c:	619a      	str	r2, [r3, #24]
}
 800410e:	46c0      	nop			; (mov r8, r8)
 8004110:	46bd      	mov	sp, r7
 8004112:	b01c      	add	sp, #112	; 0x70
 8004114:	bd80      	pop	{r7, pc}
 8004116:	46c0      	nop			; (mov r8, r8)
 8004118:	fffffeff 	.word	0xfffffeff
 800411c:	effffffe 	.word	0xeffffffe
 8004120:	efffffff 	.word	0xefffffff
 8004124:	08003b55 	.word	0x08003b55

08004128 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b09e      	sub	sp, #120	; 0x78
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8004130:	2372      	movs	r3, #114	; 0x72
 8004132:	18fb      	adds	r3, r7, r3
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	2160      	movs	r1, #96	; 0x60
 8004138:	5a52      	ldrh	r2, [r2, r1]
 800413a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	69db      	ldr	r3, [r3, #28]
 8004142:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	66bb      	str	r3, [r7, #104]	; 0x68

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	228c      	movs	r2, #140	; 0x8c
 8004158:	589b      	ldr	r3, [r3, r2]
 800415a:	2b22      	cmp	r3, #34	; 0x22
 800415c:	d000      	beq.n	8004160 <UART_RxISR_16BIT_FIFOEN+0x38>
 800415e:	e144      	b.n	80043ea <UART_RxISR_16BIT_FIFOEN+0x2c2>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8004160:	2366      	movs	r3, #102	; 0x66
 8004162:	18fb      	adds	r3, r7, r3
 8004164:	687a      	ldr	r2, [r7, #4]
 8004166:	2168      	movs	r1, #104	; 0x68
 8004168:	5a52      	ldrh	r2, [r2, r1]
 800416a:	801a      	strh	r2, [r3, #0]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800416c:	e0eb      	b.n	8004346 <UART_RxISR_16BIT_FIFOEN+0x21e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004174:	2164      	movs	r1, #100	; 0x64
 8004176:	187b      	adds	r3, r7, r1
 8004178:	801a      	strh	r2, [r3, #0]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800417e:	663b      	str	r3, [r7, #96]	; 0x60
      *tmp = (uint16_t)(uhdata & uhMask);
 8004180:	187b      	adds	r3, r7, r1
 8004182:	2272      	movs	r2, #114	; 0x72
 8004184:	18ba      	adds	r2, r7, r2
 8004186:	881b      	ldrh	r3, [r3, #0]
 8004188:	8812      	ldrh	r2, [r2, #0]
 800418a:	4013      	ands	r3, r2
 800418c:	b29a      	uxth	r2, r3
 800418e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004190:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004196:	1c9a      	adds	r2, r3, #2
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	225e      	movs	r2, #94	; 0x5e
 80041a0:	5a9b      	ldrh	r3, [r3, r2]
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	3b01      	subs	r3, #1
 80041a6:	b299      	uxth	r1, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	225e      	movs	r2, #94	; 0x5e
 80041ac:	5299      	strh	r1, [r3, r2]
      isrflags = READ_REG(huart->Instance->ISR);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	69db      	ldr	r3, [r3, #28]
 80041b4:	677b      	str	r3, [r7, #116]	; 0x74

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80041b6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041b8:	2207      	movs	r2, #7
 80041ba:	4013      	ands	r3, r2
 80041bc:	d049      	beq.n	8004252 <UART_RxISR_16BIT_FIFOEN+0x12a>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80041be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041c0:	2201      	movs	r2, #1
 80041c2:	4013      	ands	r3, r2
 80041c4:	d010      	beq.n	80041e8 <UART_RxISR_16BIT_FIFOEN+0xc0>
 80041c6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80041c8:	2380      	movs	r3, #128	; 0x80
 80041ca:	005b      	lsls	r3, r3, #1
 80041cc:	4013      	ands	r3, r2
 80041ce:	d00b      	beq.n	80041e8 <UART_RxISR_16BIT_FIFOEN+0xc0>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	2201      	movs	r2, #1
 80041d6:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2290      	movs	r2, #144	; 0x90
 80041dc:	589b      	ldr	r3, [r3, r2]
 80041de:	2201      	movs	r2, #1
 80041e0:	431a      	orrs	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2190      	movs	r1, #144	; 0x90
 80041e6:	505a      	str	r2, [r3, r1]
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80041e8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041ea:	2202      	movs	r2, #2
 80041ec:	4013      	ands	r3, r2
 80041ee:	d00f      	beq.n	8004210 <UART_RxISR_16BIT_FIFOEN+0xe8>
 80041f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80041f2:	2201      	movs	r2, #1
 80041f4:	4013      	ands	r3, r2
 80041f6:	d00b      	beq.n	8004210 <UART_RxISR_16BIT_FIFOEN+0xe8>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	2202      	movs	r2, #2
 80041fe:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2290      	movs	r2, #144	; 0x90
 8004204:	589b      	ldr	r3, [r3, r2]
 8004206:	2204      	movs	r2, #4
 8004208:	431a      	orrs	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2190      	movs	r1, #144	; 0x90
 800420e:	505a      	str	r2, [r3, r1]
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004210:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004212:	2204      	movs	r2, #4
 8004214:	4013      	ands	r3, r2
 8004216:	d00f      	beq.n	8004238 <UART_RxISR_16BIT_FIFOEN+0x110>
 8004218:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800421a:	2201      	movs	r2, #1
 800421c:	4013      	ands	r3, r2
 800421e:	d00b      	beq.n	8004238 <UART_RxISR_16BIT_FIFOEN+0x110>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2204      	movs	r2, #4
 8004226:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2290      	movs	r2, #144	; 0x90
 800422c:	589b      	ldr	r3, [r3, r2]
 800422e:	2202      	movs	r2, #2
 8004230:	431a      	orrs	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2190      	movs	r1, #144	; 0x90
 8004236:	505a      	str	r2, [r3, r1]
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2290      	movs	r2, #144	; 0x90
 800423c:	589b      	ldr	r3, [r3, r2]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d007      	beq.n	8004252 <UART_RxISR_16BIT_FIFOEN+0x12a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	0018      	movs	r0, r3
 8004246:	f7fe fd8d 	bl	8002d64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2290      	movs	r2, #144	; 0x90
 800424e:	2100      	movs	r1, #0
 8004250:	5099      	str	r1, [r3, r2]
        }
      }

      if (huart->RxXferCount == 0U)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	225e      	movs	r2, #94	; 0x5e
 8004256:	5a9b      	ldrh	r3, [r3, r2]
 8004258:	b29b      	uxth	r3, r3
 800425a:	2b00      	cmp	r3, #0
 800425c:	d173      	bne.n	8004346 <UART_RxISR_16BIT_FIFOEN+0x21e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800425e:	f3ef 8310 	mrs	r3, PRIMASK
 8004262:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004264:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004266:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004268:	2301      	movs	r3, #1
 800426a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800426c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800426e:	f383 8810 	msr	PRIMASK, r3
}
 8004272:	46c0      	nop			; (mov r8, r8)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4961      	ldr	r1, [pc, #388]	; (8004404 <UART_RxISR_16BIT_FIFOEN+0x2dc>)
 8004280:	400a      	ands	r2, r1
 8004282:	601a      	str	r2, [r3, #0]
 8004284:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004286:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004288:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800428a:	f383 8810 	msr	PRIMASK, r3
}
 800428e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004290:	f3ef 8310 	mrs	r3, PRIMASK
 8004294:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8004296:	6bfb      	ldr	r3, [r7, #60]	; 0x3c

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004298:	65bb      	str	r3, [r7, #88]	; 0x58
 800429a:	2301      	movs	r3, #1
 800429c:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800429e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80042a0:	f383 8810 	msr	PRIMASK, r3
}
 80042a4:	46c0      	nop			; (mov r8, r8)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	689a      	ldr	r2, [r3, #8]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4955      	ldr	r1, [pc, #340]	; (8004408 <UART_RxISR_16BIT_FIFOEN+0x2e0>)
 80042b2:	400a      	ands	r2, r1
 80042b4:	609a      	str	r2, [r3, #8]
 80042b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80042b8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042bc:	f383 8810 	msr	PRIMASK, r3
}
 80042c0:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	228c      	movs	r2, #140	; 0x8c
 80042c6:	2120      	movs	r1, #32
 80042c8:	5099      	str	r1, [r3, r2]

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d12f      	bne.n	800433e <UART_RxISR_16BIT_FIFOEN+0x216>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2200      	movs	r2, #0
 80042e2:	66da      	str	r2, [r3, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042e4:	f3ef 8310 	mrs	r3, PRIMASK
 80042e8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80042ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042ec:	657b      	str	r3, [r7, #84]	; 0x54
 80042ee:	2301      	movs	r3, #1
 80042f0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f4:	f383 8810 	msr	PRIMASK, r3
}
 80042f8:	46c0      	nop			; (mov r8, r8)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681a      	ldr	r2, [r3, #0]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2110      	movs	r1, #16
 8004306:	438a      	bics	r2, r1
 8004308:	601a      	str	r2, [r3, #0]
 800430a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800430c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800430e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004310:	f383 8810 	msr	PRIMASK, r3
}
 8004314:	46c0      	nop			; (mov r8, r8)

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	69db      	ldr	r3, [r3, #28]
 800431c:	2210      	movs	r2, #16
 800431e:	4013      	ands	r3, r2
 8004320:	2b10      	cmp	r3, #16
 8004322:	d103      	bne.n	800432c <UART_RxISR_16BIT_FIFOEN+0x204>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2210      	movs	r2, #16
 800432a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	225c      	movs	r2, #92	; 0x5c
 8004330:	5a9a      	ldrh	r2, [r3, r2]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	0011      	movs	r1, r2
 8004336:	0018      	movs	r0, r3
 8004338:	f7fe fd1c 	bl	8002d74 <HAL_UARTEx_RxEventCallback>
 800433c:	e003      	b.n	8004346 <UART_RxISR_16BIT_FIFOEN+0x21e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	0018      	movs	r0, r3
 8004342:	f7fc f869 	bl	8000418 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8004346:	2366      	movs	r3, #102	; 0x66
 8004348:	18fb      	adds	r3, r7, r3
 800434a:	881b      	ldrh	r3, [r3, #0]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d004      	beq.n	800435a <UART_RxISR_16BIT_FIFOEN+0x232>
 8004350:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004352:	2220      	movs	r2, #32
 8004354:	4013      	ands	r3, r2
 8004356:	d000      	beq.n	800435a <UART_RxISR_16BIT_FIFOEN+0x232>
 8004358:	e709      	b.n	800416e <UART_RxISR_16BIT_FIFOEN+0x46>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800435a:	2052      	movs	r0, #82	; 0x52
 800435c:	183b      	adds	r3, r7, r0
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	215e      	movs	r1, #94	; 0x5e
 8004362:	5a52      	ldrh	r2, [r2, r1]
 8004364:	801a      	strh	r2, [r3, #0]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004366:	0001      	movs	r1, r0
 8004368:	187b      	adds	r3, r7, r1
 800436a:	881b      	ldrh	r3, [r3, #0]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d044      	beq.n	80043fa <UART_RxISR_16BIT_FIFOEN+0x2d2>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2268      	movs	r2, #104	; 0x68
 8004374:	5a9b      	ldrh	r3, [r3, r2]
 8004376:	187a      	adds	r2, r7, r1
 8004378:	8812      	ldrh	r2, [r2, #0]
 800437a:	429a      	cmp	r2, r3
 800437c:	d23d      	bcs.n	80043fa <UART_RxISR_16BIT_FIFOEN+0x2d2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800437e:	f3ef 8310 	mrs	r3, PRIMASK
 8004382:	60fb      	str	r3, [r7, #12]
  return(result);
 8004384:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004386:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004388:	2301      	movs	r3, #1
 800438a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800438c:	693b      	ldr	r3, [r7, #16]
 800438e:	f383 8810 	msr	PRIMASK, r3
}
 8004392:	46c0      	nop			; (mov r8, r8)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	689a      	ldr	r2, [r3, #8]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	491b      	ldr	r1, [pc, #108]	; (800440c <UART_RxISR_16BIT_FIFOEN+0x2e4>)
 80043a0:	400a      	ands	r2, r1
 80043a2:	609a      	str	r2, [r3, #8]
 80043a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043a6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	f383 8810 	msr	PRIMASK, r3
}
 80043ae:	46c0      	nop			; (mov r8, r8)

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	4a17      	ldr	r2, [pc, #92]	; (8004410 <UART_RxISR_16BIT_FIFOEN+0x2e8>)
 80043b4:	675a      	str	r2, [r3, #116]	; 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043b6:	f3ef 8310 	mrs	r3, PRIMASK
 80043ba:	61bb      	str	r3, [r7, #24]
  return(result);
 80043bc:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80043be:	64bb      	str	r3, [r7, #72]	; 0x48
 80043c0:	2301      	movs	r3, #1
 80043c2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043c4:	69fb      	ldr	r3, [r7, #28]
 80043c6:	f383 8810 	msr	PRIMASK, r3
}
 80043ca:	46c0      	nop			; (mov r8, r8)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	2120      	movs	r1, #32
 80043d8:	430a      	orrs	r2, r1
 80043da:	601a      	str	r2, [r3, #0]
 80043dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80043de:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043e0:	6a3b      	ldr	r3, [r7, #32]
 80043e2:	f383 8810 	msr	PRIMASK, r3
}
 80043e6:	46c0      	nop			; (mov r8, r8)
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80043e8:	e007      	b.n	80043fa <UART_RxISR_16BIT_FIFOEN+0x2d2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	699a      	ldr	r2, [r3, #24]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2108      	movs	r1, #8
 80043f6:	430a      	orrs	r2, r1
 80043f8:	619a      	str	r2, [r3, #24]
}
 80043fa:	46c0      	nop			; (mov r8, r8)
 80043fc:	46bd      	mov	sp, r7
 80043fe:	b01e      	add	sp, #120	; 0x78
 8004400:	bd80      	pop	{r7, pc}
 8004402:	46c0      	nop			; (mov r8, r8)
 8004404:	fffffeff 	.word	0xfffffeff
 8004408:	effffffe 	.word	0xeffffffe
 800440c:	efffffff 	.word	0xefffffff
 8004410:	08003cc9 	.word	0x08003cc9

08004414 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800441c:	46c0      	nop			; (mov r8, r8)
 800441e:	46bd      	mov	sp, r7
 8004420:	b002      	add	sp, #8
 8004422:	bd80      	pop	{r7, pc}

08004424 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b082      	sub	sp, #8
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800442c:	46c0      	nop			; (mov r8, r8)
 800442e:	46bd      	mov	sp, r7
 8004430:	b002      	add	sp, #8
 8004432:	bd80      	pop	{r7, pc}

08004434 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800443c:	46c0      	nop			; (mov r8, r8)
 800443e:	46bd      	mov	sp, r7
 8004440:	b002      	add	sp, #8
 8004442:	bd80      	pop	{r7, pc}

08004444 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2284      	movs	r2, #132	; 0x84
 8004450:	5c9b      	ldrb	r3, [r3, r2]
 8004452:	2b01      	cmp	r3, #1
 8004454:	d101      	bne.n	800445a <HAL_UARTEx_DisableFifoMode+0x16>
 8004456:	2302      	movs	r3, #2
 8004458:	e027      	b.n	80044aa <HAL_UARTEx_DisableFifoMode+0x66>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2284      	movs	r2, #132	; 0x84
 800445e:	2101      	movs	r1, #1
 8004460:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2288      	movs	r2, #136	; 0x88
 8004466:	2124      	movs	r1, #36	; 0x24
 8004468:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	2101      	movs	r1, #1
 800447e:	438a      	bics	r2, r1
 8004480:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	4a0b      	ldr	r2, [pc, #44]	; (80044b4 <HAL_UARTEx_DisableFifoMode+0x70>)
 8004486:	4013      	ands	r3, r2
 8004488:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2288      	movs	r2, #136	; 0x88
 800449c:	2120      	movs	r1, #32
 800449e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2284      	movs	r2, #132	; 0x84
 80044a4:	2100      	movs	r1, #0
 80044a6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	0018      	movs	r0, r3
 80044ac:	46bd      	mov	sp, r7
 80044ae:	b004      	add	sp, #16
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	46c0      	nop			; (mov r8, r8)
 80044b4:	dfffffff 	.word	0xdfffffff

080044b8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2284      	movs	r2, #132	; 0x84
 80044c6:	5c9b      	ldrb	r3, [r3, r2]
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d101      	bne.n	80044d0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80044cc:	2302      	movs	r3, #2
 80044ce:	e02e      	b.n	800452e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2284      	movs	r2, #132	; 0x84
 80044d4:	2101      	movs	r1, #1
 80044d6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2288      	movs	r2, #136	; 0x88
 80044dc:	2124      	movs	r1, #36	; 0x24
 80044de:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	2101      	movs	r1, #1
 80044f4:	438a      	bics	r2, r1
 80044f6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	00db      	lsls	r3, r3, #3
 8004500:	08d9      	lsrs	r1, r3, #3
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	683a      	ldr	r2, [r7, #0]
 8004508:	430a      	orrs	r2, r1
 800450a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	0018      	movs	r0, r3
 8004510:	f000 f854 	bl	80045bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	68fa      	ldr	r2, [r7, #12]
 800451a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2288      	movs	r2, #136	; 0x88
 8004520:	2120      	movs	r1, #32
 8004522:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2284      	movs	r2, #132	; 0x84
 8004528:	2100      	movs	r1, #0
 800452a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800452c:	2300      	movs	r3, #0
}
 800452e:	0018      	movs	r0, r3
 8004530:	46bd      	mov	sp, r7
 8004532:	b004      	add	sp, #16
 8004534:	bd80      	pop	{r7, pc}
	...

08004538 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b084      	sub	sp, #16
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
 8004540:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2284      	movs	r2, #132	; 0x84
 8004546:	5c9b      	ldrb	r3, [r3, r2]
 8004548:	2b01      	cmp	r3, #1
 800454a:	d101      	bne.n	8004550 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800454c:	2302      	movs	r3, #2
 800454e:	e02f      	b.n	80045b0 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2284      	movs	r2, #132	; 0x84
 8004554:	2101      	movs	r1, #1
 8004556:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2288      	movs	r2, #136	; 0x88
 800455c:	2124      	movs	r1, #36	; 0x24
 800455e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	2101      	movs	r1, #1
 8004574:	438a      	bics	r2, r1
 8004576:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	4a0e      	ldr	r2, [pc, #56]	; (80045b8 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004580:	4013      	ands	r3, r2
 8004582:	0019      	movs	r1, r3
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	683a      	ldr	r2, [r7, #0]
 800458a:	430a      	orrs	r2, r1
 800458c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	0018      	movs	r0, r3
 8004592:	f000 f813 	bl	80045bc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	68fa      	ldr	r2, [r7, #12]
 800459c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2288      	movs	r2, #136	; 0x88
 80045a2:	2120      	movs	r1, #32
 80045a4:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2284      	movs	r2, #132	; 0x84
 80045aa:	2100      	movs	r1, #0
 80045ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045ae:	2300      	movs	r3, #0
}
 80045b0:	0018      	movs	r0, r3
 80045b2:	46bd      	mov	sp, r7
 80045b4:	b004      	add	sp, #16
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	f1ffffff 	.word	0xf1ffffff

080045bc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80045bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045be:	b085      	sub	sp, #20
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d108      	bne.n	80045de <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	226a      	movs	r2, #106	; 0x6a
 80045d0:	2101      	movs	r1, #1
 80045d2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2268      	movs	r2, #104	; 0x68
 80045d8:	2101      	movs	r1, #1
 80045da:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80045dc:	e043      	b.n	8004666 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80045de:	260f      	movs	r6, #15
 80045e0:	19bb      	adds	r3, r7, r6
 80045e2:	2208      	movs	r2, #8
 80045e4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80045e6:	200e      	movs	r0, #14
 80045e8:	183b      	adds	r3, r7, r0
 80045ea:	2208      	movs	r2, #8
 80045ec:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	0e5b      	lsrs	r3, r3, #25
 80045f6:	b2da      	uxtb	r2, r3
 80045f8:	240d      	movs	r4, #13
 80045fa:	193b      	adds	r3, r7, r4
 80045fc:	2107      	movs	r1, #7
 80045fe:	400a      	ands	r2, r1
 8004600:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	0f5b      	lsrs	r3, r3, #29
 800460a:	b2da      	uxtb	r2, r3
 800460c:	250c      	movs	r5, #12
 800460e:	197b      	adds	r3, r7, r5
 8004610:	2107      	movs	r1, #7
 8004612:	400a      	ands	r2, r1
 8004614:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004616:	183b      	adds	r3, r7, r0
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	197a      	adds	r2, r7, r5
 800461c:	7812      	ldrb	r2, [r2, #0]
 800461e:	4914      	ldr	r1, [pc, #80]	; (8004670 <UARTEx_SetNbDataToProcess+0xb4>)
 8004620:	5c8a      	ldrb	r2, [r1, r2]
 8004622:	435a      	muls	r2, r3
 8004624:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8004626:	197b      	adds	r3, r7, r5
 8004628:	781b      	ldrb	r3, [r3, #0]
 800462a:	4a12      	ldr	r2, [pc, #72]	; (8004674 <UARTEx_SetNbDataToProcess+0xb8>)
 800462c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800462e:	0019      	movs	r1, r3
 8004630:	f7fb fdf8 	bl	8000224 <__divsi3>
 8004634:	0003      	movs	r3, r0
 8004636:	b299      	uxth	r1, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	226a      	movs	r2, #106	; 0x6a
 800463c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800463e:	19bb      	adds	r3, r7, r6
 8004640:	781b      	ldrb	r3, [r3, #0]
 8004642:	193a      	adds	r2, r7, r4
 8004644:	7812      	ldrb	r2, [r2, #0]
 8004646:	490a      	ldr	r1, [pc, #40]	; (8004670 <UARTEx_SetNbDataToProcess+0xb4>)
 8004648:	5c8a      	ldrb	r2, [r1, r2]
 800464a:	435a      	muls	r2, r3
 800464c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800464e:	193b      	adds	r3, r7, r4
 8004650:	781b      	ldrb	r3, [r3, #0]
 8004652:	4a08      	ldr	r2, [pc, #32]	; (8004674 <UARTEx_SetNbDataToProcess+0xb8>)
 8004654:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004656:	0019      	movs	r1, r3
 8004658:	f7fb fde4 	bl	8000224 <__divsi3>
 800465c:	0003      	movs	r3, r0
 800465e:	b299      	uxth	r1, r3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2268      	movs	r2, #104	; 0x68
 8004664:	5299      	strh	r1, [r3, r2]
}
 8004666:	46c0      	nop			; (mov r8, r8)
 8004668:	46bd      	mov	sp, r7
 800466a:	b005      	add	sp, #20
 800466c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800466e:	46c0      	nop			; (mov r8, r8)
 8004670:	080048c8 	.word	0x080048c8
 8004674:	080048d0 	.word	0x080048d0

08004678 <atoi>:
 8004678:	b510      	push	{r4, lr}
 800467a:	220a      	movs	r2, #10
 800467c:	2100      	movs	r1, #0
 800467e:	f000 f8cf 	bl	8004820 <strtol>
 8004682:	bd10      	pop	{r4, pc}

08004684 <__errno>:
 8004684:	4b01      	ldr	r3, [pc, #4]	; (800468c <__errno+0x8>)
 8004686:	6818      	ldr	r0, [r3, #0]
 8004688:	4770      	bx	lr
 800468a:	46c0      	nop			; (mov r8, r8)
 800468c:	200000dc 	.word	0x200000dc

08004690 <__libc_init_array>:
 8004690:	b570      	push	{r4, r5, r6, lr}
 8004692:	2600      	movs	r6, #0
 8004694:	4d0c      	ldr	r5, [pc, #48]	; (80046c8 <__libc_init_array+0x38>)
 8004696:	4c0d      	ldr	r4, [pc, #52]	; (80046cc <__libc_init_array+0x3c>)
 8004698:	1b64      	subs	r4, r4, r5
 800469a:	10a4      	asrs	r4, r4, #2
 800469c:	42a6      	cmp	r6, r4
 800469e:	d109      	bne.n	80046b4 <__libc_init_array+0x24>
 80046a0:	2600      	movs	r6, #0
 80046a2:	f000 f8c9 	bl	8004838 <_init>
 80046a6:	4d0a      	ldr	r5, [pc, #40]	; (80046d0 <__libc_init_array+0x40>)
 80046a8:	4c0a      	ldr	r4, [pc, #40]	; (80046d4 <__libc_init_array+0x44>)
 80046aa:	1b64      	subs	r4, r4, r5
 80046ac:	10a4      	asrs	r4, r4, #2
 80046ae:	42a6      	cmp	r6, r4
 80046b0:	d105      	bne.n	80046be <__libc_init_array+0x2e>
 80046b2:	bd70      	pop	{r4, r5, r6, pc}
 80046b4:	00b3      	lsls	r3, r6, #2
 80046b6:	58eb      	ldr	r3, [r5, r3]
 80046b8:	4798      	blx	r3
 80046ba:	3601      	adds	r6, #1
 80046bc:	e7ee      	b.n	800469c <__libc_init_array+0xc>
 80046be:	00b3      	lsls	r3, r6, #2
 80046c0:	58eb      	ldr	r3, [r5, r3]
 80046c2:	4798      	blx	r3
 80046c4:	3601      	adds	r6, #1
 80046c6:	e7f2      	b.n	80046ae <__libc_init_array+0x1e>
 80046c8:	080049dc 	.word	0x080049dc
 80046cc:	080049dc 	.word	0x080049dc
 80046d0:	080049dc 	.word	0x080049dc
 80046d4:	080049e0 	.word	0x080049e0

080046d8 <memset>:
 80046d8:	0003      	movs	r3, r0
 80046da:	1882      	adds	r2, r0, r2
 80046dc:	4293      	cmp	r3, r2
 80046de:	d100      	bne.n	80046e2 <memset+0xa>
 80046e0:	4770      	bx	lr
 80046e2:	7019      	strb	r1, [r3, #0]
 80046e4:	3301      	adds	r3, #1
 80046e6:	e7f9      	b.n	80046dc <memset+0x4>

080046e8 <strcat>:
 80046e8:	0002      	movs	r2, r0
 80046ea:	b510      	push	{r4, lr}
 80046ec:	7813      	ldrb	r3, [r2, #0]
 80046ee:	0014      	movs	r4, r2
 80046f0:	3201      	adds	r2, #1
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d1fa      	bne.n	80046ec <strcat+0x4>
 80046f6:	5cca      	ldrb	r2, [r1, r3]
 80046f8:	54e2      	strb	r2, [r4, r3]
 80046fa:	3301      	adds	r3, #1
 80046fc:	2a00      	cmp	r2, #0
 80046fe:	d1fa      	bne.n	80046f6 <strcat+0xe>
 8004700:	bd10      	pop	{r4, pc}
	...

08004704 <_strtol_l.constprop.0>:
 8004704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004706:	b087      	sub	sp, #28
 8004708:	001e      	movs	r6, r3
 800470a:	9005      	str	r0, [sp, #20]
 800470c:	9101      	str	r1, [sp, #4]
 800470e:	9202      	str	r2, [sp, #8]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d045      	beq.n	80047a0 <_strtol_l.constprop.0+0x9c>
 8004714:	000b      	movs	r3, r1
 8004716:	2e24      	cmp	r6, #36	; 0x24
 8004718:	d842      	bhi.n	80047a0 <_strtol_l.constprop.0+0x9c>
 800471a:	4a3f      	ldr	r2, [pc, #252]	; (8004818 <_strtol_l.constprop.0+0x114>)
 800471c:	2108      	movs	r1, #8
 800471e:	4694      	mov	ip, r2
 8004720:	001a      	movs	r2, r3
 8004722:	4660      	mov	r0, ip
 8004724:	7814      	ldrb	r4, [r2, #0]
 8004726:	3301      	adds	r3, #1
 8004728:	5d00      	ldrb	r0, [r0, r4]
 800472a:	001d      	movs	r5, r3
 800472c:	0007      	movs	r7, r0
 800472e:	400f      	ands	r7, r1
 8004730:	4208      	tst	r0, r1
 8004732:	d1f5      	bne.n	8004720 <_strtol_l.constprop.0+0x1c>
 8004734:	2c2d      	cmp	r4, #45	; 0x2d
 8004736:	d13a      	bne.n	80047ae <_strtol_l.constprop.0+0xaa>
 8004738:	2701      	movs	r7, #1
 800473a:	781c      	ldrb	r4, [r3, #0]
 800473c:	1c95      	adds	r5, r2, #2
 800473e:	2e00      	cmp	r6, #0
 8004740:	d065      	beq.n	800480e <_strtol_l.constprop.0+0x10a>
 8004742:	2e10      	cmp	r6, #16
 8004744:	d109      	bne.n	800475a <_strtol_l.constprop.0+0x56>
 8004746:	2c30      	cmp	r4, #48	; 0x30
 8004748:	d107      	bne.n	800475a <_strtol_l.constprop.0+0x56>
 800474a:	2220      	movs	r2, #32
 800474c:	782b      	ldrb	r3, [r5, #0]
 800474e:	4393      	bics	r3, r2
 8004750:	2b58      	cmp	r3, #88	; 0x58
 8004752:	d157      	bne.n	8004804 <_strtol_l.constprop.0+0x100>
 8004754:	2610      	movs	r6, #16
 8004756:	786c      	ldrb	r4, [r5, #1]
 8004758:	3502      	adds	r5, #2
 800475a:	4b30      	ldr	r3, [pc, #192]	; (800481c <_strtol_l.constprop.0+0x118>)
 800475c:	0031      	movs	r1, r6
 800475e:	18fb      	adds	r3, r7, r3
 8004760:	0018      	movs	r0, r3
 8004762:	9303      	str	r3, [sp, #12]
 8004764:	f7fb fd5a 	bl	800021c <__aeabi_uidivmod>
 8004768:	2300      	movs	r3, #0
 800476a:	2201      	movs	r2, #1
 800476c:	4684      	mov	ip, r0
 800476e:	0018      	movs	r0, r3
 8004770:	9104      	str	r1, [sp, #16]
 8004772:	4252      	negs	r2, r2
 8004774:	0021      	movs	r1, r4
 8004776:	3930      	subs	r1, #48	; 0x30
 8004778:	2909      	cmp	r1, #9
 800477a:	d81d      	bhi.n	80047b8 <_strtol_l.constprop.0+0xb4>
 800477c:	000c      	movs	r4, r1
 800477e:	42a6      	cmp	r6, r4
 8004780:	dd28      	ble.n	80047d4 <_strtol_l.constprop.0+0xd0>
 8004782:	2b00      	cmp	r3, #0
 8004784:	db24      	blt.n	80047d0 <_strtol_l.constprop.0+0xcc>
 8004786:	0013      	movs	r3, r2
 8004788:	4584      	cmp	ip, r0
 800478a:	d306      	bcc.n	800479a <_strtol_l.constprop.0+0x96>
 800478c:	d102      	bne.n	8004794 <_strtol_l.constprop.0+0x90>
 800478e:	9904      	ldr	r1, [sp, #16]
 8004790:	42a1      	cmp	r1, r4
 8004792:	db02      	blt.n	800479a <_strtol_l.constprop.0+0x96>
 8004794:	2301      	movs	r3, #1
 8004796:	4370      	muls	r0, r6
 8004798:	1820      	adds	r0, r4, r0
 800479a:	782c      	ldrb	r4, [r5, #0]
 800479c:	3501      	adds	r5, #1
 800479e:	e7e9      	b.n	8004774 <_strtol_l.constprop.0+0x70>
 80047a0:	f7ff ff70 	bl	8004684 <__errno>
 80047a4:	2316      	movs	r3, #22
 80047a6:	6003      	str	r3, [r0, #0]
 80047a8:	2000      	movs	r0, #0
 80047aa:	b007      	add	sp, #28
 80047ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047ae:	2c2b      	cmp	r4, #43	; 0x2b
 80047b0:	d1c5      	bne.n	800473e <_strtol_l.constprop.0+0x3a>
 80047b2:	781c      	ldrb	r4, [r3, #0]
 80047b4:	1c95      	adds	r5, r2, #2
 80047b6:	e7c2      	b.n	800473e <_strtol_l.constprop.0+0x3a>
 80047b8:	0021      	movs	r1, r4
 80047ba:	3941      	subs	r1, #65	; 0x41
 80047bc:	2919      	cmp	r1, #25
 80047be:	d801      	bhi.n	80047c4 <_strtol_l.constprop.0+0xc0>
 80047c0:	3c37      	subs	r4, #55	; 0x37
 80047c2:	e7dc      	b.n	800477e <_strtol_l.constprop.0+0x7a>
 80047c4:	0021      	movs	r1, r4
 80047c6:	3961      	subs	r1, #97	; 0x61
 80047c8:	2919      	cmp	r1, #25
 80047ca:	d803      	bhi.n	80047d4 <_strtol_l.constprop.0+0xd0>
 80047cc:	3c57      	subs	r4, #87	; 0x57
 80047ce:	e7d6      	b.n	800477e <_strtol_l.constprop.0+0x7a>
 80047d0:	0013      	movs	r3, r2
 80047d2:	e7e2      	b.n	800479a <_strtol_l.constprop.0+0x96>
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	da09      	bge.n	80047ec <_strtol_l.constprop.0+0xe8>
 80047d8:	2322      	movs	r3, #34	; 0x22
 80047da:	9a05      	ldr	r2, [sp, #20]
 80047dc:	9803      	ldr	r0, [sp, #12]
 80047de:	6013      	str	r3, [r2, #0]
 80047e0:	9b02      	ldr	r3, [sp, #8]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d0e1      	beq.n	80047aa <_strtol_l.constprop.0+0xa6>
 80047e6:	1e6b      	subs	r3, r5, #1
 80047e8:	9301      	str	r3, [sp, #4]
 80047ea:	e007      	b.n	80047fc <_strtol_l.constprop.0+0xf8>
 80047ec:	2f00      	cmp	r7, #0
 80047ee:	d000      	beq.n	80047f2 <_strtol_l.constprop.0+0xee>
 80047f0:	4240      	negs	r0, r0
 80047f2:	9a02      	ldr	r2, [sp, #8]
 80047f4:	2a00      	cmp	r2, #0
 80047f6:	d0d8      	beq.n	80047aa <_strtol_l.constprop.0+0xa6>
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d1f4      	bne.n	80047e6 <_strtol_l.constprop.0+0xe2>
 80047fc:	9b02      	ldr	r3, [sp, #8]
 80047fe:	9a01      	ldr	r2, [sp, #4]
 8004800:	601a      	str	r2, [r3, #0]
 8004802:	e7d2      	b.n	80047aa <_strtol_l.constprop.0+0xa6>
 8004804:	2430      	movs	r4, #48	; 0x30
 8004806:	2e00      	cmp	r6, #0
 8004808:	d1a7      	bne.n	800475a <_strtol_l.constprop.0+0x56>
 800480a:	3608      	adds	r6, #8
 800480c:	e7a5      	b.n	800475a <_strtol_l.constprop.0+0x56>
 800480e:	2c30      	cmp	r4, #48	; 0x30
 8004810:	d09b      	beq.n	800474a <_strtol_l.constprop.0+0x46>
 8004812:	260a      	movs	r6, #10
 8004814:	e7a1      	b.n	800475a <_strtol_l.constprop.0+0x56>
 8004816:	46c0      	nop			; (mov r8, r8)
 8004818:	080048d9 	.word	0x080048d9
 800481c:	7fffffff 	.word	0x7fffffff

08004820 <strtol>:
 8004820:	b510      	push	{r4, lr}
 8004822:	0013      	movs	r3, r2
 8004824:	000a      	movs	r2, r1
 8004826:	0001      	movs	r1, r0
 8004828:	4802      	ldr	r0, [pc, #8]	; (8004834 <strtol+0x14>)
 800482a:	6800      	ldr	r0, [r0, #0]
 800482c:	f7ff ff6a 	bl	8004704 <_strtol_l.constprop.0>
 8004830:	bd10      	pop	{r4, pc}
 8004832:	46c0      	nop			; (mov r8, r8)
 8004834:	200000dc 	.word	0x200000dc

08004838 <_init>:
 8004838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800483a:	46c0      	nop			; (mov r8, r8)
 800483c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800483e:	bc08      	pop	{r3}
 8004840:	469e      	mov	lr, r3
 8004842:	4770      	bx	lr

08004844 <_fini>:
 8004844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004846:	46c0      	nop			; (mov r8, r8)
 8004848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800484a:	bc08      	pop	{r3}
 800484c:	469e      	mov	lr, r3
 800484e:	4770      	bx	lr
