
car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e58  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08007ff8  08007ff8  00017ff8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800840c  0800840c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800840c  0800840c  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800840c  0800840c  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800840c  0800840c  0001840c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008410  08008410  00018410  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08008414  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          00000158  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000334  20000334  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ea92  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c8d  00000000  00000000  0002ec9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cd8  00000000  00000000  00030930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000c20  00000000  00000000  00031608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002169f  00000000  00000000  00032228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ff90  00000000  00000000  000538c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cb839  00000000  00000000  00063857  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012f090  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004614  00000000  00000000  0012f0e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001dc 	.word	0x200001dc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007fe0 	.word	0x08007fe0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e0 	.word	0x200001e0
 80001dc:	08007fe0 	.word	0x08007fe0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  if (ch == '\n') {
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2b0a      	cmp	r3, #10
 8000bc4:	d102      	bne.n	8000bcc <__io_putchar+0x14>
    __io_putchar('\r');
 8000bc6:	200d      	movs	r0, #13
 8000bc8:	f7ff fff6 	bl	8000bb8 <__io_putchar>
  }

  HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000bcc:	1d39      	adds	r1, r7, #4
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	4803      	ldr	r0, [pc, #12]	; (8000be4 <__io_putchar+0x2c>)
 8000bd6:	f004 f845 	bl	8004c64 <HAL_UART_Transmit>

  return 1;
 8000bda:	2301      	movs	r3, #1
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000290 	.word	0x20000290

08000be8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bec:	f000 fc3e 	bl	800146c <HAL_Init>

  /* USER CODE BEGIN Init */
  boardProcess = INIT;
 8000bf0:	4b0e      	ldr	r3, [pc, #56]	; (8000c2c <main+0x44>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	701a      	strb	r2, [r3, #0]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bf6:	f000 f81f 	bl	8000c38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bfa:	f000 f991 	bl	8000f20 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000bfe:	f000 f95f 	bl	8000ec0 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000c02:	f000 f87d 	bl	8000d00 <MX_TIM2_Init>
  MX_TIM15_Init();
 8000c06:	f000 f909 	bl	8000e1c <MX_TIM15_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 8000c0a:	2100      	movs	r1, #0
 8000c0c:	4808      	ldr	r0, [pc, #32]	; (8000c30 <main+0x48>)
 8000c0e:	f002 fe51 	bl	80038b4 <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_2);
 8000c12:	2104      	movs	r1, #4
 8000c14:	4806      	ldr	r0, [pc, #24]	; (8000c30 <main+0x48>)
 8000c16:	f002 fe4d 	bl	80038b4 <HAL_TIM_IC_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000c1a:	2108      	movs	r1, #8
 8000c1c:	4804      	ldr	r0, [pc, #16]	; (8000c30 <main+0x48>)
 8000c1e:	f002 fce5 	bl	80035ec <HAL_TIM_PWM_Start>
  HAL_TIM_Base_Start_IT(&htim15);
 8000c22:	4804      	ldr	r0, [pc, #16]	; (8000c34 <main+0x4c>)
 8000c24:	f002 fc10 	bl	8003448 <HAL_TIM_Base_Start_IT>

  while (1)
 8000c28:	e7fe      	b.n	8000c28 <main+0x40>
 8000c2a:	bf00      	nop
 8000c2c:	20000318 	.word	0x20000318
 8000c30:	200001f8 	.word	0x200001f8
 8000c34:	20000244 	.word	0x20000244

08000c38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b0a6      	sub	sp, #152	; 0x98
 8000c3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c3e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000c42:	2228      	movs	r2, #40	; 0x28
 8000c44:	2100      	movs	r1, #0
 8000c46:	4618      	mov	r0, r3
 8000c48:	f004 fcaa 	bl	80055a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c4c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	605a      	str	r2, [r3, #4]
 8000c56:	609a      	str	r2, [r3, #8]
 8000c58:	60da      	str	r2, [r3, #12]
 8000c5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c5c:	1d3b      	adds	r3, r7, #4
 8000c5e:	2258      	movs	r2, #88	; 0x58
 8000c60:	2100      	movs	r1, #0
 8000c62:	4618      	mov	r0, r3
 8000c64:	f004 fc9c 	bl	80055a0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c70:	2310      	movs	r3, #16
 8000c72:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c76:	2302      	movs	r3, #2
 8000c78:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000c80:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c84:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000c88:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c92:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000c96:	4618      	mov	r0, r3
 8000c98:	f000 fed6 	bl	8001a48 <HAL_RCC_OscConfig>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000ca2:	f000 f9b5 	bl	8001010 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ca6:	230f      	movs	r3, #15
 8000ca8:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000caa:	2302      	movs	r3, #2
 8000cac:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000cb2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cb6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cbc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000cc0:	2102      	movs	r1, #2
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f001 ff14 	bl	8002af0 <HAL_RCC_ClockConfig>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000cce:	f000 f99f 	bl	8001010 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_TIM15
 8000cd2:	4b0a      	ldr	r3, [pc, #40]	; (8000cfc <SystemClock_Config+0xc4>)
 8000cd4:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim15ClockSelection = RCC_TIM15CLK_HCLK;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ce2:	1d3b      	adds	r3, r7, #4
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f002 f939 	bl	8002f5c <HAL_RCCEx_PeriphCLKConfig>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000cf0:	f000 f98e 	bl	8001010 <Error_Handler>
  }
}
 8000cf4:	bf00      	nop
 8000cf6:	3798      	adds	r7, #152	; 0x98
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	00500002 	.word	0x00500002

08000d00 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b08e      	sub	sp, #56	; 0x38
 8000d04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d06:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	601a      	str	r2, [r3, #0]
 8000d0e:	605a      	str	r2, [r3, #4]
 8000d10:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000d12:	f107 031c 	add.w	r3, r7, #28
 8000d16:	2200      	movs	r2, #0
 8000d18:	601a      	str	r2, [r3, #0]
 8000d1a:	605a      	str	r2, [r3, #4]
 8000d1c:	609a      	str	r2, [r3, #8]
 8000d1e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d20:	463b      	mov	r3, r7
 8000d22:	2200      	movs	r2, #0
 8000d24:	601a      	str	r2, [r3, #0]
 8000d26:	605a      	str	r2, [r3, #4]
 8000d28:	609a      	str	r2, [r3, #8]
 8000d2a:	60da      	str	r2, [r3, #12]
 8000d2c:	611a      	str	r2, [r3, #16]
 8000d2e:	615a      	str	r2, [r3, #20]
 8000d30:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d32:	4b38      	ldr	r3, [pc, #224]	; (8000e14 <MX_TIM2_Init+0x114>)
 8000d34:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000d38:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 8000d3a:	4b36      	ldr	r3, [pc, #216]	; (8000e14 <MX_TIM2_Init+0x114>)
 8000d3c:	2248      	movs	r2, #72	; 0x48
 8000d3e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d40:	4b34      	ldr	r3, [pc, #208]	; (8000e14 <MX_TIM2_Init+0x114>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000000;
 8000d46:	4b33      	ldr	r3, [pc, #204]	; (8000e14 <MX_TIM2_Init+0x114>)
 8000d48:	4a33      	ldr	r2, [pc, #204]	; (8000e18 <MX_TIM2_Init+0x118>)
 8000d4a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d4c:	4b31      	ldr	r3, [pc, #196]	; (8000e14 <MX_TIM2_Init+0x114>)
 8000d4e:	2200      	movs	r2, #0
 8000d50:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d52:	4b30      	ldr	r3, [pc, #192]	; (8000e14 <MX_TIM2_Init+0x114>)
 8000d54:	2200      	movs	r2, #0
 8000d56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000d58:	482e      	ldr	r0, [pc, #184]	; (8000e14 <MX_TIM2_Init+0x114>)
 8000d5a:	f002 fd53 	bl	8003804 <HAL_TIM_IC_Init>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000d64:	f000 f954 	bl	8001010 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d68:	482a      	ldr	r0, [pc, #168]	; (8000e14 <MX_TIM2_Init+0x114>)
 8000d6a:	f002 fbdd 	bl	8003528 <HAL_TIM_PWM_Init>
 8000d6e:	4603      	mov	r3, r0
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d001      	beq.n	8000d78 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8000d74:	f000 f94c 	bl	8001010 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d80:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d84:	4619      	mov	r1, r3
 8000d86:	4823      	ldr	r0, [pc, #140]	; (8000e14 <MX_TIM2_Init+0x114>)
 8000d88:	f003 fe92 	bl	8004ab0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000d92:	f000 f93d 	bl	8001010 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000d96:	2300      	movs	r3, #0
 8000d98:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	623b      	str	r3, [r7, #32]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICFilter = 0;
 8000da2:	2300      	movs	r3, #0
 8000da4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000da6:	f107 031c 	add.w	r3, r7, #28
 8000daa:	2200      	movs	r2, #0
 8000dac:	4619      	mov	r1, r3
 8000dae:	4819      	ldr	r0, [pc, #100]	; (8000e14 <MX_TIM2_Init+0x114>)
 8000db0:	f002 fe7c 	bl	8003aac <HAL_TIM_IC_ConfigChannel>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <MX_TIM2_Init+0xbe>
  {
    Error_Handler();
 8000dba:	f000 f929 	bl	8001010 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000dbe:	2302      	movs	r3, #2
 8000dc0:	61fb      	str	r3, [r7, #28]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000dc6:	f107 031c 	add.w	r3, r7, #28
 8000dca:	2204      	movs	r2, #4
 8000dcc:	4619      	mov	r1, r3
 8000dce:	4811      	ldr	r0, [pc, #68]	; (8000e14 <MX_TIM2_Init+0x114>)
 8000dd0:	f002 fe6c 	bl	8003aac <HAL_TIM_IC_ConfigChannel>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_TIM2_Init+0xde>
  {
    Error_Handler();
 8000dda:	f000 f919 	bl	8001010 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000dde:	2360      	movs	r3, #96	; 0x60
 8000de0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8000de2:	230a      	movs	r3, #10
 8000de4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000de6:	2300      	movs	r3, #0
 8000de8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dea:	2300      	movs	r3, #0
 8000dec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000dee:	463b      	mov	r3, r7
 8000df0:	2208      	movs	r2, #8
 8000df2:	4619      	mov	r1, r3
 8000df4:	4807      	ldr	r0, [pc, #28]	; (8000e14 <MX_TIM2_Init+0x114>)
 8000df6:	f002 fef5 	bl	8003be4 <HAL_TIM_PWM_ConfigChannel>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8000e00:	f000 f906 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000e04:	4803      	ldr	r0, [pc, #12]	; (8000e14 <MX_TIM2_Init+0x114>)
 8000e06:	f000 f98d 	bl	8001124 <HAL_TIM_MspPostInit>

}
 8000e0a:	bf00      	nop
 8000e0c:	3738      	adds	r7, #56	; 0x38
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	200001f8 	.word	0x200001f8
 8000e18:	000f4240 	.word	0x000f4240

08000e1c <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b088      	sub	sp, #32
 8000e20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e22:	f107 0310 	add.w	r3, r7, #16
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]
 8000e2a:	605a      	str	r2, [r3, #4]
 8000e2c:	609a      	str	r2, [r3, #8]
 8000e2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e30:	1d3b      	adds	r3, r7, #4
 8000e32:	2200      	movs	r2, #0
 8000e34:	601a      	str	r2, [r3, #0]
 8000e36:	605a      	str	r2, [r3, #4]
 8000e38:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8000e3a:	4b1f      	ldr	r3, [pc, #124]	; (8000eb8 <MX_TIM15_Init+0x9c>)
 8000e3c:	4a1f      	ldr	r2, [pc, #124]	; (8000ebc <MX_TIM15_Init+0xa0>)
 8000e3e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 6000;
 8000e40:	4b1d      	ldr	r3, [pc, #116]	; (8000eb8 <MX_TIM15_Init+0x9c>)
 8000e42:	f241 7270 	movw	r2, #6000	; 0x1770
 8000e46:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e48:	4b1b      	ldr	r3, [pc, #108]	; (8000eb8 <MX_TIM15_Init+0x9c>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 6000;
 8000e4e:	4b1a      	ldr	r3, [pc, #104]	; (8000eb8 <MX_TIM15_Init+0x9c>)
 8000e50:	f241 7270 	movw	r2, #6000	; 0x1770
 8000e54:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e56:	4b18      	ldr	r3, [pc, #96]	; (8000eb8 <MX_TIM15_Init+0x9c>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8000e5c:	4b16      	ldr	r3, [pc, #88]	; (8000eb8 <MX_TIM15_Init+0x9c>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e62:	4b15      	ldr	r3, [pc, #84]	; (8000eb8 <MX_TIM15_Init+0x9c>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8000e68:	4813      	ldr	r0, [pc, #76]	; (8000eb8 <MX_TIM15_Init+0x9c>)
 8000e6a:	f002 fa95 	bl	8003398 <HAL_TIM_Base_Init>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8000e74:	f000 f8cc 	bl	8001010 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e7c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8000e7e:	f107 0310 	add.w	r3, r7, #16
 8000e82:	4619      	mov	r1, r3
 8000e84:	480c      	ldr	r0, [pc, #48]	; (8000eb8 <MX_TIM15_Init+0x9c>)
 8000e86:	f002 ffc1 	bl	8003e0c <HAL_TIM_ConfigClockSource>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d001      	beq.n	8000e94 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8000e90:	f000 f8be 	bl	8001010 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e94:	2300      	movs	r3, #0
 8000e96:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8000e9c:	1d3b      	adds	r3, r7, #4
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4805      	ldr	r0, [pc, #20]	; (8000eb8 <MX_TIM15_Init+0x9c>)
 8000ea2:	f003 fe05 	bl	8004ab0 <HAL_TIMEx_MasterConfigSynchronization>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8000eac:	f000 f8b0 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8000eb0:	bf00      	nop
 8000eb2:	3720      	adds	r7, #32
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}
 8000eb8:	20000244 	.word	0x20000244
 8000ebc:	40014000 	.word	0x40014000

08000ec0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ec4:	4b14      	ldr	r3, [pc, #80]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000ec6:	4a15      	ldr	r2, [pc, #84]	; (8000f1c <MX_USART2_UART_Init+0x5c>)
 8000ec8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000eca:	4b13      	ldr	r3, [pc, #76]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000ecc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ed0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ed2:	4b11      	ldr	r3, [pc, #68]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000ed8:	4b0f      	ldr	r3, [pc, #60]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000ede:	4b0e      	ldr	r3, [pc, #56]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000ee4:	4b0c      	ldr	r3, [pc, #48]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000ee6:	220c      	movs	r2, #12
 8000ee8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eea:	4b0b      	ldr	r3, [pc, #44]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000eec:	2200      	movs	r2, #0
 8000eee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ef0:	4b09      	ldr	r3, [pc, #36]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ef6:	4b08      	ldr	r3, [pc, #32]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000efc:	4b06      	ldr	r3, [pc, #24]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000f02:	4805      	ldr	r0, [pc, #20]	; (8000f18 <MX_USART2_UART_Init+0x58>)
 8000f04:	f003 fe60 	bl	8004bc8 <HAL_UART_Init>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000f0e:	f000 f87f 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000290 	.word	0x20000290
 8000f1c:	40004400 	.word	0x40004400

08000f20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b088      	sub	sp, #32
 8000f24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f26:	f107 030c 	add.w	r3, r7, #12
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	60da      	str	r2, [r3, #12]
 8000f34:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f36:	4b33      	ldr	r3, [pc, #204]	; (8001004 <MX_GPIO_Init+0xe4>)
 8000f38:	695b      	ldr	r3, [r3, #20]
 8000f3a:	4a32      	ldr	r2, [pc, #200]	; (8001004 <MX_GPIO_Init+0xe4>)
 8000f3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f40:	6153      	str	r3, [r2, #20]
 8000f42:	4b30      	ldr	r3, [pc, #192]	; (8001004 <MX_GPIO_Init+0xe4>)
 8000f44:	695b      	ldr	r3, [r3, #20]
 8000f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f4a:	60bb      	str	r3, [r7, #8]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4e:	4b2d      	ldr	r3, [pc, #180]	; (8001004 <MX_GPIO_Init+0xe4>)
 8000f50:	695b      	ldr	r3, [r3, #20]
 8000f52:	4a2c      	ldr	r2, [pc, #176]	; (8001004 <MX_GPIO_Init+0xe4>)
 8000f54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f58:	6153      	str	r3, [r2, #20]
 8000f5a:	4b2a      	ldr	r3, [pc, #168]	; (8001004 <MX_GPIO_Init+0xe4>)
 8000f5c:	695b      	ldr	r3, [r3, #20]
 8000f5e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f62:	607b      	str	r3, [r7, #4]
 8000f64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f66:	4b27      	ldr	r3, [pc, #156]	; (8001004 <MX_GPIO_Init+0xe4>)
 8000f68:	695b      	ldr	r3, [r3, #20]
 8000f6a:	4a26      	ldr	r2, [pc, #152]	; (8001004 <MX_GPIO_Init+0xe4>)
 8000f6c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000f70:	6153      	str	r3, [r2, #20]
 8000f72:	4b24      	ldr	r3, [pc, #144]	; (8001004 <MX_GPIO_Init+0xe4>)
 8000f74:	695b      	ldr	r3, [r3, #20]
 8000f76:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000f7a:	603b      	str	r3, [r7, #0]
 8000f7c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GREEN_3_Pin|GREEN_4_Pin|YELLOW_5_Pin|RED_8_Pin, GPIO_PIN_RESET);
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f44f 7138 	mov.w	r1, #736	; 0x2e0
 8000f84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f88:	f000 fd46 	bl	8001a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RED_7_GPIO_Port, RED_7_Pin, GPIO_PIN_RESET);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	2180      	movs	r1, #128	; 0x80
 8000f90:	481d      	ldr	r0, [pc, #116]	; (8001008 <MX_GPIO_Init+0xe8>)
 8000f92:	f000 fd41 	bl	8001a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, YELLOW_6_Pin|BLUE_1_Pin|BLUE_2_Pin, GPIO_PIN_RESET);
 8000f96:	2200      	movs	r2, #0
 8000f98:	f44f 7150 	mov.w	r1, #832	; 0x340
 8000f9c:	481b      	ldr	r0, [pc, #108]	; (800100c <MX_GPIO_Init+0xec>)
 8000f9e:	f000 fd3b 	bl	8001a18 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GREEN_3_Pin GREEN_4_Pin YELLOW_5_Pin RED_8_Pin */
  GPIO_InitStruct.Pin = GREEN_3_Pin|GREEN_4_Pin|YELLOW_5_Pin|RED_8_Pin;
 8000fa2:	f44f 7338 	mov.w	r3, #736	; 0x2e0
 8000fa6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fac:	2300      	movs	r3, #0
 8000fae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb4:	f107 030c 	add.w	r3, r7, #12
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fbe:	f000 fba1 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pin : RED_7_Pin */
  GPIO_InitStruct.Pin = RED_7_Pin;
 8000fc2:	2380      	movs	r3, #128	; 0x80
 8000fc4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RED_7_GPIO_Port, &GPIO_InitStruct);
 8000fd2:	f107 030c 	add.w	r3, r7, #12
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	480b      	ldr	r0, [pc, #44]	; (8001008 <MX_GPIO_Init+0xe8>)
 8000fda:	f000 fb93 	bl	8001704 <HAL_GPIO_Init>

  /*Configure GPIO pins : YELLOW_6_Pin BLUE_1_Pin BLUE_2_Pin */
  GPIO_InitStruct.Pin = YELLOW_6_Pin|BLUE_1_Pin|BLUE_2_Pin;
 8000fde:	f44f 7350 	mov.w	r3, #832	; 0x340
 8000fe2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ff0:	f107 030c 	add.w	r3, r7, #12
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4805      	ldr	r0, [pc, #20]	; (800100c <MX_GPIO_Init+0xec>)
 8000ff8:	f000 fb84 	bl	8001704 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ffc:	bf00      	nop
 8000ffe:	3720      	adds	r7, #32
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	40021000 	.word	0x40021000
 8001008:	48000800 	.word	0x48000800
 800100c:	48000400 	.word	0x48000400

08001010 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001014:	b672      	cpsid	i
}
 8001016:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001018:	e7fe      	b.n	8001018 <Error_Handler+0x8>
	...

0800101c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001022:	4b0f      	ldr	r3, [pc, #60]	; (8001060 <HAL_MspInit+0x44>)
 8001024:	699b      	ldr	r3, [r3, #24]
 8001026:	4a0e      	ldr	r2, [pc, #56]	; (8001060 <HAL_MspInit+0x44>)
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	6193      	str	r3, [r2, #24]
 800102e:	4b0c      	ldr	r3, [pc, #48]	; (8001060 <HAL_MspInit+0x44>)
 8001030:	699b      	ldr	r3, [r3, #24]
 8001032:	f003 0301 	and.w	r3, r3, #1
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800103a:	4b09      	ldr	r3, [pc, #36]	; (8001060 <HAL_MspInit+0x44>)
 800103c:	69db      	ldr	r3, [r3, #28]
 800103e:	4a08      	ldr	r2, [pc, #32]	; (8001060 <HAL_MspInit+0x44>)
 8001040:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001044:	61d3      	str	r3, [r2, #28]
 8001046:	4b06      	ldr	r3, [pc, #24]	; (8001060 <HAL_MspInit+0x44>)
 8001048:	69db      	ldr	r3, [r3, #28]
 800104a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800104e:	603b      	str	r3, [r7, #0]
 8001050:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001052:	bf00      	nop
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop
 8001060:	40021000 	.word	0x40021000

08001064 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b08a      	sub	sp, #40	; 0x28
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106c:	f107 0314 	add.w	r3, r7, #20
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	60da      	str	r2, [r3, #12]
 800107a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001084:	d128      	bne.n	80010d8 <HAL_TIM_IC_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001086:	4b16      	ldr	r3, [pc, #88]	; (80010e0 <HAL_TIM_IC_MspInit+0x7c>)
 8001088:	69db      	ldr	r3, [r3, #28]
 800108a:	4a15      	ldr	r2, [pc, #84]	; (80010e0 <HAL_TIM_IC_MspInit+0x7c>)
 800108c:	f043 0301 	orr.w	r3, r3, #1
 8001090:	61d3      	str	r3, [r2, #28]
 8001092:	4b13      	ldr	r3, [pc, #76]	; (80010e0 <HAL_TIM_IC_MspInit+0x7c>)
 8001094:	69db      	ldr	r3, [r3, #28]
 8001096:	f003 0301 	and.w	r3, r3, #1
 800109a:	613b      	str	r3, [r7, #16]
 800109c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800109e:	4b10      	ldr	r3, [pc, #64]	; (80010e0 <HAL_TIM_IC_MspInit+0x7c>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	4a0f      	ldr	r2, [pc, #60]	; (80010e0 <HAL_TIM_IC_MspInit+0x7c>)
 80010a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010a8:	6153      	str	r3, [r2, #20]
 80010aa:	4b0d      	ldr	r3, [pc, #52]	; (80010e0 <HAL_TIM_IC_MspInit+0x7c>)
 80010ac:	695b      	ldr	r3, [r3, #20]
 80010ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b2:	60fb      	str	r3, [r7, #12]
 80010b4:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80010b6:	2301      	movs	r3, #1
 80010b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ba:	2302      	movs	r3, #2
 80010bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010be:	2300      	movs	r3, #0
 80010c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c2:	2300      	movs	r3, #0
 80010c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80010c6:	2301      	movs	r3, #1
 80010c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ca:	f107 0314 	add.w	r3, r7, #20
 80010ce:	4619      	mov	r1, r3
 80010d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010d4:	f000 fb16 	bl	8001704 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80010d8:	bf00      	nop
 80010da:	3728      	adds	r7, #40	; 0x28
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	40021000 	.word	0x40021000

080010e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b085      	sub	sp, #20
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM15)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a0a      	ldr	r2, [pc, #40]	; (800111c <HAL_TIM_Base_MspInit+0x38>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d10b      	bne.n	800110e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM15_MspInit 0 */

  /* USER CODE END TIM15_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM15_CLK_ENABLE();
 80010f6:	4b0a      	ldr	r3, [pc, #40]	; (8001120 <HAL_TIM_Base_MspInit+0x3c>)
 80010f8:	699b      	ldr	r3, [r3, #24]
 80010fa:	4a09      	ldr	r2, [pc, #36]	; (8001120 <HAL_TIM_Base_MspInit+0x3c>)
 80010fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001100:	6193      	str	r3, [r2, #24]
 8001102:	4b07      	ldr	r3, [pc, #28]	; (8001120 <HAL_TIM_Base_MspInit+0x3c>)
 8001104:	699b      	ldr	r3, [r3, #24]
 8001106:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800110a:	60fb      	str	r3, [r7, #12]
 800110c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800110e:	bf00      	nop
 8001110:	3714      	adds	r7, #20
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	40014000 	.word	0x40014000
 8001120:	40021000 	.word	0x40021000

08001124 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b088      	sub	sp, #32
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800112c:	f107 030c 	add.w	r3, r7, #12
 8001130:	2200      	movs	r2, #0
 8001132:	601a      	str	r2, [r3, #0]
 8001134:	605a      	str	r2, [r3, #4]
 8001136:	609a      	str	r2, [r3, #8]
 8001138:	60da      	str	r2, [r3, #12]
 800113a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001144:	d11c      	bne.n	8001180 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001146:	4b10      	ldr	r3, [pc, #64]	; (8001188 <HAL_TIM_MspPostInit+0x64>)
 8001148:	695b      	ldr	r3, [r3, #20]
 800114a:	4a0f      	ldr	r2, [pc, #60]	; (8001188 <HAL_TIM_MspPostInit+0x64>)
 800114c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001150:	6153      	str	r3, [r2, #20]
 8001152:	4b0d      	ldr	r3, [pc, #52]	; (8001188 <HAL_TIM_MspPostInit+0x64>)
 8001154:	695b      	ldr	r3, [r3, #20]
 8001156:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800115e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001162:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001164:	2302      	movs	r3, #2
 8001166:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800116c:	2300      	movs	r3, #0
 800116e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001170:	2301      	movs	r3, #1
 8001172:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001174:	f107 030c 	add.w	r3, r7, #12
 8001178:	4619      	mov	r1, r3
 800117a:	4804      	ldr	r0, [pc, #16]	; (800118c <HAL_TIM_MspPostInit+0x68>)
 800117c:	f000 fac2 	bl	8001704 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001180:	bf00      	nop
 8001182:	3720      	adds	r7, #32
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40021000 	.word	0x40021000
 800118c:	48000400 	.word	0x48000400

08001190 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08a      	sub	sp, #40	; 0x28
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	f107 0314 	add.w	r3, r7, #20
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
 80011a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a17      	ldr	r2, [pc, #92]	; (800120c <HAL_UART_MspInit+0x7c>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d128      	bne.n	8001204 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011b2:	4b17      	ldr	r3, [pc, #92]	; (8001210 <HAL_UART_MspInit+0x80>)
 80011b4:	69db      	ldr	r3, [r3, #28]
 80011b6:	4a16      	ldr	r2, [pc, #88]	; (8001210 <HAL_UART_MspInit+0x80>)
 80011b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011bc:	61d3      	str	r3, [r2, #28]
 80011be:	4b14      	ldr	r3, [pc, #80]	; (8001210 <HAL_UART_MspInit+0x80>)
 80011c0:	69db      	ldr	r3, [r3, #28]
 80011c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011c6:	613b      	str	r3, [r7, #16]
 80011c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011ca:	4b11      	ldr	r3, [pc, #68]	; (8001210 <HAL_UART_MspInit+0x80>)
 80011cc:	695b      	ldr	r3, [r3, #20]
 80011ce:	4a10      	ldr	r2, [pc, #64]	; (8001210 <HAL_UART_MspInit+0x80>)
 80011d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011d4:	6153      	str	r3, [r2, #20]
 80011d6:	4b0e      	ldr	r3, [pc, #56]	; (8001210 <HAL_UART_MspInit+0x80>)
 80011d8:	695b      	ldr	r3, [r3, #20]
 80011da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80011e2:	230c      	movs	r3, #12
 80011e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e6:	2302      	movs	r3, #2
 80011e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011ee:	2303      	movs	r3, #3
 80011f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80011f2:	2307      	movs	r3, #7
 80011f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f6:	f107 0314 	add.w	r3, r7, #20
 80011fa:	4619      	mov	r1, r3
 80011fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001200:	f000 fa80 	bl	8001704 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001204:	bf00      	nop
 8001206:	3728      	adds	r7, #40	; 0x28
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40004400 	.word	0x40004400
 8001210:	40021000 	.word	0x40021000

08001214 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001218:	e7fe      	b.n	8001218 <NMI_Handler+0x4>

0800121a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800121a:	b480      	push	{r7}
 800121c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800121e:	e7fe      	b.n	800121e <HardFault_Handler+0x4>

08001220 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001224:	e7fe      	b.n	8001224 <MemManage_Handler+0x4>

08001226 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001226:	b480      	push	{r7}
 8001228:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800122a:	e7fe      	b.n	800122a <BusFault_Handler+0x4>

0800122c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001230:	e7fe      	b.n	8001230 <UsageFault_Handler+0x4>

08001232 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001232:	b480      	push	{r7}
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001244:	bf00      	nop
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr

0800124e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800124e:	b480      	push	{r7}
 8001250:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001252:	bf00      	nop
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr

0800125c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001260:	f000 f94a 	bl	80014f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001264:	bf00      	nop
 8001266:	bd80      	pop	{r7, pc}

08001268 <_getpid>:
 8001268:	b480      	push	{r7}
 800126a:	af00      	add	r7, sp, #0
 800126c:	2301      	movs	r3, #1
 800126e:	4618      	mov	r0, r3
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <_kill>:
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
 8001280:	6039      	str	r1, [r7, #0]
 8001282:	f004 f963 	bl	800554c <__errno>
 8001286:	4603      	mov	r3, r0
 8001288:	2216      	movs	r2, #22
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001290:	4618      	mov	r0, r3
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}

08001298 <_exit>:
 8001298:	b580      	push	{r7, lr}
 800129a:	b082      	sub	sp, #8
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
 80012a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80012a4:	6878      	ldr	r0, [r7, #4]
 80012a6:	f7ff ffe7 	bl	8001278 <_kill>
 80012aa:	e7fe      	b.n	80012aa <_exit+0x12>

080012ac <_read>:
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b086      	sub	sp, #24
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]
 80012bc:	e00a      	b.n	80012d4 <_read+0x28>
 80012be:	f3af 8000 	nop.w
 80012c2:	4601      	mov	r1, r0
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	1c5a      	adds	r2, r3, #1
 80012c8:	60ba      	str	r2, [r7, #8]
 80012ca:	b2ca      	uxtb	r2, r1
 80012cc:	701a      	strb	r2, [r3, #0]
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	3301      	adds	r3, #1
 80012d2:	617b      	str	r3, [r7, #20]
 80012d4:	697a      	ldr	r2, [r7, #20]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	429a      	cmp	r2, r3
 80012da:	dbf0      	blt.n	80012be <_read+0x12>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	4618      	mov	r0, r3
 80012e0:	3718      	adds	r7, #24
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}

080012e6 <_write>:
 80012e6:	b580      	push	{r7, lr}
 80012e8:	b086      	sub	sp, #24
 80012ea:	af00      	add	r7, sp, #0
 80012ec:	60f8      	str	r0, [r7, #12]
 80012ee:	60b9      	str	r1, [r7, #8]
 80012f0:	607a      	str	r2, [r7, #4]
 80012f2:	2300      	movs	r3, #0
 80012f4:	617b      	str	r3, [r7, #20]
 80012f6:	e009      	b.n	800130c <_write+0x26>
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	1c5a      	adds	r2, r3, #1
 80012fc:	60ba      	str	r2, [r7, #8]
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff fc59 	bl	8000bb8 <__io_putchar>
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	3301      	adds	r3, #1
 800130a:	617b      	str	r3, [r7, #20]
 800130c:	697a      	ldr	r2, [r7, #20]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	429a      	cmp	r2, r3
 8001312:	dbf1      	blt.n	80012f8 <_write+0x12>
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4618      	mov	r0, r3
 8001318:	3718      	adds	r7, #24
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <_close>:
 800131e:	b480      	push	{r7}
 8001320:	b083      	sub	sp, #12
 8001322:	af00      	add	r7, sp, #0
 8001324:	6078      	str	r0, [r7, #4]
 8001326:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800132a:	4618      	mov	r0, r3
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr

08001336 <_fstat>:
 8001336:	b480      	push	{r7}
 8001338:	b083      	sub	sp, #12
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
 800133e:	6039      	str	r1, [r7, #0]
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	2300      	movs	r3, #0
 800134a:	4618      	mov	r0, r3
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <_isatty>:
 8001356:	b480      	push	{r7}
 8001358:	b083      	sub	sp, #12
 800135a:	af00      	add	r7, sp, #0
 800135c:	6078      	str	r0, [r7, #4]
 800135e:	2301      	movs	r3, #1
 8001360:	4618      	mov	r0, r3
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <_lseek>:
 800136c:	b480      	push	{r7}
 800136e:	b085      	sub	sp, #20
 8001370:	af00      	add	r7, sp, #0
 8001372:	60f8      	str	r0, [r7, #12]
 8001374:	60b9      	str	r1, [r7, #8]
 8001376:	607a      	str	r2, [r7, #4]
 8001378:	2300      	movs	r3, #0
 800137a:	4618      	mov	r0, r3
 800137c:	3714      	adds	r7, #20
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
	...

08001388 <_sbrk>:
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
 8001390:	4a14      	ldr	r2, [pc, #80]	; (80013e4 <_sbrk+0x5c>)
 8001392:	4b15      	ldr	r3, [pc, #84]	; (80013e8 <_sbrk+0x60>)
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	617b      	str	r3, [r7, #20]
 8001398:	697b      	ldr	r3, [r7, #20]
 800139a:	613b      	str	r3, [r7, #16]
 800139c:	4b13      	ldr	r3, [pc, #76]	; (80013ec <_sbrk+0x64>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d102      	bne.n	80013aa <_sbrk+0x22>
 80013a4:	4b11      	ldr	r3, [pc, #68]	; (80013ec <_sbrk+0x64>)
 80013a6:	4a12      	ldr	r2, [pc, #72]	; (80013f0 <_sbrk+0x68>)
 80013a8:	601a      	str	r2, [r3, #0]
 80013aa:	4b10      	ldr	r3, [pc, #64]	; (80013ec <_sbrk+0x64>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4413      	add	r3, r2
 80013b2:	693a      	ldr	r2, [r7, #16]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d207      	bcs.n	80013c8 <_sbrk+0x40>
 80013b8:	f004 f8c8 	bl	800554c <__errno>
 80013bc:	4603      	mov	r3, r0
 80013be:	220c      	movs	r2, #12
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013c6:	e009      	b.n	80013dc <_sbrk+0x54>
 80013c8:	4b08      	ldr	r3, [pc, #32]	; (80013ec <_sbrk+0x64>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	60fb      	str	r3, [r7, #12]
 80013ce:	4b07      	ldr	r3, [pc, #28]	; (80013ec <_sbrk+0x64>)
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	4413      	add	r3, r2
 80013d6:	4a05      	ldr	r2, [pc, #20]	; (80013ec <_sbrk+0x64>)
 80013d8:	6013      	str	r3, [r2, #0]
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	4618      	mov	r0, r3
 80013de:	3718      	adds	r7, #24
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20010000 	.word	0x20010000
 80013e8:	00000400 	.word	0x00000400
 80013ec:	2000031c 	.word	0x2000031c
 80013f0:	20000338 	.word	0x20000338

080013f4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013f8:	4b06      	ldr	r3, [pc, #24]	; (8001414 <SystemInit+0x20>)
 80013fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80013fe:	4a05      	ldr	r2, [pc, #20]	; (8001414 <SystemInit+0x20>)
 8001400:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001404:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001408:	bf00      	nop
 800140a:	46bd      	mov	sp, r7
 800140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	e000ed00 	.word	0xe000ed00

08001418 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001418:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001450 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800141c:	f7ff ffea 	bl	80013f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001420:	480c      	ldr	r0, [pc, #48]	; (8001454 <LoopForever+0x6>)
  ldr r1, =_edata
 8001422:	490d      	ldr	r1, [pc, #52]	; (8001458 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001424:	4a0d      	ldr	r2, [pc, #52]	; (800145c <LoopForever+0xe>)
  movs r3, #0
 8001426:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001428:	e002      	b.n	8001430 <LoopCopyDataInit>

0800142a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800142a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800142c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800142e:	3304      	adds	r3, #4

08001430 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001430:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001432:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001434:	d3f9      	bcc.n	800142a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001436:	4a0a      	ldr	r2, [pc, #40]	; (8001460 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001438:	4c0a      	ldr	r4, [pc, #40]	; (8001464 <LoopForever+0x16>)
  movs r3, #0
 800143a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800143c:	e001      	b.n	8001442 <LoopFillZerobss>

0800143e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800143e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001440:	3204      	adds	r2, #4

08001442 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001442:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001444:	d3fb      	bcc.n	800143e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001446:	f004 f887 	bl	8005558 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800144a:	f7ff fbcd 	bl	8000be8 <main>

0800144e <LoopForever>:

LoopForever:
    b LoopForever
 800144e:	e7fe      	b.n	800144e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001450:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001454:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001458:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 800145c:	08008414 	.word	0x08008414
  ldr r2, =_sbss
 8001460:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001464:	20000334 	.word	0x20000334

08001468 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001468:	e7fe      	b.n	8001468 <ADC1_2_IRQHandler>
	...

0800146c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001470:	4b08      	ldr	r3, [pc, #32]	; (8001494 <HAL_Init+0x28>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a07      	ldr	r2, [pc, #28]	; (8001494 <HAL_Init+0x28>)
 8001476:	f043 0310 	orr.w	r3, r3, #16
 800147a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800147c:	2003      	movs	r0, #3
 800147e:	f000 f90d 	bl	800169c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001482:	200f      	movs	r0, #15
 8001484:	f000 f808 	bl	8001498 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001488:	f7ff fdc8 	bl	800101c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	40022000 	.word	0x40022000

08001498 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014a0:	4b12      	ldr	r3, [pc, #72]	; (80014ec <HAL_InitTick+0x54>)
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	4b12      	ldr	r3, [pc, #72]	; (80014f0 <HAL_InitTick+0x58>)
 80014a6:	781b      	ldrb	r3, [r3, #0]
 80014a8:	4619      	mov	r1, r3
 80014aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80014b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014b6:	4618      	mov	r0, r3
 80014b8:	f000 f917 	bl	80016ea <HAL_SYSTICK_Config>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e00e      	b.n	80014e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	2b0f      	cmp	r3, #15
 80014ca:	d80a      	bhi.n	80014e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014cc:	2200      	movs	r2, #0
 80014ce:	6879      	ldr	r1, [r7, #4]
 80014d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80014d4:	f000 f8ed 	bl	80016b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014d8:	4a06      	ldr	r2, [pc, #24]	; (80014f4 <HAL_InitTick+0x5c>)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80014de:	2300      	movs	r3, #0
 80014e0:	e000      	b.n	80014e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3708      	adds	r7, #8
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20000000 	.word	0x20000000
 80014f0:	20000008 	.word	0x20000008
 80014f4:	20000004 	.word	0x20000004

080014f8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014fc:	4b06      	ldr	r3, [pc, #24]	; (8001518 <HAL_IncTick+0x20>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	461a      	mov	r2, r3
 8001502:	4b06      	ldr	r3, [pc, #24]	; (800151c <HAL_IncTick+0x24>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4413      	add	r3, r2
 8001508:	4a04      	ldr	r2, [pc, #16]	; (800151c <HAL_IncTick+0x24>)
 800150a:	6013      	str	r3, [r2, #0]
}
 800150c:	bf00      	nop
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	20000008 	.word	0x20000008
 800151c:	20000320 	.word	0x20000320

08001520 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001520:	b480      	push	{r7}
 8001522:	af00      	add	r7, sp, #0
  return uwTick;  
 8001524:	4b03      	ldr	r3, [pc, #12]	; (8001534 <HAL_GetTick+0x14>)
 8001526:	681b      	ldr	r3, [r3, #0]
}
 8001528:	4618      	mov	r0, r3
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	20000320 	.word	0x20000320

08001538 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f003 0307 	and.w	r3, r3, #7
 8001546:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001548:	4b0c      	ldr	r3, [pc, #48]	; (800157c <__NVIC_SetPriorityGrouping+0x44>)
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800154e:	68ba      	ldr	r2, [r7, #8]
 8001550:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001554:	4013      	ands	r3, r2
 8001556:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001560:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001564:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001568:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800156a:	4a04      	ldr	r2, [pc, #16]	; (800157c <__NVIC_SetPriorityGrouping+0x44>)
 800156c:	68bb      	ldr	r3, [r7, #8]
 800156e:	60d3      	str	r3, [r2, #12]
}
 8001570:	bf00      	nop
 8001572:	3714      	adds	r7, #20
 8001574:	46bd      	mov	sp, r7
 8001576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157a:	4770      	bx	lr
 800157c:	e000ed00 	.word	0xe000ed00

08001580 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001584:	4b04      	ldr	r3, [pc, #16]	; (8001598 <__NVIC_GetPriorityGrouping+0x18>)
 8001586:	68db      	ldr	r3, [r3, #12]
 8001588:	0a1b      	lsrs	r3, r3, #8
 800158a:	f003 0307 	and.w	r3, r3, #7
}
 800158e:	4618      	mov	r0, r3
 8001590:	46bd      	mov	sp, r7
 8001592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001596:	4770      	bx	lr
 8001598:	e000ed00 	.word	0xe000ed00

0800159c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	4603      	mov	r3, r0
 80015a4:	6039      	str	r1, [r7, #0]
 80015a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	db0a      	blt.n	80015c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	b2da      	uxtb	r2, r3
 80015b4:	490c      	ldr	r1, [pc, #48]	; (80015e8 <__NVIC_SetPriority+0x4c>)
 80015b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ba:	0112      	lsls	r2, r2, #4
 80015bc:	b2d2      	uxtb	r2, r2
 80015be:	440b      	add	r3, r1
 80015c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80015c4:	e00a      	b.n	80015dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	b2da      	uxtb	r2, r3
 80015ca:	4908      	ldr	r1, [pc, #32]	; (80015ec <__NVIC_SetPriority+0x50>)
 80015cc:	79fb      	ldrb	r3, [r7, #7]
 80015ce:	f003 030f 	and.w	r3, r3, #15
 80015d2:	3b04      	subs	r3, #4
 80015d4:	0112      	lsls	r2, r2, #4
 80015d6:	b2d2      	uxtb	r2, r2
 80015d8:	440b      	add	r3, r1
 80015da:	761a      	strb	r2, [r3, #24]
}
 80015dc:	bf00      	nop
 80015de:	370c      	adds	r7, #12
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr
 80015e8:	e000e100 	.word	0xe000e100
 80015ec:	e000ed00 	.word	0xe000ed00

080015f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b089      	sub	sp, #36	; 0x24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	f003 0307 	and.w	r3, r3, #7
 8001602:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	f1c3 0307 	rsb	r3, r3, #7
 800160a:	2b04      	cmp	r3, #4
 800160c:	bf28      	it	cs
 800160e:	2304      	movcs	r3, #4
 8001610:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001612:	69fb      	ldr	r3, [r7, #28]
 8001614:	3304      	adds	r3, #4
 8001616:	2b06      	cmp	r3, #6
 8001618:	d902      	bls.n	8001620 <NVIC_EncodePriority+0x30>
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	3b03      	subs	r3, #3
 800161e:	e000      	b.n	8001622 <NVIC_EncodePriority+0x32>
 8001620:	2300      	movs	r3, #0
 8001622:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001624:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	fa02 f303 	lsl.w	r3, r2, r3
 800162e:	43da      	mvns	r2, r3
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	401a      	ands	r2, r3
 8001634:	697b      	ldr	r3, [r7, #20]
 8001636:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001638:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	fa01 f303 	lsl.w	r3, r1, r3
 8001642:	43d9      	mvns	r1, r3
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001648:	4313      	orrs	r3, r2
         );
}
 800164a:	4618      	mov	r0, r3
 800164c:	3724      	adds	r7, #36	; 0x24
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
	...

08001658 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b082      	sub	sp, #8
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3b01      	subs	r3, #1
 8001664:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001668:	d301      	bcc.n	800166e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800166a:	2301      	movs	r3, #1
 800166c:	e00f      	b.n	800168e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800166e:	4a0a      	ldr	r2, [pc, #40]	; (8001698 <SysTick_Config+0x40>)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3b01      	subs	r3, #1
 8001674:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001676:	210f      	movs	r1, #15
 8001678:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800167c:	f7ff ff8e 	bl	800159c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001680:	4b05      	ldr	r3, [pc, #20]	; (8001698 <SysTick_Config+0x40>)
 8001682:	2200      	movs	r2, #0
 8001684:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001686:	4b04      	ldr	r3, [pc, #16]	; (8001698 <SysTick_Config+0x40>)
 8001688:	2207      	movs	r2, #7
 800168a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3708      	adds	r7, #8
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	e000e010 	.word	0xe000e010

0800169c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b082      	sub	sp, #8
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016a4:	6878      	ldr	r0, [r7, #4]
 80016a6:	f7ff ff47 	bl	8001538 <__NVIC_SetPriorityGrouping>
}
 80016aa:	bf00      	nop
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}

080016b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b086      	sub	sp, #24
 80016b6:	af00      	add	r7, sp, #0
 80016b8:	4603      	mov	r3, r0
 80016ba:	60b9      	str	r1, [r7, #8]
 80016bc:	607a      	str	r2, [r7, #4]
 80016be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80016c0:	2300      	movs	r3, #0
 80016c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80016c4:	f7ff ff5c 	bl	8001580 <__NVIC_GetPriorityGrouping>
 80016c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80016ca:	687a      	ldr	r2, [r7, #4]
 80016cc:	68b9      	ldr	r1, [r7, #8]
 80016ce:	6978      	ldr	r0, [r7, #20]
 80016d0:	f7ff ff8e 	bl	80015f0 <NVIC_EncodePriority>
 80016d4:	4602      	mov	r2, r0
 80016d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016da:	4611      	mov	r1, r2
 80016dc:	4618      	mov	r0, r3
 80016de:	f7ff ff5d 	bl	800159c <__NVIC_SetPriority>
}
 80016e2:	bf00      	nop
 80016e4:	3718      	adds	r7, #24
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}

080016ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	b082      	sub	sp, #8
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	f7ff ffb0 	bl	8001658 <SysTick_Config>
 80016f8:	4603      	mov	r3, r0
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
	...

08001704 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001704:	b480      	push	{r7}
 8001706:	b087      	sub	sp, #28
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800170e:	2300      	movs	r3, #0
 8001710:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001712:	e160      	b.n	80019d6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	2101      	movs	r1, #1
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	fa01 f303 	lsl.w	r3, r1, r3
 8001720:	4013      	ands	r3, r2
 8001722:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	2b00      	cmp	r3, #0
 8001728:	f000 8152 	beq.w	80019d0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f003 0303 	and.w	r3, r3, #3
 8001734:	2b01      	cmp	r3, #1
 8001736:	d005      	beq.n	8001744 <HAL_GPIO_Init+0x40>
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	f003 0303 	and.w	r3, r3, #3
 8001740:	2b02      	cmp	r3, #2
 8001742:	d130      	bne.n	80017a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	689b      	ldr	r3, [r3, #8]
 8001748:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	005b      	lsls	r3, r3, #1
 800174e:	2203      	movs	r2, #3
 8001750:	fa02 f303 	lsl.w	r3, r2, r3
 8001754:	43db      	mvns	r3, r3
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	4013      	ands	r3, r2
 800175a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	68da      	ldr	r2, [r3, #12]
 8001760:	697b      	ldr	r3, [r7, #20]
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	fa02 f303 	lsl.w	r3, r2, r3
 8001768:	693a      	ldr	r2, [r7, #16]
 800176a:	4313      	orrs	r3, r2
 800176c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	693a      	ldr	r2, [r7, #16]
 8001772:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800177a:	2201      	movs	r2, #1
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	fa02 f303 	lsl.w	r3, r2, r3
 8001782:	43db      	mvns	r3, r3
 8001784:	693a      	ldr	r2, [r7, #16]
 8001786:	4013      	ands	r3, r2
 8001788:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	091b      	lsrs	r3, r3, #4
 8001790:	f003 0201 	and.w	r2, r3, #1
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	fa02 f303 	lsl.w	r3, r2, r3
 800179a:	693a      	ldr	r2, [r7, #16]
 800179c:	4313      	orrs	r3, r2
 800179e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	693a      	ldr	r2, [r7, #16]
 80017a4:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	685b      	ldr	r3, [r3, #4]
 80017aa:	f003 0303 	and.w	r3, r3, #3
 80017ae:	2b03      	cmp	r3, #3
 80017b0:	d017      	beq.n	80017e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	68db      	ldr	r3, [r3, #12]
 80017b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	005b      	lsls	r3, r3, #1
 80017bc:	2203      	movs	r2, #3
 80017be:	fa02 f303 	lsl.w	r3, r2, r3
 80017c2:	43db      	mvns	r3, r3
 80017c4:	693a      	ldr	r2, [r7, #16]
 80017c6:	4013      	ands	r3, r2
 80017c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	689a      	ldr	r2, [r3, #8]
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	005b      	lsls	r3, r3, #1
 80017d2:	fa02 f303 	lsl.w	r3, r2, r3
 80017d6:	693a      	ldr	r2, [r7, #16]
 80017d8:	4313      	orrs	r3, r2
 80017da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	693a      	ldr	r2, [r7, #16]
 80017e0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	f003 0303 	and.w	r3, r3, #3
 80017ea:	2b02      	cmp	r3, #2
 80017ec:	d123      	bne.n	8001836 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	08da      	lsrs	r2, r3, #3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	3208      	adds	r2, #8
 80017f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	f003 0307 	and.w	r3, r3, #7
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	220f      	movs	r2, #15
 8001806:	fa02 f303 	lsl.w	r3, r2, r3
 800180a:	43db      	mvns	r3, r3
 800180c:	693a      	ldr	r2, [r7, #16]
 800180e:	4013      	ands	r3, r2
 8001810:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	691a      	ldr	r2, [r3, #16]
 8001816:	697b      	ldr	r3, [r7, #20]
 8001818:	f003 0307 	and.w	r3, r3, #7
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	fa02 f303 	lsl.w	r3, r2, r3
 8001822:	693a      	ldr	r2, [r7, #16]
 8001824:	4313      	orrs	r3, r2
 8001826:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	08da      	lsrs	r2, r3, #3
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	3208      	adds	r2, #8
 8001830:	6939      	ldr	r1, [r7, #16]
 8001832:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	2203      	movs	r2, #3
 8001842:	fa02 f303 	lsl.w	r3, r2, r3
 8001846:	43db      	mvns	r3, r3
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	4013      	ands	r3, r2
 800184c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f003 0203 	and.w	r2, r3, #3
 8001856:	697b      	ldr	r3, [r7, #20]
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	693a      	ldr	r2, [r7, #16]
 8001860:	4313      	orrs	r3, r2
 8001862:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	693a      	ldr	r2, [r7, #16]
 8001868:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001872:	2b00      	cmp	r3, #0
 8001874:	f000 80ac 	beq.w	80019d0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001878:	4b5e      	ldr	r3, [pc, #376]	; (80019f4 <HAL_GPIO_Init+0x2f0>)
 800187a:	699b      	ldr	r3, [r3, #24]
 800187c:	4a5d      	ldr	r2, [pc, #372]	; (80019f4 <HAL_GPIO_Init+0x2f0>)
 800187e:	f043 0301 	orr.w	r3, r3, #1
 8001882:	6193      	str	r3, [r2, #24]
 8001884:	4b5b      	ldr	r3, [pc, #364]	; (80019f4 <HAL_GPIO_Init+0x2f0>)
 8001886:	699b      	ldr	r3, [r3, #24]
 8001888:	f003 0301 	and.w	r3, r3, #1
 800188c:	60bb      	str	r3, [r7, #8]
 800188e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001890:	4a59      	ldr	r2, [pc, #356]	; (80019f8 <HAL_GPIO_Init+0x2f4>)
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	089b      	lsrs	r3, r3, #2
 8001896:	3302      	adds	r3, #2
 8001898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800189c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	f003 0303 	and.w	r3, r3, #3
 80018a4:	009b      	lsls	r3, r3, #2
 80018a6:	220f      	movs	r2, #15
 80018a8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ac:	43db      	mvns	r3, r3
 80018ae:	693a      	ldr	r2, [r7, #16]
 80018b0:	4013      	ands	r3, r2
 80018b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80018ba:	d025      	beq.n	8001908 <HAL_GPIO_Init+0x204>
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	4a4f      	ldr	r2, [pc, #316]	; (80019fc <HAL_GPIO_Init+0x2f8>)
 80018c0:	4293      	cmp	r3, r2
 80018c2:	d01f      	beq.n	8001904 <HAL_GPIO_Init+0x200>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4a4e      	ldr	r2, [pc, #312]	; (8001a00 <HAL_GPIO_Init+0x2fc>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	d019      	beq.n	8001900 <HAL_GPIO_Init+0x1fc>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	4a4d      	ldr	r2, [pc, #308]	; (8001a04 <HAL_GPIO_Init+0x300>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d013      	beq.n	80018fc <HAL_GPIO_Init+0x1f8>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	4a4c      	ldr	r2, [pc, #304]	; (8001a08 <HAL_GPIO_Init+0x304>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d00d      	beq.n	80018f8 <HAL_GPIO_Init+0x1f4>
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	4a4b      	ldr	r2, [pc, #300]	; (8001a0c <HAL_GPIO_Init+0x308>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d007      	beq.n	80018f4 <HAL_GPIO_Init+0x1f0>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	4a4a      	ldr	r2, [pc, #296]	; (8001a10 <HAL_GPIO_Init+0x30c>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d101      	bne.n	80018f0 <HAL_GPIO_Init+0x1ec>
 80018ec:	2306      	movs	r3, #6
 80018ee:	e00c      	b.n	800190a <HAL_GPIO_Init+0x206>
 80018f0:	2307      	movs	r3, #7
 80018f2:	e00a      	b.n	800190a <HAL_GPIO_Init+0x206>
 80018f4:	2305      	movs	r3, #5
 80018f6:	e008      	b.n	800190a <HAL_GPIO_Init+0x206>
 80018f8:	2304      	movs	r3, #4
 80018fa:	e006      	b.n	800190a <HAL_GPIO_Init+0x206>
 80018fc:	2303      	movs	r3, #3
 80018fe:	e004      	b.n	800190a <HAL_GPIO_Init+0x206>
 8001900:	2302      	movs	r3, #2
 8001902:	e002      	b.n	800190a <HAL_GPIO_Init+0x206>
 8001904:	2301      	movs	r3, #1
 8001906:	e000      	b.n	800190a <HAL_GPIO_Init+0x206>
 8001908:	2300      	movs	r3, #0
 800190a:	697a      	ldr	r2, [r7, #20]
 800190c:	f002 0203 	and.w	r2, r2, #3
 8001910:	0092      	lsls	r2, r2, #2
 8001912:	4093      	lsls	r3, r2
 8001914:	693a      	ldr	r2, [r7, #16]
 8001916:	4313      	orrs	r3, r2
 8001918:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800191a:	4937      	ldr	r1, [pc, #220]	; (80019f8 <HAL_GPIO_Init+0x2f4>)
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	089b      	lsrs	r3, r3, #2
 8001920:	3302      	adds	r3, #2
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001928:	4b3a      	ldr	r3, [pc, #232]	; (8001a14 <HAL_GPIO_Init+0x310>)
 800192a:	689b      	ldr	r3, [r3, #8]
 800192c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	43db      	mvns	r3, r3
 8001932:	693a      	ldr	r2, [r7, #16]
 8001934:	4013      	ands	r3, r2
 8001936:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d003      	beq.n	800194c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001944:	693a      	ldr	r2, [r7, #16]
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	4313      	orrs	r3, r2
 800194a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800194c:	4a31      	ldr	r2, [pc, #196]	; (8001a14 <HAL_GPIO_Init+0x310>)
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001952:	4b30      	ldr	r3, [pc, #192]	; (8001a14 <HAL_GPIO_Init+0x310>)
 8001954:	68db      	ldr	r3, [r3, #12]
 8001956:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	43db      	mvns	r3, r3
 800195c:	693a      	ldr	r2, [r7, #16]
 800195e:	4013      	ands	r3, r2
 8001960:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d003      	beq.n	8001976 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800196e:	693a      	ldr	r2, [r7, #16]
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	4313      	orrs	r3, r2
 8001974:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001976:	4a27      	ldr	r2, [pc, #156]	; (8001a14 <HAL_GPIO_Init+0x310>)
 8001978:	693b      	ldr	r3, [r7, #16]
 800197a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800197c:	4b25      	ldr	r3, [pc, #148]	; (8001a14 <HAL_GPIO_Init+0x310>)
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	43db      	mvns	r3, r3
 8001986:	693a      	ldr	r2, [r7, #16]
 8001988:	4013      	ands	r3, r2
 800198a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d003      	beq.n	80019a0 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001998:	693a      	ldr	r2, [r7, #16]
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	4313      	orrs	r3, r2
 800199e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80019a0:	4a1c      	ldr	r2, [pc, #112]	; (8001a14 <HAL_GPIO_Init+0x310>)
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019a6:	4b1b      	ldr	r3, [pc, #108]	; (8001a14 <HAL_GPIO_Init+0x310>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	43db      	mvns	r3, r3
 80019b0:	693a      	ldr	r2, [r7, #16]
 80019b2:	4013      	ands	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d003      	beq.n	80019ca <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80019c2:	693a      	ldr	r2, [r7, #16]
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	4313      	orrs	r3, r2
 80019c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80019ca:	4a12      	ldr	r2, [pc, #72]	; (8001a14 <HAL_GPIO_Init+0x310>)
 80019cc:	693b      	ldr	r3, [r7, #16]
 80019ce:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80019d0:	697b      	ldr	r3, [r7, #20]
 80019d2:	3301      	adds	r3, #1
 80019d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	fa22 f303 	lsr.w	r3, r2, r3
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	f47f ae97 	bne.w	8001714 <HAL_GPIO_Init+0x10>
  }
}
 80019e6:	bf00      	nop
 80019e8:	bf00      	nop
 80019ea:	371c      	adds	r7, #28
 80019ec:	46bd      	mov	sp, r7
 80019ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f2:	4770      	bx	lr
 80019f4:	40021000 	.word	0x40021000
 80019f8:	40010000 	.word	0x40010000
 80019fc:	48000400 	.word	0x48000400
 8001a00:	48000800 	.word	0x48000800
 8001a04:	48000c00 	.word	0x48000c00
 8001a08:	48001000 	.word	0x48001000
 8001a0c:	48001400 	.word	0x48001400
 8001a10:	48001800 	.word	0x48001800
 8001a14:	40010400 	.word	0x40010400

08001a18 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	460b      	mov	r3, r1
 8001a22:	807b      	strh	r3, [r7, #2]
 8001a24:	4613      	mov	r3, r2
 8001a26:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a28:	787b      	ldrb	r3, [r7, #1]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d003      	beq.n	8001a36 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a2e:	887a      	ldrh	r2, [r7, #2]
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a34:	e002      	b.n	8001a3c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a36:	887a      	ldrh	r2, [r7, #2]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a3c:	bf00      	nop
 8001a3e:	370c      	adds	r7, #12
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr

08001a48 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a54:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001a58:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a5e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d102      	bne.n	8001a6e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001a68:	2301      	movs	r3, #1
 8001a6a:	f001 b83a 	b.w	8002ae2 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a72:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f003 0301 	and.w	r3, r3, #1
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	f000 816f 	beq.w	8001d62 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001a84:	4bb5      	ldr	r3, [pc, #724]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	f003 030c 	and.w	r3, r3, #12
 8001a8c:	2b04      	cmp	r3, #4
 8001a8e:	d00c      	beq.n	8001aaa <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a90:	4bb2      	ldr	r3, [pc, #712]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f003 030c 	and.w	r3, r3, #12
 8001a98:	2b08      	cmp	r3, #8
 8001a9a:	d15c      	bne.n	8001b56 <HAL_RCC_OscConfig+0x10e>
 8001a9c:	4baf      	ldr	r3, [pc, #700]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001aa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001aa8:	d155      	bne.n	8001b56 <HAL_RCC_OscConfig+0x10e>
 8001aaa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001aae:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001ab6:	fa93 f3a3 	rbit	r3, r3
 8001aba:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001abe:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ac2:	fab3 f383 	clz	r3, r3
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	095b      	lsrs	r3, r3, #5
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	f043 0301 	orr.w	r3, r3, #1
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d102      	bne.n	8001adc <HAL_RCC_OscConfig+0x94>
 8001ad6:	4ba1      	ldr	r3, [pc, #644]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	e015      	b.n	8001b08 <HAL_RCC_OscConfig+0xc0>
 8001adc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ae0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8001ae8:	fa93 f3a3 	rbit	r3, r3
 8001aec:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8001af0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001af4:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001af8:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8001afc:	fa93 f3a3 	rbit	r3, r3
 8001b00:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001b04:	4b95      	ldr	r3, [pc, #596]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b08:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b0c:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8001b10:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8001b14:	fa92 f2a2 	rbit	r2, r2
 8001b18:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8001b1c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001b20:	fab2 f282 	clz	r2, r2
 8001b24:	b2d2      	uxtb	r2, r2
 8001b26:	f042 0220 	orr.w	r2, r2, #32
 8001b2a:	b2d2      	uxtb	r2, r2
 8001b2c:	f002 021f 	and.w	r2, r2, #31
 8001b30:	2101      	movs	r1, #1
 8001b32:	fa01 f202 	lsl.w	r2, r1, r2
 8001b36:	4013      	ands	r3, r2
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	f000 8111 	beq.w	8001d60 <HAL_RCC_OscConfig+0x318>
 8001b3e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b42:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	f040 8108 	bne.w	8001d60 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	f000 bfc6 	b.w	8002ae2 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b56:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b5a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b66:	d106      	bne.n	8001b76 <HAL_RCC_OscConfig+0x12e>
 8001b68:	4b7c      	ldr	r3, [pc, #496]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a7b      	ldr	r2, [pc, #492]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001b6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b72:	6013      	str	r3, [r2, #0]
 8001b74:	e036      	b.n	8001be4 <HAL_RCC_OscConfig+0x19c>
 8001b76:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b7a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d10c      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x158>
 8001b86:	4b75      	ldr	r3, [pc, #468]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a74      	ldr	r2, [pc, #464]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001b8c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b90:	6013      	str	r3, [r2, #0]
 8001b92:	4b72      	ldr	r3, [pc, #456]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a71      	ldr	r2, [pc, #452]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001b98:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001b9c:	6013      	str	r3, [r2, #0]
 8001b9e:	e021      	b.n	8001be4 <HAL_RCC_OscConfig+0x19c>
 8001ba0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ba4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001bb0:	d10c      	bne.n	8001bcc <HAL_RCC_OscConfig+0x184>
 8001bb2:	4b6a      	ldr	r3, [pc, #424]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a69      	ldr	r2, [pc, #420]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001bb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bbc:	6013      	str	r3, [r2, #0]
 8001bbe:	4b67      	ldr	r3, [pc, #412]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a66      	ldr	r2, [pc, #408]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001bc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001bc8:	6013      	str	r3, [r2, #0]
 8001bca:	e00b      	b.n	8001be4 <HAL_RCC_OscConfig+0x19c>
 8001bcc:	4b63      	ldr	r3, [pc, #396]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a62      	ldr	r2, [pc, #392]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001bd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001bd6:	6013      	str	r3, [r2, #0]
 8001bd8:	4b60      	ldr	r3, [pc, #384]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	4a5f      	ldr	r2, [pc, #380]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001bde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001be2:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001be4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001be8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d059      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bf4:	f7ff fc94 	bl	8001520 <HAL_GetTick>
 8001bf8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bfc:	e00a      	b.n	8001c14 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001bfe:	f7ff fc8f 	bl	8001520 <HAL_GetTick>
 8001c02:	4602      	mov	r2, r0
 8001c04:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	2b64      	cmp	r3, #100	; 0x64
 8001c0c:	d902      	bls.n	8001c14 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	f000 bf67 	b.w	8002ae2 <HAL_RCC_OscConfig+0x109a>
 8001c14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c18:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c1c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8001c20:	fa93 f3a3 	rbit	r3, r3
 8001c24:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8001c28:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c2c:	fab3 f383 	clz	r3, r3
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	095b      	lsrs	r3, r3, #5
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	f043 0301 	orr.w	r3, r3, #1
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d102      	bne.n	8001c46 <HAL_RCC_OscConfig+0x1fe>
 8001c40:	4b46      	ldr	r3, [pc, #280]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	e015      	b.n	8001c72 <HAL_RCC_OscConfig+0x22a>
 8001c46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c4a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c4e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001c52:	fa93 f3a3 	rbit	r3, r3
 8001c56:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8001c5a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c5e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001c62:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001c66:	fa93 f3a3 	rbit	r3, r3
 8001c6a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001c6e:	4b3b      	ldr	r3, [pc, #236]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c72:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001c76:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8001c7a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001c7e:	fa92 f2a2 	rbit	r2, r2
 8001c82:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8001c86:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8001c8a:	fab2 f282 	clz	r2, r2
 8001c8e:	b2d2      	uxtb	r2, r2
 8001c90:	f042 0220 	orr.w	r2, r2, #32
 8001c94:	b2d2      	uxtb	r2, r2
 8001c96:	f002 021f 	and.w	r2, r2, #31
 8001c9a:	2101      	movs	r1, #1
 8001c9c:	fa01 f202 	lsl.w	r2, r1, r2
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d0ab      	beq.n	8001bfe <HAL_RCC_OscConfig+0x1b6>
 8001ca6:	e05c      	b.n	8001d62 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ca8:	f7ff fc3a 	bl	8001520 <HAL_GetTick>
 8001cac:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001cb0:	e00a      	b.n	8001cc8 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cb2:	f7ff fc35 	bl	8001520 <HAL_GetTick>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	2b64      	cmp	r3, #100	; 0x64
 8001cc0:	d902      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	f000 bf0d 	b.w	8002ae2 <HAL_RCC_OscConfig+0x109a>
 8001cc8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001ccc:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001cd4:	fa93 f3a3 	rbit	r3, r3
 8001cd8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8001cdc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ce0:	fab3 f383 	clz	r3, r3
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	095b      	lsrs	r3, r3, #5
 8001ce8:	b2db      	uxtb	r3, r3
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	b2db      	uxtb	r3, r3
 8001cf0:	2b01      	cmp	r3, #1
 8001cf2:	d102      	bne.n	8001cfa <HAL_RCC_OscConfig+0x2b2>
 8001cf4:	4b19      	ldr	r3, [pc, #100]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	e015      	b.n	8001d26 <HAL_RCC_OscConfig+0x2de>
 8001cfa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001cfe:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d02:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001d06:	fa93 f3a3 	rbit	r3, r3
 8001d0a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8001d0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001d12:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8001d16:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8001d1a:	fa93 f3a3 	rbit	r3, r3
 8001d1e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001d22:	4b0e      	ldr	r3, [pc, #56]	; (8001d5c <HAL_RCC_OscConfig+0x314>)
 8001d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d26:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001d2a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8001d2e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8001d32:	fa92 f2a2 	rbit	r2, r2
 8001d36:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8001d3a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001d3e:	fab2 f282 	clz	r2, r2
 8001d42:	b2d2      	uxtb	r2, r2
 8001d44:	f042 0220 	orr.w	r2, r2, #32
 8001d48:	b2d2      	uxtb	r2, r2
 8001d4a:	f002 021f 	and.w	r2, r2, #31
 8001d4e:	2101      	movs	r1, #1
 8001d50:	fa01 f202 	lsl.w	r2, r1, r2
 8001d54:	4013      	ands	r3, r2
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d1ab      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x26a>
 8001d5a:	e002      	b.n	8001d62 <HAL_RCC_OscConfig+0x31a>
 8001d5c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001d62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d66:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0302 	and.w	r3, r3, #2
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f000 817f 	beq.w	8002076 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001d78:	4ba7      	ldr	r3, [pc, #668]	; (8002018 <HAL_RCC_OscConfig+0x5d0>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f003 030c 	and.w	r3, r3, #12
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d00c      	beq.n	8001d9e <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001d84:	4ba4      	ldr	r3, [pc, #656]	; (8002018 <HAL_RCC_OscConfig+0x5d0>)
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	f003 030c 	and.w	r3, r3, #12
 8001d8c:	2b08      	cmp	r3, #8
 8001d8e:	d173      	bne.n	8001e78 <HAL_RCC_OscConfig+0x430>
 8001d90:	4ba1      	ldr	r3, [pc, #644]	; (8002018 <HAL_RCC_OscConfig+0x5d0>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8001d98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d9c:	d16c      	bne.n	8001e78 <HAL_RCC_OscConfig+0x430>
 8001d9e:	2302      	movs	r3, #2
 8001da0:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da4:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001da8:	fa93 f3a3 	rbit	r3, r3
 8001dac:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8001db0:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001db4:	fab3 f383 	clz	r3, r3
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	095b      	lsrs	r3, r3, #5
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	f043 0301 	orr.w	r3, r3, #1
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d102      	bne.n	8001dce <HAL_RCC_OscConfig+0x386>
 8001dc8:	4b93      	ldr	r3, [pc, #588]	; (8002018 <HAL_RCC_OscConfig+0x5d0>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	e013      	b.n	8001df6 <HAL_RCC_OscConfig+0x3ae>
 8001dce:	2302      	movs	r3, #2
 8001dd0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001dd8:	fa93 f3a3 	rbit	r3, r3
 8001ddc:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8001de0:	2302      	movs	r3, #2
 8001de2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8001de6:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8001dea:	fa93 f3a3 	rbit	r3, r3
 8001dee:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001df2:	4b89      	ldr	r3, [pc, #548]	; (8002018 <HAL_RCC_OscConfig+0x5d0>)
 8001df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df6:	2202      	movs	r2, #2
 8001df8:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8001dfc:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8001e00:	fa92 f2a2 	rbit	r2, r2
 8001e04:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8001e08:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8001e0c:	fab2 f282 	clz	r2, r2
 8001e10:	b2d2      	uxtb	r2, r2
 8001e12:	f042 0220 	orr.w	r2, r2, #32
 8001e16:	b2d2      	uxtb	r2, r2
 8001e18:	f002 021f 	and.w	r2, r2, #31
 8001e1c:	2101      	movs	r1, #1
 8001e1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e22:	4013      	ands	r3, r2
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d00a      	beq.n	8001e3e <HAL_RCC_OscConfig+0x3f6>
 8001e28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e2c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	2b01      	cmp	r3, #1
 8001e36:	d002      	beq.n	8001e3e <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	f000 be52 	b.w	8002ae2 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e3e:	4b76      	ldr	r3, [pc, #472]	; (8002018 <HAL_RCC_OscConfig+0x5d0>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e4a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	691b      	ldr	r3, [r3, #16]
 8001e52:	21f8      	movs	r1, #248	; 0xf8
 8001e54:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e58:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001e5c:	fa91 f1a1 	rbit	r1, r1
 8001e60:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8001e64:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001e68:	fab1 f181 	clz	r1, r1
 8001e6c:	b2c9      	uxtb	r1, r1
 8001e6e:	408b      	lsls	r3, r1
 8001e70:	4969      	ldr	r1, [pc, #420]	; (8002018 <HAL_RCC_OscConfig+0x5d0>)
 8001e72:	4313      	orrs	r3, r2
 8001e74:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e76:	e0fe      	b.n	8002076 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e7c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	f000 8088 	beq.w	8001f9a <HAL_RCC_OscConfig+0x552>
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e90:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001e94:	fa93 f3a3 	rbit	r3, r3
 8001e98:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001e9c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ea0:	fab3 f383 	clz	r3, r3
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001eaa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb6:	f7ff fb33 	bl	8001520 <HAL_GetTick>
 8001eba:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ebe:	e00a      	b.n	8001ed6 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ec0:	f7ff fb2e 	bl	8001520 <HAL_GetTick>
 8001ec4:	4602      	mov	r2, r0
 8001ec6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001eca:	1ad3      	subs	r3, r2, r3
 8001ecc:	2b02      	cmp	r3, #2
 8001ece:	d902      	bls.n	8001ed6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	f000 be06 	b.w	8002ae2 <HAL_RCC_OscConfig+0x109a>
 8001ed6:	2302      	movs	r3, #2
 8001ed8:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001edc:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001ee0:	fa93 f3a3 	rbit	r3, r3
 8001ee4:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8001ee8:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eec:	fab3 f383 	clz	r3, r3
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	095b      	lsrs	r3, r3, #5
 8001ef4:	b2db      	uxtb	r3, r3
 8001ef6:	f043 0301 	orr.w	r3, r3, #1
 8001efa:	b2db      	uxtb	r3, r3
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d102      	bne.n	8001f06 <HAL_RCC_OscConfig+0x4be>
 8001f00:	4b45      	ldr	r3, [pc, #276]	; (8002018 <HAL_RCC_OscConfig+0x5d0>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	e013      	b.n	8001f2e <HAL_RCC_OscConfig+0x4e6>
 8001f06:	2302      	movs	r3, #2
 8001f08:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0c:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8001f10:	fa93 f3a3 	rbit	r3, r3
 8001f14:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8001f18:	2302      	movs	r3, #2
 8001f1a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001f1e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8001f22:	fa93 f3a3 	rbit	r3, r3
 8001f26:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001f2a:	4b3b      	ldr	r3, [pc, #236]	; (8002018 <HAL_RCC_OscConfig+0x5d0>)
 8001f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f2e:	2202      	movs	r2, #2
 8001f30:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8001f34:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8001f38:	fa92 f2a2 	rbit	r2, r2
 8001f3c:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8001f40:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001f44:	fab2 f282 	clz	r2, r2
 8001f48:	b2d2      	uxtb	r2, r2
 8001f4a:	f042 0220 	orr.w	r2, r2, #32
 8001f4e:	b2d2      	uxtb	r2, r2
 8001f50:	f002 021f 	and.w	r2, r2, #31
 8001f54:	2101      	movs	r1, #1
 8001f56:	fa01 f202 	lsl.w	r2, r1, r2
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d0af      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f60:	4b2d      	ldr	r3, [pc, #180]	; (8002018 <HAL_RCC_OscConfig+0x5d0>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f68:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f6c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	691b      	ldr	r3, [r3, #16]
 8001f74:	21f8      	movs	r1, #248	; 0xf8
 8001f76:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f7a:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8001f7e:	fa91 f1a1 	rbit	r1, r1
 8001f82:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001f86:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001f8a:	fab1 f181 	clz	r1, r1
 8001f8e:	b2c9      	uxtb	r1, r1
 8001f90:	408b      	lsls	r3, r1
 8001f92:	4921      	ldr	r1, [pc, #132]	; (8002018 <HAL_RCC_OscConfig+0x5d0>)
 8001f94:	4313      	orrs	r3, r2
 8001f96:	600b      	str	r3, [r1, #0]
 8001f98:	e06d      	b.n	8002076 <HAL_RCC_OscConfig+0x62e>
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa0:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001fa4:	fa93 f3a3 	rbit	r3, r3
 8001fa8:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8001fac:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fb0:	fab3 f383 	clz	r3, r3
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001fba:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	461a      	mov	r2, r3
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fc6:	f7ff faab 	bl	8001520 <HAL_GetTick>
 8001fca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fce:	e00a      	b.n	8001fe6 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fd0:	f7ff faa6 	bl	8001520 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001fda:	1ad3      	subs	r3, r2, r3
 8001fdc:	2b02      	cmp	r3, #2
 8001fde:	d902      	bls.n	8001fe6 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8001fe0:	2303      	movs	r3, #3
 8001fe2:	f000 bd7e 	b.w	8002ae2 <HAL_RCC_OscConfig+0x109a>
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fec:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001ff0:	fa93 f3a3 	rbit	r3, r3
 8001ff4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8001ff8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ffc:	fab3 f383 	clz	r3, r3
 8002000:	b2db      	uxtb	r3, r3
 8002002:	095b      	lsrs	r3, r3, #5
 8002004:	b2db      	uxtb	r3, r3
 8002006:	f043 0301 	orr.w	r3, r3, #1
 800200a:	b2db      	uxtb	r3, r3
 800200c:	2b01      	cmp	r3, #1
 800200e:	d105      	bne.n	800201c <HAL_RCC_OscConfig+0x5d4>
 8002010:	4b01      	ldr	r3, [pc, #4]	; (8002018 <HAL_RCC_OscConfig+0x5d0>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	e016      	b.n	8002044 <HAL_RCC_OscConfig+0x5fc>
 8002016:	bf00      	nop
 8002018:	40021000 	.word	0x40021000
 800201c:	2302      	movs	r3, #2
 800201e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002022:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002026:	fa93 f3a3 	rbit	r3, r3
 800202a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800202e:	2302      	movs	r3, #2
 8002030:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8002034:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8002038:	fa93 f3a3 	rbit	r3, r3
 800203c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8002040:	4bbf      	ldr	r3, [pc, #764]	; (8002340 <HAL_RCC_OscConfig+0x8f8>)
 8002042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002044:	2202      	movs	r2, #2
 8002046:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800204a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800204e:	fa92 f2a2 	rbit	r2, r2
 8002052:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8002056:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800205a:	fab2 f282 	clz	r2, r2
 800205e:	b2d2      	uxtb	r2, r2
 8002060:	f042 0220 	orr.w	r2, r2, #32
 8002064:	b2d2      	uxtb	r2, r2
 8002066:	f002 021f 	and.w	r2, r2, #31
 800206a:	2101      	movs	r1, #1
 800206c:	fa01 f202 	lsl.w	r2, r1, r2
 8002070:	4013      	ands	r3, r2
 8002072:	2b00      	cmp	r3, #0
 8002074:	d1ac      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002076:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800207a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f003 0308 	and.w	r3, r3, #8
 8002086:	2b00      	cmp	r3, #0
 8002088:	f000 8113 	beq.w	80022b2 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800208c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002090:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	695b      	ldr	r3, [r3, #20]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d07c      	beq.n	8002196 <HAL_RCC_OscConfig+0x74e>
 800209c:	2301      	movs	r3, #1
 800209e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80020a6:	fa93 f3a3 	rbit	r3, r3
 80020aa:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 80020ae:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020b2:	fab3 f383 	clz	r3, r3
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	461a      	mov	r2, r3
 80020ba:	4ba2      	ldr	r3, [pc, #648]	; (8002344 <HAL_RCC_OscConfig+0x8fc>)
 80020bc:	4413      	add	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	461a      	mov	r2, r3
 80020c2:	2301      	movs	r3, #1
 80020c4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020c6:	f7ff fa2b 	bl	8001520 <HAL_GetTick>
 80020ca:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ce:	e00a      	b.n	80020e6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020d0:	f7ff fa26 	bl	8001520 <HAL_GetTick>
 80020d4:	4602      	mov	r2, r0
 80020d6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	2b02      	cmp	r3, #2
 80020de:	d902      	bls.n	80020e6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80020e0:	2303      	movs	r3, #3
 80020e2:	f000 bcfe 	b.w	8002ae2 <HAL_RCC_OscConfig+0x109a>
 80020e6:	2302      	movs	r3, #2
 80020e8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80020f0:	fa93 f2a3 	rbit	r2, r3
 80020f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020f8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80020fc:	601a      	str	r2, [r3, #0]
 80020fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002102:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002106:	2202      	movs	r2, #2
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800210e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	fa93 f2a3 	rbit	r2, r3
 8002118:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800211c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002126:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800212a:	2202      	movs	r2, #2
 800212c:	601a      	str	r2, [r3, #0]
 800212e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002132:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	fa93 f2a3 	rbit	r2, r3
 800213c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002140:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002144:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002146:	4b7e      	ldr	r3, [pc, #504]	; (8002340 <HAL_RCC_OscConfig+0x8f8>)
 8002148:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800214a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800214e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002152:	2102      	movs	r1, #2
 8002154:	6019      	str	r1, [r3, #0]
 8002156:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800215a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	fa93 f1a3 	rbit	r1, r3
 8002164:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002168:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800216c:	6019      	str	r1, [r3, #0]
  return result;
 800216e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002172:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	fab3 f383 	clz	r3, r3
 800217c:	b2db      	uxtb	r3, r3
 800217e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002182:	b2db      	uxtb	r3, r3
 8002184:	f003 031f 	and.w	r3, r3, #31
 8002188:	2101      	movs	r1, #1
 800218a:	fa01 f303 	lsl.w	r3, r1, r3
 800218e:	4013      	ands	r3, r2
 8002190:	2b00      	cmp	r3, #0
 8002192:	d09d      	beq.n	80020d0 <HAL_RCC_OscConfig+0x688>
 8002194:	e08d      	b.n	80022b2 <HAL_RCC_OscConfig+0x86a>
 8002196:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800219a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800219e:	2201      	movs	r2, #1
 80021a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021a6:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	fa93 f2a3 	rbit	r2, r3
 80021b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021b4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80021b8:	601a      	str	r2, [r3, #0]
  return result;
 80021ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021be:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80021c2:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021c4:	fab3 f383 	clz	r3, r3
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	461a      	mov	r2, r3
 80021cc:	4b5d      	ldr	r3, [pc, #372]	; (8002344 <HAL_RCC_OscConfig+0x8fc>)
 80021ce:	4413      	add	r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	461a      	mov	r2, r3
 80021d4:	2300      	movs	r3, #0
 80021d6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021d8:	f7ff f9a2 	bl	8001520 <HAL_GetTick>
 80021dc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021e0:	e00a      	b.n	80021f8 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021e2:	f7ff f99d 	bl	8001520 <HAL_GetTick>
 80021e6:	4602      	mov	r2, r0
 80021e8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d902      	bls.n	80021f8 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	f000 bc75 	b.w	8002ae2 <HAL_RCC_OscConfig+0x109a>
 80021f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021fc:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002200:	2202      	movs	r2, #2
 8002202:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002204:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002208:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	fa93 f2a3 	rbit	r2, r3
 8002212:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002216:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002220:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002224:	2202      	movs	r2, #2
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800222c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	fa93 f2a3 	rbit	r2, r3
 8002236:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800223a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002244:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002248:	2202      	movs	r2, #2
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002250:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	fa93 f2a3 	rbit	r2, r3
 800225a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800225e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002262:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002264:	4b36      	ldr	r3, [pc, #216]	; (8002340 <HAL_RCC_OscConfig+0x8f8>)
 8002266:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002268:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800226c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002270:	2102      	movs	r1, #2
 8002272:	6019      	str	r1, [r3, #0]
 8002274:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002278:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	fa93 f1a3 	rbit	r1, r3
 8002282:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002286:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800228a:	6019      	str	r1, [r3, #0]
  return result;
 800228c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002290:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	fab3 f383 	clz	r3, r3
 800229a:	b2db      	uxtb	r3, r3
 800229c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	f003 031f 	and.w	r3, r3, #31
 80022a6:	2101      	movs	r1, #1
 80022a8:	fa01 f303 	lsl.w	r3, r1, r3
 80022ac:	4013      	ands	r3, r2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d197      	bne.n	80021e2 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022b6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f003 0304 	and.w	r3, r3, #4
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	f000 81a5 	beq.w	8002612 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022c8:	2300      	movs	r3, #0
 80022ca:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022ce:	4b1c      	ldr	r3, [pc, #112]	; (8002340 <HAL_RCC_OscConfig+0x8f8>)
 80022d0:	69db      	ldr	r3, [r3, #28]
 80022d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d116      	bne.n	8002308 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022da:	4b19      	ldr	r3, [pc, #100]	; (8002340 <HAL_RCC_OscConfig+0x8f8>)
 80022dc:	69db      	ldr	r3, [r3, #28]
 80022de:	4a18      	ldr	r2, [pc, #96]	; (8002340 <HAL_RCC_OscConfig+0x8f8>)
 80022e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022e4:	61d3      	str	r3, [r2, #28]
 80022e6:	4b16      	ldr	r3, [pc, #88]	; (8002340 <HAL_RCC_OscConfig+0x8f8>)
 80022e8:	69db      	ldr	r3, [r3, #28]
 80022ea:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80022ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80022f6:	601a      	str	r2, [r3, #0]
 80022f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022fc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002300:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002302:	2301      	movs	r3, #1
 8002304:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002308:	4b0f      	ldr	r3, [pc, #60]	; (8002348 <HAL_RCC_OscConfig+0x900>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002310:	2b00      	cmp	r3, #0
 8002312:	d121      	bne.n	8002358 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002314:	4b0c      	ldr	r3, [pc, #48]	; (8002348 <HAL_RCC_OscConfig+0x900>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a0b      	ldr	r2, [pc, #44]	; (8002348 <HAL_RCC_OscConfig+0x900>)
 800231a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800231e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002320:	f7ff f8fe 	bl	8001520 <HAL_GetTick>
 8002324:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002328:	e010      	b.n	800234c <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800232a:	f7ff f8f9 	bl	8001520 <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b64      	cmp	r3, #100	; 0x64
 8002338:	d908      	bls.n	800234c <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e3d1      	b.n	8002ae2 <HAL_RCC_OscConfig+0x109a>
 800233e:	bf00      	nop
 8002340:	40021000 	.word	0x40021000
 8002344:	10908120 	.word	0x10908120
 8002348:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800234c:	4b8d      	ldr	r3, [pc, #564]	; (8002584 <HAL_RCC_OscConfig+0xb3c>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002354:	2b00      	cmp	r3, #0
 8002356:	d0e8      	beq.n	800232a <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002358:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800235c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	2b01      	cmp	r3, #1
 8002366:	d106      	bne.n	8002376 <HAL_RCC_OscConfig+0x92e>
 8002368:	4b87      	ldr	r3, [pc, #540]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 800236a:	6a1b      	ldr	r3, [r3, #32]
 800236c:	4a86      	ldr	r2, [pc, #536]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 800236e:	f043 0301 	orr.w	r3, r3, #1
 8002372:	6213      	str	r3, [r2, #32]
 8002374:	e035      	b.n	80023e2 <HAL_RCC_OscConfig+0x99a>
 8002376:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800237a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d10c      	bne.n	80023a0 <HAL_RCC_OscConfig+0x958>
 8002386:	4b80      	ldr	r3, [pc, #512]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 8002388:	6a1b      	ldr	r3, [r3, #32]
 800238a:	4a7f      	ldr	r2, [pc, #508]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 800238c:	f023 0301 	bic.w	r3, r3, #1
 8002390:	6213      	str	r3, [r2, #32]
 8002392:	4b7d      	ldr	r3, [pc, #500]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 8002394:	6a1b      	ldr	r3, [r3, #32]
 8002396:	4a7c      	ldr	r2, [pc, #496]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 8002398:	f023 0304 	bic.w	r3, r3, #4
 800239c:	6213      	str	r3, [r2, #32]
 800239e:	e020      	b.n	80023e2 <HAL_RCC_OscConfig+0x99a>
 80023a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023a4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	2b05      	cmp	r3, #5
 80023ae:	d10c      	bne.n	80023ca <HAL_RCC_OscConfig+0x982>
 80023b0:	4b75      	ldr	r3, [pc, #468]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 80023b2:	6a1b      	ldr	r3, [r3, #32]
 80023b4:	4a74      	ldr	r2, [pc, #464]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 80023b6:	f043 0304 	orr.w	r3, r3, #4
 80023ba:	6213      	str	r3, [r2, #32]
 80023bc:	4b72      	ldr	r3, [pc, #456]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 80023be:	6a1b      	ldr	r3, [r3, #32]
 80023c0:	4a71      	ldr	r2, [pc, #452]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 80023c2:	f043 0301 	orr.w	r3, r3, #1
 80023c6:	6213      	str	r3, [r2, #32]
 80023c8:	e00b      	b.n	80023e2 <HAL_RCC_OscConfig+0x99a>
 80023ca:	4b6f      	ldr	r3, [pc, #444]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 80023cc:	6a1b      	ldr	r3, [r3, #32]
 80023ce:	4a6e      	ldr	r2, [pc, #440]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 80023d0:	f023 0301 	bic.w	r3, r3, #1
 80023d4:	6213      	str	r3, [r2, #32]
 80023d6:	4b6c      	ldr	r3, [pc, #432]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 80023d8:	6a1b      	ldr	r3, [r3, #32]
 80023da:	4a6b      	ldr	r2, [pc, #428]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 80023dc:	f023 0304 	bic.w	r3, r3, #4
 80023e0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023e6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f000 8081 	beq.w	80024f6 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023f4:	f7ff f894 	bl	8001520 <HAL_GetTick>
 80023f8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023fc:	e00b      	b.n	8002416 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80023fe:	f7ff f88f 	bl	8001520 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	f241 3288 	movw	r2, #5000	; 0x1388
 800240e:	4293      	cmp	r3, r2
 8002410:	d901      	bls.n	8002416 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8002412:	2303      	movs	r3, #3
 8002414:	e365      	b.n	8002ae2 <HAL_RCC_OscConfig+0x109a>
 8002416:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800241a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800241e:	2202      	movs	r2, #2
 8002420:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002422:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002426:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	fa93 f2a3 	rbit	r2, r3
 8002430:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002434:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002438:	601a      	str	r2, [r3, #0]
 800243a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800243e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002442:	2202      	movs	r2, #2
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800244a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	fa93 f2a3 	rbit	r2, r3
 8002454:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002458:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 800245c:	601a      	str	r2, [r3, #0]
  return result;
 800245e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002462:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002466:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002468:	fab3 f383 	clz	r3, r3
 800246c:	b2db      	uxtb	r3, r3
 800246e:	095b      	lsrs	r3, r3, #5
 8002470:	b2db      	uxtb	r3, r3
 8002472:	f043 0302 	orr.w	r3, r3, #2
 8002476:	b2db      	uxtb	r3, r3
 8002478:	2b02      	cmp	r3, #2
 800247a:	d102      	bne.n	8002482 <HAL_RCC_OscConfig+0xa3a>
 800247c:	4b42      	ldr	r3, [pc, #264]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	e013      	b.n	80024aa <HAL_RCC_OscConfig+0xa62>
 8002482:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002486:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800248a:	2202      	movs	r2, #2
 800248c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800248e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002492:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	fa93 f2a3 	rbit	r2, r3
 800249c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80024a0:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 80024a4:	601a      	str	r2, [r3, #0]
 80024a6:	4b38      	ldr	r3, [pc, #224]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 80024a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024aa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80024ae:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80024b2:	2102      	movs	r1, #2
 80024b4:	6011      	str	r1, [r2, #0]
 80024b6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80024ba:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 80024be:	6812      	ldr	r2, [r2, #0]
 80024c0:	fa92 f1a2 	rbit	r1, r2
 80024c4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80024c8:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80024cc:	6011      	str	r1, [r2, #0]
  return result;
 80024ce:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80024d2:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 80024d6:	6812      	ldr	r2, [r2, #0]
 80024d8:	fab2 f282 	clz	r2, r2
 80024dc:	b2d2      	uxtb	r2, r2
 80024de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80024e2:	b2d2      	uxtb	r2, r2
 80024e4:	f002 021f 	and.w	r2, r2, #31
 80024e8:	2101      	movs	r1, #1
 80024ea:	fa01 f202 	lsl.w	r2, r1, r2
 80024ee:	4013      	ands	r3, r2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d084      	beq.n	80023fe <HAL_RCC_OscConfig+0x9b6>
 80024f4:	e083      	b.n	80025fe <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024f6:	f7ff f813 	bl	8001520 <HAL_GetTick>
 80024fa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80024fe:	e00b      	b.n	8002518 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002500:	f7ff f80e 	bl	8001520 <HAL_GetTick>
 8002504:	4602      	mov	r2, r0
 8002506:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002510:	4293      	cmp	r3, r2
 8002512:	d901      	bls.n	8002518 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8002514:	2303      	movs	r3, #3
 8002516:	e2e4      	b.n	8002ae2 <HAL_RCC_OscConfig+0x109a>
 8002518:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800251c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002520:	2202      	movs	r2, #2
 8002522:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002524:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002528:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	fa93 f2a3 	rbit	r2, r3
 8002532:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002536:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002540:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002544:	2202      	movs	r2, #2
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800254c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	fa93 f2a3 	rbit	r2, r3
 8002556:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800255a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 800255e:	601a      	str	r2, [r3, #0]
  return result;
 8002560:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002564:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002568:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800256a:	fab3 f383 	clz	r3, r3
 800256e:	b2db      	uxtb	r3, r3
 8002570:	095b      	lsrs	r3, r3, #5
 8002572:	b2db      	uxtb	r3, r3
 8002574:	f043 0302 	orr.w	r3, r3, #2
 8002578:	b2db      	uxtb	r3, r3
 800257a:	2b02      	cmp	r3, #2
 800257c:	d106      	bne.n	800258c <HAL_RCC_OscConfig+0xb44>
 800257e:	4b02      	ldr	r3, [pc, #8]	; (8002588 <HAL_RCC_OscConfig+0xb40>)
 8002580:	6a1b      	ldr	r3, [r3, #32]
 8002582:	e017      	b.n	80025b4 <HAL_RCC_OscConfig+0xb6c>
 8002584:	40007000 	.word	0x40007000
 8002588:	40021000 	.word	0x40021000
 800258c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002590:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002594:	2202      	movs	r2, #2
 8002596:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002598:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800259c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	fa93 f2a3 	rbit	r2, r3
 80025a6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80025aa:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 80025ae:	601a      	str	r2, [r3, #0]
 80025b0:	4bb3      	ldr	r3, [pc, #716]	; (8002880 <HAL_RCC_OscConfig+0xe38>)
 80025b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025b4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80025b8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80025bc:	2102      	movs	r1, #2
 80025be:	6011      	str	r1, [r2, #0]
 80025c0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80025c4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 80025c8:	6812      	ldr	r2, [r2, #0]
 80025ca:	fa92 f1a2 	rbit	r1, r2
 80025ce:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80025d2:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80025d6:	6011      	str	r1, [r2, #0]
  return result;
 80025d8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80025dc:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 80025e0:	6812      	ldr	r2, [r2, #0]
 80025e2:	fab2 f282 	clz	r2, r2
 80025e6:	b2d2      	uxtb	r2, r2
 80025e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80025ec:	b2d2      	uxtb	r2, r2
 80025ee:	f002 021f 	and.w	r2, r2, #31
 80025f2:	2101      	movs	r1, #1
 80025f4:	fa01 f202 	lsl.w	r2, r1, r2
 80025f8:	4013      	ands	r3, r2
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d180      	bne.n	8002500 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80025fe:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8002602:	2b01      	cmp	r3, #1
 8002604:	d105      	bne.n	8002612 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002606:	4b9e      	ldr	r3, [pc, #632]	; (8002880 <HAL_RCC_OscConfig+0xe38>)
 8002608:	69db      	ldr	r3, [r3, #28]
 800260a:	4a9d      	ldr	r2, [pc, #628]	; (8002880 <HAL_RCC_OscConfig+0xe38>)
 800260c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002610:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002612:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002616:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	2b00      	cmp	r3, #0
 8002620:	f000 825e 	beq.w	8002ae0 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002624:	4b96      	ldr	r3, [pc, #600]	; (8002880 <HAL_RCC_OscConfig+0xe38>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	f003 030c 	and.w	r3, r3, #12
 800262c:	2b08      	cmp	r3, #8
 800262e:	f000 821f 	beq.w	8002a70 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002632:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002636:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	2b02      	cmp	r3, #2
 8002640:	f040 8170 	bne.w	8002924 <HAL_RCC_OscConfig+0xedc>
 8002644:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002648:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800264c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002650:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002652:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002656:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	fa93 f2a3 	rbit	r2, r3
 8002660:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002664:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002668:	601a      	str	r2, [r3, #0]
  return result;
 800266a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800266e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002672:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002674:	fab3 f383 	clz	r3, r3
 8002678:	b2db      	uxtb	r3, r3
 800267a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800267e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	461a      	mov	r2, r3
 8002686:	2300      	movs	r3, #0
 8002688:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800268a:	f7fe ff49 	bl	8001520 <HAL_GetTick>
 800268e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002692:	e009      	b.n	80026a8 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002694:	f7fe ff44 	bl	8001520 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d901      	bls.n	80026a8 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 80026a4:	2303      	movs	r3, #3
 80026a6:	e21c      	b.n	8002ae2 <HAL_RCC_OscConfig+0x109a>
 80026a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026ac:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80026b0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026ba:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	fa93 f2a3 	rbit	r2, r3
 80026c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026c8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80026cc:	601a      	str	r2, [r3, #0]
  return result;
 80026ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026d2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80026d6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026d8:	fab3 f383 	clz	r3, r3
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	095b      	lsrs	r3, r3, #5
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	f043 0301 	orr.w	r3, r3, #1
 80026e6:	b2db      	uxtb	r3, r3
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d102      	bne.n	80026f2 <HAL_RCC_OscConfig+0xcaa>
 80026ec:	4b64      	ldr	r3, [pc, #400]	; (8002880 <HAL_RCC_OscConfig+0xe38>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	e027      	b.n	8002742 <HAL_RCC_OscConfig+0xcfa>
 80026f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026f6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 80026fa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80026fe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002700:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002704:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	fa93 f2a3 	rbit	r2, r3
 800270e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002712:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800271c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002720:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800272a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	fa93 f2a3 	rbit	r2, r3
 8002734:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002738:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 800273c:	601a      	str	r2, [r3, #0]
 800273e:	4b50      	ldr	r3, [pc, #320]	; (8002880 <HAL_RCC_OscConfig+0xe38>)
 8002740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002742:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002746:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 800274a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800274e:	6011      	str	r1, [r2, #0]
 8002750:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002754:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8002758:	6812      	ldr	r2, [r2, #0]
 800275a:	fa92 f1a2 	rbit	r1, r2
 800275e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002762:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8002766:	6011      	str	r1, [r2, #0]
  return result;
 8002768:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800276c:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8002770:	6812      	ldr	r2, [r2, #0]
 8002772:	fab2 f282 	clz	r2, r2
 8002776:	b2d2      	uxtb	r2, r2
 8002778:	f042 0220 	orr.w	r2, r2, #32
 800277c:	b2d2      	uxtb	r2, r2
 800277e:	f002 021f 	and.w	r2, r2, #31
 8002782:	2101      	movs	r1, #1
 8002784:	fa01 f202 	lsl.w	r2, r1, r2
 8002788:	4013      	ands	r3, r2
 800278a:	2b00      	cmp	r3, #0
 800278c:	d182      	bne.n	8002694 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800278e:	4b3c      	ldr	r3, [pc, #240]	; (8002880 <HAL_RCC_OscConfig+0xe38>)
 8002790:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002792:	f023 020f 	bic.w	r2, r3, #15
 8002796:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800279a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a2:	4937      	ldr	r1, [pc, #220]	; (8002880 <HAL_RCC_OscConfig+0xe38>)
 80027a4:	4313      	orrs	r3, r2
 80027a6:	62cb      	str	r3, [r1, #44]	; 0x2c
 80027a8:	4b35      	ldr	r3, [pc, #212]	; (8002880 <HAL_RCC_OscConfig+0xe38>)
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80027b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027b4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	6a19      	ldr	r1, [r3, #32]
 80027bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027c0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	69db      	ldr	r3, [r3, #28]
 80027c8:	430b      	orrs	r3, r1
 80027ca:	492d      	ldr	r1, [pc, #180]	; (8002880 <HAL_RCC_OscConfig+0xe38>)
 80027cc:	4313      	orrs	r3, r2
 80027ce:	604b      	str	r3, [r1, #4]
 80027d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027d4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80027d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80027dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027e2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	fa93 f2a3 	rbit	r2, r3
 80027ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027f0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80027f4:	601a      	str	r2, [r3, #0]
  return result;
 80027f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027fa:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80027fe:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002800:	fab3 f383 	clz	r3, r3
 8002804:	b2db      	uxtb	r3, r3
 8002806:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800280a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	461a      	mov	r2, r3
 8002812:	2301      	movs	r3, #1
 8002814:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002816:	f7fe fe83 	bl	8001520 <HAL_GetTick>
 800281a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800281e:	e009      	b.n	8002834 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002820:	f7fe fe7e 	bl	8001520 <HAL_GetTick>
 8002824:	4602      	mov	r2, r0
 8002826:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	2b02      	cmp	r3, #2
 800282e:	d901      	bls.n	8002834 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e156      	b.n	8002ae2 <HAL_RCC_OscConfig+0x109a>
 8002834:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002838:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800283c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002840:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002842:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002846:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	fa93 f2a3 	rbit	r2, r3
 8002850:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002854:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002858:	601a      	str	r2, [r3, #0]
  return result;
 800285a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800285e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002862:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002864:	fab3 f383 	clz	r3, r3
 8002868:	b2db      	uxtb	r3, r3
 800286a:	095b      	lsrs	r3, r3, #5
 800286c:	b2db      	uxtb	r3, r3
 800286e:	f043 0301 	orr.w	r3, r3, #1
 8002872:	b2db      	uxtb	r3, r3
 8002874:	2b01      	cmp	r3, #1
 8002876:	d105      	bne.n	8002884 <HAL_RCC_OscConfig+0xe3c>
 8002878:	4b01      	ldr	r3, [pc, #4]	; (8002880 <HAL_RCC_OscConfig+0xe38>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	e02a      	b.n	80028d4 <HAL_RCC_OscConfig+0xe8c>
 800287e:	bf00      	nop
 8002880:	40021000 	.word	0x40021000
 8002884:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002888:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800288c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002890:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002892:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002896:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	fa93 f2a3 	rbit	r2, r3
 80028a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028a4:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80028a8:	601a      	str	r2, [r3, #0]
 80028aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028ae:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80028b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028bc:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	fa93 f2a3 	rbit	r2, r3
 80028c6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028ca:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	4b86      	ldr	r3, [pc, #536]	; (8002aec <HAL_RCC_OscConfig+0x10a4>)
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80028d8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80028dc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80028e0:	6011      	str	r1, [r2, #0]
 80028e2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80028e6:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 80028ea:	6812      	ldr	r2, [r2, #0]
 80028ec:	fa92 f1a2 	rbit	r1, r2
 80028f0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80028f4:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 80028f8:	6011      	str	r1, [r2, #0]
  return result;
 80028fa:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80028fe:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8002902:	6812      	ldr	r2, [r2, #0]
 8002904:	fab2 f282 	clz	r2, r2
 8002908:	b2d2      	uxtb	r2, r2
 800290a:	f042 0220 	orr.w	r2, r2, #32
 800290e:	b2d2      	uxtb	r2, r2
 8002910:	f002 021f 	and.w	r2, r2, #31
 8002914:	2101      	movs	r1, #1
 8002916:	fa01 f202 	lsl.w	r2, r1, r2
 800291a:	4013      	ands	r3, r2
 800291c:	2b00      	cmp	r3, #0
 800291e:	f43f af7f 	beq.w	8002820 <HAL_RCC_OscConfig+0xdd8>
 8002922:	e0dd      	b.n	8002ae0 <HAL_RCC_OscConfig+0x1098>
 8002924:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002928:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800292c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002930:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002932:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002936:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	fa93 f2a3 	rbit	r2, r3
 8002940:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002944:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002948:	601a      	str	r2, [r3, #0]
  return result;
 800294a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800294e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8002952:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002954:	fab3 f383 	clz	r3, r3
 8002958:	b2db      	uxtb	r3, r3
 800295a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800295e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002962:	009b      	lsls	r3, r3, #2
 8002964:	461a      	mov	r2, r3
 8002966:	2300      	movs	r3, #0
 8002968:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800296a:	f7fe fdd9 	bl	8001520 <HAL_GetTick>
 800296e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002972:	e009      	b.n	8002988 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002974:	f7fe fdd4 	bl	8001520 <HAL_GetTick>
 8002978:	4602      	mov	r2, r0
 800297a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800297e:	1ad3      	subs	r3, r2, r3
 8002980:	2b02      	cmp	r3, #2
 8002982:	d901      	bls.n	8002988 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8002984:	2303      	movs	r3, #3
 8002986:	e0ac      	b.n	8002ae2 <HAL_RCC_OscConfig+0x109a>
 8002988:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800298c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8002990:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002994:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002996:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800299a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	fa93 f2a3 	rbit	r2, r3
 80029a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029a8:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80029ac:	601a      	str	r2, [r3, #0]
  return result;
 80029ae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029b2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80029b6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029b8:	fab3 f383 	clz	r3, r3
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	095b      	lsrs	r3, r3, #5
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	f043 0301 	orr.w	r3, r3, #1
 80029c6:	b2db      	uxtb	r3, r3
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d102      	bne.n	80029d2 <HAL_RCC_OscConfig+0xf8a>
 80029cc:	4b47      	ldr	r3, [pc, #284]	; (8002aec <HAL_RCC_OscConfig+0x10a4>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	e027      	b.n	8002a22 <HAL_RCC_OscConfig+0xfda>
 80029d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029d6:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80029da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80029de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029e0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029e4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	fa93 f2a3 	rbit	r2, r3
 80029ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029f2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 80029f6:	601a      	str	r2, [r3, #0]
 80029f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80029fc:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002a00:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002a04:	601a      	str	r2, [r3, #0]
 8002a06:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a0a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	fa93 f2a3 	rbit	r2, r3
 8002a14:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a18:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	4b33      	ldr	r3, [pc, #204]	; (8002aec <HAL_RCC_OscConfig+0x10a4>)
 8002a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a22:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002a26:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002a2a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002a2e:	6011      	str	r1, [r2, #0]
 8002a30:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002a34:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002a38:	6812      	ldr	r2, [r2, #0]
 8002a3a:	fa92 f1a2 	rbit	r1, r2
 8002a3e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002a42:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8002a46:	6011      	str	r1, [r2, #0]
  return result;
 8002a48:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8002a4c:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8002a50:	6812      	ldr	r2, [r2, #0]
 8002a52:	fab2 f282 	clz	r2, r2
 8002a56:	b2d2      	uxtb	r2, r2
 8002a58:	f042 0220 	orr.w	r2, r2, #32
 8002a5c:	b2d2      	uxtb	r2, r2
 8002a5e:	f002 021f 	and.w	r2, r2, #31
 8002a62:	2101      	movs	r1, #1
 8002a64:	fa01 f202 	lsl.w	r2, r1, r2
 8002a68:	4013      	ands	r3, r2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d182      	bne.n	8002974 <HAL_RCC_OscConfig+0xf2c>
 8002a6e:	e037      	b.n	8002ae0 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a70:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002a74:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	699b      	ldr	r3, [r3, #24]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d101      	bne.n	8002a84 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e02e      	b.n	8002ae2 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002a84:	4b19      	ldr	r3, [pc, #100]	; (8002aec <HAL_RCC_OscConfig+0x10a4>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002a8c:	4b17      	ldr	r3, [pc, #92]	; (8002aec <HAL_RCC_OscConfig+0x10a4>)
 8002a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a90:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002a94:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002a98:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8002a9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002aa0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	69db      	ldr	r3, [r3, #28]
 8002aa8:	429a      	cmp	r2, r3
 8002aaa:	d117      	bne.n	8002adc <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002aac:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002ab0:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002ab4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ab8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d10b      	bne.n	8002adc <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002ac4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002ac8:	f003 020f 	and.w	r2, r3, #15
 8002acc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002ad0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d001      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e000      	b.n	8002ae2 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8002ae0:	2300      	movs	r3, #0
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	40021000 	.word	0x40021000

08002af0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b09e      	sub	sp, #120	; 0x78
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002afa:	2300      	movs	r3, #0
 8002afc:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d101      	bne.n	8002b08 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e162      	b.n	8002dce <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b08:	4b90      	ldr	r3, [pc, #576]	; (8002d4c <HAL_RCC_ClockConfig+0x25c>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0307 	and.w	r3, r3, #7
 8002b10:	683a      	ldr	r2, [r7, #0]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d910      	bls.n	8002b38 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b16:	4b8d      	ldr	r3, [pc, #564]	; (8002d4c <HAL_RCC_ClockConfig+0x25c>)
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f023 0207 	bic.w	r2, r3, #7
 8002b1e:	498b      	ldr	r1, [pc, #556]	; (8002d4c <HAL_RCC_ClockConfig+0x25c>)
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b26:	4b89      	ldr	r3, [pc, #548]	; (8002d4c <HAL_RCC_ClockConfig+0x25c>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 0307 	and.w	r3, r3, #7
 8002b2e:	683a      	ldr	r2, [r7, #0]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d001      	beq.n	8002b38 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e14a      	b.n	8002dce <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0302 	and.w	r3, r3, #2
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d008      	beq.n	8002b56 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b44:	4b82      	ldr	r3, [pc, #520]	; (8002d50 <HAL_RCC_ClockConfig+0x260>)
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	497f      	ldr	r1, [pc, #508]	; (8002d50 <HAL_RCC_ClockConfig+0x260>)
 8002b52:	4313      	orrs	r3, r2
 8002b54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0301 	and.w	r3, r3, #1
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f000 80dc 	beq.w	8002d1c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d13c      	bne.n	8002be6 <HAL_RCC_ClockConfig+0xf6>
 8002b6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b70:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b72:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002b74:	fa93 f3a3 	rbit	r3, r3
 8002b78:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002b7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b7c:	fab3 f383 	clz	r3, r3
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	095b      	lsrs	r3, r3, #5
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	f043 0301 	orr.w	r3, r3, #1
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d102      	bne.n	8002b96 <HAL_RCC_ClockConfig+0xa6>
 8002b90:	4b6f      	ldr	r3, [pc, #444]	; (8002d50 <HAL_RCC_ClockConfig+0x260>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	e00f      	b.n	8002bb6 <HAL_RCC_ClockConfig+0xc6>
 8002b96:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b9a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002b9e:	fa93 f3a3 	rbit	r3, r3
 8002ba2:	667b      	str	r3, [r7, #100]	; 0x64
 8002ba4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ba8:	663b      	str	r3, [r7, #96]	; 0x60
 8002baa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002bac:	fa93 f3a3 	rbit	r3, r3
 8002bb0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002bb2:	4b67      	ldr	r3, [pc, #412]	; (8002d50 <HAL_RCC_ClockConfig+0x260>)
 8002bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002bba:	65ba      	str	r2, [r7, #88]	; 0x58
 8002bbc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002bbe:	fa92 f2a2 	rbit	r2, r2
 8002bc2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8002bc4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002bc6:	fab2 f282 	clz	r2, r2
 8002bca:	b2d2      	uxtb	r2, r2
 8002bcc:	f042 0220 	orr.w	r2, r2, #32
 8002bd0:	b2d2      	uxtb	r2, r2
 8002bd2:	f002 021f 	and.w	r2, r2, #31
 8002bd6:	2101      	movs	r1, #1
 8002bd8:	fa01 f202 	lsl.w	r2, r1, r2
 8002bdc:	4013      	ands	r3, r2
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d17b      	bne.n	8002cda <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e0f3      	b.n	8002dce <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	2b02      	cmp	r3, #2
 8002bec:	d13c      	bne.n	8002c68 <HAL_RCC_ClockConfig+0x178>
 8002bee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002bf2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002bf6:	fa93 f3a3 	rbit	r3, r3
 8002bfa:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002bfc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bfe:	fab3 f383 	clz	r3, r3
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	095b      	lsrs	r3, r3, #5
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	f043 0301 	orr.w	r3, r3, #1
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b01      	cmp	r3, #1
 8002c10:	d102      	bne.n	8002c18 <HAL_RCC_ClockConfig+0x128>
 8002c12:	4b4f      	ldr	r3, [pc, #316]	; (8002d50 <HAL_RCC_ClockConfig+0x260>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	e00f      	b.n	8002c38 <HAL_RCC_ClockConfig+0x148>
 8002c18:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c1c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c1e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c20:	fa93 f3a3 	rbit	r3, r3
 8002c24:	647b      	str	r3, [r7, #68]	; 0x44
 8002c26:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002c2a:	643b      	str	r3, [r7, #64]	; 0x40
 8002c2c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002c2e:	fa93 f3a3 	rbit	r3, r3
 8002c32:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c34:	4b46      	ldr	r3, [pc, #280]	; (8002d50 <HAL_RCC_ClockConfig+0x260>)
 8002c36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c38:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002c3c:	63ba      	str	r2, [r7, #56]	; 0x38
 8002c3e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002c40:	fa92 f2a2 	rbit	r2, r2
 8002c44:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8002c46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002c48:	fab2 f282 	clz	r2, r2
 8002c4c:	b2d2      	uxtb	r2, r2
 8002c4e:	f042 0220 	orr.w	r2, r2, #32
 8002c52:	b2d2      	uxtb	r2, r2
 8002c54:	f002 021f 	and.w	r2, r2, #31
 8002c58:	2101      	movs	r1, #1
 8002c5a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c5e:	4013      	ands	r3, r2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d13a      	bne.n	8002cda <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e0b2      	b.n	8002dce <HAL_RCC_ClockConfig+0x2de>
 8002c68:	2302      	movs	r3, #2
 8002c6a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c6e:	fa93 f3a3 	rbit	r3, r3
 8002c72:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002c74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c76:	fab3 f383 	clz	r3, r3
 8002c7a:	b2db      	uxtb	r3, r3
 8002c7c:	095b      	lsrs	r3, r3, #5
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	f043 0301 	orr.w	r3, r3, #1
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d102      	bne.n	8002c90 <HAL_RCC_ClockConfig+0x1a0>
 8002c8a:	4b31      	ldr	r3, [pc, #196]	; (8002d50 <HAL_RCC_ClockConfig+0x260>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	e00d      	b.n	8002cac <HAL_RCC_ClockConfig+0x1bc>
 8002c90:	2302      	movs	r3, #2
 8002c92:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c96:	fa93 f3a3 	rbit	r3, r3
 8002c9a:	627b      	str	r3, [r7, #36]	; 0x24
 8002c9c:	2302      	movs	r3, #2
 8002c9e:	623b      	str	r3, [r7, #32]
 8002ca0:	6a3b      	ldr	r3, [r7, #32]
 8002ca2:	fa93 f3a3 	rbit	r3, r3
 8002ca6:	61fb      	str	r3, [r7, #28]
 8002ca8:	4b29      	ldr	r3, [pc, #164]	; (8002d50 <HAL_RCC_ClockConfig+0x260>)
 8002caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cac:	2202      	movs	r2, #2
 8002cae:	61ba      	str	r2, [r7, #24]
 8002cb0:	69ba      	ldr	r2, [r7, #24]
 8002cb2:	fa92 f2a2 	rbit	r2, r2
 8002cb6:	617a      	str	r2, [r7, #20]
  return result;
 8002cb8:	697a      	ldr	r2, [r7, #20]
 8002cba:	fab2 f282 	clz	r2, r2
 8002cbe:	b2d2      	uxtb	r2, r2
 8002cc0:	f042 0220 	orr.w	r2, r2, #32
 8002cc4:	b2d2      	uxtb	r2, r2
 8002cc6:	f002 021f 	and.w	r2, r2, #31
 8002cca:	2101      	movs	r1, #1
 8002ccc:	fa01 f202 	lsl.w	r2, r1, r2
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d101      	bne.n	8002cda <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e079      	b.n	8002dce <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cda:	4b1d      	ldr	r3, [pc, #116]	; (8002d50 <HAL_RCC_ClockConfig+0x260>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f023 0203 	bic.w	r2, r3, #3
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	491a      	ldr	r1, [pc, #104]	; (8002d50 <HAL_RCC_ClockConfig+0x260>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002cec:	f7fe fc18 	bl	8001520 <HAL_GetTick>
 8002cf0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cf2:	e00a      	b.n	8002d0a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cf4:	f7fe fc14 	bl	8001520 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e061      	b.n	8002dce <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d0a:	4b11      	ldr	r3, [pc, #68]	; (8002d50 <HAL_RCC_ClockConfig+0x260>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	f003 020c 	and.w	r2, r3, #12
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d1eb      	bne.n	8002cf4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d1c:	4b0b      	ldr	r3, [pc, #44]	; (8002d4c <HAL_RCC_ClockConfig+0x25c>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f003 0307 	and.w	r3, r3, #7
 8002d24:	683a      	ldr	r2, [r7, #0]
 8002d26:	429a      	cmp	r2, r3
 8002d28:	d214      	bcs.n	8002d54 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d2a:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <HAL_RCC_ClockConfig+0x25c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f023 0207 	bic.w	r2, r3, #7
 8002d32:	4906      	ldr	r1, [pc, #24]	; (8002d4c <HAL_RCC_ClockConfig+0x25c>)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d3a:	4b04      	ldr	r3, [pc, #16]	; (8002d4c <HAL_RCC_ClockConfig+0x25c>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0307 	and.w	r3, r3, #7
 8002d42:	683a      	ldr	r2, [r7, #0]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d005      	beq.n	8002d54 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e040      	b.n	8002dce <HAL_RCC_ClockConfig+0x2de>
 8002d4c:	40022000 	.word	0x40022000
 8002d50:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0304 	and.w	r3, r3, #4
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d008      	beq.n	8002d72 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d60:	4b1d      	ldr	r3, [pc, #116]	; (8002dd8 <HAL_RCC_ClockConfig+0x2e8>)
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	68db      	ldr	r3, [r3, #12]
 8002d6c:	491a      	ldr	r1, [pc, #104]	; (8002dd8 <HAL_RCC_ClockConfig+0x2e8>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0308 	and.w	r3, r3, #8
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d009      	beq.n	8002d92 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d7e:	4b16      	ldr	r3, [pc, #88]	; (8002dd8 <HAL_RCC_ClockConfig+0x2e8>)
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	00db      	lsls	r3, r3, #3
 8002d8c:	4912      	ldr	r1, [pc, #72]	; (8002dd8 <HAL_RCC_ClockConfig+0x2e8>)
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002d92:	f000 f829 	bl	8002de8 <HAL_RCC_GetSysClockFreq>
 8002d96:	4601      	mov	r1, r0
 8002d98:	4b0f      	ldr	r3, [pc, #60]	; (8002dd8 <HAL_RCC_ClockConfig+0x2e8>)
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002da0:	22f0      	movs	r2, #240	; 0xf0
 8002da2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da4:	693a      	ldr	r2, [r7, #16]
 8002da6:	fa92 f2a2 	rbit	r2, r2
 8002daa:	60fa      	str	r2, [r7, #12]
  return result;
 8002dac:	68fa      	ldr	r2, [r7, #12]
 8002dae:	fab2 f282 	clz	r2, r2
 8002db2:	b2d2      	uxtb	r2, r2
 8002db4:	40d3      	lsrs	r3, r2
 8002db6:	4a09      	ldr	r2, [pc, #36]	; (8002ddc <HAL_RCC_ClockConfig+0x2ec>)
 8002db8:	5cd3      	ldrb	r3, [r2, r3]
 8002dba:	fa21 f303 	lsr.w	r3, r1, r3
 8002dbe:	4a08      	ldr	r2, [pc, #32]	; (8002de0 <HAL_RCC_ClockConfig+0x2f0>)
 8002dc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002dc2:	4b08      	ldr	r3, [pc, #32]	; (8002de4 <HAL_RCC_ClockConfig+0x2f4>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7fe fb66 	bl	8001498 <HAL_InitTick>
  
  return HAL_OK;
 8002dcc:	2300      	movs	r3, #0
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3778      	adds	r7, #120	; 0x78
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	08007ff8 	.word	0x08007ff8
 8002de0:	20000000 	.word	0x20000000
 8002de4:	20000004 	.word	0x20000004

08002de8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b08b      	sub	sp, #44	; 0x2c
 8002dec:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002dee:	2300      	movs	r3, #0
 8002df0:	61fb      	str	r3, [r7, #28]
 8002df2:	2300      	movs	r3, #0
 8002df4:	61bb      	str	r3, [r7, #24]
 8002df6:	2300      	movs	r3, #0
 8002df8:	627b      	str	r3, [r7, #36]	; 0x24
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8002e02:	4b2a      	ldr	r3, [pc, #168]	; (8002eac <HAL_RCC_GetSysClockFreq+0xc4>)
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e08:	69fb      	ldr	r3, [r7, #28]
 8002e0a:	f003 030c 	and.w	r3, r3, #12
 8002e0e:	2b04      	cmp	r3, #4
 8002e10:	d002      	beq.n	8002e18 <HAL_RCC_GetSysClockFreq+0x30>
 8002e12:	2b08      	cmp	r3, #8
 8002e14:	d003      	beq.n	8002e1e <HAL_RCC_GetSysClockFreq+0x36>
 8002e16:	e03f      	b.n	8002e98 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002e18:	4b25      	ldr	r3, [pc, #148]	; (8002eb0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002e1a:	623b      	str	r3, [r7, #32]
      break;
 8002e1c:	e03f      	b.n	8002e9e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002e24:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002e28:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2a:	68ba      	ldr	r2, [r7, #8]
 8002e2c:	fa92 f2a2 	rbit	r2, r2
 8002e30:	607a      	str	r2, [r7, #4]
  return result;
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	fab2 f282 	clz	r2, r2
 8002e38:	b2d2      	uxtb	r2, r2
 8002e3a:	40d3      	lsrs	r3, r2
 8002e3c:	4a1d      	ldr	r2, [pc, #116]	; (8002eb4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8002e3e:	5cd3      	ldrb	r3, [r2, r3]
 8002e40:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002e42:	4b1a      	ldr	r3, [pc, #104]	; (8002eac <HAL_RCC_GetSysClockFreq+0xc4>)
 8002e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e46:	f003 030f 	and.w	r3, r3, #15
 8002e4a:	220f      	movs	r2, #15
 8002e4c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e4e:	693a      	ldr	r2, [r7, #16]
 8002e50:	fa92 f2a2 	rbit	r2, r2
 8002e54:	60fa      	str	r2, [r7, #12]
  return result;
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	fab2 f282 	clz	r2, r2
 8002e5c:	b2d2      	uxtb	r2, r2
 8002e5e:	40d3      	lsrs	r3, r2
 8002e60:	4a15      	ldr	r2, [pc, #84]	; (8002eb8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002e62:	5cd3      	ldrb	r3, [r2, r3]
 8002e64:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d008      	beq.n	8002e82 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e70:	4a0f      	ldr	r2, [pc, #60]	; (8002eb0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	fb02 f303 	mul.w	r3, r2, r3
 8002e7e:	627b      	str	r3, [r7, #36]	; 0x24
 8002e80:	e007      	b.n	8002e92 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002e82:	4a0b      	ldr	r2, [pc, #44]	; (8002eb0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002e84:	69bb      	ldr	r3, [r7, #24]
 8002e86:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	fb02 f303 	mul.w	r3, r2, r3
 8002e90:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8002e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e94:	623b      	str	r3, [r7, #32]
      break;
 8002e96:	e002      	b.n	8002e9e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002e98:	4b05      	ldr	r3, [pc, #20]	; (8002eb0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002e9a:	623b      	str	r3, [r7, #32]
      break;
 8002e9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e9e:	6a3b      	ldr	r3, [r7, #32]
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	372c      	adds	r7, #44	; 0x2c
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr
 8002eac:	40021000 	.word	0x40021000
 8002eb0:	007a1200 	.word	0x007a1200
 8002eb4:	08008010 	.word	0x08008010
 8002eb8:	08008020 	.word	0x08008020

08002ebc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ec0:	4b03      	ldr	r3, [pc, #12]	; (8002ed0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ec2:	681b      	ldr	r3, [r3, #0]
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr
 8002ece:	bf00      	nop
 8002ed0:	20000000 	.word	0x20000000

08002ed4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002eda:	f7ff ffef 	bl	8002ebc <HAL_RCC_GetHCLKFreq>
 8002ede:	4601      	mov	r1, r0
 8002ee0:	4b0b      	ldr	r3, [pc, #44]	; (8002f10 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ee8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002eec:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eee:	687a      	ldr	r2, [r7, #4]
 8002ef0:	fa92 f2a2 	rbit	r2, r2
 8002ef4:	603a      	str	r2, [r7, #0]
  return result;
 8002ef6:	683a      	ldr	r2, [r7, #0]
 8002ef8:	fab2 f282 	clz	r2, r2
 8002efc:	b2d2      	uxtb	r2, r2
 8002efe:	40d3      	lsrs	r3, r2
 8002f00:	4a04      	ldr	r2, [pc, #16]	; (8002f14 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002f02:	5cd3      	ldrb	r3, [r2, r3]
 8002f04:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3708      	adds	r7, #8
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	40021000 	.word	0x40021000
 8002f14:	08008008 	.word	0x08008008

08002f18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002f1e:	f7ff ffcd 	bl	8002ebc <HAL_RCC_GetHCLKFreq>
 8002f22:	4601      	mov	r1, r0
 8002f24:	4b0b      	ldr	r3, [pc, #44]	; (8002f54 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002f2c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002f30:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	fa92 f2a2 	rbit	r2, r2
 8002f38:	603a      	str	r2, [r7, #0]
  return result;
 8002f3a:	683a      	ldr	r2, [r7, #0]
 8002f3c:	fab2 f282 	clz	r2, r2
 8002f40:	b2d2      	uxtb	r2, r2
 8002f42:	40d3      	lsrs	r3, r2
 8002f44:	4a04      	ldr	r2, [pc, #16]	; (8002f58 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002f46:	5cd3      	ldrb	r3, [r2, r3]
 8002f48:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	3708      	adds	r7, #8
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	40021000 	.word	0x40021000
 8002f58:	08008008 	.word	0x08008008

08002f5c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b092      	sub	sp, #72	; 0x48
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f64:	2300      	movs	r3, #0
 8002f66:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	f000 80d4 	beq.w	8003128 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f80:	4b4e      	ldr	r3, [pc, #312]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f82:	69db      	ldr	r3, [r3, #28]
 8002f84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d10e      	bne.n	8002faa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f8c:	4b4b      	ldr	r3, [pc, #300]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f8e:	69db      	ldr	r3, [r3, #28]
 8002f90:	4a4a      	ldr	r2, [pc, #296]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f92:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f96:	61d3      	str	r3, [r2, #28]
 8002f98:	4b48      	ldr	r3, [pc, #288]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002f9a:	69db      	ldr	r3, [r3, #28]
 8002f9c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fa0:	60bb      	str	r3, [r7, #8]
 8002fa2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002faa:	4b45      	ldr	r3, [pc, #276]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d118      	bne.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fb6:	4b42      	ldr	r3, [pc, #264]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a41      	ldr	r2, [pc, #260]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002fbc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fc0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fc2:	f7fe faad 	bl	8001520 <HAL_GetTick>
 8002fc6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fc8:	e008      	b.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fca:	f7fe faa9 	bl	8001520 <HAL_GetTick>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	2b64      	cmp	r3, #100	; 0x64
 8002fd6:	d901      	bls.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	e1d6      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fdc:	4b38      	ldr	r3, [pc, #224]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d0f0      	beq.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002fe8:	4b34      	ldr	r3, [pc, #208]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002fea:	6a1b      	ldr	r3, [r3, #32]
 8002fec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ff0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ff2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	f000 8084 	beq.w	8003102 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003002:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003004:	429a      	cmp	r2, r3
 8003006:	d07c      	beq.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003008:	4b2c      	ldr	r3, [pc, #176]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800300a:	6a1b      	ldr	r3, [r3, #32]
 800300c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003010:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003012:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003016:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800301a:	fa93 f3a3 	rbit	r3, r3
 800301e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8003020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003022:	fab3 f383 	clz	r3, r3
 8003026:	b2db      	uxtb	r3, r3
 8003028:	461a      	mov	r2, r3
 800302a:	4b26      	ldr	r3, [pc, #152]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800302c:	4413      	add	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	461a      	mov	r2, r3
 8003032:	2301      	movs	r3, #1
 8003034:	6013      	str	r3, [r2, #0]
 8003036:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800303a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800303e:	fa93 f3a3 	rbit	r3, r3
 8003042:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003046:	fab3 f383 	clz	r3, r3
 800304a:	b2db      	uxtb	r3, r3
 800304c:	461a      	mov	r2, r3
 800304e:	4b1d      	ldr	r3, [pc, #116]	; (80030c4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003050:	4413      	add	r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	461a      	mov	r2, r3
 8003056:	2300      	movs	r3, #0
 8003058:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800305a:	4a18      	ldr	r2, [pc, #96]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800305c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800305e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003060:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003062:	f003 0301 	and.w	r3, r3, #1
 8003066:	2b00      	cmp	r3, #0
 8003068:	d04b      	beq.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800306a:	f7fe fa59 	bl	8001520 <HAL_GetTick>
 800306e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003070:	e00a      	b.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003072:	f7fe fa55 	bl	8001520 <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003080:	4293      	cmp	r3, r2
 8003082:	d901      	bls.n	8003088 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e180      	b.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8003088:	2302      	movs	r3, #2
 800308a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800308c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800308e:	fa93 f3a3 	rbit	r3, r3
 8003092:	627b      	str	r3, [r7, #36]	; 0x24
 8003094:	2302      	movs	r3, #2
 8003096:	623b      	str	r3, [r7, #32]
 8003098:	6a3b      	ldr	r3, [r7, #32]
 800309a:	fa93 f3a3 	rbit	r3, r3
 800309e:	61fb      	str	r3, [r7, #28]
  return result;
 80030a0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030a2:	fab3 f383 	clz	r3, r3
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	095b      	lsrs	r3, r3, #5
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	f043 0302 	orr.w	r3, r3, #2
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d108      	bne.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80030b6:	4b01      	ldr	r3, [pc, #4]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80030b8:	6a1b      	ldr	r3, [r3, #32]
 80030ba:	e00d      	b.n	80030d8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80030bc:	40021000 	.word	0x40021000
 80030c0:	40007000 	.word	0x40007000
 80030c4:	10908100 	.word	0x10908100
 80030c8:	2302      	movs	r3, #2
 80030ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	fa93 f3a3 	rbit	r3, r3
 80030d2:	617b      	str	r3, [r7, #20]
 80030d4:	4b9a      	ldr	r3, [pc, #616]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030d8:	2202      	movs	r2, #2
 80030da:	613a      	str	r2, [r7, #16]
 80030dc:	693a      	ldr	r2, [r7, #16]
 80030de:	fa92 f2a2 	rbit	r2, r2
 80030e2:	60fa      	str	r2, [r7, #12]
  return result;
 80030e4:	68fa      	ldr	r2, [r7, #12]
 80030e6:	fab2 f282 	clz	r2, r2
 80030ea:	b2d2      	uxtb	r2, r2
 80030ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80030f0:	b2d2      	uxtb	r2, r2
 80030f2:	f002 021f 	and.w	r2, r2, #31
 80030f6:	2101      	movs	r1, #1
 80030f8:	fa01 f202 	lsl.w	r2, r1, r2
 80030fc:	4013      	ands	r3, r2
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d0b7      	beq.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003102:	4b8f      	ldr	r3, [pc, #572]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003104:	6a1b      	ldr	r3, [r3, #32]
 8003106:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	498c      	ldr	r1, [pc, #560]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003110:	4313      	orrs	r3, r2
 8003112:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003114:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003118:	2b01      	cmp	r3, #1
 800311a:	d105      	bne.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800311c:	4b88      	ldr	r3, [pc, #544]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800311e:	69db      	ldr	r3, [r3, #28]
 8003120:	4a87      	ldr	r2, [pc, #540]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003122:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003126:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0301 	and.w	r3, r3, #1
 8003130:	2b00      	cmp	r3, #0
 8003132:	d008      	beq.n	8003146 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003134:	4b82      	ldr	r3, [pc, #520]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003136:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003138:	f023 0203 	bic.w	r2, r3, #3
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	497f      	ldr	r1, [pc, #508]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003142:	4313      	orrs	r3, r2
 8003144:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0302 	and.w	r3, r3, #2
 800314e:	2b00      	cmp	r3, #0
 8003150:	d008      	beq.n	8003164 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003152:	4b7b      	ldr	r3, [pc, #492]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003156:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	68db      	ldr	r3, [r3, #12]
 800315e:	4978      	ldr	r1, [pc, #480]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003160:	4313      	orrs	r3, r2
 8003162:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0304 	and.w	r3, r3, #4
 800316c:	2b00      	cmp	r3, #0
 800316e:	d008      	beq.n	8003182 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003170:	4b73      	ldr	r3, [pc, #460]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003174:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	691b      	ldr	r3, [r3, #16]
 800317c:	4970      	ldr	r1, [pc, #448]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800317e:	4313      	orrs	r3, r2
 8003180:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0320 	and.w	r3, r3, #32
 800318a:	2b00      	cmp	r3, #0
 800318c:	d008      	beq.n	80031a0 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800318e:	4b6c      	ldr	r3, [pc, #432]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003192:	f023 0210 	bic.w	r2, r3, #16
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	69db      	ldr	r3, [r3, #28]
 800319a:	4969      	ldr	r1, [pc, #420]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800319c:	4313      	orrs	r3, r2
 800319e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d008      	beq.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80031ac:	4b64      	ldr	r3, [pc, #400]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031ae:	685b      	ldr	r3, [r3, #4]
 80031b0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031b8:	4961      	ldr	r1, [pc, #388]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d008      	beq.n	80031dc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80031ca:	4b5d      	ldr	r3, [pc, #372]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ce:	f023 0220 	bic.w	r2, r3, #32
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6a1b      	ldr	r3, [r3, #32]
 80031d6:	495a      	ldr	r1, [pc, #360]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031d8:	4313      	orrs	r3, r2
 80031da:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d008      	beq.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80031e8:	4b55      	ldr	r3, [pc, #340]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ec:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f4:	4952      	ldr	r1, [pc, #328]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f003 0308 	and.w	r3, r3, #8
 8003202:	2b00      	cmp	r3, #0
 8003204:	d008      	beq.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003206:	4b4e      	ldr	r3, [pc, #312]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	695b      	ldr	r3, [r3, #20]
 8003212:	494b      	ldr	r1, [pc, #300]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003214:	4313      	orrs	r3, r2
 8003216:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0310 	and.w	r3, r3, #16
 8003220:	2b00      	cmp	r3, #0
 8003222:	d008      	beq.n	8003236 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003224:	4b46      	ldr	r3, [pc, #280]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003228:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	699b      	ldr	r3, [r3, #24]
 8003230:	4943      	ldr	r1, [pc, #268]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003232:	4313      	orrs	r3, r2
 8003234:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800323e:	2b00      	cmp	r3, #0
 8003240:	d008      	beq.n	8003254 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003242:	4b3f      	ldr	r3, [pc, #252]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324e:	493c      	ldr	r1, [pc, #240]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003250:	4313      	orrs	r3, r2
 8003252:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800325c:	2b00      	cmp	r3, #0
 800325e:	d008      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003260:	4b37      	ldr	r3, [pc, #220]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003264:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326c:	4934      	ldr	r1, [pc, #208]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800326e:	4313      	orrs	r3, r2
 8003270:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800327a:	2b00      	cmp	r3, #0
 800327c:	d008      	beq.n	8003290 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800327e:	4b30      	ldr	r3, [pc, #192]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003282:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800328a:	492d      	ldr	r1, [pc, #180]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800328c:	4313      	orrs	r3, r2
 800328e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003298:	2b00      	cmp	r3, #0
 800329a:	d008      	beq.n	80032ae <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800329c:	4b28      	ldr	r3, [pc, #160]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800329e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032a8:	4925      	ldr	r1, [pc, #148]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d008      	beq.n	80032cc <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80032ba:	4b21      	ldr	r3, [pc, #132]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80032bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032be:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c6:	491e      	ldr	r1, [pc, #120]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d008      	beq.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80032d8:	4b19      	ldr	r3, [pc, #100]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80032da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032dc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e4:	4916      	ldr	r1, [pc, #88]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80032e6:	4313      	orrs	r3, r2
 80032e8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d008      	beq.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80032f6:	4b12      	ldr	r3, [pc, #72]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80032f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032fa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003302:	490f      	ldr	r1, [pc, #60]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003304:	4313      	orrs	r3, r2
 8003306:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003310:	2b00      	cmp	r3, #0
 8003312:	d008      	beq.n	8003326 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003314:	4b0a      	ldr	r3, [pc, #40]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003318:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003320:	4907      	ldr	r1, [pc, #28]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003322:	4313      	orrs	r3, r2
 8003324:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d00c      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003332:	4b03      	ldr	r3, [pc, #12]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003336:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	e002      	b.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800333e:	bf00      	nop
 8003340:	40021000 	.word	0x40021000
 8003344:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003346:	4913      	ldr	r1, [pc, #76]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003348:	4313      	orrs	r3, r2
 800334a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003354:	2b00      	cmp	r3, #0
 8003356:	d008      	beq.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003358:	4b0e      	ldr	r3, [pc, #56]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800335a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003364:	490b      	ldr	r1, [pc, #44]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003366:	4313      	orrs	r3, r2
 8003368:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d008      	beq.n	8003388 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003376:	4b07      	ldr	r3, [pc, #28]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800337a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003382:	4904      	ldr	r1, [pc, #16]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003384:	4313      	orrs	r3, r2
 8003386:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	3748      	adds	r7, #72	; 0x48
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	40021000 	.word	0x40021000

08003398 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b082      	sub	sp, #8
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d101      	bne.n	80033aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e049      	b.n	800343e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033b0:	b2db      	uxtb	r3, r3
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d106      	bne.n	80033c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f7fd fe90 	bl	80010e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2202      	movs	r2, #2
 80033c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	3304      	adds	r3, #4
 80033d4:	4619      	mov	r1, r3
 80033d6:	4610      	mov	r0, r2
 80033d8:	f000 fde2 	bl	8003fa0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2201      	movs	r2, #1
 80033e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2201      	movs	r2, #1
 80033f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2201      	movs	r2, #1
 80033f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2201      	movs	r2, #1
 8003410:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2201      	movs	r2, #1
 8003418:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2201      	movs	r2, #1
 8003420:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2201      	movs	r2, #1
 8003428:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2201      	movs	r2, #1
 8003438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800343c:	2300      	movs	r3, #0
}
 800343e:	4618      	mov	r0, r3
 8003440:	3708      	adds	r7, #8
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
	...

08003448 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003448:	b480      	push	{r7}
 800344a:	b085      	sub	sp, #20
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003456:	b2db      	uxtb	r3, r3
 8003458:	2b01      	cmp	r3, #1
 800345a:	d001      	beq.n	8003460 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e04f      	b.n	8003500 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2202      	movs	r2, #2
 8003464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68da      	ldr	r2, [r3, #12]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f042 0201 	orr.w	r2, r2, #1
 8003476:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a23      	ldr	r2, [pc, #140]	; (800350c <HAL_TIM_Base_Start_IT+0xc4>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d01d      	beq.n	80034be <HAL_TIM_Base_Start_IT+0x76>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800348a:	d018      	beq.n	80034be <HAL_TIM_Base_Start_IT+0x76>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a1f      	ldr	r2, [pc, #124]	; (8003510 <HAL_TIM_Base_Start_IT+0xc8>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d013      	beq.n	80034be <HAL_TIM_Base_Start_IT+0x76>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a1e      	ldr	r2, [pc, #120]	; (8003514 <HAL_TIM_Base_Start_IT+0xcc>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d00e      	beq.n	80034be <HAL_TIM_Base_Start_IT+0x76>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a1c      	ldr	r2, [pc, #112]	; (8003518 <HAL_TIM_Base_Start_IT+0xd0>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d009      	beq.n	80034be <HAL_TIM_Base_Start_IT+0x76>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a1b      	ldr	r2, [pc, #108]	; (800351c <HAL_TIM_Base_Start_IT+0xd4>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d004      	beq.n	80034be <HAL_TIM_Base_Start_IT+0x76>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a19      	ldr	r2, [pc, #100]	; (8003520 <HAL_TIM_Base_Start_IT+0xd8>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d115      	bne.n	80034ea <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	689a      	ldr	r2, [r3, #8]
 80034c4:	4b17      	ldr	r3, [pc, #92]	; (8003524 <HAL_TIM_Base_Start_IT+0xdc>)
 80034c6:	4013      	ands	r3, r2
 80034c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2b06      	cmp	r3, #6
 80034ce:	d015      	beq.n	80034fc <HAL_TIM_Base_Start_IT+0xb4>
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80034d6:	d011      	beq.n	80034fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f042 0201 	orr.w	r2, r2, #1
 80034e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034e8:	e008      	b.n	80034fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f042 0201 	orr.w	r2, r2, #1
 80034f8:	601a      	str	r2, [r3, #0]
 80034fa:	e000      	b.n	80034fe <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034fc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80034fe:	2300      	movs	r3, #0
}
 8003500:	4618      	mov	r0, r3
 8003502:	3714      	adds	r7, #20
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr
 800350c:	40012c00 	.word	0x40012c00
 8003510:	40000400 	.word	0x40000400
 8003514:	40000800 	.word	0x40000800
 8003518:	40013400 	.word	0x40013400
 800351c:	40014000 	.word	0x40014000
 8003520:	40015000 	.word	0x40015000
 8003524:	00010007 	.word	0x00010007

08003528 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b082      	sub	sp, #8
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e049      	b.n	80035ce <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003540:	b2db      	uxtb	r3, r3
 8003542:	2b00      	cmp	r3, #0
 8003544:	d106      	bne.n	8003554 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 f841 	bl	80035d6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	2202      	movs	r2, #2
 8003558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	3304      	adds	r3, #4
 8003564:	4619      	mov	r1, r3
 8003566:	4610      	mov	r0, r2
 8003568:	f000 fd1a 	bl	8003fa0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	2201      	movs	r2, #1
 8003570:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2201      	movs	r2, #1
 8003578:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2201      	movs	r2, #1
 8003588:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2201      	movs	r2, #1
 8003598:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2201      	movs	r2, #1
 80035a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2201      	movs	r2, #1
 80035a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2201      	movs	r2, #1
 80035b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2201      	movs	r2, #1
 80035c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2201      	movs	r2, #1
 80035c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3708      	adds	r7, #8
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80035d6:	b480      	push	{r7}
 80035d8:	b083      	sub	sp, #12
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80035de:	bf00      	nop
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
	...

080035ec <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d109      	bne.n	8003610 <HAL_TIM_PWM_Start+0x24>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003602:	b2db      	uxtb	r3, r3
 8003604:	2b01      	cmp	r3, #1
 8003606:	bf14      	ite	ne
 8003608:	2301      	movne	r3, #1
 800360a:	2300      	moveq	r3, #0
 800360c:	b2db      	uxtb	r3, r3
 800360e:	e03c      	b.n	800368a <HAL_TIM_PWM_Start+0x9e>
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	2b04      	cmp	r3, #4
 8003614:	d109      	bne.n	800362a <HAL_TIM_PWM_Start+0x3e>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800361c:	b2db      	uxtb	r3, r3
 800361e:	2b01      	cmp	r3, #1
 8003620:	bf14      	ite	ne
 8003622:	2301      	movne	r3, #1
 8003624:	2300      	moveq	r3, #0
 8003626:	b2db      	uxtb	r3, r3
 8003628:	e02f      	b.n	800368a <HAL_TIM_PWM_Start+0x9e>
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	2b08      	cmp	r3, #8
 800362e:	d109      	bne.n	8003644 <HAL_TIM_PWM_Start+0x58>
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003636:	b2db      	uxtb	r3, r3
 8003638:	2b01      	cmp	r3, #1
 800363a:	bf14      	ite	ne
 800363c:	2301      	movne	r3, #1
 800363e:	2300      	moveq	r3, #0
 8003640:	b2db      	uxtb	r3, r3
 8003642:	e022      	b.n	800368a <HAL_TIM_PWM_Start+0x9e>
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	2b0c      	cmp	r3, #12
 8003648:	d109      	bne.n	800365e <HAL_TIM_PWM_Start+0x72>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003650:	b2db      	uxtb	r3, r3
 8003652:	2b01      	cmp	r3, #1
 8003654:	bf14      	ite	ne
 8003656:	2301      	movne	r3, #1
 8003658:	2300      	moveq	r3, #0
 800365a:	b2db      	uxtb	r3, r3
 800365c:	e015      	b.n	800368a <HAL_TIM_PWM_Start+0x9e>
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	2b10      	cmp	r3, #16
 8003662:	d109      	bne.n	8003678 <HAL_TIM_PWM_Start+0x8c>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800366a:	b2db      	uxtb	r3, r3
 800366c:	2b01      	cmp	r3, #1
 800366e:	bf14      	ite	ne
 8003670:	2301      	movne	r3, #1
 8003672:	2300      	moveq	r3, #0
 8003674:	b2db      	uxtb	r3, r3
 8003676:	e008      	b.n	800368a <HAL_TIM_PWM_Start+0x9e>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800367e:	b2db      	uxtb	r3, r3
 8003680:	2b01      	cmp	r3, #1
 8003682:	bf14      	ite	ne
 8003684:	2301      	movne	r3, #1
 8003686:	2300      	moveq	r3, #0
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e0a1      	b.n	80037d6 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d104      	bne.n	80036a2 <HAL_TIM_PWM_Start+0xb6>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2202      	movs	r2, #2
 800369c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036a0:	e023      	b.n	80036ea <HAL_TIM_PWM_Start+0xfe>
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	2b04      	cmp	r3, #4
 80036a6:	d104      	bne.n	80036b2 <HAL_TIM_PWM_Start+0xc6>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	2202      	movs	r2, #2
 80036ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036b0:	e01b      	b.n	80036ea <HAL_TIM_PWM_Start+0xfe>
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	2b08      	cmp	r3, #8
 80036b6:	d104      	bne.n	80036c2 <HAL_TIM_PWM_Start+0xd6>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2202      	movs	r2, #2
 80036bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036c0:	e013      	b.n	80036ea <HAL_TIM_PWM_Start+0xfe>
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	2b0c      	cmp	r3, #12
 80036c6:	d104      	bne.n	80036d2 <HAL_TIM_PWM_Start+0xe6>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2202      	movs	r2, #2
 80036cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80036d0:	e00b      	b.n	80036ea <HAL_TIM_PWM_Start+0xfe>
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	2b10      	cmp	r3, #16
 80036d6:	d104      	bne.n	80036e2 <HAL_TIM_PWM_Start+0xf6>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	2202      	movs	r2, #2
 80036dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036e0:	e003      	b.n	80036ea <HAL_TIM_PWM_Start+0xfe>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2202      	movs	r2, #2
 80036e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2201      	movs	r2, #1
 80036f0:	6839      	ldr	r1, [r7, #0]
 80036f2:	4618      	mov	r0, r3
 80036f4:	f001 f9b6 	bl	8004a64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a38      	ldr	r2, [pc, #224]	; (80037e0 <HAL_TIM_PWM_Start+0x1f4>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d018      	beq.n	8003734 <HAL_TIM_PWM_Start+0x148>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4a37      	ldr	r2, [pc, #220]	; (80037e4 <HAL_TIM_PWM_Start+0x1f8>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d013      	beq.n	8003734 <HAL_TIM_PWM_Start+0x148>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4a35      	ldr	r2, [pc, #212]	; (80037e8 <HAL_TIM_PWM_Start+0x1fc>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d00e      	beq.n	8003734 <HAL_TIM_PWM_Start+0x148>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a34      	ldr	r2, [pc, #208]	; (80037ec <HAL_TIM_PWM_Start+0x200>)
 800371c:	4293      	cmp	r3, r2
 800371e:	d009      	beq.n	8003734 <HAL_TIM_PWM_Start+0x148>
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4a32      	ldr	r2, [pc, #200]	; (80037f0 <HAL_TIM_PWM_Start+0x204>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d004      	beq.n	8003734 <HAL_TIM_PWM_Start+0x148>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	4a31      	ldr	r2, [pc, #196]	; (80037f4 <HAL_TIM_PWM_Start+0x208>)
 8003730:	4293      	cmp	r3, r2
 8003732:	d101      	bne.n	8003738 <HAL_TIM_PWM_Start+0x14c>
 8003734:	2301      	movs	r3, #1
 8003736:	e000      	b.n	800373a <HAL_TIM_PWM_Start+0x14e>
 8003738:	2300      	movs	r3, #0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d007      	beq.n	800374e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800374c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a23      	ldr	r2, [pc, #140]	; (80037e0 <HAL_TIM_PWM_Start+0x1f4>)
 8003754:	4293      	cmp	r3, r2
 8003756:	d01d      	beq.n	8003794 <HAL_TIM_PWM_Start+0x1a8>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003760:	d018      	beq.n	8003794 <HAL_TIM_PWM_Start+0x1a8>
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4a24      	ldr	r2, [pc, #144]	; (80037f8 <HAL_TIM_PWM_Start+0x20c>)
 8003768:	4293      	cmp	r3, r2
 800376a:	d013      	beq.n	8003794 <HAL_TIM_PWM_Start+0x1a8>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a22      	ldr	r2, [pc, #136]	; (80037fc <HAL_TIM_PWM_Start+0x210>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d00e      	beq.n	8003794 <HAL_TIM_PWM_Start+0x1a8>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a1a      	ldr	r2, [pc, #104]	; (80037e4 <HAL_TIM_PWM_Start+0x1f8>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d009      	beq.n	8003794 <HAL_TIM_PWM_Start+0x1a8>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a18      	ldr	r2, [pc, #96]	; (80037e8 <HAL_TIM_PWM_Start+0x1fc>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d004      	beq.n	8003794 <HAL_TIM_PWM_Start+0x1a8>
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4a19      	ldr	r2, [pc, #100]	; (80037f4 <HAL_TIM_PWM_Start+0x208>)
 8003790:	4293      	cmp	r3, r2
 8003792:	d115      	bne.n	80037c0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	689a      	ldr	r2, [r3, #8]
 800379a:	4b19      	ldr	r3, [pc, #100]	; (8003800 <HAL_TIM_PWM_Start+0x214>)
 800379c:	4013      	ands	r3, r2
 800379e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2b06      	cmp	r3, #6
 80037a4:	d015      	beq.n	80037d2 <HAL_TIM_PWM_Start+0x1e6>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037ac:	d011      	beq.n	80037d2 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f042 0201 	orr.w	r2, r2, #1
 80037bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037be:	e008      	b.n	80037d2 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f042 0201 	orr.w	r2, r2, #1
 80037ce:	601a      	str	r2, [r3, #0]
 80037d0:	e000      	b.n	80037d4 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037d2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80037d4:	2300      	movs	r3, #0
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3710      	adds	r7, #16
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	40012c00 	.word	0x40012c00
 80037e4:	40013400 	.word	0x40013400
 80037e8:	40014000 	.word	0x40014000
 80037ec:	40014400 	.word	0x40014400
 80037f0:	40014800 	.word	0x40014800
 80037f4:	40015000 	.word	0x40015000
 80037f8:	40000400 	.word	0x40000400
 80037fc:	40000800 	.word	0x40000800
 8003800:	00010007 	.word	0x00010007

08003804 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d101      	bne.n	8003816 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e049      	b.n	80038aa <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800381c:	b2db      	uxtb	r3, r3
 800381e:	2b00      	cmp	r3, #0
 8003820:	d106      	bne.n	8003830 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f7fd fc1a 	bl	8001064 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2202      	movs	r2, #2
 8003834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	3304      	adds	r3, #4
 8003840:	4619      	mov	r1, r3
 8003842:	4610      	mov	r0, r2
 8003844:	f000 fbac 	bl	8003fa0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2201      	movs	r2, #1
 8003854:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2201      	movs	r2, #1
 800385c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2201      	movs	r2, #1
 8003864:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2201      	movs	r2, #1
 8003874:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2201      	movs	r2, #1
 800387c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2201      	movs	r2, #1
 8003884:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2201      	movs	r2, #1
 800388c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2201      	movs	r2, #1
 8003894:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2201      	movs	r2, #1
 80038a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3708      	adds	r7, #8
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}
	...

080038b4 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d104      	bne.n	80038ce <HAL_TIM_IC_Start+0x1a>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	e023      	b.n	8003916 <HAL_TIM_IC_Start+0x62>
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	2b04      	cmp	r3, #4
 80038d2:	d104      	bne.n	80038de <HAL_TIM_IC_Start+0x2a>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	e01b      	b.n	8003916 <HAL_TIM_IC_Start+0x62>
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	2b08      	cmp	r3, #8
 80038e2:	d104      	bne.n	80038ee <HAL_TIM_IC_Start+0x3a>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	e013      	b.n	8003916 <HAL_TIM_IC_Start+0x62>
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	2b0c      	cmp	r3, #12
 80038f2:	d104      	bne.n	80038fe <HAL_TIM_IC_Start+0x4a>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	e00b      	b.n	8003916 <HAL_TIM_IC_Start+0x62>
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	2b10      	cmp	r3, #16
 8003902:	d104      	bne.n	800390e <HAL_TIM_IC_Start+0x5a>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800390a:	b2db      	uxtb	r3, r3
 800390c:	e003      	b.n	8003916 <HAL_TIM_IC_Start+0x62>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003914:	b2db      	uxtb	r3, r3
 8003916:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d104      	bne.n	8003928 <HAL_TIM_IC_Start+0x74>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003924:	b2db      	uxtb	r3, r3
 8003926:	e013      	b.n	8003950 <HAL_TIM_IC_Start+0x9c>
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	2b04      	cmp	r3, #4
 800392c:	d104      	bne.n	8003938 <HAL_TIM_IC_Start+0x84>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003934:	b2db      	uxtb	r3, r3
 8003936:	e00b      	b.n	8003950 <HAL_TIM_IC_Start+0x9c>
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	2b08      	cmp	r3, #8
 800393c:	d104      	bne.n	8003948 <HAL_TIM_IC_Start+0x94>
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003944:	b2db      	uxtb	r3, r3
 8003946:	e003      	b.n	8003950 <HAL_TIM_IC_Start+0x9c>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 800394e:	b2db      	uxtb	r3, r3
 8003950:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003952:	7bfb      	ldrb	r3, [r7, #15]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d102      	bne.n	800395e <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003958:	7bbb      	ldrb	r3, [r7, #14]
 800395a:	2b01      	cmp	r3, #1
 800395c:	d001      	beq.n	8003962 <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e092      	b.n	8003a88 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003962:	683b      	ldr	r3, [r7, #0]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d104      	bne.n	8003972 <HAL_TIM_IC_Start+0xbe>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2202      	movs	r2, #2
 800396c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003970:	e023      	b.n	80039ba <HAL_TIM_IC_Start+0x106>
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	2b04      	cmp	r3, #4
 8003976:	d104      	bne.n	8003982 <HAL_TIM_IC_Start+0xce>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2202      	movs	r2, #2
 800397c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003980:	e01b      	b.n	80039ba <HAL_TIM_IC_Start+0x106>
 8003982:	683b      	ldr	r3, [r7, #0]
 8003984:	2b08      	cmp	r3, #8
 8003986:	d104      	bne.n	8003992 <HAL_TIM_IC_Start+0xde>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2202      	movs	r2, #2
 800398c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003990:	e013      	b.n	80039ba <HAL_TIM_IC_Start+0x106>
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	2b0c      	cmp	r3, #12
 8003996:	d104      	bne.n	80039a2 <HAL_TIM_IC_Start+0xee>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2202      	movs	r2, #2
 800399c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80039a0:	e00b      	b.n	80039ba <HAL_TIM_IC_Start+0x106>
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	2b10      	cmp	r3, #16
 80039a6:	d104      	bne.n	80039b2 <HAL_TIM_IC_Start+0xfe>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2202      	movs	r2, #2
 80039ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80039b0:	e003      	b.n	80039ba <HAL_TIM_IC_Start+0x106>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2202      	movs	r2, #2
 80039b6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d104      	bne.n	80039ca <HAL_TIM_IC_Start+0x116>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2202      	movs	r2, #2
 80039c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80039c8:	e013      	b.n	80039f2 <HAL_TIM_IC_Start+0x13e>
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	2b04      	cmp	r3, #4
 80039ce:	d104      	bne.n	80039da <HAL_TIM_IC_Start+0x126>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2202      	movs	r2, #2
 80039d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80039d8:	e00b      	b.n	80039f2 <HAL_TIM_IC_Start+0x13e>
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	2b08      	cmp	r3, #8
 80039de:	d104      	bne.n	80039ea <HAL_TIM_IC_Start+0x136>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2202      	movs	r2, #2
 80039e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80039e8:	e003      	b.n	80039f2 <HAL_TIM_IC_Start+0x13e>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2202      	movs	r2, #2
 80039ee:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	2201      	movs	r2, #1
 80039f8:	6839      	ldr	r1, [r7, #0]
 80039fa:	4618      	mov	r0, r3
 80039fc:	f001 f832 	bl	8004a64 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a22      	ldr	r2, [pc, #136]	; (8003a90 <HAL_TIM_IC_Start+0x1dc>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d01d      	beq.n	8003a46 <HAL_TIM_IC_Start+0x192>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a12:	d018      	beq.n	8003a46 <HAL_TIM_IC_Start+0x192>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a1e      	ldr	r2, [pc, #120]	; (8003a94 <HAL_TIM_IC_Start+0x1e0>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d013      	beq.n	8003a46 <HAL_TIM_IC_Start+0x192>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a1d      	ldr	r2, [pc, #116]	; (8003a98 <HAL_TIM_IC_Start+0x1e4>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d00e      	beq.n	8003a46 <HAL_TIM_IC_Start+0x192>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a1b      	ldr	r2, [pc, #108]	; (8003a9c <HAL_TIM_IC_Start+0x1e8>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d009      	beq.n	8003a46 <HAL_TIM_IC_Start+0x192>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a1a      	ldr	r2, [pc, #104]	; (8003aa0 <HAL_TIM_IC_Start+0x1ec>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d004      	beq.n	8003a46 <HAL_TIM_IC_Start+0x192>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a18      	ldr	r2, [pc, #96]	; (8003aa4 <HAL_TIM_IC_Start+0x1f0>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d115      	bne.n	8003a72 <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	689a      	ldr	r2, [r3, #8]
 8003a4c:	4b16      	ldr	r3, [pc, #88]	; (8003aa8 <HAL_TIM_IC_Start+0x1f4>)
 8003a4e:	4013      	ands	r3, r2
 8003a50:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	2b06      	cmp	r3, #6
 8003a56:	d015      	beq.n	8003a84 <HAL_TIM_IC_Start+0x1d0>
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a5e:	d011      	beq.n	8003a84 <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f042 0201 	orr.w	r2, r2, #1
 8003a6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a70:	e008      	b.n	8003a84 <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f042 0201 	orr.w	r2, r2, #1
 8003a80:	601a      	str	r2, [r3, #0]
 8003a82:	e000      	b.n	8003a86 <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a84:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003a86:	2300      	movs	r3, #0
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	3710      	adds	r7, #16
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	bd80      	pop	{r7, pc}
 8003a90:	40012c00 	.word	0x40012c00
 8003a94:	40000400 	.word	0x40000400
 8003a98:	40000800 	.word	0x40000800
 8003a9c:	40013400 	.word	0x40013400
 8003aa0:	40014000 	.word	0x40014000
 8003aa4:	40015000 	.word	0x40015000
 8003aa8:	00010007 	.word	0x00010007

08003aac <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b086      	sub	sp, #24
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	60b9      	str	r1, [r7, #8]
 8003ab6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d101      	bne.n	8003aca <HAL_TIM_IC_ConfigChannel+0x1e>
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	e088      	b.n	8003bdc <HAL_TIM_IC_ConfigChannel+0x130>
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2201      	movs	r2, #1
 8003ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d11b      	bne.n	8003b10 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6818      	ldr	r0, [r3, #0]
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	6819      	ldr	r1, [r3, #0]
 8003ae0:	68bb      	ldr	r3, [r7, #8]
 8003ae2:	685a      	ldr	r2, [r3, #4]
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	68db      	ldr	r3, [r3, #12]
 8003ae8:	f000 fdfe 	bl	80046e8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	699a      	ldr	r2, [r3, #24]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f022 020c 	bic.w	r2, r2, #12
 8003afa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	6999      	ldr	r1, [r3, #24]
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	689a      	ldr	r2, [r3, #8]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	430a      	orrs	r2, r1
 8003b0c:	619a      	str	r2, [r3, #24]
 8003b0e:	e060      	b.n	8003bd2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	d11c      	bne.n	8003b50 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	6818      	ldr	r0, [r3, #0]
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	6819      	ldr	r1, [r3, #0]
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	685a      	ldr	r2, [r3, #4]
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	68db      	ldr	r3, [r3, #12]
 8003b26:	f000 fe7c 	bl	8004822 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	699a      	ldr	r2, [r3, #24]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003b38:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	6999      	ldr	r1, [r3, #24]
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	021a      	lsls	r2, r3, #8
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	430a      	orrs	r2, r1
 8003b4c:	619a      	str	r2, [r3, #24]
 8003b4e:	e040      	b.n	8003bd2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2b08      	cmp	r3, #8
 8003b54:	d11b      	bne.n	8003b8e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6818      	ldr	r0, [r3, #0]
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	6819      	ldr	r1, [r3, #0]
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	685a      	ldr	r2, [r3, #4]
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	68db      	ldr	r3, [r3, #12]
 8003b66:	f000 fec9 	bl	80048fc <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	69da      	ldr	r2, [r3, #28]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 020c 	bic.w	r2, r2, #12
 8003b78:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	69d9      	ldr	r1, [r3, #28]
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	689a      	ldr	r2, [r3, #8]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	430a      	orrs	r2, r1
 8003b8a:	61da      	str	r2, [r3, #28]
 8003b8c:	e021      	b.n	8003bd2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2b0c      	cmp	r3, #12
 8003b92:	d11c      	bne.n	8003bce <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6818      	ldr	r0, [r3, #0]
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	6819      	ldr	r1, [r3, #0]
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	685a      	ldr	r2, [r3, #4]
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	68db      	ldr	r3, [r3, #12]
 8003ba4:	f000 fee6 	bl	8004974 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	69da      	ldr	r2, [r3, #28]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8003bb6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	69d9      	ldr	r1, [r3, #28]
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	689b      	ldr	r3, [r3, #8]
 8003bc2:	021a      	lsls	r2, r3, #8
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	430a      	orrs	r2, r1
 8003bca:	61da      	str	r2, [r3, #28]
 8003bcc:	e001      	b.n	8003bd2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003bda:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3718      	adds	r7, #24
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b086      	sub	sp, #24
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d101      	bne.n	8003c02 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003bfe:	2302      	movs	r3, #2
 8003c00:	e0ff      	b.n	8003e02 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	2201      	movs	r2, #1
 8003c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2b14      	cmp	r3, #20
 8003c0e:	f200 80f0 	bhi.w	8003df2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003c12:	a201      	add	r2, pc, #4	; (adr r2, 8003c18 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c18:	08003c6d 	.word	0x08003c6d
 8003c1c:	08003df3 	.word	0x08003df3
 8003c20:	08003df3 	.word	0x08003df3
 8003c24:	08003df3 	.word	0x08003df3
 8003c28:	08003cad 	.word	0x08003cad
 8003c2c:	08003df3 	.word	0x08003df3
 8003c30:	08003df3 	.word	0x08003df3
 8003c34:	08003df3 	.word	0x08003df3
 8003c38:	08003cef 	.word	0x08003cef
 8003c3c:	08003df3 	.word	0x08003df3
 8003c40:	08003df3 	.word	0x08003df3
 8003c44:	08003df3 	.word	0x08003df3
 8003c48:	08003d2f 	.word	0x08003d2f
 8003c4c:	08003df3 	.word	0x08003df3
 8003c50:	08003df3 	.word	0x08003df3
 8003c54:	08003df3 	.word	0x08003df3
 8003c58:	08003d71 	.word	0x08003d71
 8003c5c:	08003df3 	.word	0x08003df3
 8003c60:	08003df3 	.word	0x08003df3
 8003c64:	08003df3 	.word	0x08003df3
 8003c68:	08003db1 	.word	0x08003db1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68b9      	ldr	r1, [r7, #8]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f000 fa32 	bl	80040dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	699a      	ldr	r2, [r3, #24]
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f042 0208 	orr.w	r2, r2, #8
 8003c86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	699a      	ldr	r2, [r3, #24]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f022 0204 	bic.w	r2, r2, #4
 8003c96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	6999      	ldr	r1, [r3, #24]
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	691a      	ldr	r2, [r3, #16]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	430a      	orrs	r2, r1
 8003ca8:	619a      	str	r2, [r3, #24]
      break;
 8003caa:	e0a5      	b.n	8003df8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68b9      	ldr	r1, [r7, #8]
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f000 faac 	bl	8004210 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	699a      	ldr	r2, [r3, #24]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003cc6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	699a      	ldr	r2, [r3, #24]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cd6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	6999      	ldr	r1, [r3, #24]
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	691b      	ldr	r3, [r3, #16]
 8003ce2:	021a      	lsls	r2, r3, #8
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	430a      	orrs	r2, r1
 8003cea:	619a      	str	r2, [r3, #24]
      break;
 8003cec:	e084      	b.n	8003df8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	68b9      	ldr	r1, [r7, #8]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f000 fb1f 	bl	8004338 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	69da      	ldr	r2, [r3, #28]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f042 0208 	orr.w	r2, r2, #8
 8003d08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	69da      	ldr	r2, [r3, #28]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f022 0204 	bic.w	r2, r2, #4
 8003d18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	69d9      	ldr	r1, [r3, #28]
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	691a      	ldr	r2, [r3, #16]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	430a      	orrs	r2, r1
 8003d2a:	61da      	str	r2, [r3, #28]
      break;
 8003d2c:	e064      	b.n	8003df8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	68b9      	ldr	r1, [r7, #8]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f000 fb91 	bl	800445c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	69da      	ldr	r2, [r3, #28]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	69da      	ldr	r2, [r3, #28]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	69d9      	ldr	r1, [r3, #28]
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	691b      	ldr	r3, [r3, #16]
 8003d64:	021a      	lsls	r2, r3, #8
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	430a      	orrs	r2, r1
 8003d6c:	61da      	str	r2, [r3, #28]
      break;
 8003d6e:	e043      	b.n	8003df8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	68b9      	ldr	r1, [r7, #8]
 8003d76:	4618      	mov	r0, r3
 8003d78:	f000 fbe0 	bl	800453c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	f042 0208 	orr.w	r2, r2, #8
 8003d8a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 0204 	bic.w	r2, r2, #4
 8003d9a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	691a      	ldr	r2, [r3, #16]
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	430a      	orrs	r2, r1
 8003dac:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003dae:	e023      	b.n	8003df8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68b9      	ldr	r1, [r7, #8]
 8003db6:	4618      	mov	r0, r3
 8003db8:	f000 fc2a 	bl	8004610 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dca:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dda:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	691b      	ldr	r3, [r3, #16]
 8003de6:	021a      	lsls	r2, r3, #8
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	430a      	orrs	r2, r1
 8003dee:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003df0:	e002      	b.n	8003df8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003df2:	2301      	movs	r3, #1
 8003df4:	75fb      	strb	r3, [r7, #23]
      break;
 8003df6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003e00:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3718      	adds	r7, #24
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop

08003e0c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
 8003e14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e16:	2300      	movs	r3, #0
 8003e18:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d101      	bne.n	8003e28 <HAL_TIM_ConfigClockSource+0x1c>
 8003e24:	2302      	movs	r3, #2
 8003e26:	e0b6      	b.n	8003f96 <HAL_TIM_ConfigClockSource+0x18a>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2202      	movs	r2, #2
 8003e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e46:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	68ba      	ldr	r2, [r7, #8]
 8003e5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e64:	d03e      	beq.n	8003ee4 <HAL_TIM_ConfigClockSource+0xd8>
 8003e66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e6a:	f200 8087 	bhi.w	8003f7c <HAL_TIM_ConfigClockSource+0x170>
 8003e6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e72:	f000 8086 	beq.w	8003f82 <HAL_TIM_ConfigClockSource+0x176>
 8003e76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e7a:	d87f      	bhi.n	8003f7c <HAL_TIM_ConfigClockSource+0x170>
 8003e7c:	2b70      	cmp	r3, #112	; 0x70
 8003e7e:	d01a      	beq.n	8003eb6 <HAL_TIM_ConfigClockSource+0xaa>
 8003e80:	2b70      	cmp	r3, #112	; 0x70
 8003e82:	d87b      	bhi.n	8003f7c <HAL_TIM_ConfigClockSource+0x170>
 8003e84:	2b60      	cmp	r3, #96	; 0x60
 8003e86:	d050      	beq.n	8003f2a <HAL_TIM_ConfigClockSource+0x11e>
 8003e88:	2b60      	cmp	r3, #96	; 0x60
 8003e8a:	d877      	bhi.n	8003f7c <HAL_TIM_ConfigClockSource+0x170>
 8003e8c:	2b50      	cmp	r3, #80	; 0x50
 8003e8e:	d03c      	beq.n	8003f0a <HAL_TIM_ConfigClockSource+0xfe>
 8003e90:	2b50      	cmp	r3, #80	; 0x50
 8003e92:	d873      	bhi.n	8003f7c <HAL_TIM_ConfigClockSource+0x170>
 8003e94:	2b40      	cmp	r3, #64	; 0x40
 8003e96:	d058      	beq.n	8003f4a <HAL_TIM_ConfigClockSource+0x13e>
 8003e98:	2b40      	cmp	r3, #64	; 0x40
 8003e9a:	d86f      	bhi.n	8003f7c <HAL_TIM_ConfigClockSource+0x170>
 8003e9c:	2b30      	cmp	r3, #48	; 0x30
 8003e9e:	d064      	beq.n	8003f6a <HAL_TIM_ConfigClockSource+0x15e>
 8003ea0:	2b30      	cmp	r3, #48	; 0x30
 8003ea2:	d86b      	bhi.n	8003f7c <HAL_TIM_ConfigClockSource+0x170>
 8003ea4:	2b20      	cmp	r3, #32
 8003ea6:	d060      	beq.n	8003f6a <HAL_TIM_ConfigClockSource+0x15e>
 8003ea8:	2b20      	cmp	r3, #32
 8003eaa:	d867      	bhi.n	8003f7c <HAL_TIM_ConfigClockSource+0x170>
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d05c      	beq.n	8003f6a <HAL_TIM_ConfigClockSource+0x15e>
 8003eb0:	2b10      	cmp	r3, #16
 8003eb2:	d05a      	beq.n	8003f6a <HAL_TIM_ConfigClockSource+0x15e>
 8003eb4:	e062      	b.n	8003f7c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6818      	ldr	r0, [r3, #0]
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	6899      	ldr	r1, [r3, #8]
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	685a      	ldr	r2, [r3, #4]
 8003ec2:	683b      	ldr	r3, [r7, #0]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	f000 fdad 	bl	8004a24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003ed8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	68ba      	ldr	r2, [r7, #8]
 8003ee0:	609a      	str	r2, [r3, #8]
      break;
 8003ee2:	e04f      	b.n	8003f84 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6818      	ldr	r0, [r3, #0]
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	6899      	ldr	r1, [r3, #8]
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	685a      	ldr	r2, [r3, #4]
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	f000 fd96 	bl	8004a24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	689a      	ldr	r2, [r3, #8]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003f06:	609a      	str	r2, [r3, #8]
      break;
 8003f08:	e03c      	b.n	8003f84 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6818      	ldr	r0, [r3, #0]
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	6859      	ldr	r1, [r3, #4]
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	461a      	mov	r2, r3
 8003f18:	f000 fc54 	bl	80047c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2150      	movs	r1, #80	; 0x50
 8003f22:	4618      	mov	r0, r3
 8003f24:	f000 fd63 	bl	80049ee <TIM_ITRx_SetConfig>
      break;
 8003f28:	e02c      	b.n	8003f84 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6818      	ldr	r0, [r3, #0]
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	6859      	ldr	r1, [r3, #4]
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	461a      	mov	r2, r3
 8003f38:	f000 fcb0 	bl	800489c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	2160      	movs	r1, #96	; 0x60
 8003f42:	4618      	mov	r0, r3
 8003f44:	f000 fd53 	bl	80049ee <TIM_ITRx_SetConfig>
      break;
 8003f48:	e01c      	b.n	8003f84 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	6818      	ldr	r0, [r3, #0]
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	6859      	ldr	r1, [r3, #4]
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	461a      	mov	r2, r3
 8003f58:	f000 fc34 	bl	80047c4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	2140      	movs	r1, #64	; 0x40
 8003f62:	4618      	mov	r0, r3
 8003f64:	f000 fd43 	bl	80049ee <TIM_ITRx_SetConfig>
      break;
 8003f68:	e00c      	b.n	8003f84 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681a      	ldr	r2, [r3, #0]
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4619      	mov	r1, r3
 8003f74:	4610      	mov	r0, r2
 8003f76:	f000 fd3a 	bl	80049ee <TIM_ITRx_SetConfig>
      break;
 8003f7a:	e003      	b.n	8003f84 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8003f80:	e000      	b.n	8003f84 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8003f82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3710      	adds	r7, #16
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
	...

08003fa0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b085      	sub	sp, #20
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	4a42      	ldr	r2, [pc, #264]	; (80040bc <TIM_Base_SetConfig+0x11c>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d013      	beq.n	8003fe0 <TIM_Base_SetConfig+0x40>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fbe:	d00f      	beq.n	8003fe0 <TIM_Base_SetConfig+0x40>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	4a3f      	ldr	r2, [pc, #252]	; (80040c0 <TIM_Base_SetConfig+0x120>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d00b      	beq.n	8003fe0 <TIM_Base_SetConfig+0x40>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	4a3e      	ldr	r2, [pc, #248]	; (80040c4 <TIM_Base_SetConfig+0x124>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d007      	beq.n	8003fe0 <TIM_Base_SetConfig+0x40>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	4a3d      	ldr	r2, [pc, #244]	; (80040c8 <TIM_Base_SetConfig+0x128>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d003      	beq.n	8003fe0 <TIM_Base_SetConfig+0x40>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	4a3c      	ldr	r2, [pc, #240]	; (80040cc <TIM_Base_SetConfig+0x12c>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d108      	bne.n	8003ff2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fe6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	68fa      	ldr	r2, [r7, #12]
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a31      	ldr	r2, [pc, #196]	; (80040bc <TIM_Base_SetConfig+0x11c>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d01f      	beq.n	800403a <TIM_Base_SetConfig+0x9a>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004000:	d01b      	beq.n	800403a <TIM_Base_SetConfig+0x9a>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a2e      	ldr	r2, [pc, #184]	; (80040c0 <TIM_Base_SetConfig+0x120>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d017      	beq.n	800403a <TIM_Base_SetConfig+0x9a>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a2d      	ldr	r2, [pc, #180]	; (80040c4 <TIM_Base_SetConfig+0x124>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d013      	beq.n	800403a <TIM_Base_SetConfig+0x9a>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a2c      	ldr	r2, [pc, #176]	; (80040c8 <TIM_Base_SetConfig+0x128>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d00f      	beq.n	800403a <TIM_Base_SetConfig+0x9a>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a2c      	ldr	r2, [pc, #176]	; (80040d0 <TIM_Base_SetConfig+0x130>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d00b      	beq.n	800403a <TIM_Base_SetConfig+0x9a>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4a2b      	ldr	r2, [pc, #172]	; (80040d4 <TIM_Base_SetConfig+0x134>)
 8004026:	4293      	cmp	r3, r2
 8004028:	d007      	beq.n	800403a <TIM_Base_SetConfig+0x9a>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4a2a      	ldr	r2, [pc, #168]	; (80040d8 <TIM_Base_SetConfig+0x138>)
 800402e:	4293      	cmp	r3, r2
 8004030:	d003      	beq.n	800403a <TIM_Base_SetConfig+0x9a>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	4a25      	ldr	r2, [pc, #148]	; (80040cc <TIM_Base_SetConfig+0x12c>)
 8004036:	4293      	cmp	r3, r2
 8004038:	d108      	bne.n	800404c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004040:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	68fa      	ldr	r2, [r7, #12]
 8004048:	4313      	orrs	r3, r2
 800404a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	695b      	ldr	r3, [r3, #20]
 8004056:	4313      	orrs	r3, r2
 8004058:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	68fa      	ldr	r2, [r7, #12]
 800405e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	689a      	ldr	r2, [r3, #8]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	4a12      	ldr	r2, [pc, #72]	; (80040bc <TIM_Base_SetConfig+0x11c>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d013      	beq.n	80040a0 <TIM_Base_SetConfig+0x100>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	4a13      	ldr	r2, [pc, #76]	; (80040c8 <TIM_Base_SetConfig+0x128>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d00f      	beq.n	80040a0 <TIM_Base_SetConfig+0x100>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	4a13      	ldr	r2, [pc, #76]	; (80040d0 <TIM_Base_SetConfig+0x130>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d00b      	beq.n	80040a0 <TIM_Base_SetConfig+0x100>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	4a12      	ldr	r2, [pc, #72]	; (80040d4 <TIM_Base_SetConfig+0x134>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d007      	beq.n	80040a0 <TIM_Base_SetConfig+0x100>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4a11      	ldr	r2, [pc, #68]	; (80040d8 <TIM_Base_SetConfig+0x138>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d003      	beq.n	80040a0 <TIM_Base_SetConfig+0x100>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	4a0c      	ldr	r2, [pc, #48]	; (80040cc <TIM_Base_SetConfig+0x12c>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d103      	bne.n	80040a8 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	691a      	ldr	r2, [r3, #16]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2201      	movs	r2, #1
 80040ac:	615a      	str	r2, [r3, #20]
}
 80040ae:	bf00      	nop
 80040b0:	3714      	adds	r7, #20
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr
 80040ba:	bf00      	nop
 80040bc:	40012c00 	.word	0x40012c00
 80040c0:	40000400 	.word	0x40000400
 80040c4:	40000800 	.word	0x40000800
 80040c8:	40013400 	.word	0x40013400
 80040cc:	40015000 	.word	0x40015000
 80040d0:	40014000 	.word	0x40014000
 80040d4:	40014400 	.word	0x40014400
 80040d8:	40014800 	.word	0x40014800

080040dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040dc:	b480      	push	{r7}
 80040de:	b087      	sub	sp, #28
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
 80040e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a1b      	ldr	r3, [r3, #32]
 80040ea:	f023 0201 	bic.w	r2, r3, #1
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6a1b      	ldr	r3, [r3, #32]
 80040f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800410a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800410e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f023 0303 	bic.w	r3, r3, #3
 8004116:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68fa      	ldr	r2, [r7, #12]
 800411e:	4313      	orrs	r3, r2
 8004120:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	f023 0302 	bic.w	r3, r3, #2
 8004128:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	697a      	ldr	r2, [r7, #20]
 8004130:	4313      	orrs	r3, r2
 8004132:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a30      	ldr	r2, [pc, #192]	; (80041f8 <TIM_OC1_SetConfig+0x11c>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d013      	beq.n	8004164 <TIM_OC1_SetConfig+0x88>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	4a2f      	ldr	r2, [pc, #188]	; (80041fc <TIM_OC1_SetConfig+0x120>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d00f      	beq.n	8004164 <TIM_OC1_SetConfig+0x88>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	4a2e      	ldr	r2, [pc, #184]	; (8004200 <TIM_OC1_SetConfig+0x124>)
 8004148:	4293      	cmp	r3, r2
 800414a:	d00b      	beq.n	8004164 <TIM_OC1_SetConfig+0x88>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	4a2d      	ldr	r2, [pc, #180]	; (8004204 <TIM_OC1_SetConfig+0x128>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d007      	beq.n	8004164 <TIM_OC1_SetConfig+0x88>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	4a2c      	ldr	r2, [pc, #176]	; (8004208 <TIM_OC1_SetConfig+0x12c>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d003      	beq.n	8004164 <TIM_OC1_SetConfig+0x88>
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	4a2b      	ldr	r2, [pc, #172]	; (800420c <TIM_OC1_SetConfig+0x130>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d10c      	bne.n	800417e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	f023 0308 	bic.w	r3, r3, #8
 800416a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	68db      	ldr	r3, [r3, #12]
 8004170:	697a      	ldr	r2, [r7, #20]
 8004172:	4313      	orrs	r3, r2
 8004174:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	f023 0304 	bic.w	r3, r3, #4
 800417c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a1d      	ldr	r2, [pc, #116]	; (80041f8 <TIM_OC1_SetConfig+0x11c>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d013      	beq.n	80041ae <TIM_OC1_SetConfig+0xd2>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a1c      	ldr	r2, [pc, #112]	; (80041fc <TIM_OC1_SetConfig+0x120>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d00f      	beq.n	80041ae <TIM_OC1_SetConfig+0xd2>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a1b      	ldr	r2, [pc, #108]	; (8004200 <TIM_OC1_SetConfig+0x124>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d00b      	beq.n	80041ae <TIM_OC1_SetConfig+0xd2>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a1a      	ldr	r2, [pc, #104]	; (8004204 <TIM_OC1_SetConfig+0x128>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d007      	beq.n	80041ae <TIM_OC1_SetConfig+0xd2>
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a19      	ldr	r2, [pc, #100]	; (8004208 <TIM_OC1_SetConfig+0x12c>)
 80041a2:	4293      	cmp	r3, r2
 80041a4:	d003      	beq.n	80041ae <TIM_OC1_SetConfig+0xd2>
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a18      	ldr	r2, [pc, #96]	; (800420c <TIM_OC1_SetConfig+0x130>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d111      	bne.n	80041d2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	695b      	ldr	r3, [r3, #20]
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	4313      	orrs	r3, r2
 80041c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	699b      	ldr	r3, [r3, #24]
 80041cc:	693a      	ldr	r2, [r7, #16]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	693a      	ldr	r2, [r7, #16]
 80041d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	68fa      	ldr	r2, [r7, #12]
 80041dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	685a      	ldr	r2, [r3, #4]
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	697a      	ldr	r2, [r7, #20]
 80041ea:	621a      	str	r2, [r3, #32]
}
 80041ec:	bf00      	nop
 80041ee:	371c      	adds	r7, #28
 80041f0:	46bd      	mov	sp, r7
 80041f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f6:	4770      	bx	lr
 80041f8:	40012c00 	.word	0x40012c00
 80041fc:	40013400 	.word	0x40013400
 8004200:	40014000 	.word	0x40014000
 8004204:	40014400 	.word	0x40014400
 8004208:	40014800 	.word	0x40014800
 800420c:	40015000 	.word	0x40015000

08004210 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004210:	b480      	push	{r7}
 8004212:	b087      	sub	sp, #28
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	f023 0210 	bic.w	r2, r3, #16
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	699b      	ldr	r3, [r3, #24]
 8004236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800423e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004242:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800424a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	021b      	lsls	r3, r3, #8
 8004252:	68fa      	ldr	r2, [r7, #12]
 8004254:	4313      	orrs	r3, r2
 8004256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	f023 0320 	bic.w	r3, r3, #32
 800425e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	011b      	lsls	r3, r3, #4
 8004266:	697a      	ldr	r2, [r7, #20]
 8004268:	4313      	orrs	r3, r2
 800426a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	4a2c      	ldr	r2, [pc, #176]	; (8004320 <TIM_OC2_SetConfig+0x110>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d007      	beq.n	8004284 <TIM_OC2_SetConfig+0x74>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a2b      	ldr	r2, [pc, #172]	; (8004324 <TIM_OC2_SetConfig+0x114>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d003      	beq.n	8004284 <TIM_OC2_SetConfig+0x74>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a2a      	ldr	r2, [pc, #168]	; (8004328 <TIM_OC2_SetConfig+0x118>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d10d      	bne.n	80042a0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800428a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	011b      	lsls	r3, r3, #4
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	4313      	orrs	r3, r2
 8004296:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800429e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a1f      	ldr	r2, [pc, #124]	; (8004320 <TIM_OC2_SetConfig+0x110>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d013      	beq.n	80042d0 <TIM_OC2_SetConfig+0xc0>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4a1e      	ldr	r2, [pc, #120]	; (8004324 <TIM_OC2_SetConfig+0x114>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d00f      	beq.n	80042d0 <TIM_OC2_SetConfig+0xc0>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a1e      	ldr	r2, [pc, #120]	; (800432c <TIM_OC2_SetConfig+0x11c>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d00b      	beq.n	80042d0 <TIM_OC2_SetConfig+0xc0>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a1d      	ldr	r2, [pc, #116]	; (8004330 <TIM_OC2_SetConfig+0x120>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d007      	beq.n	80042d0 <TIM_OC2_SetConfig+0xc0>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4a1c      	ldr	r2, [pc, #112]	; (8004334 <TIM_OC2_SetConfig+0x124>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d003      	beq.n	80042d0 <TIM_OC2_SetConfig+0xc0>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	4a17      	ldr	r2, [pc, #92]	; (8004328 <TIM_OC2_SetConfig+0x118>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d113      	bne.n	80042f8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80042d6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80042de:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	695b      	ldr	r3, [r3, #20]
 80042e4:	009b      	lsls	r3, r3, #2
 80042e6:	693a      	ldr	r2, [r7, #16]
 80042e8:	4313      	orrs	r3, r2
 80042ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	699b      	ldr	r3, [r3, #24]
 80042f0:	009b      	lsls	r3, r3, #2
 80042f2:	693a      	ldr	r2, [r7, #16]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	693a      	ldr	r2, [r7, #16]
 80042fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	68fa      	ldr	r2, [r7, #12]
 8004302:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	685a      	ldr	r2, [r3, #4]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	697a      	ldr	r2, [r7, #20]
 8004310:	621a      	str	r2, [r3, #32]
}
 8004312:	bf00      	nop
 8004314:	371c      	adds	r7, #28
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	40012c00 	.word	0x40012c00
 8004324:	40013400 	.word	0x40013400
 8004328:	40015000 	.word	0x40015000
 800432c:	40014000 	.word	0x40014000
 8004330:	40014400 	.word	0x40014400
 8004334:	40014800 	.word	0x40014800

08004338 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004338:	b480      	push	{r7}
 800433a:	b087      	sub	sp, #28
 800433c:	af00      	add	r7, sp, #0
 800433e:	6078      	str	r0, [r7, #4]
 8004340:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6a1b      	ldr	r3, [r3, #32]
 8004346:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a1b      	ldr	r3, [r3, #32]
 8004352:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	69db      	ldr	r3, [r3, #28]
 800435e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800436a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f023 0303 	bic.w	r3, r3, #3
 8004372:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68fa      	ldr	r2, [r7, #12]
 800437a:	4313      	orrs	r3, r2
 800437c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800437e:	697b      	ldr	r3, [r7, #20]
 8004380:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004384:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	021b      	lsls	r3, r3, #8
 800438c:	697a      	ldr	r2, [r7, #20]
 800438e:	4313      	orrs	r3, r2
 8004390:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a2b      	ldr	r2, [pc, #172]	; (8004444 <TIM_OC3_SetConfig+0x10c>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d007      	beq.n	80043aa <TIM_OC3_SetConfig+0x72>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a2a      	ldr	r2, [pc, #168]	; (8004448 <TIM_OC3_SetConfig+0x110>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d003      	beq.n	80043aa <TIM_OC3_SetConfig+0x72>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a29      	ldr	r2, [pc, #164]	; (800444c <TIM_OC3_SetConfig+0x114>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d10d      	bne.n	80043c6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80043b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	68db      	ldr	r3, [r3, #12]
 80043b6:	021b      	lsls	r3, r3, #8
 80043b8:	697a      	ldr	r2, [r7, #20]
 80043ba:	4313      	orrs	r3, r2
 80043bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80043c4:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a1e      	ldr	r2, [pc, #120]	; (8004444 <TIM_OC3_SetConfig+0x10c>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d013      	beq.n	80043f6 <TIM_OC3_SetConfig+0xbe>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a1d      	ldr	r2, [pc, #116]	; (8004448 <TIM_OC3_SetConfig+0x110>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d00f      	beq.n	80043f6 <TIM_OC3_SetConfig+0xbe>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	4a1d      	ldr	r2, [pc, #116]	; (8004450 <TIM_OC3_SetConfig+0x118>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d00b      	beq.n	80043f6 <TIM_OC3_SetConfig+0xbe>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	4a1c      	ldr	r2, [pc, #112]	; (8004454 <TIM_OC3_SetConfig+0x11c>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d007      	beq.n	80043f6 <TIM_OC3_SetConfig+0xbe>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4a1b      	ldr	r2, [pc, #108]	; (8004458 <TIM_OC3_SetConfig+0x120>)
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d003      	beq.n	80043f6 <TIM_OC3_SetConfig+0xbe>
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	4a16      	ldr	r2, [pc, #88]	; (800444c <TIM_OC3_SetConfig+0x114>)
 80043f2:	4293      	cmp	r3, r2
 80043f4:	d113      	bne.n	800441e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004404:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004406:	683b      	ldr	r3, [r7, #0]
 8004408:	695b      	ldr	r3, [r3, #20]
 800440a:	011b      	lsls	r3, r3, #4
 800440c:	693a      	ldr	r2, [r7, #16]
 800440e:	4313      	orrs	r3, r2
 8004410:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	699b      	ldr	r3, [r3, #24]
 8004416:	011b      	lsls	r3, r3, #4
 8004418:	693a      	ldr	r2, [r7, #16]
 800441a:	4313      	orrs	r3, r2
 800441c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	693a      	ldr	r2, [r7, #16]
 8004422:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	68fa      	ldr	r2, [r7, #12]
 8004428:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	685a      	ldr	r2, [r3, #4]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	697a      	ldr	r2, [r7, #20]
 8004436:	621a      	str	r2, [r3, #32]
}
 8004438:	bf00      	nop
 800443a:	371c      	adds	r7, #28
 800443c:	46bd      	mov	sp, r7
 800443e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004442:	4770      	bx	lr
 8004444:	40012c00 	.word	0x40012c00
 8004448:	40013400 	.word	0x40013400
 800444c:	40015000 	.word	0x40015000
 8004450:	40014000 	.word	0x40014000
 8004454:	40014400 	.word	0x40014400
 8004458:	40014800 	.word	0x40014800

0800445c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800445c:	b480      	push	{r7}
 800445e:	b087      	sub	sp, #28
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a1b      	ldr	r3, [r3, #32]
 800446a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a1b      	ldr	r3, [r3, #32]
 8004476:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	69db      	ldr	r3, [r3, #28]
 8004482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800448a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800448e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004496:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	021b      	lsls	r3, r3, #8
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	4313      	orrs	r3, r2
 80044a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80044aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	031b      	lsls	r3, r3, #12
 80044b2:	693a      	ldr	r2, [r7, #16]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a1a      	ldr	r2, [pc, #104]	; (8004524 <TIM_OC4_SetConfig+0xc8>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d013      	beq.n	80044e8 <TIM_OC4_SetConfig+0x8c>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a19      	ldr	r2, [pc, #100]	; (8004528 <TIM_OC4_SetConfig+0xcc>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d00f      	beq.n	80044e8 <TIM_OC4_SetConfig+0x8c>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a18      	ldr	r2, [pc, #96]	; (800452c <TIM_OC4_SetConfig+0xd0>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d00b      	beq.n	80044e8 <TIM_OC4_SetConfig+0x8c>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4a17      	ldr	r2, [pc, #92]	; (8004530 <TIM_OC4_SetConfig+0xd4>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d007      	beq.n	80044e8 <TIM_OC4_SetConfig+0x8c>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	4a16      	ldr	r2, [pc, #88]	; (8004534 <TIM_OC4_SetConfig+0xd8>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d003      	beq.n	80044e8 <TIM_OC4_SetConfig+0x8c>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	4a15      	ldr	r2, [pc, #84]	; (8004538 <TIM_OC4_SetConfig+0xdc>)
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d109      	bne.n	80044fc <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80044ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	695b      	ldr	r3, [r3, #20]
 80044f4:	019b      	lsls	r3, r3, #6
 80044f6:	697a      	ldr	r2, [r7, #20]
 80044f8:	4313      	orrs	r3, r2
 80044fa:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	697a      	ldr	r2, [r7, #20]
 8004500:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	68fa      	ldr	r2, [r7, #12]
 8004506:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	685a      	ldr	r2, [r3, #4]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	693a      	ldr	r2, [r7, #16]
 8004514:	621a      	str	r2, [r3, #32]
}
 8004516:	bf00      	nop
 8004518:	371c      	adds	r7, #28
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	40012c00 	.word	0x40012c00
 8004528:	40013400 	.word	0x40013400
 800452c:	40014000 	.word	0x40014000
 8004530:	40014400 	.word	0x40014400
 8004534:	40014800 	.word	0x40014800
 8004538:	40015000 	.word	0x40015000

0800453c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800453c:	b480      	push	{r7}
 800453e:	b087      	sub	sp, #28
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	6a1b      	ldr	r3, [r3, #32]
 800454a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a1b      	ldr	r3, [r3, #32]
 8004556:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800456a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800456e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68fa      	ldr	r2, [r7, #12]
 8004576:	4313      	orrs	r3, r2
 8004578:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004580:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	041b      	lsls	r3, r3, #16
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	4313      	orrs	r3, r2
 800458c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a19      	ldr	r2, [pc, #100]	; (80045f8 <TIM_OC5_SetConfig+0xbc>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d013      	beq.n	80045be <TIM_OC5_SetConfig+0x82>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a18      	ldr	r2, [pc, #96]	; (80045fc <TIM_OC5_SetConfig+0xc0>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d00f      	beq.n	80045be <TIM_OC5_SetConfig+0x82>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a17      	ldr	r2, [pc, #92]	; (8004600 <TIM_OC5_SetConfig+0xc4>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d00b      	beq.n	80045be <TIM_OC5_SetConfig+0x82>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a16      	ldr	r2, [pc, #88]	; (8004604 <TIM_OC5_SetConfig+0xc8>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d007      	beq.n	80045be <TIM_OC5_SetConfig+0x82>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a15      	ldr	r2, [pc, #84]	; (8004608 <TIM_OC5_SetConfig+0xcc>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d003      	beq.n	80045be <TIM_OC5_SetConfig+0x82>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a14      	ldr	r2, [pc, #80]	; (800460c <TIM_OC5_SetConfig+0xd0>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d109      	bne.n	80045d2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045c4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	695b      	ldr	r3, [r3, #20]
 80045ca:	021b      	lsls	r3, r3, #8
 80045cc:	697a      	ldr	r2, [r7, #20]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	697a      	ldr	r2, [r7, #20]
 80045d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	68fa      	ldr	r2, [r7, #12]
 80045dc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	685a      	ldr	r2, [r3, #4]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	693a      	ldr	r2, [r7, #16]
 80045ea:	621a      	str	r2, [r3, #32]
}
 80045ec:	bf00      	nop
 80045ee:	371c      	adds	r7, #28
 80045f0:	46bd      	mov	sp, r7
 80045f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f6:	4770      	bx	lr
 80045f8:	40012c00 	.word	0x40012c00
 80045fc:	40013400 	.word	0x40013400
 8004600:	40014000 	.word	0x40014000
 8004604:	40014400 	.word	0x40014400
 8004608:	40014800 	.word	0x40014800
 800460c:	40015000 	.word	0x40015000

08004610 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004610:	b480      	push	{r7}
 8004612:	b087      	sub	sp, #28
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6a1b      	ldr	r3, [r3, #32]
 800461e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a1b      	ldr	r3, [r3, #32]
 800462a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004636:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800463e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004642:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	021b      	lsls	r3, r3, #8
 800464a:	68fa      	ldr	r2, [r7, #12]
 800464c:	4313      	orrs	r3, r2
 800464e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004656:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	051b      	lsls	r3, r3, #20
 800465e:	693a      	ldr	r2, [r7, #16]
 8004660:	4313      	orrs	r3, r2
 8004662:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	4a1a      	ldr	r2, [pc, #104]	; (80046d0 <TIM_OC6_SetConfig+0xc0>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d013      	beq.n	8004694 <TIM_OC6_SetConfig+0x84>
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	4a19      	ldr	r2, [pc, #100]	; (80046d4 <TIM_OC6_SetConfig+0xc4>)
 8004670:	4293      	cmp	r3, r2
 8004672:	d00f      	beq.n	8004694 <TIM_OC6_SetConfig+0x84>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	4a18      	ldr	r2, [pc, #96]	; (80046d8 <TIM_OC6_SetConfig+0xc8>)
 8004678:	4293      	cmp	r3, r2
 800467a:	d00b      	beq.n	8004694 <TIM_OC6_SetConfig+0x84>
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	4a17      	ldr	r2, [pc, #92]	; (80046dc <TIM_OC6_SetConfig+0xcc>)
 8004680:	4293      	cmp	r3, r2
 8004682:	d007      	beq.n	8004694 <TIM_OC6_SetConfig+0x84>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	4a16      	ldr	r2, [pc, #88]	; (80046e0 <TIM_OC6_SetConfig+0xd0>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d003      	beq.n	8004694 <TIM_OC6_SetConfig+0x84>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4a15      	ldr	r2, [pc, #84]	; (80046e4 <TIM_OC6_SetConfig+0xd4>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d109      	bne.n	80046a8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800469a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	695b      	ldr	r3, [r3, #20]
 80046a0:	029b      	lsls	r3, r3, #10
 80046a2:	697a      	ldr	r2, [r7, #20]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	697a      	ldr	r2, [r7, #20]
 80046ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	68fa      	ldr	r2, [r7, #12]
 80046b2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	621a      	str	r2, [r3, #32]
}
 80046c2:	bf00      	nop
 80046c4:	371c      	adds	r7, #28
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	40012c00 	.word	0x40012c00
 80046d4:	40013400 	.word	0x40013400
 80046d8:	40014000 	.word	0x40014000
 80046dc:	40014400 	.word	0x40014400
 80046e0:	40014800 	.word	0x40014800
 80046e4:	40015000 	.word	0x40015000

080046e8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b087      	sub	sp, #28
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	60f8      	str	r0, [r7, #12]
 80046f0:	60b9      	str	r1, [r7, #8]
 80046f2:	607a      	str	r2, [r7, #4]
 80046f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6a1b      	ldr	r3, [r3, #32]
 80046fa:	f023 0201 	bic.w	r2, r3, #1
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	6a1b      	ldr	r3, [r3, #32]
 800470c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	4a26      	ldr	r2, [pc, #152]	; (80047ac <TIM_TI1_SetConfig+0xc4>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d017      	beq.n	8004746 <TIM_TI1_SetConfig+0x5e>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800471c:	d013      	beq.n	8004746 <TIM_TI1_SetConfig+0x5e>
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	4a23      	ldr	r2, [pc, #140]	; (80047b0 <TIM_TI1_SetConfig+0xc8>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d00f      	beq.n	8004746 <TIM_TI1_SetConfig+0x5e>
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	4a22      	ldr	r2, [pc, #136]	; (80047b4 <TIM_TI1_SetConfig+0xcc>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d00b      	beq.n	8004746 <TIM_TI1_SetConfig+0x5e>
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	4a21      	ldr	r2, [pc, #132]	; (80047b8 <TIM_TI1_SetConfig+0xd0>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d007      	beq.n	8004746 <TIM_TI1_SetConfig+0x5e>
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	4a20      	ldr	r2, [pc, #128]	; (80047bc <TIM_TI1_SetConfig+0xd4>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d003      	beq.n	8004746 <TIM_TI1_SetConfig+0x5e>
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	4a1f      	ldr	r2, [pc, #124]	; (80047c0 <TIM_TI1_SetConfig+0xd8>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d101      	bne.n	800474a <TIM_TI1_SetConfig+0x62>
 8004746:	2301      	movs	r3, #1
 8004748:	e000      	b.n	800474c <TIM_TI1_SetConfig+0x64>
 800474a:	2300      	movs	r3, #0
 800474c:	2b00      	cmp	r3, #0
 800474e:	d008      	beq.n	8004762 <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	f023 0303 	bic.w	r3, r3, #3
 8004756:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004758:	697a      	ldr	r2, [r7, #20]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4313      	orrs	r3, r2
 800475e:	617b      	str	r3, [r7, #20]
 8004760:	e003      	b.n	800476a <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	f043 0301 	orr.w	r3, r3, #1
 8004768:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004770:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	011b      	lsls	r3, r3, #4
 8004776:	b2db      	uxtb	r3, r3
 8004778:	697a      	ldr	r2, [r7, #20]
 800477a:	4313      	orrs	r3, r2
 800477c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	f023 030a 	bic.w	r3, r3, #10
 8004784:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	f003 030a 	and.w	r3, r3, #10
 800478c:	693a      	ldr	r2, [r7, #16]
 800478e:	4313      	orrs	r3, r2
 8004790:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	697a      	ldr	r2, [r7, #20]
 8004796:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	693a      	ldr	r2, [r7, #16]
 800479c:	621a      	str	r2, [r3, #32]
}
 800479e:	bf00      	nop
 80047a0:	371c      	adds	r7, #28
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr
 80047aa:	bf00      	nop
 80047ac:	40012c00 	.word	0x40012c00
 80047b0:	40000400 	.word	0x40000400
 80047b4:	40000800 	.word	0x40000800
 80047b8:	40013400 	.word	0x40013400
 80047bc:	40014000 	.word	0x40014000
 80047c0:	40015000 	.word	0x40015000

080047c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047c4:	b480      	push	{r7}
 80047c6:	b087      	sub	sp, #28
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	6a1b      	ldr	r3, [r3, #32]
 80047d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	f023 0201 	bic.w	r2, r3, #1
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80047ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	011b      	lsls	r3, r3, #4
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	f023 030a 	bic.w	r3, r3, #10
 8004800:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004802:	697a      	ldr	r2, [r7, #20]
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	4313      	orrs	r3, r2
 8004808:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	693a      	ldr	r2, [r7, #16]
 800480e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	697a      	ldr	r2, [r7, #20]
 8004814:	621a      	str	r2, [r3, #32]
}
 8004816:	bf00      	nop
 8004818:	371c      	adds	r7, #28
 800481a:	46bd      	mov	sp, r7
 800481c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004820:	4770      	bx	lr

08004822 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004822:	b480      	push	{r7}
 8004824:	b087      	sub	sp, #28
 8004826:	af00      	add	r7, sp, #0
 8004828:	60f8      	str	r0, [r7, #12]
 800482a:	60b9      	str	r1, [r7, #8]
 800482c:	607a      	str	r2, [r7, #4]
 800482e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6a1b      	ldr	r3, [r3, #32]
 8004834:	f023 0210 	bic.w	r2, r3, #16
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	6a1b      	ldr	r3, [r3, #32]
 8004846:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004848:	697b      	ldr	r3, [r7, #20]
 800484a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800484e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	021b      	lsls	r3, r3, #8
 8004854:	697a      	ldr	r2, [r7, #20]
 8004856:	4313      	orrs	r3, r2
 8004858:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004860:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	031b      	lsls	r3, r3, #12
 8004866:	b29b      	uxth	r3, r3
 8004868:	697a      	ldr	r2, [r7, #20]
 800486a:	4313      	orrs	r3, r2
 800486c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004874:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	011b      	lsls	r3, r3, #4
 800487a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	4313      	orrs	r3, r2
 8004882:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	697a      	ldr	r2, [r7, #20]
 8004888:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	693a      	ldr	r2, [r7, #16]
 800488e:	621a      	str	r2, [r3, #32]
}
 8004890:	bf00      	nop
 8004892:	371c      	adds	r7, #28
 8004894:	46bd      	mov	sp, r7
 8004896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489a:	4770      	bx	lr

0800489c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800489c:	b480      	push	{r7}
 800489e:	b087      	sub	sp, #28
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6a1b      	ldr	r3, [r3, #32]
 80048ac:	f023 0210 	bic.w	r2, r3, #16
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	699b      	ldr	r3, [r3, #24]
 80048b8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80048c6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	031b      	lsls	r3, r3, #12
 80048cc:	697a      	ldr	r2, [r7, #20]
 80048ce:	4313      	orrs	r3, r2
 80048d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80048d8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80048da:	68bb      	ldr	r3, [r7, #8]
 80048dc:	011b      	lsls	r3, r3, #4
 80048de:	693a      	ldr	r2, [r7, #16]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	697a      	ldr	r2, [r7, #20]
 80048e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	693a      	ldr	r2, [r7, #16]
 80048ee:	621a      	str	r2, [r3, #32]
}
 80048f0:	bf00      	nop
 80048f2:	371c      	adds	r7, #28
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr

080048fc <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b087      	sub	sp, #28
 8004900:	af00      	add	r7, sp, #0
 8004902:	60f8      	str	r0, [r7, #12]
 8004904:	60b9      	str	r1, [r7, #8]
 8004906:	607a      	str	r2, [r7, #4]
 8004908:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6a1b      	ldr	r3, [r3, #32]
 800490e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	69db      	ldr	r3, [r3, #28]
 800491a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6a1b      	ldr	r3, [r3, #32]
 8004920:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	f023 0303 	bic.w	r3, r3, #3
 8004928:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800492a:	697a      	ldr	r2, [r7, #20]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4313      	orrs	r3, r2
 8004930:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004938:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	011b      	lsls	r3, r3, #4
 800493e:	b2db      	uxtb	r3, r3
 8004940:	697a      	ldr	r2, [r7, #20]
 8004942:	4313      	orrs	r3, r2
 8004944:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004946:	693b      	ldr	r3, [r7, #16]
 8004948:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800494c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	021b      	lsls	r3, r3, #8
 8004952:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004956:	693a      	ldr	r2, [r7, #16]
 8004958:	4313      	orrs	r3, r2
 800495a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	697a      	ldr	r2, [r7, #20]
 8004960:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	693a      	ldr	r2, [r7, #16]
 8004966:	621a      	str	r2, [r3, #32]
}
 8004968:	bf00      	nop
 800496a:	371c      	adds	r7, #28
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004974:	b480      	push	{r7}
 8004976:	b087      	sub	sp, #28
 8004978:	af00      	add	r7, sp, #0
 800497a:	60f8      	str	r0, [r7, #12]
 800497c:	60b9      	str	r1, [r7, #8]
 800497e:	607a      	str	r2, [r7, #4]
 8004980:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	6a1b      	ldr	r3, [r3, #32]
 8004986:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	69db      	ldr	r3, [r3, #28]
 8004992:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6a1b      	ldr	r3, [r3, #32]
 8004998:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80049a0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	021b      	lsls	r3, r3, #8
 80049a6:	697a      	ldr	r2, [r7, #20]
 80049a8:	4313      	orrs	r3, r2
 80049aa:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80049b2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	031b      	lsls	r3, r3, #12
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	697a      	ldr	r2, [r7, #20]
 80049bc:	4313      	orrs	r3, r2
 80049be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80049c0:	693b      	ldr	r3, [r7, #16]
 80049c2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80049c6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	031b      	lsls	r3, r3, #12
 80049cc:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80049d0:	693a      	ldr	r2, [r7, #16]
 80049d2:	4313      	orrs	r3, r2
 80049d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	697a      	ldr	r2, [r7, #20]
 80049da:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	693a      	ldr	r2, [r7, #16]
 80049e0:	621a      	str	r2, [r3, #32]
}
 80049e2:	bf00      	nop
 80049e4:	371c      	adds	r7, #28
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr

080049ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80049ee:	b480      	push	{r7}
 80049f0:	b085      	sub	sp, #20
 80049f2:	af00      	add	r7, sp, #0
 80049f4:	6078      	str	r0, [r7, #4]
 80049f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a06:	683a      	ldr	r2, [r7, #0]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	f043 0307 	orr.w	r3, r3, #7
 8004a10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	68fa      	ldr	r2, [r7, #12]
 8004a16:	609a      	str	r2, [r3, #8]
}
 8004a18:	bf00      	nop
 8004a1a:	3714      	adds	r7, #20
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a22:	4770      	bx	lr

08004a24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b087      	sub	sp, #28
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]
 8004a30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a38:	697b      	ldr	r3, [r7, #20]
 8004a3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	021a      	lsls	r2, r3, #8
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	431a      	orrs	r2, r3
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	697a      	ldr	r2, [r7, #20]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	697a      	ldr	r2, [r7, #20]
 8004a56:	609a      	str	r2, [r3, #8]
}
 8004a58:	bf00      	nop
 8004a5a:	371c      	adds	r7, #28
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a62:	4770      	bx	lr

08004a64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a64:	b480      	push	{r7}
 8004a66:	b087      	sub	sp, #28
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	f003 031f 	and.w	r3, r3, #31
 8004a76:	2201      	movs	r2, #1
 8004a78:	fa02 f303 	lsl.w	r3, r2, r3
 8004a7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6a1a      	ldr	r2, [r3, #32]
 8004a82:	697b      	ldr	r3, [r7, #20]
 8004a84:	43db      	mvns	r3, r3
 8004a86:	401a      	ands	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6a1a      	ldr	r2, [r3, #32]
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	f003 031f 	and.w	r3, r3, #31
 8004a96:	6879      	ldr	r1, [r7, #4]
 8004a98:	fa01 f303 	lsl.w	r3, r1, r3
 8004a9c:	431a      	orrs	r2, r3
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	621a      	str	r2, [r3, #32]
}
 8004aa2:	bf00      	nop
 8004aa4:	371c      	adds	r7, #28
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
	...

08004ab0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b085      	sub	sp, #20
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d101      	bne.n	8004ac8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004ac4:	2302      	movs	r3, #2
 8004ac6:	e06d      	b.n	8004ba4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2202      	movs	r2, #2
 8004ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a30      	ldr	r2, [pc, #192]	; (8004bb0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004aee:	4293      	cmp	r3, r2
 8004af0:	d009      	beq.n	8004b06 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a2f      	ldr	r2, [pc, #188]	; (8004bb4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004af8:	4293      	cmp	r3, r2
 8004afa:	d004      	beq.n	8004b06 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a2d      	ldr	r2, [pc, #180]	; (8004bb8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d108      	bne.n	8004b18 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004b0c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	68fa      	ldr	r2, [r7, #12]
 8004b14:	4313      	orrs	r3, r2
 8004b16:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	4313      	orrs	r3, r2
 8004b28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	68fa      	ldr	r2, [r7, #12]
 8004b30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a1e      	ldr	r2, [pc, #120]	; (8004bb0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d01d      	beq.n	8004b78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b44:	d018      	beq.n	8004b78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a1c      	ldr	r2, [pc, #112]	; (8004bbc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d013      	beq.n	8004b78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	4a1a      	ldr	r2, [pc, #104]	; (8004bc0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004b56:	4293      	cmp	r3, r2
 8004b58:	d00e      	beq.n	8004b78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a15      	ldr	r2, [pc, #84]	; (8004bb4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d009      	beq.n	8004b78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	4a16      	ldr	r2, [pc, #88]	; (8004bc4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d004      	beq.n	8004b78 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4a11      	ldr	r2, [pc, #68]	; (8004bb8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004b74:	4293      	cmp	r3, r2
 8004b76:	d10c      	bne.n	8004b92 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b7e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	68ba      	ldr	r2, [r7, #8]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	68ba      	ldr	r2, [r7, #8]
 8004b90:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	2201      	movs	r2, #1
 8004b96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3714      	adds	r7, #20
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr
 8004bb0:	40012c00 	.word	0x40012c00
 8004bb4:	40013400 	.word	0x40013400
 8004bb8:	40015000 	.word	0x40015000
 8004bbc:	40000400 	.word	0x40000400
 8004bc0:	40000800 	.word	0x40000800
 8004bc4:	40014000 	.word	0x40014000

08004bc8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b082      	sub	sp, #8
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d101      	bne.n	8004bda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	e040      	b.n	8004c5c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d106      	bne.n	8004bf0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bea:	6878      	ldr	r0, [r7, #4]
 8004bec:	f7fc fad0 	bl	8001190 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2224      	movs	r2, #36	; 0x24
 8004bf4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	681a      	ldr	r2, [r3, #0]
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f022 0201 	bic.w	r2, r2, #1
 8004c04:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f000 f8b6 	bl	8004d78 <UART_SetConfig>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d101      	bne.n	8004c16 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004c12:	2301      	movs	r3, #1
 8004c14:	e022      	b.n	8004c5c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d002      	beq.n	8004c24 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f000 fa7e 	bl	8005120 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	685a      	ldr	r2, [r3, #4]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004c32:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	689a      	ldr	r2, [r3, #8]
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c42:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f042 0201 	orr.w	r2, r2, #1
 8004c52:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f000 fb05 	bl	8005264 <UART_CheckIdleState>
 8004c5a:	4603      	mov	r3, r0
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3708      	adds	r7, #8
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}

08004c64 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b08a      	sub	sp, #40	; 0x28
 8004c68:	af02      	add	r7, sp, #8
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	603b      	str	r3, [r7, #0]
 8004c70:	4613      	mov	r3, r2
 8004c72:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004c78:	2b20      	cmp	r3, #32
 8004c7a:	d178      	bne.n	8004d6e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d002      	beq.n	8004c88 <HAL_UART_Transmit+0x24>
 8004c82:	88fb      	ldrh	r3, [r7, #6]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d101      	bne.n	8004c8c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e071      	b.n	8004d70 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2221      	movs	r2, #33	; 0x21
 8004c98:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c9a:	f7fc fc41 	bl	8001520 <HAL_GetTick>
 8004c9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	88fa      	ldrh	r2, [r7, #6]
 8004ca4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	88fa      	ldrh	r2, [r7, #6]
 8004cac:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cb8:	d108      	bne.n	8004ccc <HAL_UART_Transmit+0x68>
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	691b      	ldr	r3, [r3, #16]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d104      	bne.n	8004ccc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	61bb      	str	r3, [r7, #24]
 8004cca:	e003      	b.n	8004cd4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004cd4:	e030      	b.n	8004d38 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	9300      	str	r3, [sp, #0]
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	2180      	movs	r1, #128	; 0x80
 8004ce0:	68f8      	ldr	r0, [r7, #12]
 8004ce2:	f000 fb67 	bl	80053b4 <UART_WaitOnFlagUntilTimeout>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d004      	beq.n	8004cf6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2220      	movs	r2, #32
 8004cf0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004cf2:	2303      	movs	r3, #3
 8004cf4:	e03c      	b.n	8004d70 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d10b      	bne.n	8004d14 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004cfc:	69bb      	ldr	r3, [r7, #24]
 8004cfe:	881a      	ldrh	r2, [r3, #0]
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d08:	b292      	uxth	r2, r2
 8004d0a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004d0c:	69bb      	ldr	r3, [r7, #24]
 8004d0e:	3302      	adds	r3, #2
 8004d10:	61bb      	str	r3, [r7, #24]
 8004d12:	e008      	b.n	8004d26 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d14:	69fb      	ldr	r3, [r7, #28]
 8004d16:	781a      	ldrb	r2, [r3, #0]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	b292      	uxth	r2, r2
 8004d1e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	3301      	adds	r3, #1
 8004d24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	3b01      	subs	r3, #1
 8004d30:	b29a      	uxth	r2, r3
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d1c8      	bne.n	8004cd6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	9300      	str	r3, [sp, #0]
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	2140      	movs	r1, #64	; 0x40
 8004d4e:	68f8      	ldr	r0, [r7, #12]
 8004d50:	f000 fb30 	bl	80053b4 <UART_WaitOnFlagUntilTimeout>
 8004d54:	4603      	mov	r3, r0
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d004      	beq.n	8004d64 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2220      	movs	r2, #32
 8004d5e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e005      	b.n	8004d70 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2220      	movs	r2, #32
 8004d68:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	e000      	b.n	8004d70 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004d6e:	2302      	movs	r3, #2
  }
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3720      	adds	r7, #32
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b088      	sub	sp, #32
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d80:	2300      	movs	r3, #0
 8004d82:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	689a      	ldr	r2, [r3, #8]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	431a      	orrs	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	695b      	ldr	r3, [r3, #20]
 8004d92:	431a      	orrs	r2, r3
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	69db      	ldr	r3, [r3, #28]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	4b92      	ldr	r3, [pc, #584]	; (8004fec <UART_SetConfig+0x274>)
 8004da4:	4013      	ands	r3, r2
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	6812      	ldr	r2, [r2, #0]
 8004daa:	6979      	ldr	r1, [r7, #20]
 8004dac:	430b      	orrs	r3, r1
 8004dae:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	68da      	ldr	r2, [r3, #12]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	699b      	ldr	r3, [r3, #24]
 8004dca:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6a1b      	ldr	r3, [r3, #32]
 8004dd0:	697a      	ldr	r2, [r7, #20]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	697a      	ldr	r2, [r7, #20]
 8004de6:	430a      	orrs	r2, r1
 8004de8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a80      	ldr	r2, [pc, #512]	; (8004ff0 <UART_SetConfig+0x278>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d120      	bne.n	8004e36 <UART_SetConfig+0xbe>
 8004df4:	4b7f      	ldr	r3, [pc, #508]	; (8004ff4 <UART_SetConfig+0x27c>)
 8004df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004df8:	f003 0303 	and.w	r3, r3, #3
 8004dfc:	2b03      	cmp	r3, #3
 8004dfe:	d817      	bhi.n	8004e30 <UART_SetConfig+0xb8>
 8004e00:	a201      	add	r2, pc, #4	; (adr r2, 8004e08 <UART_SetConfig+0x90>)
 8004e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e06:	bf00      	nop
 8004e08:	08004e19 	.word	0x08004e19
 8004e0c:	08004e25 	.word	0x08004e25
 8004e10:	08004e2b 	.word	0x08004e2b
 8004e14:	08004e1f 	.word	0x08004e1f
 8004e18:	2301      	movs	r3, #1
 8004e1a:	77fb      	strb	r3, [r7, #31]
 8004e1c:	e0b5      	b.n	8004f8a <UART_SetConfig+0x212>
 8004e1e:	2302      	movs	r3, #2
 8004e20:	77fb      	strb	r3, [r7, #31]
 8004e22:	e0b2      	b.n	8004f8a <UART_SetConfig+0x212>
 8004e24:	2304      	movs	r3, #4
 8004e26:	77fb      	strb	r3, [r7, #31]
 8004e28:	e0af      	b.n	8004f8a <UART_SetConfig+0x212>
 8004e2a:	2308      	movs	r3, #8
 8004e2c:	77fb      	strb	r3, [r7, #31]
 8004e2e:	e0ac      	b.n	8004f8a <UART_SetConfig+0x212>
 8004e30:	2310      	movs	r3, #16
 8004e32:	77fb      	strb	r3, [r7, #31]
 8004e34:	e0a9      	b.n	8004f8a <UART_SetConfig+0x212>
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a6f      	ldr	r2, [pc, #444]	; (8004ff8 <UART_SetConfig+0x280>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d124      	bne.n	8004e8a <UART_SetConfig+0x112>
 8004e40:	4b6c      	ldr	r3, [pc, #432]	; (8004ff4 <UART_SetConfig+0x27c>)
 8004e42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e44:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e48:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004e4c:	d011      	beq.n	8004e72 <UART_SetConfig+0xfa>
 8004e4e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004e52:	d817      	bhi.n	8004e84 <UART_SetConfig+0x10c>
 8004e54:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e58:	d011      	beq.n	8004e7e <UART_SetConfig+0x106>
 8004e5a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e5e:	d811      	bhi.n	8004e84 <UART_SetConfig+0x10c>
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d003      	beq.n	8004e6c <UART_SetConfig+0xf4>
 8004e64:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e68:	d006      	beq.n	8004e78 <UART_SetConfig+0x100>
 8004e6a:	e00b      	b.n	8004e84 <UART_SetConfig+0x10c>
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	77fb      	strb	r3, [r7, #31]
 8004e70:	e08b      	b.n	8004f8a <UART_SetConfig+0x212>
 8004e72:	2302      	movs	r3, #2
 8004e74:	77fb      	strb	r3, [r7, #31]
 8004e76:	e088      	b.n	8004f8a <UART_SetConfig+0x212>
 8004e78:	2304      	movs	r3, #4
 8004e7a:	77fb      	strb	r3, [r7, #31]
 8004e7c:	e085      	b.n	8004f8a <UART_SetConfig+0x212>
 8004e7e:	2308      	movs	r3, #8
 8004e80:	77fb      	strb	r3, [r7, #31]
 8004e82:	e082      	b.n	8004f8a <UART_SetConfig+0x212>
 8004e84:	2310      	movs	r3, #16
 8004e86:	77fb      	strb	r3, [r7, #31]
 8004e88:	e07f      	b.n	8004f8a <UART_SetConfig+0x212>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a5b      	ldr	r2, [pc, #364]	; (8004ffc <UART_SetConfig+0x284>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d124      	bne.n	8004ede <UART_SetConfig+0x166>
 8004e94:	4b57      	ldr	r3, [pc, #348]	; (8004ff4 <UART_SetConfig+0x27c>)
 8004e96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e98:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8004e9c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004ea0:	d011      	beq.n	8004ec6 <UART_SetConfig+0x14e>
 8004ea2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004ea6:	d817      	bhi.n	8004ed8 <UART_SetConfig+0x160>
 8004ea8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004eac:	d011      	beq.n	8004ed2 <UART_SetConfig+0x15a>
 8004eae:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004eb2:	d811      	bhi.n	8004ed8 <UART_SetConfig+0x160>
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d003      	beq.n	8004ec0 <UART_SetConfig+0x148>
 8004eb8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004ebc:	d006      	beq.n	8004ecc <UART_SetConfig+0x154>
 8004ebe:	e00b      	b.n	8004ed8 <UART_SetConfig+0x160>
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	77fb      	strb	r3, [r7, #31]
 8004ec4:	e061      	b.n	8004f8a <UART_SetConfig+0x212>
 8004ec6:	2302      	movs	r3, #2
 8004ec8:	77fb      	strb	r3, [r7, #31]
 8004eca:	e05e      	b.n	8004f8a <UART_SetConfig+0x212>
 8004ecc:	2304      	movs	r3, #4
 8004ece:	77fb      	strb	r3, [r7, #31]
 8004ed0:	e05b      	b.n	8004f8a <UART_SetConfig+0x212>
 8004ed2:	2308      	movs	r3, #8
 8004ed4:	77fb      	strb	r3, [r7, #31]
 8004ed6:	e058      	b.n	8004f8a <UART_SetConfig+0x212>
 8004ed8:	2310      	movs	r3, #16
 8004eda:	77fb      	strb	r3, [r7, #31]
 8004edc:	e055      	b.n	8004f8a <UART_SetConfig+0x212>
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a47      	ldr	r2, [pc, #284]	; (8005000 <UART_SetConfig+0x288>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d124      	bne.n	8004f32 <UART_SetConfig+0x1ba>
 8004ee8:	4b42      	ldr	r3, [pc, #264]	; (8004ff4 <UART_SetConfig+0x27c>)
 8004eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eec:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004ef0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004ef4:	d011      	beq.n	8004f1a <UART_SetConfig+0x1a2>
 8004ef6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004efa:	d817      	bhi.n	8004f2c <UART_SetConfig+0x1b4>
 8004efc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f00:	d011      	beq.n	8004f26 <UART_SetConfig+0x1ae>
 8004f02:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f06:	d811      	bhi.n	8004f2c <UART_SetConfig+0x1b4>
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d003      	beq.n	8004f14 <UART_SetConfig+0x19c>
 8004f0c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f10:	d006      	beq.n	8004f20 <UART_SetConfig+0x1a8>
 8004f12:	e00b      	b.n	8004f2c <UART_SetConfig+0x1b4>
 8004f14:	2300      	movs	r3, #0
 8004f16:	77fb      	strb	r3, [r7, #31]
 8004f18:	e037      	b.n	8004f8a <UART_SetConfig+0x212>
 8004f1a:	2302      	movs	r3, #2
 8004f1c:	77fb      	strb	r3, [r7, #31]
 8004f1e:	e034      	b.n	8004f8a <UART_SetConfig+0x212>
 8004f20:	2304      	movs	r3, #4
 8004f22:	77fb      	strb	r3, [r7, #31]
 8004f24:	e031      	b.n	8004f8a <UART_SetConfig+0x212>
 8004f26:	2308      	movs	r3, #8
 8004f28:	77fb      	strb	r3, [r7, #31]
 8004f2a:	e02e      	b.n	8004f8a <UART_SetConfig+0x212>
 8004f2c:	2310      	movs	r3, #16
 8004f2e:	77fb      	strb	r3, [r7, #31]
 8004f30:	e02b      	b.n	8004f8a <UART_SetConfig+0x212>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a33      	ldr	r2, [pc, #204]	; (8005004 <UART_SetConfig+0x28c>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d124      	bne.n	8004f86 <UART_SetConfig+0x20e>
 8004f3c:	4b2d      	ldr	r3, [pc, #180]	; (8004ff4 <UART_SetConfig+0x27c>)
 8004f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f40:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004f44:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004f48:	d011      	beq.n	8004f6e <UART_SetConfig+0x1f6>
 8004f4a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004f4e:	d817      	bhi.n	8004f80 <UART_SetConfig+0x208>
 8004f50:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f54:	d011      	beq.n	8004f7a <UART_SetConfig+0x202>
 8004f56:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004f5a:	d811      	bhi.n	8004f80 <UART_SetConfig+0x208>
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d003      	beq.n	8004f68 <UART_SetConfig+0x1f0>
 8004f60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f64:	d006      	beq.n	8004f74 <UART_SetConfig+0x1fc>
 8004f66:	e00b      	b.n	8004f80 <UART_SetConfig+0x208>
 8004f68:	2300      	movs	r3, #0
 8004f6a:	77fb      	strb	r3, [r7, #31]
 8004f6c:	e00d      	b.n	8004f8a <UART_SetConfig+0x212>
 8004f6e:	2302      	movs	r3, #2
 8004f70:	77fb      	strb	r3, [r7, #31]
 8004f72:	e00a      	b.n	8004f8a <UART_SetConfig+0x212>
 8004f74:	2304      	movs	r3, #4
 8004f76:	77fb      	strb	r3, [r7, #31]
 8004f78:	e007      	b.n	8004f8a <UART_SetConfig+0x212>
 8004f7a:	2308      	movs	r3, #8
 8004f7c:	77fb      	strb	r3, [r7, #31]
 8004f7e:	e004      	b.n	8004f8a <UART_SetConfig+0x212>
 8004f80:	2310      	movs	r3, #16
 8004f82:	77fb      	strb	r3, [r7, #31]
 8004f84:	e001      	b.n	8004f8a <UART_SetConfig+0x212>
 8004f86:	2310      	movs	r3, #16
 8004f88:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	69db      	ldr	r3, [r3, #28]
 8004f8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f92:	d16b      	bne.n	800506c <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8004f94:	7ffb      	ldrb	r3, [r7, #31]
 8004f96:	2b08      	cmp	r3, #8
 8004f98:	d838      	bhi.n	800500c <UART_SetConfig+0x294>
 8004f9a:	a201      	add	r2, pc, #4	; (adr r2, 8004fa0 <UART_SetConfig+0x228>)
 8004f9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fa0:	08004fc5 	.word	0x08004fc5
 8004fa4:	08004fcd 	.word	0x08004fcd
 8004fa8:	08004fd5 	.word	0x08004fd5
 8004fac:	0800500d 	.word	0x0800500d
 8004fb0:	08004fdb 	.word	0x08004fdb
 8004fb4:	0800500d 	.word	0x0800500d
 8004fb8:	0800500d 	.word	0x0800500d
 8004fbc:	0800500d 	.word	0x0800500d
 8004fc0:	08004fe3 	.word	0x08004fe3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004fc4:	f7fd ff86 	bl	8002ed4 <HAL_RCC_GetPCLK1Freq>
 8004fc8:	61b8      	str	r0, [r7, #24]
        break;
 8004fca:	e024      	b.n	8005016 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004fcc:	f7fd ffa4 	bl	8002f18 <HAL_RCC_GetPCLK2Freq>
 8004fd0:	61b8      	str	r0, [r7, #24]
        break;
 8004fd2:	e020      	b.n	8005016 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fd4:	4b0c      	ldr	r3, [pc, #48]	; (8005008 <UART_SetConfig+0x290>)
 8004fd6:	61bb      	str	r3, [r7, #24]
        break;
 8004fd8:	e01d      	b.n	8005016 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fda:	f7fd ff05 	bl	8002de8 <HAL_RCC_GetSysClockFreq>
 8004fde:	61b8      	str	r0, [r7, #24]
        break;
 8004fe0:	e019      	b.n	8005016 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fe2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fe6:	61bb      	str	r3, [r7, #24]
        break;
 8004fe8:	e015      	b.n	8005016 <UART_SetConfig+0x29e>
 8004fea:	bf00      	nop
 8004fec:	efff69f3 	.word	0xefff69f3
 8004ff0:	40013800 	.word	0x40013800
 8004ff4:	40021000 	.word	0x40021000
 8004ff8:	40004400 	.word	0x40004400
 8004ffc:	40004800 	.word	0x40004800
 8005000:	40004c00 	.word	0x40004c00
 8005004:	40005000 	.word	0x40005000
 8005008:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 800500c:	2300      	movs	r3, #0
 800500e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005010:	2301      	movs	r3, #1
 8005012:	77bb      	strb	r3, [r7, #30]
        break;
 8005014:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005016:	69bb      	ldr	r3, [r7, #24]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d073      	beq.n	8005104 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800501c:	69bb      	ldr	r3, [r7, #24]
 800501e:	005a      	lsls	r2, r3, #1
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	085b      	lsrs	r3, r3, #1
 8005026:	441a      	add	r2, r3
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	685b      	ldr	r3, [r3, #4]
 800502c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005030:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005032:	693b      	ldr	r3, [r7, #16]
 8005034:	2b0f      	cmp	r3, #15
 8005036:	d916      	bls.n	8005066 <UART_SetConfig+0x2ee>
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800503e:	d212      	bcs.n	8005066 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	b29b      	uxth	r3, r3
 8005044:	f023 030f 	bic.w	r3, r3, #15
 8005048:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	085b      	lsrs	r3, r3, #1
 800504e:	b29b      	uxth	r3, r3
 8005050:	f003 0307 	and.w	r3, r3, #7
 8005054:	b29a      	uxth	r2, r3
 8005056:	89fb      	ldrh	r3, [r7, #14]
 8005058:	4313      	orrs	r3, r2
 800505a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	89fa      	ldrh	r2, [r7, #14]
 8005062:	60da      	str	r2, [r3, #12]
 8005064:	e04e      	b.n	8005104 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	77bb      	strb	r3, [r7, #30]
 800506a:	e04b      	b.n	8005104 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800506c:	7ffb      	ldrb	r3, [r7, #31]
 800506e:	2b08      	cmp	r3, #8
 8005070:	d827      	bhi.n	80050c2 <UART_SetConfig+0x34a>
 8005072:	a201      	add	r2, pc, #4	; (adr r2, 8005078 <UART_SetConfig+0x300>)
 8005074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005078:	0800509d 	.word	0x0800509d
 800507c:	080050a5 	.word	0x080050a5
 8005080:	080050ad 	.word	0x080050ad
 8005084:	080050c3 	.word	0x080050c3
 8005088:	080050b3 	.word	0x080050b3
 800508c:	080050c3 	.word	0x080050c3
 8005090:	080050c3 	.word	0x080050c3
 8005094:	080050c3 	.word	0x080050c3
 8005098:	080050bb 	.word	0x080050bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800509c:	f7fd ff1a 	bl	8002ed4 <HAL_RCC_GetPCLK1Freq>
 80050a0:	61b8      	str	r0, [r7, #24]
        break;
 80050a2:	e013      	b.n	80050cc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050a4:	f7fd ff38 	bl	8002f18 <HAL_RCC_GetPCLK2Freq>
 80050a8:	61b8      	str	r0, [r7, #24]
        break;
 80050aa:	e00f      	b.n	80050cc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050ac:	4b1b      	ldr	r3, [pc, #108]	; (800511c <UART_SetConfig+0x3a4>)
 80050ae:	61bb      	str	r3, [r7, #24]
        break;
 80050b0:	e00c      	b.n	80050cc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050b2:	f7fd fe99 	bl	8002de8 <HAL_RCC_GetSysClockFreq>
 80050b6:	61b8      	str	r0, [r7, #24]
        break;
 80050b8:	e008      	b.n	80050cc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050be:	61bb      	str	r3, [r7, #24]
        break;
 80050c0:	e004      	b.n	80050cc <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80050c2:	2300      	movs	r3, #0
 80050c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	77bb      	strb	r3, [r7, #30]
        break;
 80050ca:	bf00      	nop
    }

    if (pclk != 0U)
 80050cc:	69bb      	ldr	r3, [r7, #24]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d018      	beq.n	8005104 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	085a      	lsrs	r2, r3, #1
 80050d8:	69bb      	ldr	r3, [r7, #24]
 80050da:	441a      	add	r2, r3
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	2b0f      	cmp	r3, #15
 80050ea:	d909      	bls.n	8005100 <UART_SetConfig+0x388>
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050f2:	d205      	bcs.n	8005100 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	b29a      	uxth	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	60da      	str	r2, [r3, #12]
 80050fe:	e001      	b.n	8005104 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005110:	7fbb      	ldrb	r3, [r7, #30]
}
 8005112:	4618      	mov	r0, r3
 8005114:	3720      	adds	r7, #32
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	007a1200 	.word	0x007a1200

08005120 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005120:	b480      	push	{r7}
 8005122:	b083      	sub	sp, #12
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800512c:	f003 0301 	and.w	r3, r3, #1
 8005130:	2b00      	cmp	r3, #0
 8005132:	d00a      	beq.n	800514a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	430a      	orrs	r2, r1
 8005148:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d00a      	beq.n	800516c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	430a      	orrs	r2, r1
 800516a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005170:	f003 0304 	and.w	r3, r3, #4
 8005174:	2b00      	cmp	r3, #0
 8005176:	d00a      	beq.n	800518e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	430a      	orrs	r2, r1
 800518c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005192:	f003 0308 	and.w	r3, r3, #8
 8005196:	2b00      	cmp	r3, #0
 8005198:	d00a      	beq.n	80051b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	430a      	orrs	r2, r1
 80051ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051b4:	f003 0310 	and.w	r3, r3, #16
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d00a      	beq.n	80051d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	430a      	orrs	r2, r1
 80051d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d6:	f003 0320 	and.w	r3, r3, #32
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d00a      	beq.n	80051f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	689b      	ldr	r3, [r3, #8]
 80051e4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	430a      	orrs	r2, r1
 80051f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d01a      	beq.n	8005236 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	430a      	orrs	r2, r1
 8005214:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800521a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800521e:	d10a      	bne.n	8005236 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	430a      	orrs	r2, r1
 8005234:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800523e:	2b00      	cmp	r3, #0
 8005240:	d00a      	beq.n	8005258 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	430a      	orrs	r2, r1
 8005256:	605a      	str	r2, [r3, #4]
  }
}
 8005258:	bf00      	nop
 800525a:	370c      	adds	r7, #12
 800525c:	46bd      	mov	sp, r7
 800525e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005262:	4770      	bx	lr

08005264 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b098      	sub	sp, #96	; 0x60
 8005268:	af02      	add	r7, sp, #8
 800526a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2200      	movs	r2, #0
 8005270:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005274:	f7fc f954 	bl	8001520 <HAL_GetTick>
 8005278:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f003 0308 	and.w	r3, r3, #8
 8005284:	2b08      	cmp	r3, #8
 8005286:	d12e      	bne.n	80052e6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005288:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800528c:	9300      	str	r3, [sp, #0]
 800528e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005290:	2200      	movs	r2, #0
 8005292:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f000 f88c 	bl	80053b4 <UART_WaitOnFlagUntilTimeout>
 800529c:	4603      	mov	r3, r0
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d021      	beq.n	80052e6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052aa:	e853 3f00 	ldrex	r3, [r3]
 80052ae:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80052b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80052b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80052b6:	653b      	str	r3, [r7, #80]	; 0x50
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	461a      	mov	r2, r3
 80052be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80052c0:	647b      	str	r3, [r7, #68]	; 0x44
 80052c2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052c4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80052c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80052c8:	e841 2300 	strex	r3, r2, [r1]
 80052cc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80052ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d1e6      	bne.n	80052a2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2220      	movs	r2, #32
 80052d8:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052e2:	2303      	movs	r3, #3
 80052e4:	e062      	b.n	80053ac <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f003 0304 	and.w	r3, r3, #4
 80052f0:	2b04      	cmp	r3, #4
 80052f2:	d149      	bne.n	8005388 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052f4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80052f8:	9300      	str	r3, [sp, #0]
 80052fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80052fc:	2200      	movs	r2, #0
 80052fe:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 f856 	bl	80053b4 <UART_WaitOnFlagUntilTimeout>
 8005308:	4603      	mov	r3, r0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d03c      	beq.n	8005388 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005316:	e853 3f00 	ldrex	r3, [r3]
 800531a:	623b      	str	r3, [r7, #32]
   return(result);
 800531c:	6a3b      	ldr	r3, [r7, #32]
 800531e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005322:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	461a      	mov	r2, r3
 800532a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800532c:	633b      	str	r3, [r7, #48]	; 0x30
 800532e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005330:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005332:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005334:	e841 2300 	strex	r3, r2, [r1]
 8005338:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800533a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800533c:	2b00      	cmp	r3, #0
 800533e:	d1e6      	bne.n	800530e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	3308      	adds	r3, #8
 8005346:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	e853 3f00 	ldrex	r3, [r3]
 800534e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f023 0301 	bic.w	r3, r3, #1
 8005356:	64bb      	str	r3, [r7, #72]	; 0x48
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	3308      	adds	r3, #8
 800535e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005360:	61fa      	str	r2, [r7, #28]
 8005362:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005364:	69b9      	ldr	r1, [r7, #24]
 8005366:	69fa      	ldr	r2, [r7, #28]
 8005368:	e841 2300 	strex	r3, r2, [r1]
 800536c:	617b      	str	r3, [r7, #20]
   return(result);
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d1e5      	bne.n	8005340 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2220      	movs	r2, #32
 8005378:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005384:	2303      	movs	r3, #3
 8005386:	e011      	b.n	80053ac <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2220      	movs	r2, #32
 800538c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2220      	movs	r2, #32
 8005392:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80053aa:	2300      	movs	r3, #0
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3758      	adds	r7, #88	; 0x58
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	60f8      	str	r0, [r7, #12]
 80053bc:	60b9      	str	r1, [r7, #8]
 80053be:	603b      	str	r3, [r7, #0]
 80053c0:	4613      	mov	r3, r2
 80053c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053c4:	e049      	b.n	800545a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053c6:	69bb      	ldr	r3, [r7, #24]
 80053c8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80053cc:	d045      	beq.n	800545a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053ce:	f7fc f8a7 	bl	8001520 <HAL_GetTick>
 80053d2:	4602      	mov	r2, r0
 80053d4:	683b      	ldr	r3, [r7, #0]
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	69ba      	ldr	r2, [r7, #24]
 80053da:	429a      	cmp	r2, r3
 80053dc:	d302      	bcc.n	80053e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d101      	bne.n	80053e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80053e4:	2303      	movs	r3, #3
 80053e6:	e048      	b.n	800547a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0304 	and.w	r3, r3, #4
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d031      	beq.n	800545a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	69db      	ldr	r3, [r3, #28]
 80053fc:	f003 0308 	and.w	r3, r3, #8
 8005400:	2b08      	cmp	r3, #8
 8005402:	d110      	bne.n	8005426 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	2208      	movs	r2, #8
 800540a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f000 f838 	bl	8005482 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2208      	movs	r2, #8
 8005416:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2200      	movs	r2, #0
 800541e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	e029      	b.n	800547a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	69db      	ldr	r3, [r3, #28]
 800542c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005430:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005434:	d111      	bne.n	800545a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800543e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005440:	68f8      	ldr	r0, [r7, #12]
 8005442:	f000 f81e 	bl	8005482 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2220      	movs	r2, #32
 800544a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	2200      	movs	r2, #0
 8005452:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e00f      	b.n	800547a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	69da      	ldr	r2, [r3, #28]
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	4013      	ands	r3, r2
 8005464:	68ba      	ldr	r2, [r7, #8]
 8005466:	429a      	cmp	r2, r3
 8005468:	bf0c      	ite	eq
 800546a:	2301      	moveq	r3, #1
 800546c:	2300      	movne	r3, #0
 800546e:	b2db      	uxtb	r3, r3
 8005470:	461a      	mov	r2, r3
 8005472:	79fb      	ldrb	r3, [r7, #7]
 8005474:	429a      	cmp	r2, r3
 8005476:	d0a6      	beq.n	80053c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005478:	2300      	movs	r3, #0
}
 800547a:	4618      	mov	r0, r3
 800547c:	3710      	adds	r7, #16
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}

08005482 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005482:	b480      	push	{r7}
 8005484:	b095      	sub	sp, #84	; 0x54
 8005486:	af00      	add	r7, sp, #0
 8005488:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005490:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005492:	e853 3f00 	ldrex	r3, [r3]
 8005496:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800549a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800549e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	461a      	mov	r2, r3
 80054a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80054a8:	643b      	str	r3, [r7, #64]	; 0x40
 80054aa:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80054ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80054b0:	e841 2300 	strex	r3, r2, [r1]
 80054b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80054b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d1e6      	bne.n	800548a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	3308      	adds	r3, #8
 80054c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054c4:	6a3b      	ldr	r3, [r7, #32]
 80054c6:	e853 3f00 	ldrex	r3, [r3]
 80054ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	f023 0301 	bic.w	r3, r3, #1
 80054d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	3308      	adds	r3, #8
 80054da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80054de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80054e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054e4:	e841 2300 	strex	r3, r2, [r1]
 80054e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80054ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d1e5      	bne.n	80054bc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d118      	bne.n	800552a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	e853 3f00 	ldrex	r3, [r3]
 8005504:	60bb      	str	r3, [r7, #8]
   return(result);
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	f023 0310 	bic.w	r3, r3, #16
 800550c:	647b      	str	r3, [r7, #68]	; 0x44
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	461a      	mov	r2, r3
 8005514:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005516:	61bb      	str	r3, [r7, #24]
 8005518:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800551a:	6979      	ldr	r1, [r7, #20]
 800551c:	69ba      	ldr	r2, [r7, #24]
 800551e:	e841 2300 	strex	r3, r2, [r1]
 8005522:	613b      	str	r3, [r7, #16]
   return(result);
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d1e6      	bne.n	80054f8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2220      	movs	r2, #32
 800552e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2200      	movs	r2, #0
 800553c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800553e:	bf00      	nop
 8005540:	3754      	adds	r7, #84	; 0x54
 8005542:	46bd      	mov	sp, r7
 8005544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005548:	4770      	bx	lr
	...

0800554c <__errno>:
 800554c:	4b01      	ldr	r3, [pc, #4]	; (8005554 <__errno+0x8>)
 800554e:	6818      	ldr	r0, [r3, #0]
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	2000000c 	.word	0x2000000c

08005558 <__libc_init_array>:
 8005558:	b570      	push	{r4, r5, r6, lr}
 800555a:	4d0d      	ldr	r5, [pc, #52]	; (8005590 <__libc_init_array+0x38>)
 800555c:	4c0d      	ldr	r4, [pc, #52]	; (8005594 <__libc_init_array+0x3c>)
 800555e:	1b64      	subs	r4, r4, r5
 8005560:	10a4      	asrs	r4, r4, #2
 8005562:	2600      	movs	r6, #0
 8005564:	42a6      	cmp	r6, r4
 8005566:	d109      	bne.n	800557c <__libc_init_array+0x24>
 8005568:	4d0b      	ldr	r5, [pc, #44]	; (8005598 <__libc_init_array+0x40>)
 800556a:	4c0c      	ldr	r4, [pc, #48]	; (800559c <__libc_init_array+0x44>)
 800556c:	f002 fd38 	bl	8007fe0 <_init>
 8005570:	1b64      	subs	r4, r4, r5
 8005572:	10a4      	asrs	r4, r4, #2
 8005574:	2600      	movs	r6, #0
 8005576:	42a6      	cmp	r6, r4
 8005578:	d105      	bne.n	8005586 <__libc_init_array+0x2e>
 800557a:	bd70      	pop	{r4, r5, r6, pc}
 800557c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005580:	4798      	blx	r3
 8005582:	3601      	adds	r6, #1
 8005584:	e7ee      	b.n	8005564 <__libc_init_array+0xc>
 8005586:	f855 3b04 	ldr.w	r3, [r5], #4
 800558a:	4798      	blx	r3
 800558c:	3601      	adds	r6, #1
 800558e:	e7f2      	b.n	8005576 <__libc_init_array+0x1e>
 8005590:	0800840c 	.word	0x0800840c
 8005594:	0800840c 	.word	0x0800840c
 8005598:	0800840c 	.word	0x0800840c
 800559c:	08008410 	.word	0x08008410

080055a0 <memset>:
 80055a0:	4402      	add	r2, r0
 80055a2:	4603      	mov	r3, r0
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d100      	bne.n	80055aa <memset+0xa>
 80055a8:	4770      	bx	lr
 80055aa:	f803 1b01 	strb.w	r1, [r3], #1
 80055ae:	e7f9      	b.n	80055a4 <memset+0x4>

080055b0 <__cvt>:
 80055b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055b4:	ec55 4b10 	vmov	r4, r5, d0
 80055b8:	2d00      	cmp	r5, #0
 80055ba:	460e      	mov	r6, r1
 80055bc:	4619      	mov	r1, r3
 80055be:	462b      	mov	r3, r5
 80055c0:	bfbb      	ittet	lt
 80055c2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80055c6:	461d      	movlt	r5, r3
 80055c8:	2300      	movge	r3, #0
 80055ca:	232d      	movlt	r3, #45	; 0x2d
 80055cc:	700b      	strb	r3, [r1, #0]
 80055ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055d0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80055d4:	4691      	mov	r9, r2
 80055d6:	f023 0820 	bic.w	r8, r3, #32
 80055da:	bfbc      	itt	lt
 80055dc:	4622      	movlt	r2, r4
 80055de:	4614      	movlt	r4, r2
 80055e0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80055e4:	d005      	beq.n	80055f2 <__cvt+0x42>
 80055e6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80055ea:	d100      	bne.n	80055ee <__cvt+0x3e>
 80055ec:	3601      	adds	r6, #1
 80055ee:	2102      	movs	r1, #2
 80055f0:	e000      	b.n	80055f4 <__cvt+0x44>
 80055f2:	2103      	movs	r1, #3
 80055f4:	ab03      	add	r3, sp, #12
 80055f6:	9301      	str	r3, [sp, #4]
 80055f8:	ab02      	add	r3, sp, #8
 80055fa:	9300      	str	r3, [sp, #0]
 80055fc:	ec45 4b10 	vmov	d0, r4, r5
 8005600:	4653      	mov	r3, sl
 8005602:	4632      	mov	r2, r6
 8005604:	f000 fccc 	bl	8005fa0 <_dtoa_r>
 8005608:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800560c:	4607      	mov	r7, r0
 800560e:	d102      	bne.n	8005616 <__cvt+0x66>
 8005610:	f019 0f01 	tst.w	r9, #1
 8005614:	d022      	beq.n	800565c <__cvt+0xac>
 8005616:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800561a:	eb07 0906 	add.w	r9, r7, r6
 800561e:	d110      	bne.n	8005642 <__cvt+0x92>
 8005620:	783b      	ldrb	r3, [r7, #0]
 8005622:	2b30      	cmp	r3, #48	; 0x30
 8005624:	d10a      	bne.n	800563c <__cvt+0x8c>
 8005626:	2200      	movs	r2, #0
 8005628:	2300      	movs	r3, #0
 800562a:	4620      	mov	r0, r4
 800562c:	4629      	mov	r1, r5
 800562e:	f7fb fa53 	bl	8000ad8 <__aeabi_dcmpeq>
 8005632:	b918      	cbnz	r0, 800563c <__cvt+0x8c>
 8005634:	f1c6 0601 	rsb	r6, r6, #1
 8005638:	f8ca 6000 	str.w	r6, [sl]
 800563c:	f8da 3000 	ldr.w	r3, [sl]
 8005640:	4499      	add	r9, r3
 8005642:	2200      	movs	r2, #0
 8005644:	2300      	movs	r3, #0
 8005646:	4620      	mov	r0, r4
 8005648:	4629      	mov	r1, r5
 800564a:	f7fb fa45 	bl	8000ad8 <__aeabi_dcmpeq>
 800564e:	b108      	cbz	r0, 8005654 <__cvt+0xa4>
 8005650:	f8cd 900c 	str.w	r9, [sp, #12]
 8005654:	2230      	movs	r2, #48	; 0x30
 8005656:	9b03      	ldr	r3, [sp, #12]
 8005658:	454b      	cmp	r3, r9
 800565a:	d307      	bcc.n	800566c <__cvt+0xbc>
 800565c:	9b03      	ldr	r3, [sp, #12]
 800565e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005660:	1bdb      	subs	r3, r3, r7
 8005662:	4638      	mov	r0, r7
 8005664:	6013      	str	r3, [r2, #0]
 8005666:	b004      	add	sp, #16
 8005668:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800566c:	1c59      	adds	r1, r3, #1
 800566e:	9103      	str	r1, [sp, #12]
 8005670:	701a      	strb	r2, [r3, #0]
 8005672:	e7f0      	b.n	8005656 <__cvt+0xa6>

08005674 <__exponent>:
 8005674:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005676:	4603      	mov	r3, r0
 8005678:	2900      	cmp	r1, #0
 800567a:	bfb8      	it	lt
 800567c:	4249      	neglt	r1, r1
 800567e:	f803 2b02 	strb.w	r2, [r3], #2
 8005682:	bfb4      	ite	lt
 8005684:	222d      	movlt	r2, #45	; 0x2d
 8005686:	222b      	movge	r2, #43	; 0x2b
 8005688:	2909      	cmp	r1, #9
 800568a:	7042      	strb	r2, [r0, #1]
 800568c:	dd2a      	ble.n	80056e4 <__exponent+0x70>
 800568e:	f10d 0407 	add.w	r4, sp, #7
 8005692:	46a4      	mov	ip, r4
 8005694:	270a      	movs	r7, #10
 8005696:	46a6      	mov	lr, r4
 8005698:	460a      	mov	r2, r1
 800569a:	fb91 f6f7 	sdiv	r6, r1, r7
 800569e:	fb07 1516 	mls	r5, r7, r6, r1
 80056a2:	3530      	adds	r5, #48	; 0x30
 80056a4:	2a63      	cmp	r2, #99	; 0x63
 80056a6:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80056aa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80056ae:	4631      	mov	r1, r6
 80056b0:	dcf1      	bgt.n	8005696 <__exponent+0x22>
 80056b2:	3130      	adds	r1, #48	; 0x30
 80056b4:	f1ae 0502 	sub.w	r5, lr, #2
 80056b8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80056bc:	1c44      	adds	r4, r0, #1
 80056be:	4629      	mov	r1, r5
 80056c0:	4561      	cmp	r1, ip
 80056c2:	d30a      	bcc.n	80056da <__exponent+0x66>
 80056c4:	f10d 0209 	add.w	r2, sp, #9
 80056c8:	eba2 020e 	sub.w	r2, r2, lr
 80056cc:	4565      	cmp	r5, ip
 80056ce:	bf88      	it	hi
 80056d0:	2200      	movhi	r2, #0
 80056d2:	4413      	add	r3, r2
 80056d4:	1a18      	subs	r0, r3, r0
 80056d6:	b003      	add	sp, #12
 80056d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80056de:	f804 2f01 	strb.w	r2, [r4, #1]!
 80056e2:	e7ed      	b.n	80056c0 <__exponent+0x4c>
 80056e4:	2330      	movs	r3, #48	; 0x30
 80056e6:	3130      	adds	r1, #48	; 0x30
 80056e8:	7083      	strb	r3, [r0, #2]
 80056ea:	70c1      	strb	r1, [r0, #3]
 80056ec:	1d03      	adds	r3, r0, #4
 80056ee:	e7f1      	b.n	80056d4 <__exponent+0x60>

080056f0 <_printf_float>:
 80056f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056f4:	ed2d 8b02 	vpush	{d8}
 80056f8:	b08d      	sub	sp, #52	; 0x34
 80056fa:	460c      	mov	r4, r1
 80056fc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005700:	4616      	mov	r6, r2
 8005702:	461f      	mov	r7, r3
 8005704:	4605      	mov	r5, r0
 8005706:	f001 fb2f 	bl	8006d68 <_localeconv_r>
 800570a:	f8d0 a000 	ldr.w	sl, [r0]
 800570e:	4650      	mov	r0, sl
 8005710:	f7fa fd66 	bl	80001e0 <strlen>
 8005714:	2300      	movs	r3, #0
 8005716:	930a      	str	r3, [sp, #40]	; 0x28
 8005718:	6823      	ldr	r3, [r4, #0]
 800571a:	9305      	str	r3, [sp, #20]
 800571c:	f8d8 3000 	ldr.w	r3, [r8]
 8005720:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005724:	3307      	adds	r3, #7
 8005726:	f023 0307 	bic.w	r3, r3, #7
 800572a:	f103 0208 	add.w	r2, r3, #8
 800572e:	f8c8 2000 	str.w	r2, [r8]
 8005732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005736:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800573a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800573e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005742:	9307      	str	r3, [sp, #28]
 8005744:	f8cd 8018 	str.w	r8, [sp, #24]
 8005748:	ee08 0a10 	vmov	s16, r0
 800574c:	4b9f      	ldr	r3, [pc, #636]	; (80059cc <_printf_float+0x2dc>)
 800574e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005752:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005756:	f7fb f9f1 	bl	8000b3c <__aeabi_dcmpun>
 800575a:	bb88      	cbnz	r0, 80057c0 <_printf_float+0xd0>
 800575c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005760:	4b9a      	ldr	r3, [pc, #616]	; (80059cc <_printf_float+0x2dc>)
 8005762:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005766:	f7fb f9cb 	bl	8000b00 <__aeabi_dcmple>
 800576a:	bb48      	cbnz	r0, 80057c0 <_printf_float+0xd0>
 800576c:	2200      	movs	r2, #0
 800576e:	2300      	movs	r3, #0
 8005770:	4640      	mov	r0, r8
 8005772:	4649      	mov	r1, r9
 8005774:	f7fb f9ba 	bl	8000aec <__aeabi_dcmplt>
 8005778:	b110      	cbz	r0, 8005780 <_printf_float+0x90>
 800577a:	232d      	movs	r3, #45	; 0x2d
 800577c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005780:	4b93      	ldr	r3, [pc, #588]	; (80059d0 <_printf_float+0x2e0>)
 8005782:	4894      	ldr	r0, [pc, #592]	; (80059d4 <_printf_float+0x2e4>)
 8005784:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005788:	bf94      	ite	ls
 800578a:	4698      	movls	r8, r3
 800578c:	4680      	movhi	r8, r0
 800578e:	2303      	movs	r3, #3
 8005790:	6123      	str	r3, [r4, #16]
 8005792:	9b05      	ldr	r3, [sp, #20]
 8005794:	f023 0204 	bic.w	r2, r3, #4
 8005798:	6022      	str	r2, [r4, #0]
 800579a:	f04f 0900 	mov.w	r9, #0
 800579e:	9700      	str	r7, [sp, #0]
 80057a0:	4633      	mov	r3, r6
 80057a2:	aa0b      	add	r2, sp, #44	; 0x2c
 80057a4:	4621      	mov	r1, r4
 80057a6:	4628      	mov	r0, r5
 80057a8:	f000 f9d8 	bl	8005b5c <_printf_common>
 80057ac:	3001      	adds	r0, #1
 80057ae:	f040 8090 	bne.w	80058d2 <_printf_float+0x1e2>
 80057b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80057b6:	b00d      	add	sp, #52	; 0x34
 80057b8:	ecbd 8b02 	vpop	{d8}
 80057bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057c0:	4642      	mov	r2, r8
 80057c2:	464b      	mov	r3, r9
 80057c4:	4640      	mov	r0, r8
 80057c6:	4649      	mov	r1, r9
 80057c8:	f7fb f9b8 	bl	8000b3c <__aeabi_dcmpun>
 80057cc:	b140      	cbz	r0, 80057e0 <_printf_float+0xf0>
 80057ce:	464b      	mov	r3, r9
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	bfbc      	itt	lt
 80057d4:	232d      	movlt	r3, #45	; 0x2d
 80057d6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80057da:	487f      	ldr	r0, [pc, #508]	; (80059d8 <_printf_float+0x2e8>)
 80057dc:	4b7f      	ldr	r3, [pc, #508]	; (80059dc <_printf_float+0x2ec>)
 80057de:	e7d1      	b.n	8005784 <_printf_float+0x94>
 80057e0:	6863      	ldr	r3, [r4, #4]
 80057e2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80057e6:	9206      	str	r2, [sp, #24]
 80057e8:	1c5a      	adds	r2, r3, #1
 80057ea:	d13f      	bne.n	800586c <_printf_float+0x17c>
 80057ec:	2306      	movs	r3, #6
 80057ee:	6063      	str	r3, [r4, #4]
 80057f0:	9b05      	ldr	r3, [sp, #20]
 80057f2:	6861      	ldr	r1, [r4, #4]
 80057f4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80057f8:	2300      	movs	r3, #0
 80057fa:	9303      	str	r3, [sp, #12]
 80057fc:	ab0a      	add	r3, sp, #40	; 0x28
 80057fe:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005802:	ab09      	add	r3, sp, #36	; 0x24
 8005804:	ec49 8b10 	vmov	d0, r8, r9
 8005808:	9300      	str	r3, [sp, #0]
 800580a:	6022      	str	r2, [r4, #0]
 800580c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005810:	4628      	mov	r0, r5
 8005812:	f7ff fecd 	bl	80055b0 <__cvt>
 8005816:	9b06      	ldr	r3, [sp, #24]
 8005818:	9909      	ldr	r1, [sp, #36]	; 0x24
 800581a:	2b47      	cmp	r3, #71	; 0x47
 800581c:	4680      	mov	r8, r0
 800581e:	d108      	bne.n	8005832 <_printf_float+0x142>
 8005820:	1cc8      	adds	r0, r1, #3
 8005822:	db02      	blt.n	800582a <_printf_float+0x13a>
 8005824:	6863      	ldr	r3, [r4, #4]
 8005826:	4299      	cmp	r1, r3
 8005828:	dd41      	ble.n	80058ae <_printf_float+0x1be>
 800582a:	f1ab 0b02 	sub.w	fp, fp, #2
 800582e:	fa5f fb8b 	uxtb.w	fp, fp
 8005832:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005836:	d820      	bhi.n	800587a <_printf_float+0x18a>
 8005838:	3901      	subs	r1, #1
 800583a:	465a      	mov	r2, fp
 800583c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005840:	9109      	str	r1, [sp, #36]	; 0x24
 8005842:	f7ff ff17 	bl	8005674 <__exponent>
 8005846:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005848:	1813      	adds	r3, r2, r0
 800584a:	2a01      	cmp	r2, #1
 800584c:	4681      	mov	r9, r0
 800584e:	6123      	str	r3, [r4, #16]
 8005850:	dc02      	bgt.n	8005858 <_printf_float+0x168>
 8005852:	6822      	ldr	r2, [r4, #0]
 8005854:	07d2      	lsls	r2, r2, #31
 8005856:	d501      	bpl.n	800585c <_printf_float+0x16c>
 8005858:	3301      	adds	r3, #1
 800585a:	6123      	str	r3, [r4, #16]
 800585c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005860:	2b00      	cmp	r3, #0
 8005862:	d09c      	beq.n	800579e <_printf_float+0xae>
 8005864:	232d      	movs	r3, #45	; 0x2d
 8005866:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800586a:	e798      	b.n	800579e <_printf_float+0xae>
 800586c:	9a06      	ldr	r2, [sp, #24]
 800586e:	2a47      	cmp	r2, #71	; 0x47
 8005870:	d1be      	bne.n	80057f0 <_printf_float+0x100>
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1bc      	bne.n	80057f0 <_printf_float+0x100>
 8005876:	2301      	movs	r3, #1
 8005878:	e7b9      	b.n	80057ee <_printf_float+0xfe>
 800587a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800587e:	d118      	bne.n	80058b2 <_printf_float+0x1c2>
 8005880:	2900      	cmp	r1, #0
 8005882:	6863      	ldr	r3, [r4, #4]
 8005884:	dd0b      	ble.n	800589e <_printf_float+0x1ae>
 8005886:	6121      	str	r1, [r4, #16]
 8005888:	b913      	cbnz	r3, 8005890 <_printf_float+0x1a0>
 800588a:	6822      	ldr	r2, [r4, #0]
 800588c:	07d0      	lsls	r0, r2, #31
 800588e:	d502      	bpl.n	8005896 <_printf_float+0x1a6>
 8005890:	3301      	adds	r3, #1
 8005892:	440b      	add	r3, r1
 8005894:	6123      	str	r3, [r4, #16]
 8005896:	65a1      	str	r1, [r4, #88]	; 0x58
 8005898:	f04f 0900 	mov.w	r9, #0
 800589c:	e7de      	b.n	800585c <_printf_float+0x16c>
 800589e:	b913      	cbnz	r3, 80058a6 <_printf_float+0x1b6>
 80058a0:	6822      	ldr	r2, [r4, #0]
 80058a2:	07d2      	lsls	r2, r2, #31
 80058a4:	d501      	bpl.n	80058aa <_printf_float+0x1ba>
 80058a6:	3302      	adds	r3, #2
 80058a8:	e7f4      	b.n	8005894 <_printf_float+0x1a4>
 80058aa:	2301      	movs	r3, #1
 80058ac:	e7f2      	b.n	8005894 <_printf_float+0x1a4>
 80058ae:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80058b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058b4:	4299      	cmp	r1, r3
 80058b6:	db05      	blt.n	80058c4 <_printf_float+0x1d4>
 80058b8:	6823      	ldr	r3, [r4, #0]
 80058ba:	6121      	str	r1, [r4, #16]
 80058bc:	07d8      	lsls	r0, r3, #31
 80058be:	d5ea      	bpl.n	8005896 <_printf_float+0x1a6>
 80058c0:	1c4b      	adds	r3, r1, #1
 80058c2:	e7e7      	b.n	8005894 <_printf_float+0x1a4>
 80058c4:	2900      	cmp	r1, #0
 80058c6:	bfd4      	ite	le
 80058c8:	f1c1 0202 	rsble	r2, r1, #2
 80058cc:	2201      	movgt	r2, #1
 80058ce:	4413      	add	r3, r2
 80058d0:	e7e0      	b.n	8005894 <_printf_float+0x1a4>
 80058d2:	6823      	ldr	r3, [r4, #0]
 80058d4:	055a      	lsls	r2, r3, #21
 80058d6:	d407      	bmi.n	80058e8 <_printf_float+0x1f8>
 80058d8:	6923      	ldr	r3, [r4, #16]
 80058da:	4642      	mov	r2, r8
 80058dc:	4631      	mov	r1, r6
 80058de:	4628      	mov	r0, r5
 80058e0:	47b8      	blx	r7
 80058e2:	3001      	adds	r0, #1
 80058e4:	d12c      	bne.n	8005940 <_printf_float+0x250>
 80058e6:	e764      	b.n	80057b2 <_printf_float+0xc2>
 80058e8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80058ec:	f240 80e0 	bls.w	8005ab0 <_printf_float+0x3c0>
 80058f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80058f4:	2200      	movs	r2, #0
 80058f6:	2300      	movs	r3, #0
 80058f8:	f7fb f8ee 	bl	8000ad8 <__aeabi_dcmpeq>
 80058fc:	2800      	cmp	r0, #0
 80058fe:	d034      	beq.n	800596a <_printf_float+0x27a>
 8005900:	4a37      	ldr	r2, [pc, #220]	; (80059e0 <_printf_float+0x2f0>)
 8005902:	2301      	movs	r3, #1
 8005904:	4631      	mov	r1, r6
 8005906:	4628      	mov	r0, r5
 8005908:	47b8      	blx	r7
 800590a:	3001      	adds	r0, #1
 800590c:	f43f af51 	beq.w	80057b2 <_printf_float+0xc2>
 8005910:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005914:	429a      	cmp	r2, r3
 8005916:	db02      	blt.n	800591e <_printf_float+0x22e>
 8005918:	6823      	ldr	r3, [r4, #0]
 800591a:	07d8      	lsls	r0, r3, #31
 800591c:	d510      	bpl.n	8005940 <_printf_float+0x250>
 800591e:	ee18 3a10 	vmov	r3, s16
 8005922:	4652      	mov	r2, sl
 8005924:	4631      	mov	r1, r6
 8005926:	4628      	mov	r0, r5
 8005928:	47b8      	blx	r7
 800592a:	3001      	adds	r0, #1
 800592c:	f43f af41 	beq.w	80057b2 <_printf_float+0xc2>
 8005930:	f04f 0800 	mov.w	r8, #0
 8005934:	f104 091a 	add.w	r9, r4, #26
 8005938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800593a:	3b01      	subs	r3, #1
 800593c:	4543      	cmp	r3, r8
 800593e:	dc09      	bgt.n	8005954 <_printf_float+0x264>
 8005940:	6823      	ldr	r3, [r4, #0]
 8005942:	079b      	lsls	r3, r3, #30
 8005944:	f100 8105 	bmi.w	8005b52 <_printf_float+0x462>
 8005948:	68e0      	ldr	r0, [r4, #12]
 800594a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800594c:	4298      	cmp	r0, r3
 800594e:	bfb8      	it	lt
 8005950:	4618      	movlt	r0, r3
 8005952:	e730      	b.n	80057b6 <_printf_float+0xc6>
 8005954:	2301      	movs	r3, #1
 8005956:	464a      	mov	r2, r9
 8005958:	4631      	mov	r1, r6
 800595a:	4628      	mov	r0, r5
 800595c:	47b8      	blx	r7
 800595e:	3001      	adds	r0, #1
 8005960:	f43f af27 	beq.w	80057b2 <_printf_float+0xc2>
 8005964:	f108 0801 	add.w	r8, r8, #1
 8005968:	e7e6      	b.n	8005938 <_printf_float+0x248>
 800596a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800596c:	2b00      	cmp	r3, #0
 800596e:	dc39      	bgt.n	80059e4 <_printf_float+0x2f4>
 8005970:	4a1b      	ldr	r2, [pc, #108]	; (80059e0 <_printf_float+0x2f0>)
 8005972:	2301      	movs	r3, #1
 8005974:	4631      	mov	r1, r6
 8005976:	4628      	mov	r0, r5
 8005978:	47b8      	blx	r7
 800597a:	3001      	adds	r0, #1
 800597c:	f43f af19 	beq.w	80057b2 <_printf_float+0xc2>
 8005980:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005984:	4313      	orrs	r3, r2
 8005986:	d102      	bne.n	800598e <_printf_float+0x29e>
 8005988:	6823      	ldr	r3, [r4, #0]
 800598a:	07d9      	lsls	r1, r3, #31
 800598c:	d5d8      	bpl.n	8005940 <_printf_float+0x250>
 800598e:	ee18 3a10 	vmov	r3, s16
 8005992:	4652      	mov	r2, sl
 8005994:	4631      	mov	r1, r6
 8005996:	4628      	mov	r0, r5
 8005998:	47b8      	blx	r7
 800599a:	3001      	adds	r0, #1
 800599c:	f43f af09 	beq.w	80057b2 <_printf_float+0xc2>
 80059a0:	f04f 0900 	mov.w	r9, #0
 80059a4:	f104 0a1a 	add.w	sl, r4, #26
 80059a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059aa:	425b      	negs	r3, r3
 80059ac:	454b      	cmp	r3, r9
 80059ae:	dc01      	bgt.n	80059b4 <_printf_float+0x2c4>
 80059b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059b2:	e792      	b.n	80058da <_printf_float+0x1ea>
 80059b4:	2301      	movs	r3, #1
 80059b6:	4652      	mov	r2, sl
 80059b8:	4631      	mov	r1, r6
 80059ba:	4628      	mov	r0, r5
 80059bc:	47b8      	blx	r7
 80059be:	3001      	adds	r0, #1
 80059c0:	f43f aef7 	beq.w	80057b2 <_printf_float+0xc2>
 80059c4:	f109 0901 	add.w	r9, r9, #1
 80059c8:	e7ee      	b.n	80059a8 <_printf_float+0x2b8>
 80059ca:	bf00      	nop
 80059cc:	7fefffff 	.word	0x7fefffff
 80059d0:	08008034 	.word	0x08008034
 80059d4:	08008038 	.word	0x08008038
 80059d8:	08008040 	.word	0x08008040
 80059dc:	0800803c 	.word	0x0800803c
 80059e0:	08008044 	.word	0x08008044
 80059e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80059e8:	429a      	cmp	r2, r3
 80059ea:	bfa8      	it	ge
 80059ec:	461a      	movge	r2, r3
 80059ee:	2a00      	cmp	r2, #0
 80059f0:	4691      	mov	r9, r2
 80059f2:	dc37      	bgt.n	8005a64 <_printf_float+0x374>
 80059f4:	f04f 0b00 	mov.w	fp, #0
 80059f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80059fc:	f104 021a 	add.w	r2, r4, #26
 8005a00:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005a02:	9305      	str	r3, [sp, #20]
 8005a04:	eba3 0309 	sub.w	r3, r3, r9
 8005a08:	455b      	cmp	r3, fp
 8005a0a:	dc33      	bgt.n	8005a74 <_printf_float+0x384>
 8005a0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a10:	429a      	cmp	r2, r3
 8005a12:	db3b      	blt.n	8005a8c <_printf_float+0x39c>
 8005a14:	6823      	ldr	r3, [r4, #0]
 8005a16:	07da      	lsls	r2, r3, #31
 8005a18:	d438      	bmi.n	8005a8c <_printf_float+0x39c>
 8005a1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a1c:	9a05      	ldr	r2, [sp, #20]
 8005a1e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005a20:	1a9a      	subs	r2, r3, r2
 8005a22:	eba3 0901 	sub.w	r9, r3, r1
 8005a26:	4591      	cmp	r9, r2
 8005a28:	bfa8      	it	ge
 8005a2a:	4691      	movge	r9, r2
 8005a2c:	f1b9 0f00 	cmp.w	r9, #0
 8005a30:	dc35      	bgt.n	8005a9e <_printf_float+0x3ae>
 8005a32:	f04f 0800 	mov.w	r8, #0
 8005a36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005a3a:	f104 0a1a 	add.w	sl, r4, #26
 8005a3e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a42:	1a9b      	subs	r3, r3, r2
 8005a44:	eba3 0309 	sub.w	r3, r3, r9
 8005a48:	4543      	cmp	r3, r8
 8005a4a:	f77f af79 	ble.w	8005940 <_printf_float+0x250>
 8005a4e:	2301      	movs	r3, #1
 8005a50:	4652      	mov	r2, sl
 8005a52:	4631      	mov	r1, r6
 8005a54:	4628      	mov	r0, r5
 8005a56:	47b8      	blx	r7
 8005a58:	3001      	adds	r0, #1
 8005a5a:	f43f aeaa 	beq.w	80057b2 <_printf_float+0xc2>
 8005a5e:	f108 0801 	add.w	r8, r8, #1
 8005a62:	e7ec      	b.n	8005a3e <_printf_float+0x34e>
 8005a64:	4613      	mov	r3, r2
 8005a66:	4631      	mov	r1, r6
 8005a68:	4642      	mov	r2, r8
 8005a6a:	4628      	mov	r0, r5
 8005a6c:	47b8      	blx	r7
 8005a6e:	3001      	adds	r0, #1
 8005a70:	d1c0      	bne.n	80059f4 <_printf_float+0x304>
 8005a72:	e69e      	b.n	80057b2 <_printf_float+0xc2>
 8005a74:	2301      	movs	r3, #1
 8005a76:	4631      	mov	r1, r6
 8005a78:	4628      	mov	r0, r5
 8005a7a:	9205      	str	r2, [sp, #20]
 8005a7c:	47b8      	blx	r7
 8005a7e:	3001      	adds	r0, #1
 8005a80:	f43f ae97 	beq.w	80057b2 <_printf_float+0xc2>
 8005a84:	9a05      	ldr	r2, [sp, #20]
 8005a86:	f10b 0b01 	add.w	fp, fp, #1
 8005a8a:	e7b9      	b.n	8005a00 <_printf_float+0x310>
 8005a8c:	ee18 3a10 	vmov	r3, s16
 8005a90:	4652      	mov	r2, sl
 8005a92:	4631      	mov	r1, r6
 8005a94:	4628      	mov	r0, r5
 8005a96:	47b8      	blx	r7
 8005a98:	3001      	adds	r0, #1
 8005a9a:	d1be      	bne.n	8005a1a <_printf_float+0x32a>
 8005a9c:	e689      	b.n	80057b2 <_printf_float+0xc2>
 8005a9e:	9a05      	ldr	r2, [sp, #20]
 8005aa0:	464b      	mov	r3, r9
 8005aa2:	4442      	add	r2, r8
 8005aa4:	4631      	mov	r1, r6
 8005aa6:	4628      	mov	r0, r5
 8005aa8:	47b8      	blx	r7
 8005aaa:	3001      	adds	r0, #1
 8005aac:	d1c1      	bne.n	8005a32 <_printf_float+0x342>
 8005aae:	e680      	b.n	80057b2 <_printf_float+0xc2>
 8005ab0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005ab2:	2a01      	cmp	r2, #1
 8005ab4:	dc01      	bgt.n	8005aba <_printf_float+0x3ca>
 8005ab6:	07db      	lsls	r3, r3, #31
 8005ab8:	d538      	bpl.n	8005b2c <_printf_float+0x43c>
 8005aba:	2301      	movs	r3, #1
 8005abc:	4642      	mov	r2, r8
 8005abe:	4631      	mov	r1, r6
 8005ac0:	4628      	mov	r0, r5
 8005ac2:	47b8      	blx	r7
 8005ac4:	3001      	adds	r0, #1
 8005ac6:	f43f ae74 	beq.w	80057b2 <_printf_float+0xc2>
 8005aca:	ee18 3a10 	vmov	r3, s16
 8005ace:	4652      	mov	r2, sl
 8005ad0:	4631      	mov	r1, r6
 8005ad2:	4628      	mov	r0, r5
 8005ad4:	47b8      	blx	r7
 8005ad6:	3001      	adds	r0, #1
 8005ad8:	f43f ae6b 	beq.w	80057b2 <_printf_float+0xc2>
 8005adc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	f7fa fff8 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ae8:	b9d8      	cbnz	r0, 8005b22 <_printf_float+0x432>
 8005aea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005aec:	f108 0201 	add.w	r2, r8, #1
 8005af0:	3b01      	subs	r3, #1
 8005af2:	4631      	mov	r1, r6
 8005af4:	4628      	mov	r0, r5
 8005af6:	47b8      	blx	r7
 8005af8:	3001      	adds	r0, #1
 8005afa:	d10e      	bne.n	8005b1a <_printf_float+0x42a>
 8005afc:	e659      	b.n	80057b2 <_printf_float+0xc2>
 8005afe:	2301      	movs	r3, #1
 8005b00:	4652      	mov	r2, sl
 8005b02:	4631      	mov	r1, r6
 8005b04:	4628      	mov	r0, r5
 8005b06:	47b8      	blx	r7
 8005b08:	3001      	adds	r0, #1
 8005b0a:	f43f ae52 	beq.w	80057b2 <_printf_float+0xc2>
 8005b0e:	f108 0801 	add.w	r8, r8, #1
 8005b12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b14:	3b01      	subs	r3, #1
 8005b16:	4543      	cmp	r3, r8
 8005b18:	dcf1      	bgt.n	8005afe <_printf_float+0x40e>
 8005b1a:	464b      	mov	r3, r9
 8005b1c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005b20:	e6dc      	b.n	80058dc <_printf_float+0x1ec>
 8005b22:	f04f 0800 	mov.w	r8, #0
 8005b26:	f104 0a1a 	add.w	sl, r4, #26
 8005b2a:	e7f2      	b.n	8005b12 <_printf_float+0x422>
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	4642      	mov	r2, r8
 8005b30:	e7df      	b.n	8005af2 <_printf_float+0x402>
 8005b32:	2301      	movs	r3, #1
 8005b34:	464a      	mov	r2, r9
 8005b36:	4631      	mov	r1, r6
 8005b38:	4628      	mov	r0, r5
 8005b3a:	47b8      	blx	r7
 8005b3c:	3001      	adds	r0, #1
 8005b3e:	f43f ae38 	beq.w	80057b2 <_printf_float+0xc2>
 8005b42:	f108 0801 	add.w	r8, r8, #1
 8005b46:	68e3      	ldr	r3, [r4, #12]
 8005b48:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005b4a:	1a5b      	subs	r3, r3, r1
 8005b4c:	4543      	cmp	r3, r8
 8005b4e:	dcf0      	bgt.n	8005b32 <_printf_float+0x442>
 8005b50:	e6fa      	b.n	8005948 <_printf_float+0x258>
 8005b52:	f04f 0800 	mov.w	r8, #0
 8005b56:	f104 0919 	add.w	r9, r4, #25
 8005b5a:	e7f4      	b.n	8005b46 <_printf_float+0x456>

08005b5c <_printf_common>:
 8005b5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b60:	4616      	mov	r6, r2
 8005b62:	4699      	mov	r9, r3
 8005b64:	688a      	ldr	r2, [r1, #8]
 8005b66:	690b      	ldr	r3, [r1, #16]
 8005b68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	bfb8      	it	lt
 8005b70:	4613      	movlt	r3, r2
 8005b72:	6033      	str	r3, [r6, #0]
 8005b74:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005b78:	4607      	mov	r7, r0
 8005b7a:	460c      	mov	r4, r1
 8005b7c:	b10a      	cbz	r2, 8005b82 <_printf_common+0x26>
 8005b7e:	3301      	adds	r3, #1
 8005b80:	6033      	str	r3, [r6, #0]
 8005b82:	6823      	ldr	r3, [r4, #0]
 8005b84:	0699      	lsls	r1, r3, #26
 8005b86:	bf42      	ittt	mi
 8005b88:	6833      	ldrmi	r3, [r6, #0]
 8005b8a:	3302      	addmi	r3, #2
 8005b8c:	6033      	strmi	r3, [r6, #0]
 8005b8e:	6825      	ldr	r5, [r4, #0]
 8005b90:	f015 0506 	ands.w	r5, r5, #6
 8005b94:	d106      	bne.n	8005ba4 <_printf_common+0x48>
 8005b96:	f104 0a19 	add.w	sl, r4, #25
 8005b9a:	68e3      	ldr	r3, [r4, #12]
 8005b9c:	6832      	ldr	r2, [r6, #0]
 8005b9e:	1a9b      	subs	r3, r3, r2
 8005ba0:	42ab      	cmp	r3, r5
 8005ba2:	dc26      	bgt.n	8005bf2 <_printf_common+0x96>
 8005ba4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ba8:	1e13      	subs	r3, r2, #0
 8005baa:	6822      	ldr	r2, [r4, #0]
 8005bac:	bf18      	it	ne
 8005bae:	2301      	movne	r3, #1
 8005bb0:	0692      	lsls	r2, r2, #26
 8005bb2:	d42b      	bmi.n	8005c0c <_printf_common+0xb0>
 8005bb4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005bb8:	4649      	mov	r1, r9
 8005bba:	4638      	mov	r0, r7
 8005bbc:	47c0      	blx	r8
 8005bbe:	3001      	adds	r0, #1
 8005bc0:	d01e      	beq.n	8005c00 <_printf_common+0xa4>
 8005bc2:	6823      	ldr	r3, [r4, #0]
 8005bc4:	68e5      	ldr	r5, [r4, #12]
 8005bc6:	6832      	ldr	r2, [r6, #0]
 8005bc8:	f003 0306 	and.w	r3, r3, #6
 8005bcc:	2b04      	cmp	r3, #4
 8005bce:	bf08      	it	eq
 8005bd0:	1aad      	subeq	r5, r5, r2
 8005bd2:	68a3      	ldr	r3, [r4, #8]
 8005bd4:	6922      	ldr	r2, [r4, #16]
 8005bd6:	bf0c      	ite	eq
 8005bd8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005bdc:	2500      	movne	r5, #0
 8005bde:	4293      	cmp	r3, r2
 8005be0:	bfc4      	itt	gt
 8005be2:	1a9b      	subgt	r3, r3, r2
 8005be4:	18ed      	addgt	r5, r5, r3
 8005be6:	2600      	movs	r6, #0
 8005be8:	341a      	adds	r4, #26
 8005bea:	42b5      	cmp	r5, r6
 8005bec:	d11a      	bne.n	8005c24 <_printf_common+0xc8>
 8005bee:	2000      	movs	r0, #0
 8005bf0:	e008      	b.n	8005c04 <_printf_common+0xa8>
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	4652      	mov	r2, sl
 8005bf6:	4649      	mov	r1, r9
 8005bf8:	4638      	mov	r0, r7
 8005bfa:	47c0      	blx	r8
 8005bfc:	3001      	adds	r0, #1
 8005bfe:	d103      	bne.n	8005c08 <_printf_common+0xac>
 8005c00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c08:	3501      	adds	r5, #1
 8005c0a:	e7c6      	b.n	8005b9a <_printf_common+0x3e>
 8005c0c:	18e1      	adds	r1, r4, r3
 8005c0e:	1c5a      	adds	r2, r3, #1
 8005c10:	2030      	movs	r0, #48	; 0x30
 8005c12:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c16:	4422      	add	r2, r4
 8005c18:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c1c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c20:	3302      	adds	r3, #2
 8005c22:	e7c7      	b.n	8005bb4 <_printf_common+0x58>
 8005c24:	2301      	movs	r3, #1
 8005c26:	4622      	mov	r2, r4
 8005c28:	4649      	mov	r1, r9
 8005c2a:	4638      	mov	r0, r7
 8005c2c:	47c0      	blx	r8
 8005c2e:	3001      	adds	r0, #1
 8005c30:	d0e6      	beq.n	8005c00 <_printf_common+0xa4>
 8005c32:	3601      	adds	r6, #1
 8005c34:	e7d9      	b.n	8005bea <_printf_common+0x8e>
	...

08005c38 <_printf_i>:
 8005c38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c3c:	7e0f      	ldrb	r7, [r1, #24]
 8005c3e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005c40:	2f78      	cmp	r7, #120	; 0x78
 8005c42:	4691      	mov	r9, r2
 8005c44:	4680      	mov	r8, r0
 8005c46:	460c      	mov	r4, r1
 8005c48:	469a      	mov	sl, r3
 8005c4a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005c4e:	d807      	bhi.n	8005c60 <_printf_i+0x28>
 8005c50:	2f62      	cmp	r7, #98	; 0x62
 8005c52:	d80a      	bhi.n	8005c6a <_printf_i+0x32>
 8005c54:	2f00      	cmp	r7, #0
 8005c56:	f000 80d8 	beq.w	8005e0a <_printf_i+0x1d2>
 8005c5a:	2f58      	cmp	r7, #88	; 0x58
 8005c5c:	f000 80a3 	beq.w	8005da6 <_printf_i+0x16e>
 8005c60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005c68:	e03a      	b.n	8005ce0 <_printf_i+0xa8>
 8005c6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c6e:	2b15      	cmp	r3, #21
 8005c70:	d8f6      	bhi.n	8005c60 <_printf_i+0x28>
 8005c72:	a101      	add	r1, pc, #4	; (adr r1, 8005c78 <_printf_i+0x40>)
 8005c74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005c78:	08005cd1 	.word	0x08005cd1
 8005c7c:	08005ce5 	.word	0x08005ce5
 8005c80:	08005c61 	.word	0x08005c61
 8005c84:	08005c61 	.word	0x08005c61
 8005c88:	08005c61 	.word	0x08005c61
 8005c8c:	08005c61 	.word	0x08005c61
 8005c90:	08005ce5 	.word	0x08005ce5
 8005c94:	08005c61 	.word	0x08005c61
 8005c98:	08005c61 	.word	0x08005c61
 8005c9c:	08005c61 	.word	0x08005c61
 8005ca0:	08005c61 	.word	0x08005c61
 8005ca4:	08005df1 	.word	0x08005df1
 8005ca8:	08005d15 	.word	0x08005d15
 8005cac:	08005dd3 	.word	0x08005dd3
 8005cb0:	08005c61 	.word	0x08005c61
 8005cb4:	08005c61 	.word	0x08005c61
 8005cb8:	08005e13 	.word	0x08005e13
 8005cbc:	08005c61 	.word	0x08005c61
 8005cc0:	08005d15 	.word	0x08005d15
 8005cc4:	08005c61 	.word	0x08005c61
 8005cc8:	08005c61 	.word	0x08005c61
 8005ccc:	08005ddb 	.word	0x08005ddb
 8005cd0:	682b      	ldr	r3, [r5, #0]
 8005cd2:	1d1a      	adds	r2, r3, #4
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	602a      	str	r2, [r5, #0]
 8005cd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005cdc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	e0a3      	b.n	8005e2c <_printf_i+0x1f4>
 8005ce4:	6820      	ldr	r0, [r4, #0]
 8005ce6:	6829      	ldr	r1, [r5, #0]
 8005ce8:	0606      	lsls	r6, r0, #24
 8005cea:	f101 0304 	add.w	r3, r1, #4
 8005cee:	d50a      	bpl.n	8005d06 <_printf_i+0xce>
 8005cf0:	680e      	ldr	r6, [r1, #0]
 8005cf2:	602b      	str	r3, [r5, #0]
 8005cf4:	2e00      	cmp	r6, #0
 8005cf6:	da03      	bge.n	8005d00 <_printf_i+0xc8>
 8005cf8:	232d      	movs	r3, #45	; 0x2d
 8005cfa:	4276      	negs	r6, r6
 8005cfc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d00:	485e      	ldr	r0, [pc, #376]	; (8005e7c <_printf_i+0x244>)
 8005d02:	230a      	movs	r3, #10
 8005d04:	e019      	b.n	8005d3a <_printf_i+0x102>
 8005d06:	680e      	ldr	r6, [r1, #0]
 8005d08:	602b      	str	r3, [r5, #0]
 8005d0a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005d0e:	bf18      	it	ne
 8005d10:	b236      	sxthne	r6, r6
 8005d12:	e7ef      	b.n	8005cf4 <_printf_i+0xbc>
 8005d14:	682b      	ldr	r3, [r5, #0]
 8005d16:	6820      	ldr	r0, [r4, #0]
 8005d18:	1d19      	adds	r1, r3, #4
 8005d1a:	6029      	str	r1, [r5, #0]
 8005d1c:	0601      	lsls	r1, r0, #24
 8005d1e:	d501      	bpl.n	8005d24 <_printf_i+0xec>
 8005d20:	681e      	ldr	r6, [r3, #0]
 8005d22:	e002      	b.n	8005d2a <_printf_i+0xf2>
 8005d24:	0646      	lsls	r6, r0, #25
 8005d26:	d5fb      	bpl.n	8005d20 <_printf_i+0xe8>
 8005d28:	881e      	ldrh	r6, [r3, #0]
 8005d2a:	4854      	ldr	r0, [pc, #336]	; (8005e7c <_printf_i+0x244>)
 8005d2c:	2f6f      	cmp	r7, #111	; 0x6f
 8005d2e:	bf0c      	ite	eq
 8005d30:	2308      	moveq	r3, #8
 8005d32:	230a      	movne	r3, #10
 8005d34:	2100      	movs	r1, #0
 8005d36:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d3a:	6865      	ldr	r5, [r4, #4]
 8005d3c:	60a5      	str	r5, [r4, #8]
 8005d3e:	2d00      	cmp	r5, #0
 8005d40:	bfa2      	ittt	ge
 8005d42:	6821      	ldrge	r1, [r4, #0]
 8005d44:	f021 0104 	bicge.w	r1, r1, #4
 8005d48:	6021      	strge	r1, [r4, #0]
 8005d4a:	b90e      	cbnz	r6, 8005d50 <_printf_i+0x118>
 8005d4c:	2d00      	cmp	r5, #0
 8005d4e:	d04d      	beq.n	8005dec <_printf_i+0x1b4>
 8005d50:	4615      	mov	r5, r2
 8005d52:	fbb6 f1f3 	udiv	r1, r6, r3
 8005d56:	fb03 6711 	mls	r7, r3, r1, r6
 8005d5a:	5dc7      	ldrb	r7, [r0, r7]
 8005d5c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005d60:	4637      	mov	r7, r6
 8005d62:	42bb      	cmp	r3, r7
 8005d64:	460e      	mov	r6, r1
 8005d66:	d9f4      	bls.n	8005d52 <_printf_i+0x11a>
 8005d68:	2b08      	cmp	r3, #8
 8005d6a:	d10b      	bne.n	8005d84 <_printf_i+0x14c>
 8005d6c:	6823      	ldr	r3, [r4, #0]
 8005d6e:	07de      	lsls	r6, r3, #31
 8005d70:	d508      	bpl.n	8005d84 <_printf_i+0x14c>
 8005d72:	6923      	ldr	r3, [r4, #16]
 8005d74:	6861      	ldr	r1, [r4, #4]
 8005d76:	4299      	cmp	r1, r3
 8005d78:	bfde      	ittt	le
 8005d7a:	2330      	movle	r3, #48	; 0x30
 8005d7c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005d80:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005d84:	1b52      	subs	r2, r2, r5
 8005d86:	6122      	str	r2, [r4, #16]
 8005d88:	f8cd a000 	str.w	sl, [sp]
 8005d8c:	464b      	mov	r3, r9
 8005d8e:	aa03      	add	r2, sp, #12
 8005d90:	4621      	mov	r1, r4
 8005d92:	4640      	mov	r0, r8
 8005d94:	f7ff fee2 	bl	8005b5c <_printf_common>
 8005d98:	3001      	adds	r0, #1
 8005d9a:	d14c      	bne.n	8005e36 <_printf_i+0x1fe>
 8005d9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005da0:	b004      	add	sp, #16
 8005da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005da6:	4835      	ldr	r0, [pc, #212]	; (8005e7c <_printf_i+0x244>)
 8005da8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005dac:	6829      	ldr	r1, [r5, #0]
 8005dae:	6823      	ldr	r3, [r4, #0]
 8005db0:	f851 6b04 	ldr.w	r6, [r1], #4
 8005db4:	6029      	str	r1, [r5, #0]
 8005db6:	061d      	lsls	r5, r3, #24
 8005db8:	d514      	bpl.n	8005de4 <_printf_i+0x1ac>
 8005dba:	07df      	lsls	r7, r3, #31
 8005dbc:	bf44      	itt	mi
 8005dbe:	f043 0320 	orrmi.w	r3, r3, #32
 8005dc2:	6023      	strmi	r3, [r4, #0]
 8005dc4:	b91e      	cbnz	r6, 8005dce <_printf_i+0x196>
 8005dc6:	6823      	ldr	r3, [r4, #0]
 8005dc8:	f023 0320 	bic.w	r3, r3, #32
 8005dcc:	6023      	str	r3, [r4, #0]
 8005dce:	2310      	movs	r3, #16
 8005dd0:	e7b0      	b.n	8005d34 <_printf_i+0xfc>
 8005dd2:	6823      	ldr	r3, [r4, #0]
 8005dd4:	f043 0320 	orr.w	r3, r3, #32
 8005dd8:	6023      	str	r3, [r4, #0]
 8005dda:	2378      	movs	r3, #120	; 0x78
 8005ddc:	4828      	ldr	r0, [pc, #160]	; (8005e80 <_printf_i+0x248>)
 8005dde:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005de2:	e7e3      	b.n	8005dac <_printf_i+0x174>
 8005de4:	0659      	lsls	r1, r3, #25
 8005de6:	bf48      	it	mi
 8005de8:	b2b6      	uxthmi	r6, r6
 8005dea:	e7e6      	b.n	8005dba <_printf_i+0x182>
 8005dec:	4615      	mov	r5, r2
 8005dee:	e7bb      	b.n	8005d68 <_printf_i+0x130>
 8005df0:	682b      	ldr	r3, [r5, #0]
 8005df2:	6826      	ldr	r6, [r4, #0]
 8005df4:	6961      	ldr	r1, [r4, #20]
 8005df6:	1d18      	adds	r0, r3, #4
 8005df8:	6028      	str	r0, [r5, #0]
 8005dfa:	0635      	lsls	r5, r6, #24
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	d501      	bpl.n	8005e04 <_printf_i+0x1cc>
 8005e00:	6019      	str	r1, [r3, #0]
 8005e02:	e002      	b.n	8005e0a <_printf_i+0x1d2>
 8005e04:	0670      	lsls	r0, r6, #25
 8005e06:	d5fb      	bpl.n	8005e00 <_printf_i+0x1c8>
 8005e08:	8019      	strh	r1, [r3, #0]
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	6123      	str	r3, [r4, #16]
 8005e0e:	4615      	mov	r5, r2
 8005e10:	e7ba      	b.n	8005d88 <_printf_i+0x150>
 8005e12:	682b      	ldr	r3, [r5, #0]
 8005e14:	1d1a      	adds	r2, r3, #4
 8005e16:	602a      	str	r2, [r5, #0]
 8005e18:	681d      	ldr	r5, [r3, #0]
 8005e1a:	6862      	ldr	r2, [r4, #4]
 8005e1c:	2100      	movs	r1, #0
 8005e1e:	4628      	mov	r0, r5
 8005e20:	f7fa f9e6 	bl	80001f0 <memchr>
 8005e24:	b108      	cbz	r0, 8005e2a <_printf_i+0x1f2>
 8005e26:	1b40      	subs	r0, r0, r5
 8005e28:	6060      	str	r0, [r4, #4]
 8005e2a:	6863      	ldr	r3, [r4, #4]
 8005e2c:	6123      	str	r3, [r4, #16]
 8005e2e:	2300      	movs	r3, #0
 8005e30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e34:	e7a8      	b.n	8005d88 <_printf_i+0x150>
 8005e36:	6923      	ldr	r3, [r4, #16]
 8005e38:	462a      	mov	r2, r5
 8005e3a:	4649      	mov	r1, r9
 8005e3c:	4640      	mov	r0, r8
 8005e3e:	47d0      	blx	sl
 8005e40:	3001      	adds	r0, #1
 8005e42:	d0ab      	beq.n	8005d9c <_printf_i+0x164>
 8005e44:	6823      	ldr	r3, [r4, #0]
 8005e46:	079b      	lsls	r3, r3, #30
 8005e48:	d413      	bmi.n	8005e72 <_printf_i+0x23a>
 8005e4a:	68e0      	ldr	r0, [r4, #12]
 8005e4c:	9b03      	ldr	r3, [sp, #12]
 8005e4e:	4298      	cmp	r0, r3
 8005e50:	bfb8      	it	lt
 8005e52:	4618      	movlt	r0, r3
 8005e54:	e7a4      	b.n	8005da0 <_printf_i+0x168>
 8005e56:	2301      	movs	r3, #1
 8005e58:	4632      	mov	r2, r6
 8005e5a:	4649      	mov	r1, r9
 8005e5c:	4640      	mov	r0, r8
 8005e5e:	47d0      	blx	sl
 8005e60:	3001      	adds	r0, #1
 8005e62:	d09b      	beq.n	8005d9c <_printf_i+0x164>
 8005e64:	3501      	adds	r5, #1
 8005e66:	68e3      	ldr	r3, [r4, #12]
 8005e68:	9903      	ldr	r1, [sp, #12]
 8005e6a:	1a5b      	subs	r3, r3, r1
 8005e6c:	42ab      	cmp	r3, r5
 8005e6e:	dcf2      	bgt.n	8005e56 <_printf_i+0x21e>
 8005e70:	e7eb      	b.n	8005e4a <_printf_i+0x212>
 8005e72:	2500      	movs	r5, #0
 8005e74:	f104 0619 	add.w	r6, r4, #25
 8005e78:	e7f5      	b.n	8005e66 <_printf_i+0x22e>
 8005e7a:	bf00      	nop
 8005e7c:	08008046 	.word	0x08008046
 8005e80:	08008057 	.word	0x08008057

08005e84 <quorem>:
 8005e84:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e88:	6903      	ldr	r3, [r0, #16]
 8005e8a:	690c      	ldr	r4, [r1, #16]
 8005e8c:	42a3      	cmp	r3, r4
 8005e8e:	4607      	mov	r7, r0
 8005e90:	f2c0 8081 	blt.w	8005f96 <quorem+0x112>
 8005e94:	3c01      	subs	r4, #1
 8005e96:	f101 0814 	add.w	r8, r1, #20
 8005e9a:	f100 0514 	add.w	r5, r0, #20
 8005e9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005ea2:	9301      	str	r3, [sp, #4]
 8005ea4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005ea8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005eac:	3301      	adds	r3, #1
 8005eae:	429a      	cmp	r2, r3
 8005eb0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005eb4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005eb8:	fbb2 f6f3 	udiv	r6, r2, r3
 8005ebc:	d331      	bcc.n	8005f22 <quorem+0x9e>
 8005ebe:	f04f 0e00 	mov.w	lr, #0
 8005ec2:	4640      	mov	r0, r8
 8005ec4:	46ac      	mov	ip, r5
 8005ec6:	46f2      	mov	sl, lr
 8005ec8:	f850 2b04 	ldr.w	r2, [r0], #4
 8005ecc:	b293      	uxth	r3, r2
 8005ece:	fb06 e303 	mla	r3, r6, r3, lr
 8005ed2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005ed6:	b29b      	uxth	r3, r3
 8005ed8:	ebaa 0303 	sub.w	r3, sl, r3
 8005edc:	f8dc a000 	ldr.w	sl, [ip]
 8005ee0:	0c12      	lsrs	r2, r2, #16
 8005ee2:	fa13 f38a 	uxtah	r3, r3, sl
 8005ee6:	fb06 e202 	mla	r2, r6, r2, lr
 8005eea:	9300      	str	r3, [sp, #0]
 8005eec:	9b00      	ldr	r3, [sp, #0]
 8005eee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005ef2:	b292      	uxth	r2, r2
 8005ef4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005ef8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005efc:	f8bd 3000 	ldrh.w	r3, [sp]
 8005f00:	4581      	cmp	r9, r0
 8005f02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f06:	f84c 3b04 	str.w	r3, [ip], #4
 8005f0a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005f0e:	d2db      	bcs.n	8005ec8 <quorem+0x44>
 8005f10:	f855 300b 	ldr.w	r3, [r5, fp]
 8005f14:	b92b      	cbnz	r3, 8005f22 <quorem+0x9e>
 8005f16:	9b01      	ldr	r3, [sp, #4]
 8005f18:	3b04      	subs	r3, #4
 8005f1a:	429d      	cmp	r5, r3
 8005f1c:	461a      	mov	r2, r3
 8005f1e:	d32e      	bcc.n	8005f7e <quorem+0xfa>
 8005f20:	613c      	str	r4, [r7, #16]
 8005f22:	4638      	mov	r0, r7
 8005f24:	f001 f9c0 	bl	80072a8 <__mcmp>
 8005f28:	2800      	cmp	r0, #0
 8005f2a:	db24      	blt.n	8005f76 <quorem+0xf2>
 8005f2c:	3601      	adds	r6, #1
 8005f2e:	4628      	mov	r0, r5
 8005f30:	f04f 0c00 	mov.w	ip, #0
 8005f34:	f858 2b04 	ldr.w	r2, [r8], #4
 8005f38:	f8d0 e000 	ldr.w	lr, [r0]
 8005f3c:	b293      	uxth	r3, r2
 8005f3e:	ebac 0303 	sub.w	r3, ip, r3
 8005f42:	0c12      	lsrs	r2, r2, #16
 8005f44:	fa13 f38e 	uxtah	r3, r3, lr
 8005f48:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005f4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005f50:	b29b      	uxth	r3, r3
 8005f52:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005f56:	45c1      	cmp	r9, r8
 8005f58:	f840 3b04 	str.w	r3, [r0], #4
 8005f5c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005f60:	d2e8      	bcs.n	8005f34 <quorem+0xb0>
 8005f62:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005f66:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005f6a:	b922      	cbnz	r2, 8005f76 <quorem+0xf2>
 8005f6c:	3b04      	subs	r3, #4
 8005f6e:	429d      	cmp	r5, r3
 8005f70:	461a      	mov	r2, r3
 8005f72:	d30a      	bcc.n	8005f8a <quorem+0x106>
 8005f74:	613c      	str	r4, [r7, #16]
 8005f76:	4630      	mov	r0, r6
 8005f78:	b003      	add	sp, #12
 8005f7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f7e:	6812      	ldr	r2, [r2, #0]
 8005f80:	3b04      	subs	r3, #4
 8005f82:	2a00      	cmp	r2, #0
 8005f84:	d1cc      	bne.n	8005f20 <quorem+0x9c>
 8005f86:	3c01      	subs	r4, #1
 8005f88:	e7c7      	b.n	8005f1a <quorem+0x96>
 8005f8a:	6812      	ldr	r2, [r2, #0]
 8005f8c:	3b04      	subs	r3, #4
 8005f8e:	2a00      	cmp	r2, #0
 8005f90:	d1f0      	bne.n	8005f74 <quorem+0xf0>
 8005f92:	3c01      	subs	r4, #1
 8005f94:	e7eb      	b.n	8005f6e <quorem+0xea>
 8005f96:	2000      	movs	r0, #0
 8005f98:	e7ee      	b.n	8005f78 <quorem+0xf4>
 8005f9a:	0000      	movs	r0, r0
 8005f9c:	0000      	movs	r0, r0
	...

08005fa0 <_dtoa_r>:
 8005fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fa4:	ed2d 8b04 	vpush	{d8-d9}
 8005fa8:	ec57 6b10 	vmov	r6, r7, d0
 8005fac:	b093      	sub	sp, #76	; 0x4c
 8005fae:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005fb0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005fb4:	9106      	str	r1, [sp, #24]
 8005fb6:	ee10 aa10 	vmov	sl, s0
 8005fba:	4604      	mov	r4, r0
 8005fbc:	9209      	str	r2, [sp, #36]	; 0x24
 8005fbe:	930c      	str	r3, [sp, #48]	; 0x30
 8005fc0:	46bb      	mov	fp, r7
 8005fc2:	b975      	cbnz	r5, 8005fe2 <_dtoa_r+0x42>
 8005fc4:	2010      	movs	r0, #16
 8005fc6:	f000 fed7 	bl	8006d78 <malloc>
 8005fca:	4602      	mov	r2, r0
 8005fcc:	6260      	str	r0, [r4, #36]	; 0x24
 8005fce:	b920      	cbnz	r0, 8005fda <_dtoa_r+0x3a>
 8005fd0:	4ba7      	ldr	r3, [pc, #668]	; (8006270 <_dtoa_r+0x2d0>)
 8005fd2:	21ea      	movs	r1, #234	; 0xea
 8005fd4:	48a7      	ldr	r0, [pc, #668]	; (8006274 <_dtoa_r+0x2d4>)
 8005fd6:	f001 fddf 	bl	8007b98 <__assert_func>
 8005fda:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005fde:	6005      	str	r5, [r0, #0]
 8005fe0:	60c5      	str	r5, [r0, #12]
 8005fe2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fe4:	6819      	ldr	r1, [r3, #0]
 8005fe6:	b151      	cbz	r1, 8005ffe <_dtoa_r+0x5e>
 8005fe8:	685a      	ldr	r2, [r3, #4]
 8005fea:	604a      	str	r2, [r1, #4]
 8005fec:	2301      	movs	r3, #1
 8005fee:	4093      	lsls	r3, r2
 8005ff0:	608b      	str	r3, [r1, #8]
 8005ff2:	4620      	mov	r0, r4
 8005ff4:	f000 ff16 	bl	8006e24 <_Bfree>
 8005ff8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	601a      	str	r2, [r3, #0]
 8005ffe:	1e3b      	subs	r3, r7, #0
 8006000:	bfaa      	itet	ge
 8006002:	2300      	movge	r3, #0
 8006004:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006008:	f8c8 3000 	strge.w	r3, [r8]
 800600c:	4b9a      	ldr	r3, [pc, #616]	; (8006278 <_dtoa_r+0x2d8>)
 800600e:	bfbc      	itt	lt
 8006010:	2201      	movlt	r2, #1
 8006012:	f8c8 2000 	strlt.w	r2, [r8]
 8006016:	ea33 030b 	bics.w	r3, r3, fp
 800601a:	d11b      	bne.n	8006054 <_dtoa_r+0xb4>
 800601c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800601e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006022:	6013      	str	r3, [r2, #0]
 8006024:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006028:	4333      	orrs	r3, r6
 800602a:	f000 8592 	beq.w	8006b52 <_dtoa_r+0xbb2>
 800602e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006030:	b963      	cbnz	r3, 800604c <_dtoa_r+0xac>
 8006032:	4b92      	ldr	r3, [pc, #584]	; (800627c <_dtoa_r+0x2dc>)
 8006034:	e022      	b.n	800607c <_dtoa_r+0xdc>
 8006036:	4b92      	ldr	r3, [pc, #584]	; (8006280 <_dtoa_r+0x2e0>)
 8006038:	9301      	str	r3, [sp, #4]
 800603a:	3308      	adds	r3, #8
 800603c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800603e:	6013      	str	r3, [r2, #0]
 8006040:	9801      	ldr	r0, [sp, #4]
 8006042:	b013      	add	sp, #76	; 0x4c
 8006044:	ecbd 8b04 	vpop	{d8-d9}
 8006048:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800604c:	4b8b      	ldr	r3, [pc, #556]	; (800627c <_dtoa_r+0x2dc>)
 800604e:	9301      	str	r3, [sp, #4]
 8006050:	3303      	adds	r3, #3
 8006052:	e7f3      	b.n	800603c <_dtoa_r+0x9c>
 8006054:	2200      	movs	r2, #0
 8006056:	2300      	movs	r3, #0
 8006058:	4650      	mov	r0, sl
 800605a:	4659      	mov	r1, fp
 800605c:	f7fa fd3c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006060:	ec4b ab19 	vmov	d9, sl, fp
 8006064:	4680      	mov	r8, r0
 8006066:	b158      	cbz	r0, 8006080 <_dtoa_r+0xe0>
 8006068:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800606a:	2301      	movs	r3, #1
 800606c:	6013      	str	r3, [r2, #0]
 800606e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006070:	2b00      	cmp	r3, #0
 8006072:	f000 856b 	beq.w	8006b4c <_dtoa_r+0xbac>
 8006076:	4883      	ldr	r0, [pc, #524]	; (8006284 <_dtoa_r+0x2e4>)
 8006078:	6018      	str	r0, [r3, #0]
 800607a:	1e43      	subs	r3, r0, #1
 800607c:	9301      	str	r3, [sp, #4]
 800607e:	e7df      	b.n	8006040 <_dtoa_r+0xa0>
 8006080:	ec4b ab10 	vmov	d0, sl, fp
 8006084:	aa10      	add	r2, sp, #64	; 0x40
 8006086:	a911      	add	r1, sp, #68	; 0x44
 8006088:	4620      	mov	r0, r4
 800608a:	f001 f9b3 	bl	80073f4 <__d2b>
 800608e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006092:	ee08 0a10 	vmov	s16, r0
 8006096:	2d00      	cmp	r5, #0
 8006098:	f000 8084 	beq.w	80061a4 <_dtoa_r+0x204>
 800609c:	ee19 3a90 	vmov	r3, s19
 80060a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80060a4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80060a8:	4656      	mov	r6, sl
 80060aa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80060ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80060b2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80060b6:	4b74      	ldr	r3, [pc, #464]	; (8006288 <_dtoa_r+0x2e8>)
 80060b8:	2200      	movs	r2, #0
 80060ba:	4630      	mov	r0, r6
 80060bc:	4639      	mov	r1, r7
 80060be:	f7fa f8eb 	bl	8000298 <__aeabi_dsub>
 80060c2:	a365      	add	r3, pc, #404	; (adr r3, 8006258 <_dtoa_r+0x2b8>)
 80060c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c8:	f7fa fa9e 	bl	8000608 <__aeabi_dmul>
 80060cc:	a364      	add	r3, pc, #400	; (adr r3, 8006260 <_dtoa_r+0x2c0>)
 80060ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d2:	f7fa f8e3 	bl	800029c <__adddf3>
 80060d6:	4606      	mov	r6, r0
 80060d8:	4628      	mov	r0, r5
 80060da:	460f      	mov	r7, r1
 80060dc:	f7fa fa2a 	bl	8000534 <__aeabi_i2d>
 80060e0:	a361      	add	r3, pc, #388	; (adr r3, 8006268 <_dtoa_r+0x2c8>)
 80060e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060e6:	f7fa fa8f 	bl	8000608 <__aeabi_dmul>
 80060ea:	4602      	mov	r2, r0
 80060ec:	460b      	mov	r3, r1
 80060ee:	4630      	mov	r0, r6
 80060f0:	4639      	mov	r1, r7
 80060f2:	f7fa f8d3 	bl	800029c <__adddf3>
 80060f6:	4606      	mov	r6, r0
 80060f8:	460f      	mov	r7, r1
 80060fa:	f7fa fd35 	bl	8000b68 <__aeabi_d2iz>
 80060fe:	2200      	movs	r2, #0
 8006100:	9000      	str	r0, [sp, #0]
 8006102:	2300      	movs	r3, #0
 8006104:	4630      	mov	r0, r6
 8006106:	4639      	mov	r1, r7
 8006108:	f7fa fcf0 	bl	8000aec <__aeabi_dcmplt>
 800610c:	b150      	cbz	r0, 8006124 <_dtoa_r+0x184>
 800610e:	9800      	ldr	r0, [sp, #0]
 8006110:	f7fa fa10 	bl	8000534 <__aeabi_i2d>
 8006114:	4632      	mov	r2, r6
 8006116:	463b      	mov	r3, r7
 8006118:	f7fa fcde 	bl	8000ad8 <__aeabi_dcmpeq>
 800611c:	b910      	cbnz	r0, 8006124 <_dtoa_r+0x184>
 800611e:	9b00      	ldr	r3, [sp, #0]
 8006120:	3b01      	subs	r3, #1
 8006122:	9300      	str	r3, [sp, #0]
 8006124:	9b00      	ldr	r3, [sp, #0]
 8006126:	2b16      	cmp	r3, #22
 8006128:	d85a      	bhi.n	80061e0 <_dtoa_r+0x240>
 800612a:	9a00      	ldr	r2, [sp, #0]
 800612c:	4b57      	ldr	r3, [pc, #348]	; (800628c <_dtoa_r+0x2ec>)
 800612e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006136:	ec51 0b19 	vmov	r0, r1, d9
 800613a:	f7fa fcd7 	bl	8000aec <__aeabi_dcmplt>
 800613e:	2800      	cmp	r0, #0
 8006140:	d050      	beq.n	80061e4 <_dtoa_r+0x244>
 8006142:	9b00      	ldr	r3, [sp, #0]
 8006144:	3b01      	subs	r3, #1
 8006146:	9300      	str	r3, [sp, #0]
 8006148:	2300      	movs	r3, #0
 800614a:	930b      	str	r3, [sp, #44]	; 0x2c
 800614c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800614e:	1b5d      	subs	r5, r3, r5
 8006150:	1e6b      	subs	r3, r5, #1
 8006152:	9305      	str	r3, [sp, #20]
 8006154:	bf45      	ittet	mi
 8006156:	f1c5 0301 	rsbmi	r3, r5, #1
 800615a:	9304      	strmi	r3, [sp, #16]
 800615c:	2300      	movpl	r3, #0
 800615e:	2300      	movmi	r3, #0
 8006160:	bf4c      	ite	mi
 8006162:	9305      	strmi	r3, [sp, #20]
 8006164:	9304      	strpl	r3, [sp, #16]
 8006166:	9b00      	ldr	r3, [sp, #0]
 8006168:	2b00      	cmp	r3, #0
 800616a:	db3d      	blt.n	80061e8 <_dtoa_r+0x248>
 800616c:	9b05      	ldr	r3, [sp, #20]
 800616e:	9a00      	ldr	r2, [sp, #0]
 8006170:	920a      	str	r2, [sp, #40]	; 0x28
 8006172:	4413      	add	r3, r2
 8006174:	9305      	str	r3, [sp, #20]
 8006176:	2300      	movs	r3, #0
 8006178:	9307      	str	r3, [sp, #28]
 800617a:	9b06      	ldr	r3, [sp, #24]
 800617c:	2b09      	cmp	r3, #9
 800617e:	f200 8089 	bhi.w	8006294 <_dtoa_r+0x2f4>
 8006182:	2b05      	cmp	r3, #5
 8006184:	bfc4      	itt	gt
 8006186:	3b04      	subgt	r3, #4
 8006188:	9306      	strgt	r3, [sp, #24]
 800618a:	9b06      	ldr	r3, [sp, #24]
 800618c:	f1a3 0302 	sub.w	r3, r3, #2
 8006190:	bfcc      	ite	gt
 8006192:	2500      	movgt	r5, #0
 8006194:	2501      	movle	r5, #1
 8006196:	2b03      	cmp	r3, #3
 8006198:	f200 8087 	bhi.w	80062aa <_dtoa_r+0x30a>
 800619c:	e8df f003 	tbb	[pc, r3]
 80061a0:	59383a2d 	.word	0x59383a2d
 80061a4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80061a8:	441d      	add	r5, r3
 80061aa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80061ae:	2b20      	cmp	r3, #32
 80061b0:	bfc1      	itttt	gt
 80061b2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80061b6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80061ba:	fa0b f303 	lslgt.w	r3, fp, r3
 80061be:	fa26 f000 	lsrgt.w	r0, r6, r0
 80061c2:	bfda      	itte	le
 80061c4:	f1c3 0320 	rsble	r3, r3, #32
 80061c8:	fa06 f003 	lslle.w	r0, r6, r3
 80061cc:	4318      	orrgt	r0, r3
 80061ce:	f7fa f9a1 	bl	8000514 <__aeabi_ui2d>
 80061d2:	2301      	movs	r3, #1
 80061d4:	4606      	mov	r6, r0
 80061d6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80061da:	3d01      	subs	r5, #1
 80061dc:	930e      	str	r3, [sp, #56]	; 0x38
 80061de:	e76a      	b.n	80060b6 <_dtoa_r+0x116>
 80061e0:	2301      	movs	r3, #1
 80061e2:	e7b2      	b.n	800614a <_dtoa_r+0x1aa>
 80061e4:	900b      	str	r0, [sp, #44]	; 0x2c
 80061e6:	e7b1      	b.n	800614c <_dtoa_r+0x1ac>
 80061e8:	9b04      	ldr	r3, [sp, #16]
 80061ea:	9a00      	ldr	r2, [sp, #0]
 80061ec:	1a9b      	subs	r3, r3, r2
 80061ee:	9304      	str	r3, [sp, #16]
 80061f0:	4253      	negs	r3, r2
 80061f2:	9307      	str	r3, [sp, #28]
 80061f4:	2300      	movs	r3, #0
 80061f6:	930a      	str	r3, [sp, #40]	; 0x28
 80061f8:	e7bf      	b.n	800617a <_dtoa_r+0x1da>
 80061fa:	2300      	movs	r3, #0
 80061fc:	9308      	str	r3, [sp, #32]
 80061fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006200:	2b00      	cmp	r3, #0
 8006202:	dc55      	bgt.n	80062b0 <_dtoa_r+0x310>
 8006204:	2301      	movs	r3, #1
 8006206:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800620a:	461a      	mov	r2, r3
 800620c:	9209      	str	r2, [sp, #36]	; 0x24
 800620e:	e00c      	b.n	800622a <_dtoa_r+0x28a>
 8006210:	2301      	movs	r3, #1
 8006212:	e7f3      	b.n	80061fc <_dtoa_r+0x25c>
 8006214:	2300      	movs	r3, #0
 8006216:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006218:	9308      	str	r3, [sp, #32]
 800621a:	9b00      	ldr	r3, [sp, #0]
 800621c:	4413      	add	r3, r2
 800621e:	9302      	str	r3, [sp, #8]
 8006220:	3301      	adds	r3, #1
 8006222:	2b01      	cmp	r3, #1
 8006224:	9303      	str	r3, [sp, #12]
 8006226:	bfb8      	it	lt
 8006228:	2301      	movlt	r3, #1
 800622a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800622c:	2200      	movs	r2, #0
 800622e:	6042      	str	r2, [r0, #4]
 8006230:	2204      	movs	r2, #4
 8006232:	f102 0614 	add.w	r6, r2, #20
 8006236:	429e      	cmp	r6, r3
 8006238:	6841      	ldr	r1, [r0, #4]
 800623a:	d93d      	bls.n	80062b8 <_dtoa_r+0x318>
 800623c:	4620      	mov	r0, r4
 800623e:	f000 fdb1 	bl	8006da4 <_Balloc>
 8006242:	9001      	str	r0, [sp, #4]
 8006244:	2800      	cmp	r0, #0
 8006246:	d13b      	bne.n	80062c0 <_dtoa_r+0x320>
 8006248:	4b11      	ldr	r3, [pc, #68]	; (8006290 <_dtoa_r+0x2f0>)
 800624a:	4602      	mov	r2, r0
 800624c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006250:	e6c0      	b.n	8005fd4 <_dtoa_r+0x34>
 8006252:	2301      	movs	r3, #1
 8006254:	e7df      	b.n	8006216 <_dtoa_r+0x276>
 8006256:	bf00      	nop
 8006258:	636f4361 	.word	0x636f4361
 800625c:	3fd287a7 	.word	0x3fd287a7
 8006260:	8b60c8b3 	.word	0x8b60c8b3
 8006264:	3fc68a28 	.word	0x3fc68a28
 8006268:	509f79fb 	.word	0x509f79fb
 800626c:	3fd34413 	.word	0x3fd34413
 8006270:	08008075 	.word	0x08008075
 8006274:	0800808c 	.word	0x0800808c
 8006278:	7ff00000 	.word	0x7ff00000
 800627c:	08008071 	.word	0x08008071
 8006280:	08008068 	.word	0x08008068
 8006284:	08008045 	.word	0x08008045
 8006288:	3ff80000 	.word	0x3ff80000
 800628c:	080081e0 	.word	0x080081e0
 8006290:	080080e7 	.word	0x080080e7
 8006294:	2501      	movs	r5, #1
 8006296:	2300      	movs	r3, #0
 8006298:	9306      	str	r3, [sp, #24]
 800629a:	9508      	str	r5, [sp, #32]
 800629c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80062a0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80062a4:	2200      	movs	r2, #0
 80062a6:	2312      	movs	r3, #18
 80062a8:	e7b0      	b.n	800620c <_dtoa_r+0x26c>
 80062aa:	2301      	movs	r3, #1
 80062ac:	9308      	str	r3, [sp, #32]
 80062ae:	e7f5      	b.n	800629c <_dtoa_r+0x2fc>
 80062b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062b2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80062b6:	e7b8      	b.n	800622a <_dtoa_r+0x28a>
 80062b8:	3101      	adds	r1, #1
 80062ba:	6041      	str	r1, [r0, #4]
 80062bc:	0052      	lsls	r2, r2, #1
 80062be:	e7b8      	b.n	8006232 <_dtoa_r+0x292>
 80062c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80062c2:	9a01      	ldr	r2, [sp, #4]
 80062c4:	601a      	str	r2, [r3, #0]
 80062c6:	9b03      	ldr	r3, [sp, #12]
 80062c8:	2b0e      	cmp	r3, #14
 80062ca:	f200 809d 	bhi.w	8006408 <_dtoa_r+0x468>
 80062ce:	2d00      	cmp	r5, #0
 80062d0:	f000 809a 	beq.w	8006408 <_dtoa_r+0x468>
 80062d4:	9b00      	ldr	r3, [sp, #0]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	dd32      	ble.n	8006340 <_dtoa_r+0x3a0>
 80062da:	4ab7      	ldr	r2, [pc, #732]	; (80065b8 <_dtoa_r+0x618>)
 80062dc:	f003 030f 	and.w	r3, r3, #15
 80062e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80062e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80062e8:	9b00      	ldr	r3, [sp, #0]
 80062ea:	05d8      	lsls	r0, r3, #23
 80062ec:	ea4f 1723 	mov.w	r7, r3, asr #4
 80062f0:	d516      	bpl.n	8006320 <_dtoa_r+0x380>
 80062f2:	4bb2      	ldr	r3, [pc, #712]	; (80065bc <_dtoa_r+0x61c>)
 80062f4:	ec51 0b19 	vmov	r0, r1, d9
 80062f8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80062fc:	f7fa faae 	bl	800085c <__aeabi_ddiv>
 8006300:	f007 070f 	and.w	r7, r7, #15
 8006304:	4682      	mov	sl, r0
 8006306:	468b      	mov	fp, r1
 8006308:	2503      	movs	r5, #3
 800630a:	4eac      	ldr	r6, [pc, #688]	; (80065bc <_dtoa_r+0x61c>)
 800630c:	b957      	cbnz	r7, 8006324 <_dtoa_r+0x384>
 800630e:	4642      	mov	r2, r8
 8006310:	464b      	mov	r3, r9
 8006312:	4650      	mov	r0, sl
 8006314:	4659      	mov	r1, fp
 8006316:	f7fa faa1 	bl	800085c <__aeabi_ddiv>
 800631a:	4682      	mov	sl, r0
 800631c:	468b      	mov	fp, r1
 800631e:	e028      	b.n	8006372 <_dtoa_r+0x3d2>
 8006320:	2502      	movs	r5, #2
 8006322:	e7f2      	b.n	800630a <_dtoa_r+0x36a>
 8006324:	07f9      	lsls	r1, r7, #31
 8006326:	d508      	bpl.n	800633a <_dtoa_r+0x39a>
 8006328:	4640      	mov	r0, r8
 800632a:	4649      	mov	r1, r9
 800632c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006330:	f7fa f96a 	bl	8000608 <__aeabi_dmul>
 8006334:	3501      	adds	r5, #1
 8006336:	4680      	mov	r8, r0
 8006338:	4689      	mov	r9, r1
 800633a:	107f      	asrs	r7, r7, #1
 800633c:	3608      	adds	r6, #8
 800633e:	e7e5      	b.n	800630c <_dtoa_r+0x36c>
 8006340:	f000 809b 	beq.w	800647a <_dtoa_r+0x4da>
 8006344:	9b00      	ldr	r3, [sp, #0]
 8006346:	4f9d      	ldr	r7, [pc, #628]	; (80065bc <_dtoa_r+0x61c>)
 8006348:	425e      	negs	r6, r3
 800634a:	4b9b      	ldr	r3, [pc, #620]	; (80065b8 <_dtoa_r+0x618>)
 800634c:	f006 020f 	and.w	r2, r6, #15
 8006350:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006358:	ec51 0b19 	vmov	r0, r1, d9
 800635c:	f7fa f954 	bl	8000608 <__aeabi_dmul>
 8006360:	1136      	asrs	r6, r6, #4
 8006362:	4682      	mov	sl, r0
 8006364:	468b      	mov	fp, r1
 8006366:	2300      	movs	r3, #0
 8006368:	2502      	movs	r5, #2
 800636a:	2e00      	cmp	r6, #0
 800636c:	d17a      	bne.n	8006464 <_dtoa_r+0x4c4>
 800636e:	2b00      	cmp	r3, #0
 8006370:	d1d3      	bne.n	800631a <_dtoa_r+0x37a>
 8006372:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006374:	2b00      	cmp	r3, #0
 8006376:	f000 8082 	beq.w	800647e <_dtoa_r+0x4de>
 800637a:	4b91      	ldr	r3, [pc, #580]	; (80065c0 <_dtoa_r+0x620>)
 800637c:	2200      	movs	r2, #0
 800637e:	4650      	mov	r0, sl
 8006380:	4659      	mov	r1, fp
 8006382:	f7fa fbb3 	bl	8000aec <__aeabi_dcmplt>
 8006386:	2800      	cmp	r0, #0
 8006388:	d079      	beq.n	800647e <_dtoa_r+0x4de>
 800638a:	9b03      	ldr	r3, [sp, #12]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d076      	beq.n	800647e <_dtoa_r+0x4de>
 8006390:	9b02      	ldr	r3, [sp, #8]
 8006392:	2b00      	cmp	r3, #0
 8006394:	dd36      	ble.n	8006404 <_dtoa_r+0x464>
 8006396:	9b00      	ldr	r3, [sp, #0]
 8006398:	4650      	mov	r0, sl
 800639a:	4659      	mov	r1, fp
 800639c:	1e5f      	subs	r7, r3, #1
 800639e:	2200      	movs	r2, #0
 80063a0:	4b88      	ldr	r3, [pc, #544]	; (80065c4 <_dtoa_r+0x624>)
 80063a2:	f7fa f931 	bl	8000608 <__aeabi_dmul>
 80063a6:	9e02      	ldr	r6, [sp, #8]
 80063a8:	4682      	mov	sl, r0
 80063aa:	468b      	mov	fp, r1
 80063ac:	3501      	adds	r5, #1
 80063ae:	4628      	mov	r0, r5
 80063b0:	f7fa f8c0 	bl	8000534 <__aeabi_i2d>
 80063b4:	4652      	mov	r2, sl
 80063b6:	465b      	mov	r3, fp
 80063b8:	f7fa f926 	bl	8000608 <__aeabi_dmul>
 80063bc:	4b82      	ldr	r3, [pc, #520]	; (80065c8 <_dtoa_r+0x628>)
 80063be:	2200      	movs	r2, #0
 80063c0:	f7f9 ff6c 	bl	800029c <__adddf3>
 80063c4:	46d0      	mov	r8, sl
 80063c6:	46d9      	mov	r9, fp
 80063c8:	4682      	mov	sl, r0
 80063ca:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80063ce:	2e00      	cmp	r6, #0
 80063d0:	d158      	bne.n	8006484 <_dtoa_r+0x4e4>
 80063d2:	4b7e      	ldr	r3, [pc, #504]	; (80065cc <_dtoa_r+0x62c>)
 80063d4:	2200      	movs	r2, #0
 80063d6:	4640      	mov	r0, r8
 80063d8:	4649      	mov	r1, r9
 80063da:	f7f9 ff5d 	bl	8000298 <__aeabi_dsub>
 80063de:	4652      	mov	r2, sl
 80063e0:	465b      	mov	r3, fp
 80063e2:	4680      	mov	r8, r0
 80063e4:	4689      	mov	r9, r1
 80063e6:	f7fa fb9f 	bl	8000b28 <__aeabi_dcmpgt>
 80063ea:	2800      	cmp	r0, #0
 80063ec:	f040 8295 	bne.w	800691a <_dtoa_r+0x97a>
 80063f0:	4652      	mov	r2, sl
 80063f2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80063f6:	4640      	mov	r0, r8
 80063f8:	4649      	mov	r1, r9
 80063fa:	f7fa fb77 	bl	8000aec <__aeabi_dcmplt>
 80063fe:	2800      	cmp	r0, #0
 8006400:	f040 8289 	bne.w	8006916 <_dtoa_r+0x976>
 8006404:	ec5b ab19 	vmov	sl, fp, d9
 8006408:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800640a:	2b00      	cmp	r3, #0
 800640c:	f2c0 8148 	blt.w	80066a0 <_dtoa_r+0x700>
 8006410:	9a00      	ldr	r2, [sp, #0]
 8006412:	2a0e      	cmp	r2, #14
 8006414:	f300 8144 	bgt.w	80066a0 <_dtoa_r+0x700>
 8006418:	4b67      	ldr	r3, [pc, #412]	; (80065b8 <_dtoa_r+0x618>)
 800641a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800641e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006422:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006424:	2b00      	cmp	r3, #0
 8006426:	f280 80d5 	bge.w	80065d4 <_dtoa_r+0x634>
 800642a:	9b03      	ldr	r3, [sp, #12]
 800642c:	2b00      	cmp	r3, #0
 800642e:	f300 80d1 	bgt.w	80065d4 <_dtoa_r+0x634>
 8006432:	f040 826f 	bne.w	8006914 <_dtoa_r+0x974>
 8006436:	4b65      	ldr	r3, [pc, #404]	; (80065cc <_dtoa_r+0x62c>)
 8006438:	2200      	movs	r2, #0
 800643a:	4640      	mov	r0, r8
 800643c:	4649      	mov	r1, r9
 800643e:	f7fa f8e3 	bl	8000608 <__aeabi_dmul>
 8006442:	4652      	mov	r2, sl
 8006444:	465b      	mov	r3, fp
 8006446:	f7fa fb65 	bl	8000b14 <__aeabi_dcmpge>
 800644a:	9e03      	ldr	r6, [sp, #12]
 800644c:	4637      	mov	r7, r6
 800644e:	2800      	cmp	r0, #0
 8006450:	f040 8245 	bne.w	80068de <_dtoa_r+0x93e>
 8006454:	9d01      	ldr	r5, [sp, #4]
 8006456:	2331      	movs	r3, #49	; 0x31
 8006458:	f805 3b01 	strb.w	r3, [r5], #1
 800645c:	9b00      	ldr	r3, [sp, #0]
 800645e:	3301      	adds	r3, #1
 8006460:	9300      	str	r3, [sp, #0]
 8006462:	e240      	b.n	80068e6 <_dtoa_r+0x946>
 8006464:	07f2      	lsls	r2, r6, #31
 8006466:	d505      	bpl.n	8006474 <_dtoa_r+0x4d4>
 8006468:	e9d7 2300 	ldrd	r2, r3, [r7]
 800646c:	f7fa f8cc 	bl	8000608 <__aeabi_dmul>
 8006470:	3501      	adds	r5, #1
 8006472:	2301      	movs	r3, #1
 8006474:	1076      	asrs	r6, r6, #1
 8006476:	3708      	adds	r7, #8
 8006478:	e777      	b.n	800636a <_dtoa_r+0x3ca>
 800647a:	2502      	movs	r5, #2
 800647c:	e779      	b.n	8006372 <_dtoa_r+0x3d2>
 800647e:	9f00      	ldr	r7, [sp, #0]
 8006480:	9e03      	ldr	r6, [sp, #12]
 8006482:	e794      	b.n	80063ae <_dtoa_r+0x40e>
 8006484:	9901      	ldr	r1, [sp, #4]
 8006486:	4b4c      	ldr	r3, [pc, #304]	; (80065b8 <_dtoa_r+0x618>)
 8006488:	4431      	add	r1, r6
 800648a:	910d      	str	r1, [sp, #52]	; 0x34
 800648c:	9908      	ldr	r1, [sp, #32]
 800648e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006492:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006496:	2900      	cmp	r1, #0
 8006498:	d043      	beq.n	8006522 <_dtoa_r+0x582>
 800649a:	494d      	ldr	r1, [pc, #308]	; (80065d0 <_dtoa_r+0x630>)
 800649c:	2000      	movs	r0, #0
 800649e:	f7fa f9dd 	bl	800085c <__aeabi_ddiv>
 80064a2:	4652      	mov	r2, sl
 80064a4:	465b      	mov	r3, fp
 80064a6:	f7f9 fef7 	bl	8000298 <__aeabi_dsub>
 80064aa:	9d01      	ldr	r5, [sp, #4]
 80064ac:	4682      	mov	sl, r0
 80064ae:	468b      	mov	fp, r1
 80064b0:	4649      	mov	r1, r9
 80064b2:	4640      	mov	r0, r8
 80064b4:	f7fa fb58 	bl	8000b68 <__aeabi_d2iz>
 80064b8:	4606      	mov	r6, r0
 80064ba:	f7fa f83b 	bl	8000534 <__aeabi_i2d>
 80064be:	4602      	mov	r2, r0
 80064c0:	460b      	mov	r3, r1
 80064c2:	4640      	mov	r0, r8
 80064c4:	4649      	mov	r1, r9
 80064c6:	f7f9 fee7 	bl	8000298 <__aeabi_dsub>
 80064ca:	3630      	adds	r6, #48	; 0x30
 80064cc:	f805 6b01 	strb.w	r6, [r5], #1
 80064d0:	4652      	mov	r2, sl
 80064d2:	465b      	mov	r3, fp
 80064d4:	4680      	mov	r8, r0
 80064d6:	4689      	mov	r9, r1
 80064d8:	f7fa fb08 	bl	8000aec <__aeabi_dcmplt>
 80064dc:	2800      	cmp	r0, #0
 80064de:	d163      	bne.n	80065a8 <_dtoa_r+0x608>
 80064e0:	4642      	mov	r2, r8
 80064e2:	464b      	mov	r3, r9
 80064e4:	4936      	ldr	r1, [pc, #216]	; (80065c0 <_dtoa_r+0x620>)
 80064e6:	2000      	movs	r0, #0
 80064e8:	f7f9 fed6 	bl	8000298 <__aeabi_dsub>
 80064ec:	4652      	mov	r2, sl
 80064ee:	465b      	mov	r3, fp
 80064f0:	f7fa fafc 	bl	8000aec <__aeabi_dcmplt>
 80064f4:	2800      	cmp	r0, #0
 80064f6:	f040 80b5 	bne.w	8006664 <_dtoa_r+0x6c4>
 80064fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064fc:	429d      	cmp	r5, r3
 80064fe:	d081      	beq.n	8006404 <_dtoa_r+0x464>
 8006500:	4b30      	ldr	r3, [pc, #192]	; (80065c4 <_dtoa_r+0x624>)
 8006502:	2200      	movs	r2, #0
 8006504:	4650      	mov	r0, sl
 8006506:	4659      	mov	r1, fp
 8006508:	f7fa f87e 	bl	8000608 <__aeabi_dmul>
 800650c:	4b2d      	ldr	r3, [pc, #180]	; (80065c4 <_dtoa_r+0x624>)
 800650e:	4682      	mov	sl, r0
 8006510:	468b      	mov	fp, r1
 8006512:	4640      	mov	r0, r8
 8006514:	4649      	mov	r1, r9
 8006516:	2200      	movs	r2, #0
 8006518:	f7fa f876 	bl	8000608 <__aeabi_dmul>
 800651c:	4680      	mov	r8, r0
 800651e:	4689      	mov	r9, r1
 8006520:	e7c6      	b.n	80064b0 <_dtoa_r+0x510>
 8006522:	4650      	mov	r0, sl
 8006524:	4659      	mov	r1, fp
 8006526:	f7fa f86f 	bl	8000608 <__aeabi_dmul>
 800652a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800652c:	9d01      	ldr	r5, [sp, #4]
 800652e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006530:	4682      	mov	sl, r0
 8006532:	468b      	mov	fp, r1
 8006534:	4649      	mov	r1, r9
 8006536:	4640      	mov	r0, r8
 8006538:	f7fa fb16 	bl	8000b68 <__aeabi_d2iz>
 800653c:	4606      	mov	r6, r0
 800653e:	f7f9 fff9 	bl	8000534 <__aeabi_i2d>
 8006542:	3630      	adds	r6, #48	; 0x30
 8006544:	4602      	mov	r2, r0
 8006546:	460b      	mov	r3, r1
 8006548:	4640      	mov	r0, r8
 800654a:	4649      	mov	r1, r9
 800654c:	f7f9 fea4 	bl	8000298 <__aeabi_dsub>
 8006550:	f805 6b01 	strb.w	r6, [r5], #1
 8006554:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006556:	429d      	cmp	r5, r3
 8006558:	4680      	mov	r8, r0
 800655a:	4689      	mov	r9, r1
 800655c:	f04f 0200 	mov.w	r2, #0
 8006560:	d124      	bne.n	80065ac <_dtoa_r+0x60c>
 8006562:	4b1b      	ldr	r3, [pc, #108]	; (80065d0 <_dtoa_r+0x630>)
 8006564:	4650      	mov	r0, sl
 8006566:	4659      	mov	r1, fp
 8006568:	f7f9 fe98 	bl	800029c <__adddf3>
 800656c:	4602      	mov	r2, r0
 800656e:	460b      	mov	r3, r1
 8006570:	4640      	mov	r0, r8
 8006572:	4649      	mov	r1, r9
 8006574:	f7fa fad8 	bl	8000b28 <__aeabi_dcmpgt>
 8006578:	2800      	cmp	r0, #0
 800657a:	d173      	bne.n	8006664 <_dtoa_r+0x6c4>
 800657c:	4652      	mov	r2, sl
 800657e:	465b      	mov	r3, fp
 8006580:	4913      	ldr	r1, [pc, #76]	; (80065d0 <_dtoa_r+0x630>)
 8006582:	2000      	movs	r0, #0
 8006584:	f7f9 fe88 	bl	8000298 <__aeabi_dsub>
 8006588:	4602      	mov	r2, r0
 800658a:	460b      	mov	r3, r1
 800658c:	4640      	mov	r0, r8
 800658e:	4649      	mov	r1, r9
 8006590:	f7fa faac 	bl	8000aec <__aeabi_dcmplt>
 8006594:	2800      	cmp	r0, #0
 8006596:	f43f af35 	beq.w	8006404 <_dtoa_r+0x464>
 800659a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800659c:	1e6b      	subs	r3, r5, #1
 800659e:	930f      	str	r3, [sp, #60]	; 0x3c
 80065a0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80065a4:	2b30      	cmp	r3, #48	; 0x30
 80065a6:	d0f8      	beq.n	800659a <_dtoa_r+0x5fa>
 80065a8:	9700      	str	r7, [sp, #0]
 80065aa:	e049      	b.n	8006640 <_dtoa_r+0x6a0>
 80065ac:	4b05      	ldr	r3, [pc, #20]	; (80065c4 <_dtoa_r+0x624>)
 80065ae:	f7fa f82b 	bl	8000608 <__aeabi_dmul>
 80065b2:	4680      	mov	r8, r0
 80065b4:	4689      	mov	r9, r1
 80065b6:	e7bd      	b.n	8006534 <_dtoa_r+0x594>
 80065b8:	080081e0 	.word	0x080081e0
 80065bc:	080081b8 	.word	0x080081b8
 80065c0:	3ff00000 	.word	0x3ff00000
 80065c4:	40240000 	.word	0x40240000
 80065c8:	401c0000 	.word	0x401c0000
 80065cc:	40140000 	.word	0x40140000
 80065d0:	3fe00000 	.word	0x3fe00000
 80065d4:	9d01      	ldr	r5, [sp, #4]
 80065d6:	4656      	mov	r6, sl
 80065d8:	465f      	mov	r7, fp
 80065da:	4642      	mov	r2, r8
 80065dc:	464b      	mov	r3, r9
 80065de:	4630      	mov	r0, r6
 80065e0:	4639      	mov	r1, r7
 80065e2:	f7fa f93b 	bl	800085c <__aeabi_ddiv>
 80065e6:	f7fa fabf 	bl	8000b68 <__aeabi_d2iz>
 80065ea:	4682      	mov	sl, r0
 80065ec:	f7f9 ffa2 	bl	8000534 <__aeabi_i2d>
 80065f0:	4642      	mov	r2, r8
 80065f2:	464b      	mov	r3, r9
 80065f4:	f7fa f808 	bl	8000608 <__aeabi_dmul>
 80065f8:	4602      	mov	r2, r0
 80065fa:	460b      	mov	r3, r1
 80065fc:	4630      	mov	r0, r6
 80065fe:	4639      	mov	r1, r7
 8006600:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006604:	f7f9 fe48 	bl	8000298 <__aeabi_dsub>
 8006608:	f805 6b01 	strb.w	r6, [r5], #1
 800660c:	9e01      	ldr	r6, [sp, #4]
 800660e:	9f03      	ldr	r7, [sp, #12]
 8006610:	1bae      	subs	r6, r5, r6
 8006612:	42b7      	cmp	r7, r6
 8006614:	4602      	mov	r2, r0
 8006616:	460b      	mov	r3, r1
 8006618:	d135      	bne.n	8006686 <_dtoa_r+0x6e6>
 800661a:	f7f9 fe3f 	bl	800029c <__adddf3>
 800661e:	4642      	mov	r2, r8
 8006620:	464b      	mov	r3, r9
 8006622:	4606      	mov	r6, r0
 8006624:	460f      	mov	r7, r1
 8006626:	f7fa fa7f 	bl	8000b28 <__aeabi_dcmpgt>
 800662a:	b9d0      	cbnz	r0, 8006662 <_dtoa_r+0x6c2>
 800662c:	4642      	mov	r2, r8
 800662e:	464b      	mov	r3, r9
 8006630:	4630      	mov	r0, r6
 8006632:	4639      	mov	r1, r7
 8006634:	f7fa fa50 	bl	8000ad8 <__aeabi_dcmpeq>
 8006638:	b110      	cbz	r0, 8006640 <_dtoa_r+0x6a0>
 800663a:	f01a 0f01 	tst.w	sl, #1
 800663e:	d110      	bne.n	8006662 <_dtoa_r+0x6c2>
 8006640:	4620      	mov	r0, r4
 8006642:	ee18 1a10 	vmov	r1, s16
 8006646:	f000 fbed 	bl	8006e24 <_Bfree>
 800664a:	2300      	movs	r3, #0
 800664c:	9800      	ldr	r0, [sp, #0]
 800664e:	702b      	strb	r3, [r5, #0]
 8006650:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006652:	3001      	adds	r0, #1
 8006654:	6018      	str	r0, [r3, #0]
 8006656:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006658:	2b00      	cmp	r3, #0
 800665a:	f43f acf1 	beq.w	8006040 <_dtoa_r+0xa0>
 800665e:	601d      	str	r5, [r3, #0]
 8006660:	e4ee      	b.n	8006040 <_dtoa_r+0xa0>
 8006662:	9f00      	ldr	r7, [sp, #0]
 8006664:	462b      	mov	r3, r5
 8006666:	461d      	mov	r5, r3
 8006668:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800666c:	2a39      	cmp	r2, #57	; 0x39
 800666e:	d106      	bne.n	800667e <_dtoa_r+0x6de>
 8006670:	9a01      	ldr	r2, [sp, #4]
 8006672:	429a      	cmp	r2, r3
 8006674:	d1f7      	bne.n	8006666 <_dtoa_r+0x6c6>
 8006676:	9901      	ldr	r1, [sp, #4]
 8006678:	2230      	movs	r2, #48	; 0x30
 800667a:	3701      	adds	r7, #1
 800667c:	700a      	strb	r2, [r1, #0]
 800667e:	781a      	ldrb	r2, [r3, #0]
 8006680:	3201      	adds	r2, #1
 8006682:	701a      	strb	r2, [r3, #0]
 8006684:	e790      	b.n	80065a8 <_dtoa_r+0x608>
 8006686:	4ba6      	ldr	r3, [pc, #664]	; (8006920 <_dtoa_r+0x980>)
 8006688:	2200      	movs	r2, #0
 800668a:	f7f9 ffbd 	bl	8000608 <__aeabi_dmul>
 800668e:	2200      	movs	r2, #0
 8006690:	2300      	movs	r3, #0
 8006692:	4606      	mov	r6, r0
 8006694:	460f      	mov	r7, r1
 8006696:	f7fa fa1f 	bl	8000ad8 <__aeabi_dcmpeq>
 800669a:	2800      	cmp	r0, #0
 800669c:	d09d      	beq.n	80065da <_dtoa_r+0x63a>
 800669e:	e7cf      	b.n	8006640 <_dtoa_r+0x6a0>
 80066a0:	9a08      	ldr	r2, [sp, #32]
 80066a2:	2a00      	cmp	r2, #0
 80066a4:	f000 80d7 	beq.w	8006856 <_dtoa_r+0x8b6>
 80066a8:	9a06      	ldr	r2, [sp, #24]
 80066aa:	2a01      	cmp	r2, #1
 80066ac:	f300 80ba 	bgt.w	8006824 <_dtoa_r+0x884>
 80066b0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80066b2:	2a00      	cmp	r2, #0
 80066b4:	f000 80b2 	beq.w	800681c <_dtoa_r+0x87c>
 80066b8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80066bc:	9e07      	ldr	r6, [sp, #28]
 80066be:	9d04      	ldr	r5, [sp, #16]
 80066c0:	9a04      	ldr	r2, [sp, #16]
 80066c2:	441a      	add	r2, r3
 80066c4:	9204      	str	r2, [sp, #16]
 80066c6:	9a05      	ldr	r2, [sp, #20]
 80066c8:	2101      	movs	r1, #1
 80066ca:	441a      	add	r2, r3
 80066cc:	4620      	mov	r0, r4
 80066ce:	9205      	str	r2, [sp, #20]
 80066d0:	f000 fc60 	bl	8006f94 <__i2b>
 80066d4:	4607      	mov	r7, r0
 80066d6:	2d00      	cmp	r5, #0
 80066d8:	dd0c      	ble.n	80066f4 <_dtoa_r+0x754>
 80066da:	9b05      	ldr	r3, [sp, #20]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	dd09      	ble.n	80066f4 <_dtoa_r+0x754>
 80066e0:	42ab      	cmp	r3, r5
 80066e2:	9a04      	ldr	r2, [sp, #16]
 80066e4:	bfa8      	it	ge
 80066e6:	462b      	movge	r3, r5
 80066e8:	1ad2      	subs	r2, r2, r3
 80066ea:	9204      	str	r2, [sp, #16]
 80066ec:	9a05      	ldr	r2, [sp, #20]
 80066ee:	1aed      	subs	r5, r5, r3
 80066f0:	1ad3      	subs	r3, r2, r3
 80066f2:	9305      	str	r3, [sp, #20]
 80066f4:	9b07      	ldr	r3, [sp, #28]
 80066f6:	b31b      	cbz	r3, 8006740 <_dtoa_r+0x7a0>
 80066f8:	9b08      	ldr	r3, [sp, #32]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	f000 80af 	beq.w	800685e <_dtoa_r+0x8be>
 8006700:	2e00      	cmp	r6, #0
 8006702:	dd13      	ble.n	800672c <_dtoa_r+0x78c>
 8006704:	4639      	mov	r1, r7
 8006706:	4632      	mov	r2, r6
 8006708:	4620      	mov	r0, r4
 800670a:	f000 fd03 	bl	8007114 <__pow5mult>
 800670e:	ee18 2a10 	vmov	r2, s16
 8006712:	4601      	mov	r1, r0
 8006714:	4607      	mov	r7, r0
 8006716:	4620      	mov	r0, r4
 8006718:	f000 fc52 	bl	8006fc0 <__multiply>
 800671c:	ee18 1a10 	vmov	r1, s16
 8006720:	4680      	mov	r8, r0
 8006722:	4620      	mov	r0, r4
 8006724:	f000 fb7e 	bl	8006e24 <_Bfree>
 8006728:	ee08 8a10 	vmov	s16, r8
 800672c:	9b07      	ldr	r3, [sp, #28]
 800672e:	1b9a      	subs	r2, r3, r6
 8006730:	d006      	beq.n	8006740 <_dtoa_r+0x7a0>
 8006732:	ee18 1a10 	vmov	r1, s16
 8006736:	4620      	mov	r0, r4
 8006738:	f000 fcec 	bl	8007114 <__pow5mult>
 800673c:	ee08 0a10 	vmov	s16, r0
 8006740:	2101      	movs	r1, #1
 8006742:	4620      	mov	r0, r4
 8006744:	f000 fc26 	bl	8006f94 <__i2b>
 8006748:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800674a:	2b00      	cmp	r3, #0
 800674c:	4606      	mov	r6, r0
 800674e:	f340 8088 	ble.w	8006862 <_dtoa_r+0x8c2>
 8006752:	461a      	mov	r2, r3
 8006754:	4601      	mov	r1, r0
 8006756:	4620      	mov	r0, r4
 8006758:	f000 fcdc 	bl	8007114 <__pow5mult>
 800675c:	9b06      	ldr	r3, [sp, #24]
 800675e:	2b01      	cmp	r3, #1
 8006760:	4606      	mov	r6, r0
 8006762:	f340 8081 	ble.w	8006868 <_dtoa_r+0x8c8>
 8006766:	f04f 0800 	mov.w	r8, #0
 800676a:	6933      	ldr	r3, [r6, #16]
 800676c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006770:	6918      	ldr	r0, [r3, #16]
 8006772:	f000 fbbf 	bl	8006ef4 <__hi0bits>
 8006776:	f1c0 0020 	rsb	r0, r0, #32
 800677a:	9b05      	ldr	r3, [sp, #20]
 800677c:	4418      	add	r0, r3
 800677e:	f010 001f 	ands.w	r0, r0, #31
 8006782:	f000 8092 	beq.w	80068aa <_dtoa_r+0x90a>
 8006786:	f1c0 0320 	rsb	r3, r0, #32
 800678a:	2b04      	cmp	r3, #4
 800678c:	f340 808a 	ble.w	80068a4 <_dtoa_r+0x904>
 8006790:	f1c0 001c 	rsb	r0, r0, #28
 8006794:	9b04      	ldr	r3, [sp, #16]
 8006796:	4403      	add	r3, r0
 8006798:	9304      	str	r3, [sp, #16]
 800679a:	9b05      	ldr	r3, [sp, #20]
 800679c:	4403      	add	r3, r0
 800679e:	4405      	add	r5, r0
 80067a0:	9305      	str	r3, [sp, #20]
 80067a2:	9b04      	ldr	r3, [sp, #16]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	dd07      	ble.n	80067b8 <_dtoa_r+0x818>
 80067a8:	ee18 1a10 	vmov	r1, s16
 80067ac:	461a      	mov	r2, r3
 80067ae:	4620      	mov	r0, r4
 80067b0:	f000 fd0a 	bl	80071c8 <__lshift>
 80067b4:	ee08 0a10 	vmov	s16, r0
 80067b8:	9b05      	ldr	r3, [sp, #20]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	dd05      	ble.n	80067ca <_dtoa_r+0x82a>
 80067be:	4631      	mov	r1, r6
 80067c0:	461a      	mov	r2, r3
 80067c2:	4620      	mov	r0, r4
 80067c4:	f000 fd00 	bl	80071c8 <__lshift>
 80067c8:	4606      	mov	r6, r0
 80067ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d06e      	beq.n	80068ae <_dtoa_r+0x90e>
 80067d0:	ee18 0a10 	vmov	r0, s16
 80067d4:	4631      	mov	r1, r6
 80067d6:	f000 fd67 	bl	80072a8 <__mcmp>
 80067da:	2800      	cmp	r0, #0
 80067dc:	da67      	bge.n	80068ae <_dtoa_r+0x90e>
 80067de:	9b00      	ldr	r3, [sp, #0]
 80067e0:	3b01      	subs	r3, #1
 80067e2:	ee18 1a10 	vmov	r1, s16
 80067e6:	9300      	str	r3, [sp, #0]
 80067e8:	220a      	movs	r2, #10
 80067ea:	2300      	movs	r3, #0
 80067ec:	4620      	mov	r0, r4
 80067ee:	f000 fb3b 	bl	8006e68 <__multadd>
 80067f2:	9b08      	ldr	r3, [sp, #32]
 80067f4:	ee08 0a10 	vmov	s16, r0
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	f000 81b1 	beq.w	8006b60 <_dtoa_r+0xbc0>
 80067fe:	2300      	movs	r3, #0
 8006800:	4639      	mov	r1, r7
 8006802:	220a      	movs	r2, #10
 8006804:	4620      	mov	r0, r4
 8006806:	f000 fb2f 	bl	8006e68 <__multadd>
 800680a:	9b02      	ldr	r3, [sp, #8]
 800680c:	2b00      	cmp	r3, #0
 800680e:	4607      	mov	r7, r0
 8006810:	f300 808e 	bgt.w	8006930 <_dtoa_r+0x990>
 8006814:	9b06      	ldr	r3, [sp, #24]
 8006816:	2b02      	cmp	r3, #2
 8006818:	dc51      	bgt.n	80068be <_dtoa_r+0x91e>
 800681a:	e089      	b.n	8006930 <_dtoa_r+0x990>
 800681c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800681e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006822:	e74b      	b.n	80066bc <_dtoa_r+0x71c>
 8006824:	9b03      	ldr	r3, [sp, #12]
 8006826:	1e5e      	subs	r6, r3, #1
 8006828:	9b07      	ldr	r3, [sp, #28]
 800682a:	42b3      	cmp	r3, r6
 800682c:	bfbf      	itttt	lt
 800682e:	9b07      	ldrlt	r3, [sp, #28]
 8006830:	9607      	strlt	r6, [sp, #28]
 8006832:	1af2      	sublt	r2, r6, r3
 8006834:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006836:	bfb6      	itet	lt
 8006838:	189b      	addlt	r3, r3, r2
 800683a:	1b9e      	subge	r6, r3, r6
 800683c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800683e:	9b03      	ldr	r3, [sp, #12]
 8006840:	bfb8      	it	lt
 8006842:	2600      	movlt	r6, #0
 8006844:	2b00      	cmp	r3, #0
 8006846:	bfb7      	itett	lt
 8006848:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800684c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006850:	1a9d      	sublt	r5, r3, r2
 8006852:	2300      	movlt	r3, #0
 8006854:	e734      	b.n	80066c0 <_dtoa_r+0x720>
 8006856:	9e07      	ldr	r6, [sp, #28]
 8006858:	9d04      	ldr	r5, [sp, #16]
 800685a:	9f08      	ldr	r7, [sp, #32]
 800685c:	e73b      	b.n	80066d6 <_dtoa_r+0x736>
 800685e:	9a07      	ldr	r2, [sp, #28]
 8006860:	e767      	b.n	8006732 <_dtoa_r+0x792>
 8006862:	9b06      	ldr	r3, [sp, #24]
 8006864:	2b01      	cmp	r3, #1
 8006866:	dc18      	bgt.n	800689a <_dtoa_r+0x8fa>
 8006868:	f1ba 0f00 	cmp.w	sl, #0
 800686c:	d115      	bne.n	800689a <_dtoa_r+0x8fa>
 800686e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006872:	b993      	cbnz	r3, 800689a <_dtoa_r+0x8fa>
 8006874:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006878:	0d1b      	lsrs	r3, r3, #20
 800687a:	051b      	lsls	r3, r3, #20
 800687c:	b183      	cbz	r3, 80068a0 <_dtoa_r+0x900>
 800687e:	9b04      	ldr	r3, [sp, #16]
 8006880:	3301      	adds	r3, #1
 8006882:	9304      	str	r3, [sp, #16]
 8006884:	9b05      	ldr	r3, [sp, #20]
 8006886:	3301      	adds	r3, #1
 8006888:	9305      	str	r3, [sp, #20]
 800688a:	f04f 0801 	mov.w	r8, #1
 800688e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006890:	2b00      	cmp	r3, #0
 8006892:	f47f af6a 	bne.w	800676a <_dtoa_r+0x7ca>
 8006896:	2001      	movs	r0, #1
 8006898:	e76f      	b.n	800677a <_dtoa_r+0x7da>
 800689a:	f04f 0800 	mov.w	r8, #0
 800689e:	e7f6      	b.n	800688e <_dtoa_r+0x8ee>
 80068a0:	4698      	mov	r8, r3
 80068a2:	e7f4      	b.n	800688e <_dtoa_r+0x8ee>
 80068a4:	f43f af7d 	beq.w	80067a2 <_dtoa_r+0x802>
 80068a8:	4618      	mov	r0, r3
 80068aa:	301c      	adds	r0, #28
 80068ac:	e772      	b.n	8006794 <_dtoa_r+0x7f4>
 80068ae:	9b03      	ldr	r3, [sp, #12]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	dc37      	bgt.n	8006924 <_dtoa_r+0x984>
 80068b4:	9b06      	ldr	r3, [sp, #24]
 80068b6:	2b02      	cmp	r3, #2
 80068b8:	dd34      	ble.n	8006924 <_dtoa_r+0x984>
 80068ba:	9b03      	ldr	r3, [sp, #12]
 80068bc:	9302      	str	r3, [sp, #8]
 80068be:	9b02      	ldr	r3, [sp, #8]
 80068c0:	b96b      	cbnz	r3, 80068de <_dtoa_r+0x93e>
 80068c2:	4631      	mov	r1, r6
 80068c4:	2205      	movs	r2, #5
 80068c6:	4620      	mov	r0, r4
 80068c8:	f000 face 	bl	8006e68 <__multadd>
 80068cc:	4601      	mov	r1, r0
 80068ce:	4606      	mov	r6, r0
 80068d0:	ee18 0a10 	vmov	r0, s16
 80068d4:	f000 fce8 	bl	80072a8 <__mcmp>
 80068d8:	2800      	cmp	r0, #0
 80068da:	f73f adbb 	bgt.w	8006454 <_dtoa_r+0x4b4>
 80068de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068e0:	9d01      	ldr	r5, [sp, #4]
 80068e2:	43db      	mvns	r3, r3
 80068e4:	9300      	str	r3, [sp, #0]
 80068e6:	f04f 0800 	mov.w	r8, #0
 80068ea:	4631      	mov	r1, r6
 80068ec:	4620      	mov	r0, r4
 80068ee:	f000 fa99 	bl	8006e24 <_Bfree>
 80068f2:	2f00      	cmp	r7, #0
 80068f4:	f43f aea4 	beq.w	8006640 <_dtoa_r+0x6a0>
 80068f8:	f1b8 0f00 	cmp.w	r8, #0
 80068fc:	d005      	beq.n	800690a <_dtoa_r+0x96a>
 80068fe:	45b8      	cmp	r8, r7
 8006900:	d003      	beq.n	800690a <_dtoa_r+0x96a>
 8006902:	4641      	mov	r1, r8
 8006904:	4620      	mov	r0, r4
 8006906:	f000 fa8d 	bl	8006e24 <_Bfree>
 800690a:	4639      	mov	r1, r7
 800690c:	4620      	mov	r0, r4
 800690e:	f000 fa89 	bl	8006e24 <_Bfree>
 8006912:	e695      	b.n	8006640 <_dtoa_r+0x6a0>
 8006914:	2600      	movs	r6, #0
 8006916:	4637      	mov	r7, r6
 8006918:	e7e1      	b.n	80068de <_dtoa_r+0x93e>
 800691a:	9700      	str	r7, [sp, #0]
 800691c:	4637      	mov	r7, r6
 800691e:	e599      	b.n	8006454 <_dtoa_r+0x4b4>
 8006920:	40240000 	.word	0x40240000
 8006924:	9b08      	ldr	r3, [sp, #32]
 8006926:	2b00      	cmp	r3, #0
 8006928:	f000 80ca 	beq.w	8006ac0 <_dtoa_r+0xb20>
 800692c:	9b03      	ldr	r3, [sp, #12]
 800692e:	9302      	str	r3, [sp, #8]
 8006930:	2d00      	cmp	r5, #0
 8006932:	dd05      	ble.n	8006940 <_dtoa_r+0x9a0>
 8006934:	4639      	mov	r1, r7
 8006936:	462a      	mov	r2, r5
 8006938:	4620      	mov	r0, r4
 800693a:	f000 fc45 	bl	80071c8 <__lshift>
 800693e:	4607      	mov	r7, r0
 8006940:	f1b8 0f00 	cmp.w	r8, #0
 8006944:	d05b      	beq.n	80069fe <_dtoa_r+0xa5e>
 8006946:	6879      	ldr	r1, [r7, #4]
 8006948:	4620      	mov	r0, r4
 800694a:	f000 fa2b 	bl	8006da4 <_Balloc>
 800694e:	4605      	mov	r5, r0
 8006950:	b928      	cbnz	r0, 800695e <_dtoa_r+0x9be>
 8006952:	4b87      	ldr	r3, [pc, #540]	; (8006b70 <_dtoa_r+0xbd0>)
 8006954:	4602      	mov	r2, r0
 8006956:	f240 21ea 	movw	r1, #746	; 0x2ea
 800695a:	f7ff bb3b 	b.w	8005fd4 <_dtoa_r+0x34>
 800695e:	693a      	ldr	r2, [r7, #16]
 8006960:	3202      	adds	r2, #2
 8006962:	0092      	lsls	r2, r2, #2
 8006964:	f107 010c 	add.w	r1, r7, #12
 8006968:	300c      	adds	r0, #12
 800696a:	f000 fa0d 	bl	8006d88 <memcpy>
 800696e:	2201      	movs	r2, #1
 8006970:	4629      	mov	r1, r5
 8006972:	4620      	mov	r0, r4
 8006974:	f000 fc28 	bl	80071c8 <__lshift>
 8006978:	9b01      	ldr	r3, [sp, #4]
 800697a:	f103 0901 	add.w	r9, r3, #1
 800697e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006982:	4413      	add	r3, r2
 8006984:	9305      	str	r3, [sp, #20]
 8006986:	f00a 0301 	and.w	r3, sl, #1
 800698a:	46b8      	mov	r8, r7
 800698c:	9304      	str	r3, [sp, #16]
 800698e:	4607      	mov	r7, r0
 8006990:	4631      	mov	r1, r6
 8006992:	ee18 0a10 	vmov	r0, s16
 8006996:	f7ff fa75 	bl	8005e84 <quorem>
 800699a:	4641      	mov	r1, r8
 800699c:	9002      	str	r0, [sp, #8]
 800699e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80069a2:	ee18 0a10 	vmov	r0, s16
 80069a6:	f000 fc7f 	bl	80072a8 <__mcmp>
 80069aa:	463a      	mov	r2, r7
 80069ac:	9003      	str	r0, [sp, #12]
 80069ae:	4631      	mov	r1, r6
 80069b0:	4620      	mov	r0, r4
 80069b2:	f000 fc95 	bl	80072e0 <__mdiff>
 80069b6:	68c2      	ldr	r2, [r0, #12]
 80069b8:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 80069bc:	4605      	mov	r5, r0
 80069be:	bb02      	cbnz	r2, 8006a02 <_dtoa_r+0xa62>
 80069c0:	4601      	mov	r1, r0
 80069c2:	ee18 0a10 	vmov	r0, s16
 80069c6:	f000 fc6f 	bl	80072a8 <__mcmp>
 80069ca:	4602      	mov	r2, r0
 80069cc:	4629      	mov	r1, r5
 80069ce:	4620      	mov	r0, r4
 80069d0:	9207      	str	r2, [sp, #28]
 80069d2:	f000 fa27 	bl	8006e24 <_Bfree>
 80069d6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80069da:	ea43 0102 	orr.w	r1, r3, r2
 80069de:	9b04      	ldr	r3, [sp, #16]
 80069e0:	430b      	orrs	r3, r1
 80069e2:	464d      	mov	r5, r9
 80069e4:	d10f      	bne.n	8006a06 <_dtoa_r+0xa66>
 80069e6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80069ea:	d02a      	beq.n	8006a42 <_dtoa_r+0xaa2>
 80069ec:	9b03      	ldr	r3, [sp, #12]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	dd02      	ble.n	80069f8 <_dtoa_r+0xa58>
 80069f2:	9b02      	ldr	r3, [sp, #8]
 80069f4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80069f8:	f88b a000 	strb.w	sl, [fp]
 80069fc:	e775      	b.n	80068ea <_dtoa_r+0x94a>
 80069fe:	4638      	mov	r0, r7
 8006a00:	e7ba      	b.n	8006978 <_dtoa_r+0x9d8>
 8006a02:	2201      	movs	r2, #1
 8006a04:	e7e2      	b.n	80069cc <_dtoa_r+0xa2c>
 8006a06:	9b03      	ldr	r3, [sp, #12]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	db04      	blt.n	8006a16 <_dtoa_r+0xa76>
 8006a0c:	9906      	ldr	r1, [sp, #24]
 8006a0e:	430b      	orrs	r3, r1
 8006a10:	9904      	ldr	r1, [sp, #16]
 8006a12:	430b      	orrs	r3, r1
 8006a14:	d122      	bne.n	8006a5c <_dtoa_r+0xabc>
 8006a16:	2a00      	cmp	r2, #0
 8006a18:	ddee      	ble.n	80069f8 <_dtoa_r+0xa58>
 8006a1a:	ee18 1a10 	vmov	r1, s16
 8006a1e:	2201      	movs	r2, #1
 8006a20:	4620      	mov	r0, r4
 8006a22:	f000 fbd1 	bl	80071c8 <__lshift>
 8006a26:	4631      	mov	r1, r6
 8006a28:	ee08 0a10 	vmov	s16, r0
 8006a2c:	f000 fc3c 	bl	80072a8 <__mcmp>
 8006a30:	2800      	cmp	r0, #0
 8006a32:	dc03      	bgt.n	8006a3c <_dtoa_r+0xa9c>
 8006a34:	d1e0      	bne.n	80069f8 <_dtoa_r+0xa58>
 8006a36:	f01a 0f01 	tst.w	sl, #1
 8006a3a:	d0dd      	beq.n	80069f8 <_dtoa_r+0xa58>
 8006a3c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006a40:	d1d7      	bne.n	80069f2 <_dtoa_r+0xa52>
 8006a42:	2339      	movs	r3, #57	; 0x39
 8006a44:	f88b 3000 	strb.w	r3, [fp]
 8006a48:	462b      	mov	r3, r5
 8006a4a:	461d      	mov	r5, r3
 8006a4c:	3b01      	subs	r3, #1
 8006a4e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006a52:	2a39      	cmp	r2, #57	; 0x39
 8006a54:	d071      	beq.n	8006b3a <_dtoa_r+0xb9a>
 8006a56:	3201      	adds	r2, #1
 8006a58:	701a      	strb	r2, [r3, #0]
 8006a5a:	e746      	b.n	80068ea <_dtoa_r+0x94a>
 8006a5c:	2a00      	cmp	r2, #0
 8006a5e:	dd07      	ble.n	8006a70 <_dtoa_r+0xad0>
 8006a60:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006a64:	d0ed      	beq.n	8006a42 <_dtoa_r+0xaa2>
 8006a66:	f10a 0301 	add.w	r3, sl, #1
 8006a6a:	f88b 3000 	strb.w	r3, [fp]
 8006a6e:	e73c      	b.n	80068ea <_dtoa_r+0x94a>
 8006a70:	9b05      	ldr	r3, [sp, #20]
 8006a72:	f809 ac01 	strb.w	sl, [r9, #-1]
 8006a76:	4599      	cmp	r9, r3
 8006a78:	d047      	beq.n	8006b0a <_dtoa_r+0xb6a>
 8006a7a:	ee18 1a10 	vmov	r1, s16
 8006a7e:	2300      	movs	r3, #0
 8006a80:	220a      	movs	r2, #10
 8006a82:	4620      	mov	r0, r4
 8006a84:	f000 f9f0 	bl	8006e68 <__multadd>
 8006a88:	45b8      	cmp	r8, r7
 8006a8a:	ee08 0a10 	vmov	s16, r0
 8006a8e:	f04f 0300 	mov.w	r3, #0
 8006a92:	f04f 020a 	mov.w	r2, #10
 8006a96:	4641      	mov	r1, r8
 8006a98:	4620      	mov	r0, r4
 8006a9a:	d106      	bne.n	8006aaa <_dtoa_r+0xb0a>
 8006a9c:	f000 f9e4 	bl	8006e68 <__multadd>
 8006aa0:	4680      	mov	r8, r0
 8006aa2:	4607      	mov	r7, r0
 8006aa4:	f109 0901 	add.w	r9, r9, #1
 8006aa8:	e772      	b.n	8006990 <_dtoa_r+0x9f0>
 8006aaa:	f000 f9dd 	bl	8006e68 <__multadd>
 8006aae:	4639      	mov	r1, r7
 8006ab0:	4680      	mov	r8, r0
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	220a      	movs	r2, #10
 8006ab6:	4620      	mov	r0, r4
 8006ab8:	f000 f9d6 	bl	8006e68 <__multadd>
 8006abc:	4607      	mov	r7, r0
 8006abe:	e7f1      	b.n	8006aa4 <_dtoa_r+0xb04>
 8006ac0:	9b03      	ldr	r3, [sp, #12]
 8006ac2:	9302      	str	r3, [sp, #8]
 8006ac4:	9d01      	ldr	r5, [sp, #4]
 8006ac6:	ee18 0a10 	vmov	r0, s16
 8006aca:	4631      	mov	r1, r6
 8006acc:	f7ff f9da 	bl	8005e84 <quorem>
 8006ad0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006ad4:	9b01      	ldr	r3, [sp, #4]
 8006ad6:	f805 ab01 	strb.w	sl, [r5], #1
 8006ada:	1aea      	subs	r2, r5, r3
 8006adc:	9b02      	ldr	r3, [sp, #8]
 8006ade:	4293      	cmp	r3, r2
 8006ae0:	dd09      	ble.n	8006af6 <_dtoa_r+0xb56>
 8006ae2:	ee18 1a10 	vmov	r1, s16
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	220a      	movs	r2, #10
 8006aea:	4620      	mov	r0, r4
 8006aec:	f000 f9bc 	bl	8006e68 <__multadd>
 8006af0:	ee08 0a10 	vmov	s16, r0
 8006af4:	e7e7      	b.n	8006ac6 <_dtoa_r+0xb26>
 8006af6:	9b02      	ldr	r3, [sp, #8]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	bfc8      	it	gt
 8006afc:	461d      	movgt	r5, r3
 8006afe:	9b01      	ldr	r3, [sp, #4]
 8006b00:	bfd8      	it	le
 8006b02:	2501      	movle	r5, #1
 8006b04:	441d      	add	r5, r3
 8006b06:	f04f 0800 	mov.w	r8, #0
 8006b0a:	ee18 1a10 	vmov	r1, s16
 8006b0e:	2201      	movs	r2, #1
 8006b10:	4620      	mov	r0, r4
 8006b12:	f000 fb59 	bl	80071c8 <__lshift>
 8006b16:	4631      	mov	r1, r6
 8006b18:	ee08 0a10 	vmov	s16, r0
 8006b1c:	f000 fbc4 	bl	80072a8 <__mcmp>
 8006b20:	2800      	cmp	r0, #0
 8006b22:	dc91      	bgt.n	8006a48 <_dtoa_r+0xaa8>
 8006b24:	d102      	bne.n	8006b2c <_dtoa_r+0xb8c>
 8006b26:	f01a 0f01 	tst.w	sl, #1
 8006b2a:	d18d      	bne.n	8006a48 <_dtoa_r+0xaa8>
 8006b2c:	462b      	mov	r3, r5
 8006b2e:	461d      	mov	r5, r3
 8006b30:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b34:	2a30      	cmp	r2, #48	; 0x30
 8006b36:	d0fa      	beq.n	8006b2e <_dtoa_r+0xb8e>
 8006b38:	e6d7      	b.n	80068ea <_dtoa_r+0x94a>
 8006b3a:	9a01      	ldr	r2, [sp, #4]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d184      	bne.n	8006a4a <_dtoa_r+0xaaa>
 8006b40:	9b00      	ldr	r3, [sp, #0]
 8006b42:	3301      	adds	r3, #1
 8006b44:	9300      	str	r3, [sp, #0]
 8006b46:	2331      	movs	r3, #49	; 0x31
 8006b48:	7013      	strb	r3, [r2, #0]
 8006b4a:	e6ce      	b.n	80068ea <_dtoa_r+0x94a>
 8006b4c:	4b09      	ldr	r3, [pc, #36]	; (8006b74 <_dtoa_r+0xbd4>)
 8006b4e:	f7ff ba95 	b.w	800607c <_dtoa_r+0xdc>
 8006b52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	f47f aa6e 	bne.w	8006036 <_dtoa_r+0x96>
 8006b5a:	4b07      	ldr	r3, [pc, #28]	; (8006b78 <_dtoa_r+0xbd8>)
 8006b5c:	f7ff ba8e 	b.w	800607c <_dtoa_r+0xdc>
 8006b60:	9b02      	ldr	r3, [sp, #8]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	dcae      	bgt.n	8006ac4 <_dtoa_r+0xb24>
 8006b66:	9b06      	ldr	r3, [sp, #24]
 8006b68:	2b02      	cmp	r3, #2
 8006b6a:	f73f aea8 	bgt.w	80068be <_dtoa_r+0x91e>
 8006b6e:	e7a9      	b.n	8006ac4 <_dtoa_r+0xb24>
 8006b70:	080080e7 	.word	0x080080e7
 8006b74:	08008044 	.word	0x08008044
 8006b78:	08008068 	.word	0x08008068

08006b7c <std>:
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	b510      	push	{r4, lr}
 8006b80:	4604      	mov	r4, r0
 8006b82:	e9c0 3300 	strd	r3, r3, [r0]
 8006b86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b8a:	6083      	str	r3, [r0, #8]
 8006b8c:	8181      	strh	r1, [r0, #12]
 8006b8e:	6643      	str	r3, [r0, #100]	; 0x64
 8006b90:	81c2      	strh	r2, [r0, #14]
 8006b92:	6183      	str	r3, [r0, #24]
 8006b94:	4619      	mov	r1, r3
 8006b96:	2208      	movs	r2, #8
 8006b98:	305c      	adds	r0, #92	; 0x5c
 8006b9a:	f7fe fd01 	bl	80055a0 <memset>
 8006b9e:	4b05      	ldr	r3, [pc, #20]	; (8006bb4 <std+0x38>)
 8006ba0:	6263      	str	r3, [r4, #36]	; 0x24
 8006ba2:	4b05      	ldr	r3, [pc, #20]	; (8006bb8 <std+0x3c>)
 8006ba4:	62a3      	str	r3, [r4, #40]	; 0x28
 8006ba6:	4b05      	ldr	r3, [pc, #20]	; (8006bbc <std+0x40>)
 8006ba8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006baa:	4b05      	ldr	r3, [pc, #20]	; (8006bc0 <std+0x44>)
 8006bac:	6224      	str	r4, [r4, #32]
 8006bae:	6323      	str	r3, [r4, #48]	; 0x30
 8006bb0:	bd10      	pop	{r4, pc}
 8006bb2:	bf00      	nop
 8006bb4:	0800796d 	.word	0x0800796d
 8006bb8:	0800798f 	.word	0x0800798f
 8006bbc:	080079c7 	.word	0x080079c7
 8006bc0:	080079eb 	.word	0x080079eb

08006bc4 <_cleanup_r>:
 8006bc4:	4901      	ldr	r1, [pc, #4]	; (8006bcc <_cleanup_r+0x8>)
 8006bc6:	f000 b8af 	b.w	8006d28 <_fwalk_reent>
 8006bca:	bf00      	nop
 8006bcc:	08007d01 	.word	0x08007d01

08006bd0 <__sfmoreglue>:
 8006bd0:	b570      	push	{r4, r5, r6, lr}
 8006bd2:	2268      	movs	r2, #104	; 0x68
 8006bd4:	1e4d      	subs	r5, r1, #1
 8006bd6:	4355      	muls	r5, r2
 8006bd8:	460e      	mov	r6, r1
 8006bda:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006bde:	f000 fce7 	bl	80075b0 <_malloc_r>
 8006be2:	4604      	mov	r4, r0
 8006be4:	b140      	cbz	r0, 8006bf8 <__sfmoreglue+0x28>
 8006be6:	2100      	movs	r1, #0
 8006be8:	e9c0 1600 	strd	r1, r6, [r0]
 8006bec:	300c      	adds	r0, #12
 8006bee:	60a0      	str	r0, [r4, #8]
 8006bf0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006bf4:	f7fe fcd4 	bl	80055a0 <memset>
 8006bf8:	4620      	mov	r0, r4
 8006bfa:	bd70      	pop	{r4, r5, r6, pc}

08006bfc <__sfp_lock_acquire>:
 8006bfc:	4801      	ldr	r0, [pc, #4]	; (8006c04 <__sfp_lock_acquire+0x8>)
 8006bfe:	f000 b8b8 	b.w	8006d72 <__retarget_lock_acquire_recursive>
 8006c02:	bf00      	nop
 8006c04:	20000325 	.word	0x20000325

08006c08 <__sfp_lock_release>:
 8006c08:	4801      	ldr	r0, [pc, #4]	; (8006c10 <__sfp_lock_release+0x8>)
 8006c0a:	f000 b8b3 	b.w	8006d74 <__retarget_lock_release_recursive>
 8006c0e:	bf00      	nop
 8006c10:	20000325 	.word	0x20000325

08006c14 <__sinit_lock_acquire>:
 8006c14:	4801      	ldr	r0, [pc, #4]	; (8006c1c <__sinit_lock_acquire+0x8>)
 8006c16:	f000 b8ac 	b.w	8006d72 <__retarget_lock_acquire_recursive>
 8006c1a:	bf00      	nop
 8006c1c:	20000326 	.word	0x20000326

08006c20 <__sinit_lock_release>:
 8006c20:	4801      	ldr	r0, [pc, #4]	; (8006c28 <__sinit_lock_release+0x8>)
 8006c22:	f000 b8a7 	b.w	8006d74 <__retarget_lock_release_recursive>
 8006c26:	bf00      	nop
 8006c28:	20000326 	.word	0x20000326

08006c2c <__sinit>:
 8006c2c:	b510      	push	{r4, lr}
 8006c2e:	4604      	mov	r4, r0
 8006c30:	f7ff fff0 	bl	8006c14 <__sinit_lock_acquire>
 8006c34:	69a3      	ldr	r3, [r4, #24]
 8006c36:	b11b      	cbz	r3, 8006c40 <__sinit+0x14>
 8006c38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c3c:	f7ff bff0 	b.w	8006c20 <__sinit_lock_release>
 8006c40:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006c44:	6523      	str	r3, [r4, #80]	; 0x50
 8006c46:	4b13      	ldr	r3, [pc, #76]	; (8006c94 <__sinit+0x68>)
 8006c48:	4a13      	ldr	r2, [pc, #76]	; (8006c98 <__sinit+0x6c>)
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	62a2      	str	r2, [r4, #40]	; 0x28
 8006c4e:	42a3      	cmp	r3, r4
 8006c50:	bf04      	itt	eq
 8006c52:	2301      	moveq	r3, #1
 8006c54:	61a3      	streq	r3, [r4, #24]
 8006c56:	4620      	mov	r0, r4
 8006c58:	f000 f820 	bl	8006c9c <__sfp>
 8006c5c:	6060      	str	r0, [r4, #4]
 8006c5e:	4620      	mov	r0, r4
 8006c60:	f000 f81c 	bl	8006c9c <__sfp>
 8006c64:	60a0      	str	r0, [r4, #8]
 8006c66:	4620      	mov	r0, r4
 8006c68:	f000 f818 	bl	8006c9c <__sfp>
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	60e0      	str	r0, [r4, #12]
 8006c70:	2104      	movs	r1, #4
 8006c72:	6860      	ldr	r0, [r4, #4]
 8006c74:	f7ff ff82 	bl	8006b7c <std>
 8006c78:	68a0      	ldr	r0, [r4, #8]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	2109      	movs	r1, #9
 8006c7e:	f7ff ff7d 	bl	8006b7c <std>
 8006c82:	68e0      	ldr	r0, [r4, #12]
 8006c84:	2202      	movs	r2, #2
 8006c86:	2112      	movs	r1, #18
 8006c88:	f7ff ff78 	bl	8006b7c <std>
 8006c8c:	2301      	movs	r3, #1
 8006c8e:	61a3      	str	r3, [r4, #24]
 8006c90:	e7d2      	b.n	8006c38 <__sinit+0xc>
 8006c92:	bf00      	nop
 8006c94:	08008030 	.word	0x08008030
 8006c98:	08006bc5 	.word	0x08006bc5

08006c9c <__sfp>:
 8006c9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c9e:	4607      	mov	r7, r0
 8006ca0:	f7ff ffac 	bl	8006bfc <__sfp_lock_acquire>
 8006ca4:	4b1e      	ldr	r3, [pc, #120]	; (8006d20 <__sfp+0x84>)
 8006ca6:	681e      	ldr	r6, [r3, #0]
 8006ca8:	69b3      	ldr	r3, [r6, #24]
 8006caa:	b913      	cbnz	r3, 8006cb2 <__sfp+0x16>
 8006cac:	4630      	mov	r0, r6
 8006cae:	f7ff ffbd 	bl	8006c2c <__sinit>
 8006cb2:	3648      	adds	r6, #72	; 0x48
 8006cb4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006cb8:	3b01      	subs	r3, #1
 8006cba:	d503      	bpl.n	8006cc4 <__sfp+0x28>
 8006cbc:	6833      	ldr	r3, [r6, #0]
 8006cbe:	b30b      	cbz	r3, 8006d04 <__sfp+0x68>
 8006cc0:	6836      	ldr	r6, [r6, #0]
 8006cc2:	e7f7      	b.n	8006cb4 <__sfp+0x18>
 8006cc4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006cc8:	b9d5      	cbnz	r5, 8006d00 <__sfp+0x64>
 8006cca:	4b16      	ldr	r3, [pc, #88]	; (8006d24 <__sfp+0x88>)
 8006ccc:	60e3      	str	r3, [r4, #12]
 8006cce:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006cd2:	6665      	str	r5, [r4, #100]	; 0x64
 8006cd4:	f000 f84c 	bl	8006d70 <__retarget_lock_init_recursive>
 8006cd8:	f7ff ff96 	bl	8006c08 <__sfp_lock_release>
 8006cdc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006ce0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006ce4:	6025      	str	r5, [r4, #0]
 8006ce6:	61a5      	str	r5, [r4, #24]
 8006ce8:	2208      	movs	r2, #8
 8006cea:	4629      	mov	r1, r5
 8006cec:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006cf0:	f7fe fc56 	bl	80055a0 <memset>
 8006cf4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006cf8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006cfc:	4620      	mov	r0, r4
 8006cfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d00:	3468      	adds	r4, #104	; 0x68
 8006d02:	e7d9      	b.n	8006cb8 <__sfp+0x1c>
 8006d04:	2104      	movs	r1, #4
 8006d06:	4638      	mov	r0, r7
 8006d08:	f7ff ff62 	bl	8006bd0 <__sfmoreglue>
 8006d0c:	4604      	mov	r4, r0
 8006d0e:	6030      	str	r0, [r6, #0]
 8006d10:	2800      	cmp	r0, #0
 8006d12:	d1d5      	bne.n	8006cc0 <__sfp+0x24>
 8006d14:	f7ff ff78 	bl	8006c08 <__sfp_lock_release>
 8006d18:	230c      	movs	r3, #12
 8006d1a:	603b      	str	r3, [r7, #0]
 8006d1c:	e7ee      	b.n	8006cfc <__sfp+0x60>
 8006d1e:	bf00      	nop
 8006d20:	08008030 	.word	0x08008030
 8006d24:	ffff0001 	.word	0xffff0001

08006d28 <_fwalk_reent>:
 8006d28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d2c:	4606      	mov	r6, r0
 8006d2e:	4688      	mov	r8, r1
 8006d30:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006d34:	2700      	movs	r7, #0
 8006d36:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d3a:	f1b9 0901 	subs.w	r9, r9, #1
 8006d3e:	d505      	bpl.n	8006d4c <_fwalk_reent+0x24>
 8006d40:	6824      	ldr	r4, [r4, #0]
 8006d42:	2c00      	cmp	r4, #0
 8006d44:	d1f7      	bne.n	8006d36 <_fwalk_reent+0xe>
 8006d46:	4638      	mov	r0, r7
 8006d48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d4c:	89ab      	ldrh	r3, [r5, #12]
 8006d4e:	2b01      	cmp	r3, #1
 8006d50:	d907      	bls.n	8006d62 <_fwalk_reent+0x3a>
 8006d52:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d56:	3301      	adds	r3, #1
 8006d58:	d003      	beq.n	8006d62 <_fwalk_reent+0x3a>
 8006d5a:	4629      	mov	r1, r5
 8006d5c:	4630      	mov	r0, r6
 8006d5e:	47c0      	blx	r8
 8006d60:	4307      	orrs	r7, r0
 8006d62:	3568      	adds	r5, #104	; 0x68
 8006d64:	e7e9      	b.n	8006d3a <_fwalk_reent+0x12>
	...

08006d68 <_localeconv_r>:
 8006d68:	4800      	ldr	r0, [pc, #0]	; (8006d6c <_localeconv_r+0x4>)
 8006d6a:	4770      	bx	lr
 8006d6c:	20000160 	.word	0x20000160

08006d70 <__retarget_lock_init_recursive>:
 8006d70:	4770      	bx	lr

08006d72 <__retarget_lock_acquire_recursive>:
 8006d72:	4770      	bx	lr

08006d74 <__retarget_lock_release_recursive>:
 8006d74:	4770      	bx	lr
	...

08006d78 <malloc>:
 8006d78:	4b02      	ldr	r3, [pc, #8]	; (8006d84 <malloc+0xc>)
 8006d7a:	4601      	mov	r1, r0
 8006d7c:	6818      	ldr	r0, [r3, #0]
 8006d7e:	f000 bc17 	b.w	80075b0 <_malloc_r>
 8006d82:	bf00      	nop
 8006d84:	2000000c 	.word	0x2000000c

08006d88 <memcpy>:
 8006d88:	440a      	add	r2, r1
 8006d8a:	4291      	cmp	r1, r2
 8006d8c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006d90:	d100      	bne.n	8006d94 <memcpy+0xc>
 8006d92:	4770      	bx	lr
 8006d94:	b510      	push	{r4, lr}
 8006d96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d9e:	4291      	cmp	r1, r2
 8006da0:	d1f9      	bne.n	8006d96 <memcpy+0xe>
 8006da2:	bd10      	pop	{r4, pc}

08006da4 <_Balloc>:
 8006da4:	b570      	push	{r4, r5, r6, lr}
 8006da6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006da8:	4604      	mov	r4, r0
 8006daa:	460d      	mov	r5, r1
 8006dac:	b976      	cbnz	r6, 8006dcc <_Balloc+0x28>
 8006dae:	2010      	movs	r0, #16
 8006db0:	f7ff ffe2 	bl	8006d78 <malloc>
 8006db4:	4602      	mov	r2, r0
 8006db6:	6260      	str	r0, [r4, #36]	; 0x24
 8006db8:	b920      	cbnz	r0, 8006dc4 <_Balloc+0x20>
 8006dba:	4b18      	ldr	r3, [pc, #96]	; (8006e1c <_Balloc+0x78>)
 8006dbc:	4818      	ldr	r0, [pc, #96]	; (8006e20 <_Balloc+0x7c>)
 8006dbe:	2166      	movs	r1, #102	; 0x66
 8006dc0:	f000 feea 	bl	8007b98 <__assert_func>
 8006dc4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006dc8:	6006      	str	r6, [r0, #0]
 8006dca:	60c6      	str	r6, [r0, #12]
 8006dcc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006dce:	68f3      	ldr	r3, [r6, #12]
 8006dd0:	b183      	cbz	r3, 8006df4 <_Balloc+0x50>
 8006dd2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006dd4:	68db      	ldr	r3, [r3, #12]
 8006dd6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006dda:	b9b8      	cbnz	r0, 8006e0c <_Balloc+0x68>
 8006ddc:	2101      	movs	r1, #1
 8006dde:	fa01 f605 	lsl.w	r6, r1, r5
 8006de2:	1d72      	adds	r2, r6, #5
 8006de4:	0092      	lsls	r2, r2, #2
 8006de6:	4620      	mov	r0, r4
 8006de8:	f000 fb60 	bl	80074ac <_calloc_r>
 8006dec:	b160      	cbz	r0, 8006e08 <_Balloc+0x64>
 8006dee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006df2:	e00e      	b.n	8006e12 <_Balloc+0x6e>
 8006df4:	2221      	movs	r2, #33	; 0x21
 8006df6:	2104      	movs	r1, #4
 8006df8:	4620      	mov	r0, r4
 8006dfa:	f000 fb57 	bl	80074ac <_calloc_r>
 8006dfe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e00:	60f0      	str	r0, [r6, #12]
 8006e02:	68db      	ldr	r3, [r3, #12]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d1e4      	bne.n	8006dd2 <_Balloc+0x2e>
 8006e08:	2000      	movs	r0, #0
 8006e0a:	bd70      	pop	{r4, r5, r6, pc}
 8006e0c:	6802      	ldr	r2, [r0, #0]
 8006e0e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e12:	2300      	movs	r3, #0
 8006e14:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e18:	e7f7      	b.n	8006e0a <_Balloc+0x66>
 8006e1a:	bf00      	nop
 8006e1c:	08008075 	.word	0x08008075
 8006e20:	08008158 	.word	0x08008158

08006e24 <_Bfree>:
 8006e24:	b570      	push	{r4, r5, r6, lr}
 8006e26:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006e28:	4605      	mov	r5, r0
 8006e2a:	460c      	mov	r4, r1
 8006e2c:	b976      	cbnz	r6, 8006e4c <_Bfree+0x28>
 8006e2e:	2010      	movs	r0, #16
 8006e30:	f7ff ffa2 	bl	8006d78 <malloc>
 8006e34:	4602      	mov	r2, r0
 8006e36:	6268      	str	r0, [r5, #36]	; 0x24
 8006e38:	b920      	cbnz	r0, 8006e44 <_Bfree+0x20>
 8006e3a:	4b09      	ldr	r3, [pc, #36]	; (8006e60 <_Bfree+0x3c>)
 8006e3c:	4809      	ldr	r0, [pc, #36]	; (8006e64 <_Bfree+0x40>)
 8006e3e:	218a      	movs	r1, #138	; 0x8a
 8006e40:	f000 feaa 	bl	8007b98 <__assert_func>
 8006e44:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e48:	6006      	str	r6, [r0, #0]
 8006e4a:	60c6      	str	r6, [r0, #12]
 8006e4c:	b13c      	cbz	r4, 8006e5e <_Bfree+0x3a>
 8006e4e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006e50:	6862      	ldr	r2, [r4, #4]
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006e58:	6021      	str	r1, [r4, #0]
 8006e5a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006e5e:	bd70      	pop	{r4, r5, r6, pc}
 8006e60:	08008075 	.word	0x08008075
 8006e64:	08008158 	.word	0x08008158

08006e68 <__multadd>:
 8006e68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e6c:	690d      	ldr	r5, [r1, #16]
 8006e6e:	4607      	mov	r7, r0
 8006e70:	460c      	mov	r4, r1
 8006e72:	461e      	mov	r6, r3
 8006e74:	f101 0c14 	add.w	ip, r1, #20
 8006e78:	2000      	movs	r0, #0
 8006e7a:	f8dc 3000 	ldr.w	r3, [ip]
 8006e7e:	b299      	uxth	r1, r3
 8006e80:	fb02 6101 	mla	r1, r2, r1, r6
 8006e84:	0c1e      	lsrs	r6, r3, #16
 8006e86:	0c0b      	lsrs	r3, r1, #16
 8006e88:	fb02 3306 	mla	r3, r2, r6, r3
 8006e8c:	b289      	uxth	r1, r1
 8006e8e:	3001      	adds	r0, #1
 8006e90:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006e94:	4285      	cmp	r5, r0
 8006e96:	f84c 1b04 	str.w	r1, [ip], #4
 8006e9a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006e9e:	dcec      	bgt.n	8006e7a <__multadd+0x12>
 8006ea0:	b30e      	cbz	r6, 8006ee6 <__multadd+0x7e>
 8006ea2:	68a3      	ldr	r3, [r4, #8]
 8006ea4:	42ab      	cmp	r3, r5
 8006ea6:	dc19      	bgt.n	8006edc <__multadd+0x74>
 8006ea8:	6861      	ldr	r1, [r4, #4]
 8006eaa:	4638      	mov	r0, r7
 8006eac:	3101      	adds	r1, #1
 8006eae:	f7ff ff79 	bl	8006da4 <_Balloc>
 8006eb2:	4680      	mov	r8, r0
 8006eb4:	b928      	cbnz	r0, 8006ec2 <__multadd+0x5a>
 8006eb6:	4602      	mov	r2, r0
 8006eb8:	4b0c      	ldr	r3, [pc, #48]	; (8006eec <__multadd+0x84>)
 8006eba:	480d      	ldr	r0, [pc, #52]	; (8006ef0 <__multadd+0x88>)
 8006ebc:	21b5      	movs	r1, #181	; 0xb5
 8006ebe:	f000 fe6b 	bl	8007b98 <__assert_func>
 8006ec2:	6922      	ldr	r2, [r4, #16]
 8006ec4:	3202      	adds	r2, #2
 8006ec6:	f104 010c 	add.w	r1, r4, #12
 8006eca:	0092      	lsls	r2, r2, #2
 8006ecc:	300c      	adds	r0, #12
 8006ece:	f7ff ff5b 	bl	8006d88 <memcpy>
 8006ed2:	4621      	mov	r1, r4
 8006ed4:	4638      	mov	r0, r7
 8006ed6:	f7ff ffa5 	bl	8006e24 <_Bfree>
 8006eda:	4644      	mov	r4, r8
 8006edc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ee0:	3501      	adds	r5, #1
 8006ee2:	615e      	str	r6, [r3, #20]
 8006ee4:	6125      	str	r5, [r4, #16]
 8006ee6:	4620      	mov	r0, r4
 8006ee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006eec:	080080e7 	.word	0x080080e7
 8006ef0:	08008158 	.word	0x08008158

08006ef4 <__hi0bits>:
 8006ef4:	0c03      	lsrs	r3, r0, #16
 8006ef6:	041b      	lsls	r3, r3, #16
 8006ef8:	b9d3      	cbnz	r3, 8006f30 <__hi0bits+0x3c>
 8006efa:	0400      	lsls	r0, r0, #16
 8006efc:	2310      	movs	r3, #16
 8006efe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006f02:	bf04      	itt	eq
 8006f04:	0200      	lsleq	r0, r0, #8
 8006f06:	3308      	addeq	r3, #8
 8006f08:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006f0c:	bf04      	itt	eq
 8006f0e:	0100      	lsleq	r0, r0, #4
 8006f10:	3304      	addeq	r3, #4
 8006f12:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006f16:	bf04      	itt	eq
 8006f18:	0080      	lsleq	r0, r0, #2
 8006f1a:	3302      	addeq	r3, #2
 8006f1c:	2800      	cmp	r0, #0
 8006f1e:	db05      	blt.n	8006f2c <__hi0bits+0x38>
 8006f20:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006f24:	f103 0301 	add.w	r3, r3, #1
 8006f28:	bf08      	it	eq
 8006f2a:	2320      	moveq	r3, #32
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	4770      	bx	lr
 8006f30:	2300      	movs	r3, #0
 8006f32:	e7e4      	b.n	8006efe <__hi0bits+0xa>

08006f34 <__lo0bits>:
 8006f34:	6803      	ldr	r3, [r0, #0]
 8006f36:	f013 0207 	ands.w	r2, r3, #7
 8006f3a:	4601      	mov	r1, r0
 8006f3c:	d00b      	beq.n	8006f56 <__lo0bits+0x22>
 8006f3e:	07da      	lsls	r2, r3, #31
 8006f40:	d423      	bmi.n	8006f8a <__lo0bits+0x56>
 8006f42:	0798      	lsls	r0, r3, #30
 8006f44:	bf49      	itett	mi
 8006f46:	085b      	lsrmi	r3, r3, #1
 8006f48:	089b      	lsrpl	r3, r3, #2
 8006f4a:	2001      	movmi	r0, #1
 8006f4c:	600b      	strmi	r3, [r1, #0]
 8006f4e:	bf5c      	itt	pl
 8006f50:	600b      	strpl	r3, [r1, #0]
 8006f52:	2002      	movpl	r0, #2
 8006f54:	4770      	bx	lr
 8006f56:	b298      	uxth	r0, r3
 8006f58:	b9a8      	cbnz	r0, 8006f86 <__lo0bits+0x52>
 8006f5a:	0c1b      	lsrs	r3, r3, #16
 8006f5c:	2010      	movs	r0, #16
 8006f5e:	b2da      	uxtb	r2, r3
 8006f60:	b90a      	cbnz	r2, 8006f66 <__lo0bits+0x32>
 8006f62:	3008      	adds	r0, #8
 8006f64:	0a1b      	lsrs	r3, r3, #8
 8006f66:	071a      	lsls	r2, r3, #28
 8006f68:	bf04      	itt	eq
 8006f6a:	091b      	lsreq	r3, r3, #4
 8006f6c:	3004      	addeq	r0, #4
 8006f6e:	079a      	lsls	r2, r3, #30
 8006f70:	bf04      	itt	eq
 8006f72:	089b      	lsreq	r3, r3, #2
 8006f74:	3002      	addeq	r0, #2
 8006f76:	07da      	lsls	r2, r3, #31
 8006f78:	d403      	bmi.n	8006f82 <__lo0bits+0x4e>
 8006f7a:	085b      	lsrs	r3, r3, #1
 8006f7c:	f100 0001 	add.w	r0, r0, #1
 8006f80:	d005      	beq.n	8006f8e <__lo0bits+0x5a>
 8006f82:	600b      	str	r3, [r1, #0]
 8006f84:	4770      	bx	lr
 8006f86:	4610      	mov	r0, r2
 8006f88:	e7e9      	b.n	8006f5e <__lo0bits+0x2a>
 8006f8a:	2000      	movs	r0, #0
 8006f8c:	4770      	bx	lr
 8006f8e:	2020      	movs	r0, #32
 8006f90:	4770      	bx	lr
	...

08006f94 <__i2b>:
 8006f94:	b510      	push	{r4, lr}
 8006f96:	460c      	mov	r4, r1
 8006f98:	2101      	movs	r1, #1
 8006f9a:	f7ff ff03 	bl	8006da4 <_Balloc>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	b928      	cbnz	r0, 8006fae <__i2b+0x1a>
 8006fa2:	4b05      	ldr	r3, [pc, #20]	; (8006fb8 <__i2b+0x24>)
 8006fa4:	4805      	ldr	r0, [pc, #20]	; (8006fbc <__i2b+0x28>)
 8006fa6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006faa:	f000 fdf5 	bl	8007b98 <__assert_func>
 8006fae:	2301      	movs	r3, #1
 8006fb0:	6144      	str	r4, [r0, #20]
 8006fb2:	6103      	str	r3, [r0, #16]
 8006fb4:	bd10      	pop	{r4, pc}
 8006fb6:	bf00      	nop
 8006fb8:	080080e7 	.word	0x080080e7
 8006fbc:	08008158 	.word	0x08008158

08006fc0 <__multiply>:
 8006fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fc4:	4691      	mov	r9, r2
 8006fc6:	690a      	ldr	r2, [r1, #16]
 8006fc8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	bfb8      	it	lt
 8006fd0:	460b      	movlt	r3, r1
 8006fd2:	460c      	mov	r4, r1
 8006fd4:	bfbc      	itt	lt
 8006fd6:	464c      	movlt	r4, r9
 8006fd8:	4699      	movlt	r9, r3
 8006fda:	6927      	ldr	r7, [r4, #16]
 8006fdc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006fe0:	68a3      	ldr	r3, [r4, #8]
 8006fe2:	6861      	ldr	r1, [r4, #4]
 8006fe4:	eb07 060a 	add.w	r6, r7, sl
 8006fe8:	42b3      	cmp	r3, r6
 8006fea:	b085      	sub	sp, #20
 8006fec:	bfb8      	it	lt
 8006fee:	3101      	addlt	r1, #1
 8006ff0:	f7ff fed8 	bl	8006da4 <_Balloc>
 8006ff4:	b930      	cbnz	r0, 8007004 <__multiply+0x44>
 8006ff6:	4602      	mov	r2, r0
 8006ff8:	4b44      	ldr	r3, [pc, #272]	; (800710c <__multiply+0x14c>)
 8006ffa:	4845      	ldr	r0, [pc, #276]	; (8007110 <__multiply+0x150>)
 8006ffc:	f240 115d 	movw	r1, #349	; 0x15d
 8007000:	f000 fdca 	bl	8007b98 <__assert_func>
 8007004:	f100 0514 	add.w	r5, r0, #20
 8007008:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800700c:	462b      	mov	r3, r5
 800700e:	2200      	movs	r2, #0
 8007010:	4543      	cmp	r3, r8
 8007012:	d321      	bcc.n	8007058 <__multiply+0x98>
 8007014:	f104 0314 	add.w	r3, r4, #20
 8007018:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800701c:	f109 0314 	add.w	r3, r9, #20
 8007020:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007024:	9202      	str	r2, [sp, #8]
 8007026:	1b3a      	subs	r2, r7, r4
 8007028:	3a15      	subs	r2, #21
 800702a:	f022 0203 	bic.w	r2, r2, #3
 800702e:	3204      	adds	r2, #4
 8007030:	f104 0115 	add.w	r1, r4, #21
 8007034:	428f      	cmp	r7, r1
 8007036:	bf38      	it	cc
 8007038:	2204      	movcc	r2, #4
 800703a:	9201      	str	r2, [sp, #4]
 800703c:	9a02      	ldr	r2, [sp, #8]
 800703e:	9303      	str	r3, [sp, #12]
 8007040:	429a      	cmp	r2, r3
 8007042:	d80c      	bhi.n	800705e <__multiply+0x9e>
 8007044:	2e00      	cmp	r6, #0
 8007046:	dd03      	ble.n	8007050 <__multiply+0x90>
 8007048:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800704c:	2b00      	cmp	r3, #0
 800704e:	d05a      	beq.n	8007106 <__multiply+0x146>
 8007050:	6106      	str	r6, [r0, #16]
 8007052:	b005      	add	sp, #20
 8007054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007058:	f843 2b04 	str.w	r2, [r3], #4
 800705c:	e7d8      	b.n	8007010 <__multiply+0x50>
 800705e:	f8b3 a000 	ldrh.w	sl, [r3]
 8007062:	f1ba 0f00 	cmp.w	sl, #0
 8007066:	d024      	beq.n	80070b2 <__multiply+0xf2>
 8007068:	f104 0e14 	add.w	lr, r4, #20
 800706c:	46a9      	mov	r9, r5
 800706e:	f04f 0c00 	mov.w	ip, #0
 8007072:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007076:	f8d9 1000 	ldr.w	r1, [r9]
 800707a:	fa1f fb82 	uxth.w	fp, r2
 800707e:	b289      	uxth	r1, r1
 8007080:	fb0a 110b 	mla	r1, sl, fp, r1
 8007084:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007088:	f8d9 2000 	ldr.w	r2, [r9]
 800708c:	4461      	add	r1, ip
 800708e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007092:	fb0a c20b 	mla	r2, sl, fp, ip
 8007096:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800709a:	b289      	uxth	r1, r1
 800709c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80070a0:	4577      	cmp	r7, lr
 80070a2:	f849 1b04 	str.w	r1, [r9], #4
 80070a6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80070aa:	d8e2      	bhi.n	8007072 <__multiply+0xb2>
 80070ac:	9a01      	ldr	r2, [sp, #4]
 80070ae:	f845 c002 	str.w	ip, [r5, r2]
 80070b2:	9a03      	ldr	r2, [sp, #12]
 80070b4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80070b8:	3304      	adds	r3, #4
 80070ba:	f1b9 0f00 	cmp.w	r9, #0
 80070be:	d020      	beq.n	8007102 <__multiply+0x142>
 80070c0:	6829      	ldr	r1, [r5, #0]
 80070c2:	f104 0c14 	add.w	ip, r4, #20
 80070c6:	46ae      	mov	lr, r5
 80070c8:	f04f 0a00 	mov.w	sl, #0
 80070cc:	f8bc b000 	ldrh.w	fp, [ip]
 80070d0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80070d4:	fb09 220b 	mla	r2, r9, fp, r2
 80070d8:	4492      	add	sl, r2
 80070da:	b289      	uxth	r1, r1
 80070dc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80070e0:	f84e 1b04 	str.w	r1, [lr], #4
 80070e4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80070e8:	f8be 1000 	ldrh.w	r1, [lr]
 80070ec:	0c12      	lsrs	r2, r2, #16
 80070ee:	fb09 1102 	mla	r1, r9, r2, r1
 80070f2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80070f6:	4567      	cmp	r7, ip
 80070f8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80070fc:	d8e6      	bhi.n	80070cc <__multiply+0x10c>
 80070fe:	9a01      	ldr	r2, [sp, #4]
 8007100:	50a9      	str	r1, [r5, r2]
 8007102:	3504      	adds	r5, #4
 8007104:	e79a      	b.n	800703c <__multiply+0x7c>
 8007106:	3e01      	subs	r6, #1
 8007108:	e79c      	b.n	8007044 <__multiply+0x84>
 800710a:	bf00      	nop
 800710c:	080080e7 	.word	0x080080e7
 8007110:	08008158 	.word	0x08008158

08007114 <__pow5mult>:
 8007114:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007118:	4615      	mov	r5, r2
 800711a:	f012 0203 	ands.w	r2, r2, #3
 800711e:	4606      	mov	r6, r0
 8007120:	460f      	mov	r7, r1
 8007122:	d007      	beq.n	8007134 <__pow5mult+0x20>
 8007124:	4c25      	ldr	r4, [pc, #148]	; (80071bc <__pow5mult+0xa8>)
 8007126:	3a01      	subs	r2, #1
 8007128:	2300      	movs	r3, #0
 800712a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800712e:	f7ff fe9b 	bl	8006e68 <__multadd>
 8007132:	4607      	mov	r7, r0
 8007134:	10ad      	asrs	r5, r5, #2
 8007136:	d03d      	beq.n	80071b4 <__pow5mult+0xa0>
 8007138:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800713a:	b97c      	cbnz	r4, 800715c <__pow5mult+0x48>
 800713c:	2010      	movs	r0, #16
 800713e:	f7ff fe1b 	bl	8006d78 <malloc>
 8007142:	4602      	mov	r2, r0
 8007144:	6270      	str	r0, [r6, #36]	; 0x24
 8007146:	b928      	cbnz	r0, 8007154 <__pow5mult+0x40>
 8007148:	4b1d      	ldr	r3, [pc, #116]	; (80071c0 <__pow5mult+0xac>)
 800714a:	481e      	ldr	r0, [pc, #120]	; (80071c4 <__pow5mult+0xb0>)
 800714c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007150:	f000 fd22 	bl	8007b98 <__assert_func>
 8007154:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007158:	6004      	str	r4, [r0, #0]
 800715a:	60c4      	str	r4, [r0, #12]
 800715c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007160:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007164:	b94c      	cbnz	r4, 800717a <__pow5mult+0x66>
 8007166:	f240 2171 	movw	r1, #625	; 0x271
 800716a:	4630      	mov	r0, r6
 800716c:	f7ff ff12 	bl	8006f94 <__i2b>
 8007170:	2300      	movs	r3, #0
 8007172:	f8c8 0008 	str.w	r0, [r8, #8]
 8007176:	4604      	mov	r4, r0
 8007178:	6003      	str	r3, [r0, #0]
 800717a:	f04f 0900 	mov.w	r9, #0
 800717e:	07eb      	lsls	r3, r5, #31
 8007180:	d50a      	bpl.n	8007198 <__pow5mult+0x84>
 8007182:	4639      	mov	r1, r7
 8007184:	4622      	mov	r2, r4
 8007186:	4630      	mov	r0, r6
 8007188:	f7ff ff1a 	bl	8006fc0 <__multiply>
 800718c:	4639      	mov	r1, r7
 800718e:	4680      	mov	r8, r0
 8007190:	4630      	mov	r0, r6
 8007192:	f7ff fe47 	bl	8006e24 <_Bfree>
 8007196:	4647      	mov	r7, r8
 8007198:	106d      	asrs	r5, r5, #1
 800719a:	d00b      	beq.n	80071b4 <__pow5mult+0xa0>
 800719c:	6820      	ldr	r0, [r4, #0]
 800719e:	b938      	cbnz	r0, 80071b0 <__pow5mult+0x9c>
 80071a0:	4622      	mov	r2, r4
 80071a2:	4621      	mov	r1, r4
 80071a4:	4630      	mov	r0, r6
 80071a6:	f7ff ff0b 	bl	8006fc0 <__multiply>
 80071aa:	6020      	str	r0, [r4, #0]
 80071ac:	f8c0 9000 	str.w	r9, [r0]
 80071b0:	4604      	mov	r4, r0
 80071b2:	e7e4      	b.n	800717e <__pow5mult+0x6a>
 80071b4:	4638      	mov	r0, r7
 80071b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071ba:	bf00      	nop
 80071bc:	080082a8 	.word	0x080082a8
 80071c0:	08008075 	.word	0x08008075
 80071c4:	08008158 	.word	0x08008158

080071c8 <__lshift>:
 80071c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071cc:	460c      	mov	r4, r1
 80071ce:	6849      	ldr	r1, [r1, #4]
 80071d0:	6923      	ldr	r3, [r4, #16]
 80071d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80071d6:	68a3      	ldr	r3, [r4, #8]
 80071d8:	4607      	mov	r7, r0
 80071da:	4691      	mov	r9, r2
 80071dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80071e0:	f108 0601 	add.w	r6, r8, #1
 80071e4:	42b3      	cmp	r3, r6
 80071e6:	db0b      	blt.n	8007200 <__lshift+0x38>
 80071e8:	4638      	mov	r0, r7
 80071ea:	f7ff fddb 	bl	8006da4 <_Balloc>
 80071ee:	4605      	mov	r5, r0
 80071f0:	b948      	cbnz	r0, 8007206 <__lshift+0x3e>
 80071f2:	4602      	mov	r2, r0
 80071f4:	4b2a      	ldr	r3, [pc, #168]	; (80072a0 <__lshift+0xd8>)
 80071f6:	482b      	ldr	r0, [pc, #172]	; (80072a4 <__lshift+0xdc>)
 80071f8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80071fc:	f000 fccc 	bl	8007b98 <__assert_func>
 8007200:	3101      	adds	r1, #1
 8007202:	005b      	lsls	r3, r3, #1
 8007204:	e7ee      	b.n	80071e4 <__lshift+0x1c>
 8007206:	2300      	movs	r3, #0
 8007208:	f100 0114 	add.w	r1, r0, #20
 800720c:	f100 0210 	add.w	r2, r0, #16
 8007210:	4618      	mov	r0, r3
 8007212:	4553      	cmp	r3, sl
 8007214:	db37      	blt.n	8007286 <__lshift+0xbe>
 8007216:	6920      	ldr	r0, [r4, #16]
 8007218:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800721c:	f104 0314 	add.w	r3, r4, #20
 8007220:	f019 091f 	ands.w	r9, r9, #31
 8007224:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007228:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800722c:	d02f      	beq.n	800728e <__lshift+0xc6>
 800722e:	f1c9 0e20 	rsb	lr, r9, #32
 8007232:	468a      	mov	sl, r1
 8007234:	f04f 0c00 	mov.w	ip, #0
 8007238:	681a      	ldr	r2, [r3, #0]
 800723a:	fa02 f209 	lsl.w	r2, r2, r9
 800723e:	ea42 020c 	orr.w	r2, r2, ip
 8007242:	f84a 2b04 	str.w	r2, [sl], #4
 8007246:	f853 2b04 	ldr.w	r2, [r3], #4
 800724a:	4298      	cmp	r0, r3
 800724c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007250:	d8f2      	bhi.n	8007238 <__lshift+0x70>
 8007252:	1b03      	subs	r3, r0, r4
 8007254:	3b15      	subs	r3, #21
 8007256:	f023 0303 	bic.w	r3, r3, #3
 800725a:	3304      	adds	r3, #4
 800725c:	f104 0215 	add.w	r2, r4, #21
 8007260:	4290      	cmp	r0, r2
 8007262:	bf38      	it	cc
 8007264:	2304      	movcc	r3, #4
 8007266:	f841 c003 	str.w	ip, [r1, r3]
 800726a:	f1bc 0f00 	cmp.w	ip, #0
 800726e:	d001      	beq.n	8007274 <__lshift+0xac>
 8007270:	f108 0602 	add.w	r6, r8, #2
 8007274:	3e01      	subs	r6, #1
 8007276:	4638      	mov	r0, r7
 8007278:	612e      	str	r6, [r5, #16]
 800727a:	4621      	mov	r1, r4
 800727c:	f7ff fdd2 	bl	8006e24 <_Bfree>
 8007280:	4628      	mov	r0, r5
 8007282:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007286:	f842 0f04 	str.w	r0, [r2, #4]!
 800728a:	3301      	adds	r3, #1
 800728c:	e7c1      	b.n	8007212 <__lshift+0x4a>
 800728e:	3904      	subs	r1, #4
 8007290:	f853 2b04 	ldr.w	r2, [r3], #4
 8007294:	f841 2f04 	str.w	r2, [r1, #4]!
 8007298:	4298      	cmp	r0, r3
 800729a:	d8f9      	bhi.n	8007290 <__lshift+0xc8>
 800729c:	e7ea      	b.n	8007274 <__lshift+0xac>
 800729e:	bf00      	nop
 80072a0:	080080e7 	.word	0x080080e7
 80072a4:	08008158 	.word	0x08008158

080072a8 <__mcmp>:
 80072a8:	b530      	push	{r4, r5, lr}
 80072aa:	6902      	ldr	r2, [r0, #16]
 80072ac:	690c      	ldr	r4, [r1, #16]
 80072ae:	1b12      	subs	r2, r2, r4
 80072b0:	d10e      	bne.n	80072d0 <__mcmp+0x28>
 80072b2:	f100 0314 	add.w	r3, r0, #20
 80072b6:	3114      	adds	r1, #20
 80072b8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80072bc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80072c0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80072c4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80072c8:	42a5      	cmp	r5, r4
 80072ca:	d003      	beq.n	80072d4 <__mcmp+0x2c>
 80072cc:	d305      	bcc.n	80072da <__mcmp+0x32>
 80072ce:	2201      	movs	r2, #1
 80072d0:	4610      	mov	r0, r2
 80072d2:	bd30      	pop	{r4, r5, pc}
 80072d4:	4283      	cmp	r3, r0
 80072d6:	d3f3      	bcc.n	80072c0 <__mcmp+0x18>
 80072d8:	e7fa      	b.n	80072d0 <__mcmp+0x28>
 80072da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80072de:	e7f7      	b.n	80072d0 <__mcmp+0x28>

080072e0 <__mdiff>:
 80072e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072e4:	460c      	mov	r4, r1
 80072e6:	4606      	mov	r6, r0
 80072e8:	4611      	mov	r1, r2
 80072ea:	4620      	mov	r0, r4
 80072ec:	4690      	mov	r8, r2
 80072ee:	f7ff ffdb 	bl	80072a8 <__mcmp>
 80072f2:	1e05      	subs	r5, r0, #0
 80072f4:	d110      	bne.n	8007318 <__mdiff+0x38>
 80072f6:	4629      	mov	r1, r5
 80072f8:	4630      	mov	r0, r6
 80072fa:	f7ff fd53 	bl	8006da4 <_Balloc>
 80072fe:	b930      	cbnz	r0, 800730e <__mdiff+0x2e>
 8007300:	4b3a      	ldr	r3, [pc, #232]	; (80073ec <__mdiff+0x10c>)
 8007302:	4602      	mov	r2, r0
 8007304:	f240 2132 	movw	r1, #562	; 0x232
 8007308:	4839      	ldr	r0, [pc, #228]	; (80073f0 <__mdiff+0x110>)
 800730a:	f000 fc45 	bl	8007b98 <__assert_func>
 800730e:	2301      	movs	r3, #1
 8007310:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007314:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007318:	bfa4      	itt	ge
 800731a:	4643      	movge	r3, r8
 800731c:	46a0      	movge	r8, r4
 800731e:	4630      	mov	r0, r6
 8007320:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007324:	bfa6      	itte	ge
 8007326:	461c      	movge	r4, r3
 8007328:	2500      	movge	r5, #0
 800732a:	2501      	movlt	r5, #1
 800732c:	f7ff fd3a 	bl	8006da4 <_Balloc>
 8007330:	b920      	cbnz	r0, 800733c <__mdiff+0x5c>
 8007332:	4b2e      	ldr	r3, [pc, #184]	; (80073ec <__mdiff+0x10c>)
 8007334:	4602      	mov	r2, r0
 8007336:	f44f 7110 	mov.w	r1, #576	; 0x240
 800733a:	e7e5      	b.n	8007308 <__mdiff+0x28>
 800733c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007340:	6926      	ldr	r6, [r4, #16]
 8007342:	60c5      	str	r5, [r0, #12]
 8007344:	f104 0914 	add.w	r9, r4, #20
 8007348:	f108 0514 	add.w	r5, r8, #20
 800734c:	f100 0e14 	add.w	lr, r0, #20
 8007350:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007354:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007358:	f108 0210 	add.w	r2, r8, #16
 800735c:	46f2      	mov	sl, lr
 800735e:	2100      	movs	r1, #0
 8007360:	f859 3b04 	ldr.w	r3, [r9], #4
 8007364:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007368:	fa1f f883 	uxth.w	r8, r3
 800736c:	fa11 f18b 	uxtah	r1, r1, fp
 8007370:	0c1b      	lsrs	r3, r3, #16
 8007372:	eba1 0808 	sub.w	r8, r1, r8
 8007376:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800737a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800737e:	fa1f f888 	uxth.w	r8, r8
 8007382:	1419      	asrs	r1, r3, #16
 8007384:	454e      	cmp	r6, r9
 8007386:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800738a:	f84a 3b04 	str.w	r3, [sl], #4
 800738e:	d8e7      	bhi.n	8007360 <__mdiff+0x80>
 8007390:	1b33      	subs	r3, r6, r4
 8007392:	3b15      	subs	r3, #21
 8007394:	f023 0303 	bic.w	r3, r3, #3
 8007398:	3304      	adds	r3, #4
 800739a:	3415      	adds	r4, #21
 800739c:	42a6      	cmp	r6, r4
 800739e:	bf38      	it	cc
 80073a0:	2304      	movcc	r3, #4
 80073a2:	441d      	add	r5, r3
 80073a4:	4473      	add	r3, lr
 80073a6:	469e      	mov	lr, r3
 80073a8:	462e      	mov	r6, r5
 80073aa:	4566      	cmp	r6, ip
 80073ac:	d30e      	bcc.n	80073cc <__mdiff+0xec>
 80073ae:	f10c 0203 	add.w	r2, ip, #3
 80073b2:	1b52      	subs	r2, r2, r5
 80073b4:	f022 0203 	bic.w	r2, r2, #3
 80073b8:	3d03      	subs	r5, #3
 80073ba:	45ac      	cmp	ip, r5
 80073bc:	bf38      	it	cc
 80073be:	2200      	movcc	r2, #0
 80073c0:	441a      	add	r2, r3
 80073c2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80073c6:	b17b      	cbz	r3, 80073e8 <__mdiff+0x108>
 80073c8:	6107      	str	r7, [r0, #16]
 80073ca:	e7a3      	b.n	8007314 <__mdiff+0x34>
 80073cc:	f856 8b04 	ldr.w	r8, [r6], #4
 80073d0:	fa11 f288 	uxtah	r2, r1, r8
 80073d4:	1414      	asrs	r4, r2, #16
 80073d6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80073da:	b292      	uxth	r2, r2
 80073dc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80073e0:	f84e 2b04 	str.w	r2, [lr], #4
 80073e4:	1421      	asrs	r1, r4, #16
 80073e6:	e7e0      	b.n	80073aa <__mdiff+0xca>
 80073e8:	3f01      	subs	r7, #1
 80073ea:	e7ea      	b.n	80073c2 <__mdiff+0xe2>
 80073ec:	080080e7 	.word	0x080080e7
 80073f0:	08008158 	.word	0x08008158

080073f4 <__d2b>:
 80073f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80073f8:	4689      	mov	r9, r1
 80073fa:	2101      	movs	r1, #1
 80073fc:	ec57 6b10 	vmov	r6, r7, d0
 8007400:	4690      	mov	r8, r2
 8007402:	f7ff fccf 	bl	8006da4 <_Balloc>
 8007406:	4604      	mov	r4, r0
 8007408:	b930      	cbnz	r0, 8007418 <__d2b+0x24>
 800740a:	4602      	mov	r2, r0
 800740c:	4b25      	ldr	r3, [pc, #148]	; (80074a4 <__d2b+0xb0>)
 800740e:	4826      	ldr	r0, [pc, #152]	; (80074a8 <__d2b+0xb4>)
 8007410:	f240 310a 	movw	r1, #778	; 0x30a
 8007414:	f000 fbc0 	bl	8007b98 <__assert_func>
 8007418:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800741c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007420:	bb35      	cbnz	r5, 8007470 <__d2b+0x7c>
 8007422:	2e00      	cmp	r6, #0
 8007424:	9301      	str	r3, [sp, #4]
 8007426:	d028      	beq.n	800747a <__d2b+0x86>
 8007428:	4668      	mov	r0, sp
 800742a:	9600      	str	r6, [sp, #0]
 800742c:	f7ff fd82 	bl	8006f34 <__lo0bits>
 8007430:	9900      	ldr	r1, [sp, #0]
 8007432:	b300      	cbz	r0, 8007476 <__d2b+0x82>
 8007434:	9a01      	ldr	r2, [sp, #4]
 8007436:	f1c0 0320 	rsb	r3, r0, #32
 800743a:	fa02 f303 	lsl.w	r3, r2, r3
 800743e:	430b      	orrs	r3, r1
 8007440:	40c2      	lsrs	r2, r0
 8007442:	6163      	str	r3, [r4, #20]
 8007444:	9201      	str	r2, [sp, #4]
 8007446:	9b01      	ldr	r3, [sp, #4]
 8007448:	61a3      	str	r3, [r4, #24]
 800744a:	2b00      	cmp	r3, #0
 800744c:	bf14      	ite	ne
 800744e:	2202      	movne	r2, #2
 8007450:	2201      	moveq	r2, #1
 8007452:	6122      	str	r2, [r4, #16]
 8007454:	b1d5      	cbz	r5, 800748c <__d2b+0x98>
 8007456:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800745a:	4405      	add	r5, r0
 800745c:	f8c9 5000 	str.w	r5, [r9]
 8007460:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007464:	f8c8 0000 	str.w	r0, [r8]
 8007468:	4620      	mov	r0, r4
 800746a:	b003      	add	sp, #12
 800746c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007470:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007474:	e7d5      	b.n	8007422 <__d2b+0x2e>
 8007476:	6161      	str	r1, [r4, #20]
 8007478:	e7e5      	b.n	8007446 <__d2b+0x52>
 800747a:	a801      	add	r0, sp, #4
 800747c:	f7ff fd5a 	bl	8006f34 <__lo0bits>
 8007480:	9b01      	ldr	r3, [sp, #4]
 8007482:	6163      	str	r3, [r4, #20]
 8007484:	2201      	movs	r2, #1
 8007486:	6122      	str	r2, [r4, #16]
 8007488:	3020      	adds	r0, #32
 800748a:	e7e3      	b.n	8007454 <__d2b+0x60>
 800748c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007490:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007494:	f8c9 0000 	str.w	r0, [r9]
 8007498:	6918      	ldr	r0, [r3, #16]
 800749a:	f7ff fd2b 	bl	8006ef4 <__hi0bits>
 800749e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80074a2:	e7df      	b.n	8007464 <__d2b+0x70>
 80074a4:	080080e7 	.word	0x080080e7
 80074a8:	08008158 	.word	0x08008158

080074ac <_calloc_r>:
 80074ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80074ae:	fba1 2402 	umull	r2, r4, r1, r2
 80074b2:	b94c      	cbnz	r4, 80074c8 <_calloc_r+0x1c>
 80074b4:	4611      	mov	r1, r2
 80074b6:	9201      	str	r2, [sp, #4]
 80074b8:	f000 f87a 	bl	80075b0 <_malloc_r>
 80074bc:	9a01      	ldr	r2, [sp, #4]
 80074be:	4605      	mov	r5, r0
 80074c0:	b930      	cbnz	r0, 80074d0 <_calloc_r+0x24>
 80074c2:	4628      	mov	r0, r5
 80074c4:	b003      	add	sp, #12
 80074c6:	bd30      	pop	{r4, r5, pc}
 80074c8:	220c      	movs	r2, #12
 80074ca:	6002      	str	r2, [r0, #0]
 80074cc:	2500      	movs	r5, #0
 80074ce:	e7f8      	b.n	80074c2 <_calloc_r+0x16>
 80074d0:	4621      	mov	r1, r4
 80074d2:	f7fe f865 	bl	80055a0 <memset>
 80074d6:	e7f4      	b.n	80074c2 <_calloc_r+0x16>

080074d8 <_free_r>:
 80074d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80074da:	2900      	cmp	r1, #0
 80074dc:	d044      	beq.n	8007568 <_free_r+0x90>
 80074de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074e2:	9001      	str	r0, [sp, #4]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	f1a1 0404 	sub.w	r4, r1, #4
 80074ea:	bfb8      	it	lt
 80074ec:	18e4      	addlt	r4, r4, r3
 80074ee:	f000 fcdf 	bl	8007eb0 <__malloc_lock>
 80074f2:	4a1e      	ldr	r2, [pc, #120]	; (800756c <_free_r+0x94>)
 80074f4:	9801      	ldr	r0, [sp, #4]
 80074f6:	6813      	ldr	r3, [r2, #0]
 80074f8:	b933      	cbnz	r3, 8007508 <_free_r+0x30>
 80074fa:	6063      	str	r3, [r4, #4]
 80074fc:	6014      	str	r4, [r2, #0]
 80074fe:	b003      	add	sp, #12
 8007500:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007504:	f000 bcda 	b.w	8007ebc <__malloc_unlock>
 8007508:	42a3      	cmp	r3, r4
 800750a:	d908      	bls.n	800751e <_free_r+0x46>
 800750c:	6825      	ldr	r5, [r4, #0]
 800750e:	1961      	adds	r1, r4, r5
 8007510:	428b      	cmp	r3, r1
 8007512:	bf01      	itttt	eq
 8007514:	6819      	ldreq	r1, [r3, #0]
 8007516:	685b      	ldreq	r3, [r3, #4]
 8007518:	1949      	addeq	r1, r1, r5
 800751a:	6021      	streq	r1, [r4, #0]
 800751c:	e7ed      	b.n	80074fa <_free_r+0x22>
 800751e:	461a      	mov	r2, r3
 8007520:	685b      	ldr	r3, [r3, #4]
 8007522:	b10b      	cbz	r3, 8007528 <_free_r+0x50>
 8007524:	42a3      	cmp	r3, r4
 8007526:	d9fa      	bls.n	800751e <_free_r+0x46>
 8007528:	6811      	ldr	r1, [r2, #0]
 800752a:	1855      	adds	r5, r2, r1
 800752c:	42a5      	cmp	r5, r4
 800752e:	d10b      	bne.n	8007548 <_free_r+0x70>
 8007530:	6824      	ldr	r4, [r4, #0]
 8007532:	4421      	add	r1, r4
 8007534:	1854      	adds	r4, r2, r1
 8007536:	42a3      	cmp	r3, r4
 8007538:	6011      	str	r1, [r2, #0]
 800753a:	d1e0      	bne.n	80074fe <_free_r+0x26>
 800753c:	681c      	ldr	r4, [r3, #0]
 800753e:	685b      	ldr	r3, [r3, #4]
 8007540:	6053      	str	r3, [r2, #4]
 8007542:	4421      	add	r1, r4
 8007544:	6011      	str	r1, [r2, #0]
 8007546:	e7da      	b.n	80074fe <_free_r+0x26>
 8007548:	d902      	bls.n	8007550 <_free_r+0x78>
 800754a:	230c      	movs	r3, #12
 800754c:	6003      	str	r3, [r0, #0]
 800754e:	e7d6      	b.n	80074fe <_free_r+0x26>
 8007550:	6825      	ldr	r5, [r4, #0]
 8007552:	1961      	adds	r1, r4, r5
 8007554:	428b      	cmp	r3, r1
 8007556:	bf04      	itt	eq
 8007558:	6819      	ldreq	r1, [r3, #0]
 800755a:	685b      	ldreq	r3, [r3, #4]
 800755c:	6063      	str	r3, [r4, #4]
 800755e:	bf04      	itt	eq
 8007560:	1949      	addeq	r1, r1, r5
 8007562:	6021      	streq	r1, [r4, #0]
 8007564:	6054      	str	r4, [r2, #4]
 8007566:	e7ca      	b.n	80074fe <_free_r+0x26>
 8007568:	b003      	add	sp, #12
 800756a:	bd30      	pop	{r4, r5, pc}
 800756c:	20000328 	.word	0x20000328

08007570 <sbrk_aligned>:
 8007570:	b570      	push	{r4, r5, r6, lr}
 8007572:	4e0e      	ldr	r6, [pc, #56]	; (80075ac <sbrk_aligned+0x3c>)
 8007574:	460c      	mov	r4, r1
 8007576:	6831      	ldr	r1, [r6, #0]
 8007578:	4605      	mov	r5, r0
 800757a:	b911      	cbnz	r1, 8007582 <sbrk_aligned+0x12>
 800757c:	f000 f9e6 	bl	800794c <_sbrk_r>
 8007580:	6030      	str	r0, [r6, #0]
 8007582:	4621      	mov	r1, r4
 8007584:	4628      	mov	r0, r5
 8007586:	f000 f9e1 	bl	800794c <_sbrk_r>
 800758a:	1c43      	adds	r3, r0, #1
 800758c:	d00a      	beq.n	80075a4 <sbrk_aligned+0x34>
 800758e:	1cc4      	adds	r4, r0, #3
 8007590:	f024 0403 	bic.w	r4, r4, #3
 8007594:	42a0      	cmp	r0, r4
 8007596:	d007      	beq.n	80075a8 <sbrk_aligned+0x38>
 8007598:	1a21      	subs	r1, r4, r0
 800759a:	4628      	mov	r0, r5
 800759c:	f000 f9d6 	bl	800794c <_sbrk_r>
 80075a0:	3001      	adds	r0, #1
 80075a2:	d101      	bne.n	80075a8 <sbrk_aligned+0x38>
 80075a4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80075a8:	4620      	mov	r0, r4
 80075aa:	bd70      	pop	{r4, r5, r6, pc}
 80075ac:	2000032c 	.word	0x2000032c

080075b0 <_malloc_r>:
 80075b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075b4:	1ccd      	adds	r5, r1, #3
 80075b6:	f025 0503 	bic.w	r5, r5, #3
 80075ba:	3508      	adds	r5, #8
 80075bc:	2d0c      	cmp	r5, #12
 80075be:	bf38      	it	cc
 80075c0:	250c      	movcc	r5, #12
 80075c2:	2d00      	cmp	r5, #0
 80075c4:	4607      	mov	r7, r0
 80075c6:	db01      	blt.n	80075cc <_malloc_r+0x1c>
 80075c8:	42a9      	cmp	r1, r5
 80075ca:	d905      	bls.n	80075d8 <_malloc_r+0x28>
 80075cc:	230c      	movs	r3, #12
 80075ce:	603b      	str	r3, [r7, #0]
 80075d0:	2600      	movs	r6, #0
 80075d2:	4630      	mov	r0, r6
 80075d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075d8:	4e2e      	ldr	r6, [pc, #184]	; (8007694 <_malloc_r+0xe4>)
 80075da:	f000 fc69 	bl	8007eb0 <__malloc_lock>
 80075de:	6833      	ldr	r3, [r6, #0]
 80075e0:	461c      	mov	r4, r3
 80075e2:	bb34      	cbnz	r4, 8007632 <_malloc_r+0x82>
 80075e4:	4629      	mov	r1, r5
 80075e6:	4638      	mov	r0, r7
 80075e8:	f7ff ffc2 	bl	8007570 <sbrk_aligned>
 80075ec:	1c43      	adds	r3, r0, #1
 80075ee:	4604      	mov	r4, r0
 80075f0:	d14d      	bne.n	800768e <_malloc_r+0xde>
 80075f2:	6834      	ldr	r4, [r6, #0]
 80075f4:	4626      	mov	r6, r4
 80075f6:	2e00      	cmp	r6, #0
 80075f8:	d140      	bne.n	800767c <_malloc_r+0xcc>
 80075fa:	6823      	ldr	r3, [r4, #0]
 80075fc:	4631      	mov	r1, r6
 80075fe:	4638      	mov	r0, r7
 8007600:	eb04 0803 	add.w	r8, r4, r3
 8007604:	f000 f9a2 	bl	800794c <_sbrk_r>
 8007608:	4580      	cmp	r8, r0
 800760a:	d13a      	bne.n	8007682 <_malloc_r+0xd2>
 800760c:	6821      	ldr	r1, [r4, #0]
 800760e:	3503      	adds	r5, #3
 8007610:	1a6d      	subs	r5, r5, r1
 8007612:	f025 0503 	bic.w	r5, r5, #3
 8007616:	3508      	adds	r5, #8
 8007618:	2d0c      	cmp	r5, #12
 800761a:	bf38      	it	cc
 800761c:	250c      	movcc	r5, #12
 800761e:	4629      	mov	r1, r5
 8007620:	4638      	mov	r0, r7
 8007622:	f7ff ffa5 	bl	8007570 <sbrk_aligned>
 8007626:	3001      	adds	r0, #1
 8007628:	d02b      	beq.n	8007682 <_malloc_r+0xd2>
 800762a:	6823      	ldr	r3, [r4, #0]
 800762c:	442b      	add	r3, r5
 800762e:	6023      	str	r3, [r4, #0]
 8007630:	e00e      	b.n	8007650 <_malloc_r+0xa0>
 8007632:	6822      	ldr	r2, [r4, #0]
 8007634:	1b52      	subs	r2, r2, r5
 8007636:	d41e      	bmi.n	8007676 <_malloc_r+0xc6>
 8007638:	2a0b      	cmp	r2, #11
 800763a:	d916      	bls.n	800766a <_malloc_r+0xba>
 800763c:	1961      	adds	r1, r4, r5
 800763e:	42a3      	cmp	r3, r4
 8007640:	6025      	str	r5, [r4, #0]
 8007642:	bf18      	it	ne
 8007644:	6059      	strne	r1, [r3, #4]
 8007646:	6863      	ldr	r3, [r4, #4]
 8007648:	bf08      	it	eq
 800764a:	6031      	streq	r1, [r6, #0]
 800764c:	5162      	str	r2, [r4, r5]
 800764e:	604b      	str	r3, [r1, #4]
 8007650:	4638      	mov	r0, r7
 8007652:	f104 060b 	add.w	r6, r4, #11
 8007656:	f000 fc31 	bl	8007ebc <__malloc_unlock>
 800765a:	f026 0607 	bic.w	r6, r6, #7
 800765e:	1d23      	adds	r3, r4, #4
 8007660:	1af2      	subs	r2, r6, r3
 8007662:	d0b6      	beq.n	80075d2 <_malloc_r+0x22>
 8007664:	1b9b      	subs	r3, r3, r6
 8007666:	50a3      	str	r3, [r4, r2]
 8007668:	e7b3      	b.n	80075d2 <_malloc_r+0x22>
 800766a:	6862      	ldr	r2, [r4, #4]
 800766c:	42a3      	cmp	r3, r4
 800766e:	bf0c      	ite	eq
 8007670:	6032      	streq	r2, [r6, #0]
 8007672:	605a      	strne	r2, [r3, #4]
 8007674:	e7ec      	b.n	8007650 <_malloc_r+0xa0>
 8007676:	4623      	mov	r3, r4
 8007678:	6864      	ldr	r4, [r4, #4]
 800767a:	e7b2      	b.n	80075e2 <_malloc_r+0x32>
 800767c:	4634      	mov	r4, r6
 800767e:	6876      	ldr	r6, [r6, #4]
 8007680:	e7b9      	b.n	80075f6 <_malloc_r+0x46>
 8007682:	230c      	movs	r3, #12
 8007684:	603b      	str	r3, [r7, #0]
 8007686:	4638      	mov	r0, r7
 8007688:	f000 fc18 	bl	8007ebc <__malloc_unlock>
 800768c:	e7a1      	b.n	80075d2 <_malloc_r+0x22>
 800768e:	6025      	str	r5, [r4, #0]
 8007690:	e7de      	b.n	8007650 <_malloc_r+0xa0>
 8007692:	bf00      	nop
 8007694:	20000328 	.word	0x20000328

08007698 <__sfputc_r>:
 8007698:	6893      	ldr	r3, [r2, #8]
 800769a:	3b01      	subs	r3, #1
 800769c:	2b00      	cmp	r3, #0
 800769e:	b410      	push	{r4}
 80076a0:	6093      	str	r3, [r2, #8]
 80076a2:	da08      	bge.n	80076b6 <__sfputc_r+0x1e>
 80076a4:	6994      	ldr	r4, [r2, #24]
 80076a6:	42a3      	cmp	r3, r4
 80076a8:	db01      	blt.n	80076ae <__sfputc_r+0x16>
 80076aa:	290a      	cmp	r1, #10
 80076ac:	d103      	bne.n	80076b6 <__sfputc_r+0x1e>
 80076ae:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076b2:	f000 b99f 	b.w	80079f4 <__swbuf_r>
 80076b6:	6813      	ldr	r3, [r2, #0]
 80076b8:	1c58      	adds	r0, r3, #1
 80076ba:	6010      	str	r0, [r2, #0]
 80076bc:	7019      	strb	r1, [r3, #0]
 80076be:	4608      	mov	r0, r1
 80076c0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076c4:	4770      	bx	lr

080076c6 <__sfputs_r>:
 80076c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076c8:	4606      	mov	r6, r0
 80076ca:	460f      	mov	r7, r1
 80076cc:	4614      	mov	r4, r2
 80076ce:	18d5      	adds	r5, r2, r3
 80076d0:	42ac      	cmp	r4, r5
 80076d2:	d101      	bne.n	80076d8 <__sfputs_r+0x12>
 80076d4:	2000      	movs	r0, #0
 80076d6:	e007      	b.n	80076e8 <__sfputs_r+0x22>
 80076d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076dc:	463a      	mov	r2, r7
 80076de:	4630      	mov	r0, r6
 80076e0:	f7ff ffda 	bl	8007698 <__sfputc_r>
 80076e4:	1c43      	adds	r3, r0, #1
 80076e6:	d1f3      	bne.n	80076d0 <__sfputs_r+0xa>
 80076e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080076ec <_vfiprintf_r>:
 80076ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f0:	460d      	mov	r5, r1
 80076f2:	b09d      	sub	sp, #116	; 0x74
 80076f4:	4614      	mov	r4, r2
 80076f6:	4698      	mov	r8, r3
 80076f8:	4606      	mov	r6, r0
 80076fa:	b118      	cbz	r0, 8007704 <_vfiprintf_r+0x18>
 80076fc:	6983      	ldr	r3, [r0, #24]
 80076fe:	b90b      	cbnz	r3, 8007704 <_vfiprintf_r+0x18>
 8007700:	f7ff fa94 	bl	8006c2c <__sinit>
 8007704:	4b89      	ldr	r3, [pc, #548]	; (800792c <_vfiprintf_r+0x240>)
 8007706:	429d      	cmp	r5, r3
 8007708:	d11b      	bne.n	8007742 <_vfiprintf_r+0x56>
 800770a:	6875      	ldr	r5, [r6, #4]
 800770c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800770e:	07d9      	lsls	r1, r3, #31
 8007710:	d405      	bmi.n	800771e <_vfiprintf_r+0x32>
 8007712:	89ab      	ldrh	r3, [r5, #12]
 8007714:	059a      	lsls	r2, r3, #22
 8007716:	d402      	bmi.n	800771e <_vfiprintf_r+0x32>
 8007718:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800771a:	f7ff fb2a 	bl	8006d72 <__retarget_lock_acquire_recursive>
 800771e:	89ab      	ldrh	r3, [r5, #12]
 8007720:	071b      	lsls	r3, r3, #28
 8007722:	d501      	bpl.n	8007728 <_vfiprintf_r+0x3c>
 8007724:	692b      	ldr	r3, [r5, #16]
 8007726:	b9eb      	cbnz	r3, 8007764 <_vfiprintf_r+0x78>
 8007728:	4629      	mov	r1, r5
 800772a:	4630      	mov	r0, r6
 800772c:	f000 f9c6 	bl	8007abc <__swsetup_r>
 8007730:	b1c0      	cbz	r0, 8007764 <_vfiprintf_r+0x78>
 8007732:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007734:	07dc      	lsls	r4, r3, #31
 8007736:	d50e      	bpl.n	8007756 <_vfiprintf_r+0x6a>
 8007738:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800773c:	b01d      	add	sp, #116	; 0x74
 800773e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007742:	4b7b      	ldr	r3, [pc, #492]	; (8007930 <_vfiprintf_r+0x244>)
 8007744:	429d      	cmp	r5, r3
 8007746:	d101      	bne.n	800774c <_vfiprintf_r+0x60>
 8007748:	68b5      	ldr	r5, [r6, #8]
 800774a:	e7df      	b.n	800770c <_vfiprintf_r+0x20>
 800774c:	4b79      	ldr	r3, [pc, #484]	; (8007934 <_vfiprintf_r+0x248>)
 800774e:	429d      	cmp	r5, r3
 8007750:	bf08      	it	eq
 8007752:	68f5      	ldreq	r5, [r6, #12]
 8007754:	e7da      	b.n	800770c <_vfiprintf_r+0x20>
 8007756:	89ab      	ldrh	r3, [r5, #12]
 8007758:	0598      	lsls	r0, r3, #22
 800775a:	d4ed      	bmi.n	8007738 <_vfiprintf_r+0x4c>
 800775c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800775e:	f7ff fb09 	bl	8006d74 <__retarget_lock_release_recursive>
 8007762:	e7e9      	b.n	8007738 <_vfiprintf_r+0x4c>
 8007764:	2300      	movs	r3, #0
 8007766:	9309      	str	r3, [sp, #36]	; 0x24
 8007768:	2320      	movs	r3, #32
 800776a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800776e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007772:	2330      	movs	r3, #48	; 0x30
 8007774:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007938 <_vfiprintf_r+0x24c>
 8007778:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800777c:	f04f 0901 	mov.w	r9, #1
 8007780:	4623      	mov	r3, r4
 8007782:	469a      	mov	sl, r3
 8007784:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007788:	b10a      	cbz	r2, 800778e <_vfiprintf_r+0xa2>
 800778a:	2a25      	cmp	r2, #37	; 0x25
 800778c:	d1f9      	bne.n	8007782 <_vfiprintf_r+0x96>
 800778e:	ebba 0b04 	subs.w	fp, sl, r4
 8007792:	d00b      	beq.n	80077ac <_vfiprintf_r+0xc0>
 8007794:	465b      	mov	r3, fp
 8007796:	4622      	mov	r2, r4
 8007798:	4629      	mov	r1, r5
 800779a:	4630      	mov	r0, r6
 800779c:	f7ff ff93 	bl	80076c6 <__sfputs_r>
 80077a0:	3001      	adds	r0, #1
 80077a2:	f000 80aa 	beq.w	80078fa <_vfiprintf_r+0x20e>
 80077a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80077a8:	445a      	add	r2, fp
 80077aa:	9209      	str	r2, [sp, #36]	; 0x24
 80077ac:	f89a 3000 	ldrb.w	r3, [sl]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	f000 80a2 	beq.w	80078fa <_vfiprintf_r+0x20e>
 80077b6:	2300      	movs	r3, #0
 80077b8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80077bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80077c0:	f10a 0a01 	add.w	sl, sl, #1
 80077c4:	9304      	str	r3, [sp, #16]
 80077c6:	9307      	str	r3, [sp, #28]
 80077c8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80077cc:	931a      	str	r3, [sp, #104]	; 0x68
 80077ce:	4654      	mov	r4, sl
 80077d0:	2205      	movs	r2, #5
 80077d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077d6:	4858      	ldr	r0, [pc, #352]	; (8007938 <_vfiprintf_r+0x24c>)
 80077d8:	f7f8 fd0a 	bl	80001f0 <memchr>
 80077dc:	9a04      	ldr	r2, [sp, #16]
 80077de:	b9d8      	cbnz	r0, 8007818 <_vfiprintf_r+0x12c>
 80077e0:	06d1      	lsls	r1, r2, #27
 80077e2:	bf44      	itt	mi
 80077e4:	2320      	movmi	r3, #32
 80077e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077ea:	0713      	lsls	r3, r2, #28
 80077ec:	bf44      	itt	mi
 80077ee:	232b      	movmi	r3, #43	; 0x2b
 80077f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80077f4:	f89a 3000 	ldrb.w	r3, [sl]
 80077f8:	2b2a      	cmp	r3, #42	; 0x2a
 80077fa:	d015      	beq.n	8007828 <_vfiprintf_r+0x13c>
 80077fc:	9a07      	ldr	r2, [sp, #28]
 80077fe:	4654      	mov	r4, sl
 8007800:	2000      	movs	r0, #0
 8007802:	f04f 0c0a 	mov.w	ip, #10
 8007806:	4621      	mov	r1, r4
 8007808:	f811 3b01 	ldrb.w	r3, [r1], #1
 800780c:	3b30      	subs	r3, #48	; 0x30
 800780e:	2b09      	cmp	r3, #9
 8007810:	d94e      	bls.n	80078b0 <_vfiprintf_r+0x1c4>
 8007812:	b1b0      	cbz	r0, 8007842 <_vfiprintf_r+0x156>
 8007814:	9207      	str	r2, [sp, #28]
 8007816:	e014      	b.n	8007842 <_vfiprintf_r+0x156>
 8007818:	eba0 0308 	sub.w	r3, r0, r8
 800781c:	fa09 f303 	lsl.w	r3, r9, r3
 8007820:	4313      	orrs	r3, r2
 8007822:	9304      	str	r3, [sp, #16]
 8007824:	46a2      	mov	sl, r4
 8007826:	e7d2      	b.n	80077ce <_vfiprintf_r+0xe2>
 8007828:	9b03      	ldr	r3, [sp, #12]
 800782a:	1d19      	adds	r1, r3, #4
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	9103      	str	r1, [sp, #12]
 8007830:	2b00      	cmp	r3, #0
 8007832:	bfbb      	ittet	lt
 8007834:	425b      	neglt	r3, r3
 8007836:	f042 0202 	orrlt.w	r2, r2, #2
 800783a:	9307      	strge	r3, [sp, #28]
 800783c:	9307      	strlt	r3, [sp, #28]
 800783e:	bfb8      	it	lt
 8007840:	9204      	strlt	r2, [sp, #16]
 8007842:	7823      	ldrb	r3, [r4, #0]
 8007844:	2b2e      	cmp	r3, #46	; 0x2e
 8007846:	d10c      	bne.n	8007862 <_vfiprintf_r+0x176>
 8007848:	7863      	ldrb	r3, [r4, #1]
 800784a:	2b2a      	cmp	r3, #42	; 0x2a
 800784c:	d135      	bne.n	80078ba <_vfiprintf_r+0x1ce>
 800784e:	9b03      	ldr	r3, [sp, #12]
 8007850:	1d1a      	adds	r2, r3, #4
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	9203      	str	r2, [sp, #12]
 8007856:	2b00      	cmp	r3, #0
 8007858:	bfb8      	it	lt
 800785a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800785e:	3402      	adds	r4, #2
 8007860:	9305      	str	r3, [sp, #20]
 8007862:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007948 <_vfiprintf_r+0x25c>
 8007866:	7821      	ldrb	r1, [r4, #0]
 8007868:	2203      	movs	r2, #3
 800786a:	4650      	mov	r0, sl
 800786c:	f7f8 fcc0 	bl	80001f0 <memchr>
 8007870:	b140      	cbz	r0, 8007884 <_vfiprintf_r+0x198>
 8007872:	2340      	movs	r3, #64	; 0x40
 8007874:	eba0 000a 	sub.w	r0, r0, sl
 8007878:	fa03 f000 	lsl.w	r0, r3, r0
 800787c:	9b04      	ldr	r3, [sp, #16]
 800787e:	4303      	orrs	r3, r0
 8007880:	3401      	adds	r4, #1
 8007882:	9304      	str	r3, [sp, #16]
 8007884:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007888:	482c      	ldr	r0, [pc, #176]	; (800793c <_vfiprintf_r+0x250>)
 800788a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800788e:	2206      	movs	r2, #6
 8007890:	f7f8 fcae 	bl	80001f0 <memchr>
 8007894:	2800      	cmp	r0, #0
 8007896:	d03f      	beq.n	8007918 <_vfiprintf_r+0x22c>
 8007898:	4b29      	ldr	r3, [pc, #164]	; (8007940 <_vfiprintf_r+0x254>)
 800789a:	bb1b      	cbnz	r3, 80078e4 <_vfiprintf_r+0x1f8>
 800789c:	9b03      	ldr	r3, [sp, #12]
 800789e:	3307      	adds	r3, #7
 80078a0:	f023 0307 	bic.w	r3, r3, #7
 80078a4:	3308      	adds	r3, #8
 80078a6:	9303      	str	r3, [sp, #12]
 80078a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078aa:	443b      	add	r3, r7
 80078ac:	9309      	str	r3, [sp, #36]	; 0x24
 80078ae:	e767      	b.n	8007780 <_vfiprintf_r+0x94>
 80078b0:	fb0c 3202 	mla	r2, ip, r2, r3
 80078b4:	460c      	mov	r4, r1
 80078b6:	2001      	movs	r0, #1
 80078b8:	e7a5      	b.n	8007806 <_vfiprintf_r+0x11a>
 80078ba:	2300      	movs	r3, #0
 80078bc:	3401      	adds	r4, #1
 80078be:	9305      	str	r3, [sp, #20]
 80078c0:	4619      	mov	r1, r3
 80078c2:	f04f 0c0a 	mov.w	ip, #10
 80078c6:	4620      	mov	r0, r4
 80078c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80078cc:	3a30      	subs	r2, #48	; 0x30
 80078ce:	2a09      	cmp	r2, #9
 80078d0:	d903      	bls.n	80078da <_vfiprintf_r+0x1ee>
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d0c5      	beq.n	8007862 <_vfiprintf_r+0x176>
 80078d6:	9105      	str	r1, [sp, #20]
 80078d8:	e7c3      	b.n	8007862 <_vfiprintf_r+0x176>
 80078da:	fb0c 2101 	mla	r1, ip, r1, r2
 80078de:	4604      	mov	r4, r0
 80078e0:	2301      	movs	r3, #1
 80078e2:	e7f0      	b.n	80078c6 <_vfiprintf_r+0x1da>
 80078e4:	ab03      	add	r3, sp, #12
 80078e6:	9300      	str	r3, [sp, #0]
 80078e8:	462a      	mov	r2, r5
 80078ea:	4b16      	ldr	r3, [pc, #88]	; (8007944 <_vfiprintf_r+0x258>)
 80078ec:	a904      	add	r1, sp, #16
 80078ee:	4630      	mov	r0, r6
 80078f0:	f7fd fefe 	bl	80056f0 <_printf_float>
 80078f4:	4607      	mov	r7, r0
 80078f6:	1c78      	adds	r0, r7, #1
 80078f8:	d1d6      	bne.n	80078a8 <_vfiprintf_r+0x1bc>
 80078fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80078fc:	07d9      	lsls	r1, r3, #31
 80078fe:	d405      	bmi.n	800790c <_vfiprintf_r+0x220>
 8007900:	89ab      	ldrh	r3, [r5, #12]
 8007902:	059a      	lsls	r2, r3, #22
 8007904:	d402      	bmi.n	800790c <_vfiprintf_r+0x220>
 8007906:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007908:	f7ff fa34 	bl	8006d74 <__retarget_lock_release_recursive>
 800790c:	89ab      	ldrh	r3, [r5, #12]
 800790e:	065b      	lsls	r3, r3, #25
 8007910:	f53f af12 	bmi.w	8007738 <_vfiprintf_r+0x4c>
 8007914:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007916:	e711      	b.n	800773c <_vfiprintf_r+0x50>
 8007918:	ab03      	add	r3, sp, #12
 800791a:	9300      	str	r3, [sp, #0]
 800791c:	462a      	mov	r2, r5
 800791e:	4b09      	ldr	r3, [pc, #36]	; (8007944 <_vfiprintf_r+0x258>)
 8007920:	a904      	add	r1, sp, #16
 8007922:	4630      	mov	r0, r6
 8007924:	f7fe f988 	bl	8005c38 <_printf_i>
 8007928:	e7e4      	b.n	80078f4 <_vfiprintf_r+0x208>
 800792a:	bf00      	nop
 800792c:	08008118 	.word	0x08008118
 8007930:	08008138 	.word	0x08008138
 8007934:	080080f8 	.word	0x080080f8
 8007938:	080082b4 	.word	0x080082b4
 800793c:	080082be 	.word	0x080082be
 8007940:	080056f1 	.word	0x080056f1
 8007944:	080076c7 	.word	0x080076c7
 8007948:	080082ba 	.word	0x080082ba

0800794c <_sbrk_r>:
 800794c:	b538      	push	{r3, r4, r5, lr}
 800794e:	4d06      	ldr	r5, [pc, #24]	; (8007968 <_sbrk_r+0x1c>)
 8007950:	2300      	movs	r3, #0
 8007952:	4604      	mov	r4, r0
 8007954:	4608      	mov	r0, r1
 8007956:	602b      	str	r3, [r5, #0]
 8007958:	f7f9 fd16 	bl	8001388 <_sbrk>
 800795c:	1c43      	adds	r3, r0, #1
 800795e:	d102      	bne.n	8007966 <_sbrk_r+0x1a>
 8007960:	682b      	ldr	r3, [r5, #0]
 8007962:	b103      	cbz	r3, 8007966 <_sbrk_r+0x1a>
 8007964:	6023      	str	r3, [r4, #0]
 8007966:	bd38      	pop	{r3, r4, r5, pc}
 8007968:	20000330 	.word	0x20000330

0800796c <__sread>:
 800796c:	b510      	push	{r4, lr}
 800796e:	460c      	mov	r4, r1
 8007970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007974:	f000 faa8 	bl	8007ec8 <_read_r>
 8007978:	2800      	cmp	r0, #0
 800797a:	bfab      	itete	ge
 800797c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800797e:	89a3      	ldrhlt	r3, [r4, #12]
 8007980:	181b      	addge	r3, r3, r0
 8007982:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007986:	bfac      	ite	ge
 8007988:	6563      	strge	r3, [r4, #84]	; 0x54
 800798a:	81a3      	strhlt	r3, [r4, #12]
 800798c:	bd10      	pop	{r4, pc}

0800798e <__swrite>:
 800798e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007992:	461f      	mov	r7, r3
 8007994:	898b      	ldrh	r3, [r1, #12]
 8007996:	05db      	lsls	r3, r3, #23
 8007998:	4605      	mov	r5, r0
 800799a:	460c      	mov	r4, r1
 800799c:	4616      	mov	r6, r2
 800799e:	d505      	bpl.n	80079ac <__swrite+0x1e>
 80079a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079a4:	2302      	movs	r3, #2
 80079a6:	2200      	movs	r2, #0
 80079a8:	f000 f9f8 	bl	8007d9c <_lseek_r>
 80079ac:	89a3      	ldrh	r3, [r4, #12]
 80079ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079b6:	81a3      	strh	r3, [r4, #12]
 80079b8:	4632      	mov	r2, r6
 80079ba:	463b      	mov	r3, r7
 80079bc:	4628      	mov	r0, r5
 80079be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079c2:	f000 b869 	b.w	8007a98 <_write_r>

080079c6 <__sseek>:
 80079c6:	b510      	push	{r4, lr}
 80079c8:	460c      	mov	r4, r1
 80079ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079ce:	f000 f9e5 	bl	8007d9c <_lseek_r>
 80079d2:	1c43      	adds	r3, r0, #1
 80079d4:	89a3      	ldrh	r3, [r4, #12]
 80079d6:	bf15      	itete	ne
 80079d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80079da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80079de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80079e2:	81a3      	strheq	r3, [r4, #12]
 80079e4:	bf18      	it	ne
 80079e6:	81a3      	strhne	r3, [r4, #12]
 80079e8:	bd10      	pop	{r4, pc}

080079ea <__sclose>:
 80079ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079ee:	f000 b8f1 	b.w	8007bd4 <_close_r>
	...

080079f4 <__swbuf_r>:
 80079f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80079f6:	460e      	mov	r6, r1
 80079f8:	4614      	mov	r4, r2
 80079fa:	4605      	mov	r5, r0
 80079fc:	b118      	cbz	r0, 8007a06 <__swbuf_r+0x12>
 80079fe:	6983      	ldr	r3, [r0, #24]
 8007a00:	b90b      	cbnz	r3, 8007a06 <__swbuf_r+0x12>
 8007a02:	f7ff f913 	bl	8006c2c <__sinit>
 8007a06:	4b21      	ldr	r3, [pc, #132]	; (8007a8c <__swbuf_r+0x98>)
 8007a08:	429c      	cmp	r4, r3
 8007a0a:	d12b      	bne.n	8007a64 <__swbuf_r+0x70>
 8007a0c:	686c      	ldr	r4, [r5, #4]
 8007a0e:	69a3      	ldr	r3, [r4, #24]
 8007a10:	60a3      	str	r3, [r4, #8]
 8007a12:	89a3      	ldrh	r3, [r4, #12]
 8007a14:	071a      	lsls	r2, r3, #28
 8007a16:	d52f      	bpl.n	8007a78 <__swbuf_r+0x84>
 8007a18:	6923      	ldr	r3, [r4, #16]
 8007a1a:	b36b      	cbz	r3, 8007a78 <__swbuf_r+0x84>
 8007a1c:	6923      	ldr	r3, [r4, #16]
 8007a1e:	6820      	ldr	r0, [r4, #0]
 8007a20:	1ac0      	subs	r0, r0, r3
 8007a22:	6963      	ldr	r3, [r4, #20]
 8007a24:	b2f6      	uxtb	r6, r6
 8007a26:	4283      	cmp	r3, r0
 8007a28:	4637      	mov	r7, r6
 8007a2a:	dc04      	bgt.n	8007a36 <__swbuf_r+0x42>
 8007a2c:	4621      	mov	r1, r4
 8007a2e:	4628      	mov	r0, r5
 8007a30:	f000 f966 	bl	8007d00 <_fflush_r>
 8007a34:	bb30      	cbnz	r0, 8007a84 <__swbuf_r+0x90>
 8007a36:	68a3      	ldr	r3, [r4, #8]
 8007a38:	3b01      	subs	r3, #1
 8007a3a:	60a3      	str	r3, [r4, #8]
 8007a3c:	6823      	ldr	r3, [r4, #0]
 8007a3e:	1c5a      	adds	r2, r3, #1
 8007a40:	6022      	str	r2, [r4, #0]
 8007a42:	701e      	strb	r6, [r3, #0]
 8007a44:	6963      	ldr	r3, [r4, #20]
 8007a46:	3001      	adds	r0, #1
 8007a48:	4283      	cmp	r3, r0
 8007a4a:	d004      	beq.n	8007a56 <__swbuf_r+0x62>
 8007a4c:	89a3      	ldrh	r3, [r4, #12]
 8007a4e:	07db      	lsls	r3, r3, #31
 8007a50:	d506      	bpl.n	8007a60 <__swbuf_r+0x6c>
 8007a52:	2e0a      	cmp	r6, #10
 8007a54:	d104      	bne.n	8007a60 <__swbuf_r+0x6c>
 8007a56:	4621      	mov	r1, r4
 8007a58:	4628      	mov	r0, r5
 8007a5a:	f000 f951 	bl	8007d00 <_fflush_r>
 8007a5e:	b988      	cbnz	r0, 8007a84 <__swbuf_r+0x90>
 8007a60:	4638      	mov	r0, r7
 8007a62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a64:	4b0a      	ldr	r3, [pc, #40]	; (8007a90 <__swbuf_r+0x9c>)
 8007a66:	429c      	cmp	r4, r3
 8007a68:	d101      	bne.n	8007a6e <__swbuf_r+0x7a>
 8007a6a:	68ac      	ldr	r4, [r5, #8]
 8007a6c:	e7cf      	b.n	8007a0e <__swbuf_r+0x1a>
 8007a6e:	4b09      	ldr	r3, [pc, #36]	; (8007a94 <__swbuf_r+0xa0>)
 8007a70:	429c      	cmp	r4, r3
 8007a72:	bf08      	it	eq
 8007a74:	68ec      	ldreq	r4, [r5, #12]
 8007a76:	e7ca      	b.n	8007a0e <__swbuf_r+0x1a>
 8007a78:	4621      	mov	r1, r4
 8007a7a:	4628      	mov	r0, r5
 8007a7c:	f000 f81e 	bl	8007abc <__swsetup_r>
 8007a80:	2800      	cmp	r0, #0
 8007a82:	d0cb      	beq.n	8007a1c <__swbuf_r+0x28>
 8007a84:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007a88:	e7ea      	b.n	8007a60 <__swbuf_r+0x6c>
 8007a8a:	bf00      	nop
 8007a8c:	08008118 	.word	0x08008118
 8007a90:	08008138 	.word	0x08008138
 8007a94:	080080f8 	.word	0x080080f8

08007a98 <_write_r>:
 8007a98:	b538      	push	{r3, r4, r5, lr}
 8007a9a:	4d07      	ldr	r5, [pc, #28]	; (8007ab8 <_write_r+0x20>)
 8007a9c:	4604      	mov	r4, r0
 8007a9e:	4608      	mov	r0, r1
 8007aa0:	4611      	mov	r1, r2
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	602a      	str	r2, [r5, #0]
 8007aa6:	461a      	mov	r2, r3
 8007aa8:	f7f9 fc1d 	bl	80012e6 <_write>
 8007aac:	1c43      	adds	r3, r0, #1
 8007aae:	d102      	bne.n	8007ab6 <_write_r+0x1e>
 8007ab0:	682b      	ldr	r3, [r5, #0]
 8007ab2:	b103      	cbz	r3, 8007ab6 <_write_r+0x1e>
 8007ab4:	6023      	str	r3, [r4, #0]
 8007ab6:	bd38      	pop	{r3, r4, r5, pc}
 8007ab8:	20000330 	.word	0x20000330

08007abc <__swsetup_r>:
 8007abc:	4b32      	ldr	r3, [pc, #200]	; (8007b88 <__swsetup_r+0xcc>)
 8007abe:	b570      	push	{r4, r5, r6, lr}
 8007ac0:	681d      	ldr	r5, [r3, #0]
 8007ac2:	4606      	mov	r6, r0
 8007ac4:	460c      	mov	r4, r1
 8007ac6:	b125      	cbz	r5, 8007ad2 <__swsetup_r+0x16>
 8007ac8:	69ab      	ldr	r3, [r5, #24]
 8007aca:	b913      	cbnz	r3, 8007ad2 <__swsetup_r+0x16>
 8007acc:	4628      	mov	r0, r5
 8007ace:	f7ff f8ad 	bl	8006c2c <__sinit>
 8007ad2:	4b2e      	ldr	r3, [pc, #184]	; (8007b8c <__swsetup_r+0xd0>)
 8007ad4:	429c      	cmp	r4, r3
 8007ad6:	d10f      	bne.n	8007af8 <__swsetup_r+0x3c>
 8007ad8:	686c      	ldr	r4, [r5, #4]
 8007ada:	89a3      	ldrh	r3, [r4, #12]
 8007adc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007ae0:	0719      	lsls	r1, r3, #28
 8007ae2:	d42c      	bmi.n	8007b3e <__swsetup_r+0x82>
 8007ae4:	06dd      	lsls	r5, r3, #27
 8007ae6:	d411      	bmi.n	8007b0c <__swsetup_r+0x50>
 8007ae8:	2309      	movs	r3, #9
 8007aea:	6033      	str	r3, [r6, #0]
 8007aec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007af0:	81a3      	strh	r3, [r4, #12]
 8007af2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007af6:	e03e      	b.n	8007b76 <__swsetup_r+0xba>
 8007af8:	4b25      	ldr	r3, [pc, #148]	; (8007b90 <__swsetup_r+0xd4>)
 8007afa:	429c      	cmp	r4, r3
 8007afc:	d101      	bne.n	8007b02 <__swsetup_r+0x46>
 8007afe:	68ac      	ldr	r4, [r5, #8]
 8007b00:	e7eb      	b.n	8007ada <__swsetup_r+0x1e>
 8007b02:	4b24      	ldr	r3, [pc, #144]	; (8007b94 <__swsetup_r+0xd8>)
 8007b04:	429c      	cmp	r4, r3
 8007b06:	bf08      	it	eq
 8007b08:	68ec      	ldreq	r4, [r5, #12]
 8007b0a:	e7e6      	b.n	8007ada <__swsetup_r+0x1e>
 8007b0c:	0758      	lsls	r0, r3, #29
 8007b0e:	d512      	bpl.n	8007b36 <__swsetup_r+0x7a>
 8007b10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b12:	b141      	cbz	r1, 8007b26 <__swsetup_r+0x6a>
 8007b14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b18:	4299      	cmp	r1, r3
 8007b1a:	d002      	beq.n	8007b22 <__swsetup_r+0x66>
 8007b1c:	4630      	mov	r0, r6
 8007b1e:	f7ff fcdb 	bl	80074d8 <_free_r>
 8007b22:	2300      	movs	r3, #0
 8007b24:	6363      	str	r3, [r4, #52]	; 0x34
 8007b26:	89a3      	ldrh	r3, [r4, #12]
 8007b28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007b2c:	81a3      	strh	r3, [r4, #12]
 8007b2e:	2300      	movs	r3, #0
 8007b30:	6063      	str	r3, [r4, #4]
 8007b32:	6923      	ldr	r3, [r4, #16]
 8007b34:	6023      	str	r3, [r4, #0]
 8007b36:	89a3      	ldrh	r3, [r4, #12]
 8007b38:	f043 0308 	orr.w	r3, r3, #8
 8007b3c:	81a3      	strh	r3, [r4, #12]
 8007b3e:	6923      	ldr	r3, [r4, #16]
 8007b40:	b94b      	cbnz	r3, 8007b56 <__swsetup_r+0x9a>
 8007b42:	89a3      	ldrh	r3, [r4, #12]
 8007b44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007b48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b4c:	d003      	beq.n	8007b56 <__swsetup_r+0x9a>
 8007b4e:	4621      	mov	r1, r4
 8007b50:	4630      	mov	r0, r6
 8007b52:	f000 f95b 	bl	8007e0c <__smakebuf_r>
 8007b56:	89a0      	ldrh	r0, [r4, #12]
 8007b58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007b5c:	f010 0301 	ands.w	r3, r0, #1
 8007b60:	d00a      	beq.n	8007b78 <__swsetup_r+0xbc>
 8007b62:	2300      	movs	r3, #0
 8007b64:	60a3      	str	r3, [r4, #8]
 8007b66:	6963      	ldr	r3, [r4, #20]
 8007b68:	425b      	negs	r3, r3
 8007b6a:	61a3      	str	r3, [r4, #24]
 8007b6c:	6923      	ldr	r3, [r4, #16]
 8007b6e:	b943      	cbnz	r3, 8007b82 <__swsetup_r+0xc6>
 8007b70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007b74:	d1ba      	bne.n	8007aec <__swsetup_r+0x30>
 8007b76:	bd70      	pop	{r4, r5, r6, pc}
 8007b78:	0781      	lsls	r1, r0, #30
 8007b7a:	bf58      	it	pl
 8007b7c:	6963      	ldrpl	r3, [r4, #20]
 8007b7e:	60a3      	str	r3, [r4, #8]
 8007b80:	e7f4      	b.n	8007b6c <__swsetup_r+0xb0>
 8007b82:	2000      	movs	r0, #0
 8007b84:	e7f7      	b.n	8007b76 <__swsetup_r+0xba>
 8007b86:	bf00      	nop
 8007b88:	2000000c 	.word	0x2000000c
 8007b8c:	08008118 	.word	0x08008118
 8007b90:	08008138 	.word	0x08008138
 8007b94:	080080f8 	.word	0x080080f8

08007b98 <__assert_func>:
 8007b98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007b9a:	4614      	mov	r4, r2
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	4b09      	ldr	r3, [pc, #36]	; (8007bc4 <__assert_func+0x2c>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4605      	mov	r5, r0
 8007ba4:	68d8      	ldr	r0, [r3, #12]
 8007ba6:	b14c      	cbz	r4, 8007bbc <__assert_func+0x24>
 8007ba8:	4b07      	ldr	r3, [pc, #28]	; (8007bc8 <__assert_func+0x30>)
 8007baa:	9100      	str	r1, [sp, #0]
 8007bac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007bb0:	4906      	ldr	r1, [pc, #24]	; (8007bcc <__assert_func+0x34>)
 8007bb2:	462b      	mov	r3, r5
 8007bb4:	f000 f8e0 	bl	8007d78 <fiprintf>
 8007bb8:	f000 f9a5 	bl	8007f06 <abort>
 8007bbc:	4b04      	ldr	r3, [pc, #16]	; (8007bd0 <__assert_func+0x38>)
 8007bbe:	461c      	mov	r4, r3
 8007bc0:	e7f3      	b.n	8007baa <__assert_func+0x12>
 8007bc2:	bf00      	nop
 8007bc4:	2000000c 	.word	0x2000000c
 8007bc8:	080082c5 	.word	0x080082c5
 8007bcc:	080082d2 	.word	0x080082d2
 8007bd0:	08008300 	.word	0x08008300

08007bd4 <_close_r>:
 8007bd4:	b538      	push	{r3, r4, r5, lr}
 8007bd6:	4d06      	ldr	r5, [pc, #24]	; (8007bf0 <_close_r+0x1c>)
 8007bd8:	2300      	movs	r3, #0
 8007bda:	4604      	mov	r4, r0
 8007bdc:	4608      	mov	r0, r1
 8007bde:	602b      	str	r3, [r5, #0]
 8007be0:	f7f9 fb9d 	bl	800131e <_close>
 8007be4:	1c43      	adds	r3, r0, #1
 8007be6:	d102      	bne.n	8007bee <_close_r+0x1a>
 8007be8:	682b      	ldr	r3, [r5, #0]
 8007bea:	b103      	cbz	r3, 8007bee <_close_r+0x1a>
 8007bec:	6023      	str	r3, [r4, #0]
 8007bee:	bd38      	pop	{r3, r4, r5, pc}
 8007bf0:	20000330 	.word	0x20000330

08007bf4 <__sflush_r>:
 8007bf4:	898a      	ldrh	r2, [r1, #12]
 8007bf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007bfa:	4605      	mov	r5, r0
 8007bfc:	0710      	lsls	r0, r2, #28
 8007bfe:	460c      	mov	r4, r1
 8007c00:	d458      	bmi.n	8007cb4 <__sflush_r+0xc0>
 8007c02:	684b      	ldr	r3, [r1, #4]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	dc05      	bgt.n	8007c14 <__sflush_r+0x20>
 8007c08:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	dc02      	bgt.n	8007c14 <__sflush_r+0x20>
 8007c0e:	2000      	movs	r0, #0
 8007c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c16:	2e00      	cmp	r6, #0
 8007c18:	d0f9      	beq.n	8007c0e <__sflush_r+0x1a>
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007c20:	682f      	ldr	r7, [r5, #0]
 8007c22:	602b      	str	r3, [r5, #0]
 8007c24:	d032      	beq.n	8007c8c <__sflush_r+0x98>
 8007c26:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007c28:	89a3      	ldrh	r3, [r4, #12]
 8007c2a:	075a      	lsls	r2, r3, #29
 8007c2c:	d505      	bpl.n	8007c3a <__sflush_r+0x46>
 8007c2e:	6863      	ldr	r3, [r4, #4]
 8007c30:	1ac0      	subs	r0, r0, r3
 8007c32:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007c34:	b10b      	cbz	r3, 8007c3a <__sflush_r+0x46>
 8007c36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007c38:	1ac0      	subs	r0, r0, r3
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007c40:	6a21      	ldr	r1, [r4, #32]
 8007c42:	4628      	mov	r0, r5
 8007c44:	47b0      	blx	r6
 8007c46:	1c43      	adds	r3, r0, #1
 8007c48:	89a3      	ldrh	r3, [r4, #12]
 8007c4a:	d106      	bne.n	8007c5a <__sflush_r+0x66>
 8007c4c:	6829      	ldr	r1, [r5, #0]
 8007c4e:	291d      	cmp	r1, #29
 8007c50:	d82c      	bhi.n	8007cac <__sflush_r+0xb8>
 8007c52:	4a2a      	ldr	r2, [pc, #168]	; (8007cfc <__sflush_r+0x108>)
 8007c54:	40ca      	lsrs	r2, r1
 8007c56:	07d6      	lsls	r6, r2, #31
 8007c58:	d528      	bpl.n	8007cac <__sflush_r+0xb8>
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	6062      	str	r2, [r4, #4]
 8007c5e:	04d9      	lsls	r1, r3, #19
 8007c60:	6922      	ldr	r2, [r4, #16]
 8007c62:	6022      	str	r2, [r4, #0]
 8007c64:	d504      	bpl.n	8007c70 <__sflush_r+0x7c>
 8007c66:	1c42      	adds	r2, r0, #1
 8007c68:	d101      	bne.n	8007c6e <__sflush_r+0x7a>
 8007c6a:	682b      	ldr	r3, [r5, #0]
 8007c6c:	b903      	cbnz	r3, 8007c70 <__sflush_r+0x7c>
 8007c6e:	6560      	str	r0, [r4, #84]	; 0x54
 8007c70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c72:	602f      	str	r7, [r5, #0]
 8007c74:	2900      	cmp	r1, #0
 8007c76:	d0ca      	beq.n	8007c0e <__sflush_r+0x1a>
 8007c78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c7c:	4299      	cmp	r1, r3
 8007c7e:	d002      	beq.n	8007c86 <__sflush_r+0x92>
 8007c80:	4628      	mov	r0, r5
 8007c82:	f7ff fc29 	bl	80074d8 <_free_r>
 8007c86:	2000      	movs	r0, #0
 8007c88:	6360      	str	r0, [r4, #52]	; 0x34
 8007c8a:	e7c1      	b.n	8007c10 <__sflush_r+0x1c>
 8007c8c:	6a21      	ldr	r1, [r4, #32]
 8007c8e:	2301      	movs	r3, #1
 8007c90:	4628      	mov	r0, r5
 8007c92:	47b0      	blx	r6
 8007c94:	1c41      	adds	r1, r0, #1
 8007c96:	d1c7      	bne.n	8007c28 <__sflush_r+0x34>
 8007c98:	682b      	ldr	r3, [r5, #0]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d0c4      	beq.n	8007c28 <__sflush_r+0x34>
 8007c9e:	2b1d      	cmp	r3, #29
 8007ca0:	d001      	beq.n	8007ca6 <__sflush_r+0xb2>
 8007ca2:	2b16      	cmp	r3, #22
 8007ca4:	d101      	bne.n	8007caa <__sflush_r+0xb6>
 8007ca6:	602f      	str	r7, [r5, #0]
 8007ca8:	e7b1      	b.n	8007c0e <__sflush_r+0x1a>
 8007caa:	89a3      	ldrh	r3, [r4, #12]
 8007cac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cb0:	81a3      	strh	r3, [r4, #12]
 8007cb2:	e7ad      	b.n	8007c10 <__sflush_r+0x1c>
 8007cb4:	690f      	ldr	r7, [r1, #16]
 8007cb6:	2f00      	cmp	r7, #0
 8007cb8:	d0a9      	beq.n	8007c0e <__sflush_r+0x1a>
 8007cba:	0793      	lsls	r3, r2, #30
 8007cbc:	680e      	ldr	r6, [r1, #0]
 8007cbe:	bf08      	it	eq
 8007cc0:	694b      	ldreq	r3, [r1, #20]
 8007cc2:	600f      	str	r7, [r1, #0]
 8007cc4:	bf18      	it	ne
 8007cc6:	2300      	movne	r3, #0
 8007cc8:	eba6 0807 	sub.w	r8, r6, r7
 8007ccc:	608b      	str	r3, [r1, #8]
 8007cce:	f1b8 0f00 	cmp.w	r8, #0
 8007cd2:	dd9c      	ble.n	8007c0e <__sflush_r+0x1a>
 8007cd4:	6a21      	ldr	r1, [r4, #32]
 8007cd6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007cd8:	4643      	mov	r3, r8
 8007cda:	463a      	mov	r2, r7
 8007cdc:	4628      	mov	r0, r5
 8007cde:	47b0      	blx	r6
 8007ce0:	2800      	cmp	r0, #0
 8007ce2:	dc06      	bgt.n	8007cf2 <__sflush_r+0xfe>
 8007ce4:	89a3      	ldrh	r3, [r4, #12]
 8007ce6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007cea:	81a3      	strh	r3, [r4, #12]
 8007cec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007cf0:	e78e      	b.n	8007c10 <__sflush_r+0x1c>
 8007cf2:	4407      	add	r7, r0
 8007cf4:	eba8 0800 	sub.w	r8, r8, r0
 8007cf8:	e7e9      	b.n	8007cce <__sflush_r+0xda>
 8007cfa:	bf00      	nop
 8007cfc:	20400001 	.word	0x20400001

08007d00 <_fflush_r>:
 8007d00:	b538      	push	{r3, r4, r5, lr}
 8007d02:	690b      	ldr	r3, [r1, #16]
 8007d04:	4605      	mov	r5, r0
 8007d06:	460c      	mov	r4, r1
 8007d08:	b913      	cbnz	r3, 8007d10 <_fflush_r+0x10>
 8007d0a:	2500      	movs	r5, #0
 8007d0c:	4628      	mov	r0, r5
 8007d0e:	bd38      	pop	{r3, r4, r5, pc}
 8007d10:	b118      	cbz	r0, 8007d1a <_fflush_r+0x1a>
 8007d12:	6983      	ldr	r3, [r0, #24]
 8007d14:	b90b      	cbnz	r3, 8007d1a <_fflush_r+0x1a>
 8007d16:	f7fe ff89 	bl	8006c2c <__sinit>
 8007d1a:	4b14      	ldr	r3, [pc, #80]	; (8007d6c <_fflush_r+0x6c>)
 8007d1c:	429c      	cmp	r4, r3
 8007d1e:	d11b      	bne.n	8007d58 <_fflush_r+0x58>
 8007d20:	686c      	ldr	r4, [r5, #4]
 8007d22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d0ef      	beq.n	8007d0a <_fflush_r+0xa>
 8007d2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007d2c:	07d0      	lsls	r0, r2, #31
 8007d2e:	d404      	bmi.n	8007d3a <_fflush_r+0x3a>
 8007d30:	0599      	lsls	r1, r3, #22
 8007d32:	d402      	bmi.n	8007d3a <_fflush_r+0x3a>
 8007d34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d36:	f7ff f81c 	bl	8006d72 <__retarget_lock_acquire_recursive>
 8007d3a:	4628      	mov	r0, r5
 8007d3c:	4621      	mov	r1, r4
 8007d3e:	f7ff ff59 	bl	8007bf4 <__sflush_r>
 8007d42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007d44:	07da      	lsls	r2, r3, #31
 8007d46:	4605      	mov	r5, r0
 8007d48:	d4e0      	bmi.n	8007d0c <_fflush_r+0xc>
 8007d4a:	89a3      	ldrh	r3, [r4, #12]
 8007d4c:	059b      	lsls	r3, r3, #22
 8007d4e:	d4dd      	bmi.n	8007d0c <_fflush_r+0xc>
 8007d50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007d52:	f7ff f80f 	bl	8006d74 <__retarget_lock_release_recursive>
 8007d56:	e7d9      	b.n	8007d0c <_fflush_r+0xc>
 8007d58:	4b05      	ldr	r3, [pc, #20]	; (8007d70 <_fflush_r+0x70>)
 8007d5a:	429c      	cmp	r4, r3
 8007d5c:	d101      	bne.n	8007d62 <_fflush_r+0x62>
 8007d5e:	68ac      	ldr	r4, [r5, #8]
 8007d60:	e7df      	b.n	8007d22 <_fflush_r+0x22>
 8007d62:	4b04      	ldr	r3, [pc, #16]	; (8007d74 <_fflush_r+0x74>)
 8007d64:	429c      	cmp	r4, r3
 8007d66:	bf08      	it	eq
 8007d68:	68ec      	ldreq	r4, [r5, #12]
 8007d6a:	e7da      	b.n	8007d22 <_fflush_r+0x22>
 8007d6c:	08008118 	.word	0x08008118
 8007d70:	08008138 	.word	0x08008138
 8007d74:	080080f8 	.word	0x080080f8

08007d78 <fiprintf>:
 8007d78:	b40e      	push	{r1, r2, r3}
 8007d7a:	b503      	push	{r0, r1, lr}
 8007d7c:	4601      	mov	r1, r0
 8007d7e:	ab03      	add	r3, sp, #12
 8007d80:	4805      	ldr	r0, [pc, #20]	; (8007d98 <fiprintf+0x20>)
 8007d82:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d86:	6800      	ldr	r0, [r0, #0]
 8007d88:	9301      	str	r3, [sp, #4]
 8007d8a:	f7ff fcaf 	bl	80076ec <_vfiprintf_r>
 8007d8e:	b002      	add	sp, #8
 8007d90:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d94:	b003      	add	sp, #12
 8007d96:	4770      	bx	lr
 8007d98:	2000000c 	.word	0x2000000c

08007d9c <_lseek_r>:
 8007d9c:	b538      	push	{r3, r4, r5, lr}
 8007d9e:	4d07      	ldr	r5, [pc, #28]	; (8007dbc <_lseek_r+0x20>)
 8007da0:	4604      	mov	r4, r0
 8007da2:	4608      	mov	r0, r1
 8007da4:	4611      	mov	r1, r2
 8007da6:	2200      	movs	r2, #0
 8007da8:	602a      	str	r2, [r5, #0]
 8007daa:	461a      	mov	r2, r3
 8007dac:	f7f9 fade 	bl	800136c <_lseek>
 8007db0:	1c43      	adds	r3, r0, #1
 8007db2:	d102      	bne.n	8007dba <_lseek_r+0x1e>
 8007db4:	682b      	ldr	r3, [r5, #0]
 8007db6:	b103      	cbz	r3, 8007dba <_lseek_r+0x1e>
 8007db8:	6023      	str	r3, [r4, #0]
 8007dba:	bd38      	pop	{r3, r4, r5, pc}
 8007dbc:	20000330 	.word	0x20000330

08007dc0 <__swhatbuf_r>:
 8007dc0:	b570      	push	{r4, r5, r6, lr}
 8007dc2:	460e      	mov	r6, r1
 8007dc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dc8:	2900      	cmp	r1, #0
 8007dca:	b096      	sub	sp, #88	; 0x58
 8007dcc:	4614      	mov	r4, r2
 8007dce:	461d      	mov	r5, r3
 8007dd0:	da08      	bge.n	8007de4 <__swhatbuf_r+0x24>
 8007dd2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007dd6:	2200      	movs	r2, #0
 8007dd8:	602a      	str	r2, [r5, #0]
 8007dda:	061a      	lsls	r2, r3, #24
 8007ddc:	d410      	bmi.n	8007e00 <__swhatbuf_r+0x40>
 8007dde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007de2:	e00e      	b.n	8007e02 <__swhatbuf_r+0x42>
 8007de4:	466a      	mov	r2, sp
 8007de6:	f000 f895 	bl	8007f14 <_fstat_r>
 8007dea:	2800      	cmp	r0, #0
 8007dec:	dbf1      	blt.n	8007dd2 <__swhatbuf_r+0x12>
 8007dee:	9a01      	ldr	r2, [sp, #4]
 8007df0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007df4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007df8:	425a      	negs	r2, r3
 8007dfa:	415a      	adcs	r2, r3
 8007dfc:	602a      	str	r2, [r5, #0]
 8007dfe:	e7ee      	b.n	8007dde <__swhatbuf_r+0x1e>
 8007e00:	2340      	movs	r3, #64	; 0x40
 8007e02:	2000      	movs	r0, #0
 8007e04:	6023      	str	r3, [r4, #0]
 8007e06:	b016      	add	sp, #88	; 0x58
 8007e08:	bd70      	pop	{r4, r5, r6, pc}
	...

08007e0c <__smakebuf_r>:
 8007e0c:	898b      	ldrh	r3, [r1, #12]
 8007e0e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007e10:	079d      	lsls	r5, r3, #30
 8007e12:	4606      	mov	r6, r0
 8007e14:	460c      	mov	r4, r1
 8007e16:	d507      	bpl.n	8007e28 <__smakebuf_r+0x1c>
 8007e18:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007e1c:	6023      	str	r3, [r4, #0]
 8007e1e:	6123      	str	r3, [r4, #16]
 8007e20:	2301      	movs	r3, #1
 8007e22:	6163      	str	r3, [r4, #20]
 8007e24:	b002      	add	sp, #8
 8007e26:	bd70      	pop	{r4, r5, r6, pc}
 8007e28:	ab01      	add	r3, sp, #4
 8007e2a:	466a      	mov	r2, sp
 8007e2c:	f7ff ffc8 	bl	8007dc0 <__swhatbuf_r>
 8007e30:	9900      	ldr	r1, [sp, #0]
 8007e32:	4605      	mov	r5, r0
 8007e34:	4630      	mov	r0, r6
 8007e36:	f7ff fbbb 	bl	80075b0 <_malloc_r>
 8007e3a:	b948      	cbnz	r0, 8007e50 <__smakebuf_r+0x44>
 8007e3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e40:	059a      	lsls	r2, r3, #22
 8007e42:	d4ef      	bmi.n	8007e24 <__smakebuf_r+0x18>
 8007e44:	f023 0303 	bic.w	r3, r3, #3
 8007e48:	f043 0302 	orr.w	r3, r3, #2
 8007e4c:	81a3      	strh	r3, [r4, #12]
 8007e4e:	e7e3      	b.n	8007e18 <__smakebuf_r+0xc>
 8007e50:	4b0d      	ldr	r3, [pc, #52]	; (8007e88 <__smakebuf_r+0x7c>)
 8007e52:	62b3      	str	r3, [r6, #40]	; 0x28
 8007e54:	89a3      	ldrh	r3, [r4, #12]
 8007e56:	6020      	str	r0, [r4, #0]
 8007e58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007e5c:	81a3      	strh	r3, [r4, #12]
 8007e5e:	9b00      	ldr	r3, [sp, #0]
 8007e60:	6163      	str	r3, [r4, #20]
 8007e62:	9b01      	ldr	r3, [sp, #4]
 8007e64:	6120      	str	r0, [r4, #16]
 8007e66:	b15b      	cbz	r3, 8007e80 <__smakebuf_r+0x74>
 8007e68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e6c:	4630      	mov	r0, r6
 8007e6e:	f000 f863 	bl	8007f38 <_isatty_r>
 8007e72:	b128      	cbz	r0, 8007e80 <__smakebuf_r+0x74>
 8007e74:	89a3      	ldrh	r3, [r4, #12]
 8007e76:	f023 0303 	bic.w	r3, r3, #3
 8007e7a:	f043 0301 	orr.w	r3, r3, #1
 8007e7e:	81a3      	strh	r3, [r4, #12]
 8007e80:	89a0      	ldrh	r0, [r4, #12]
 8007e82:	4305      	orrs	r5, r0
 8007e84:	81a5      	strh	r5, [r4, #12]
 8007e86:	e7cd      	b.n	8007e24 <__smakebuf_r+0x18>
 8007e88:	08006bc5 	.word	0x08006bc5

08007e8c <__ascii_mbtowc>:
 8007e8c:	b082      	sub	sp, #8
 8007e8e:	b901      	cbnz	r1, 8007e92 <__ascii_mbtowc+0x6>
 8007e90:	a901      	add	r1, sp, #4
 8007e92:	b142      	cbz	r2, 8007ea6 <__ascii_mbtowc+0x1a>
 8007e94:	b14b      	cbz	r3, 8007eaa <__ascii_mbtowc+0x1e>
 8007e96:	7813      	ldrb	r3, [r2, #0]
 8007e98:	600b      	str	r3, [r1, #0]
 8007e9a:	7812      	ldrb	r2, [r2, #0]
 8007e9c:	1e10      	subs	r0, r2, #0
 8007e9e:	bf18      	it	ne
 8007ea0:	2001      	movne	r0, #1
 8007ea2:	b002      	add	sp, #8
 8007ea4:	4770      	bx	lr
 8007ea6:	4610      	mov	r0, r2
 8007ea8:	e7fb      	b.n	8007ea2 <__ascii_mbtowc+0x16>
 8007eaa:	f06f 0001 	mvn.w	r0, #1
 8007eae:	e7f8      	b.n	8007ea2 <__ascii_mbtowc+0x16>

08007eb0 <__malloc_lock>:
 8007eb0:	4801      	ldr	r0, [pc, #4]	; (8007eb8 <__malloc_lock+0x8>)
 8007eb2:	f7fe bf5e 	b.w	8006d72 <__retarget_lock_acquire_recursive>
 8007eb6:	bf00      	nop
 8007eb8:	20000324 	.word	0x20000324

08007ebc <__malloc_unlock>:
 8007ebc:	4801      	ldr	r0, [pc, #4]	; (8007ec4 <__malloc_unlock+0x8>)
 8007ebe:	f7fe bf59 	b.w	8006d74 <__retarget_lock_release_recursive>
 8007ec2:	bf00      	nop
 8007ec4:	20000324 	.word	0x20000324

08007ec8 <_read_r>:
 8007ec8:	b538      	push	{r3, r4, r5, lr}
 8007eca:	4d07      	ldr	r5, [pc, #28]	; (8007ee8 <_read_r+0x20>)
 8007ecc:	4604      	mov	r4, r0
 8007ece:	4608      	mov	r0, r1
 8007ed0:	4611      	mov	r1, r2
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	602a      	str	r2, [r5, #0]
 8007ed6:	461a      	mov	r2, r3
 8007ed8:	f7f9 f9e8 	bl	80012ac <_read>
 8007edc:	1c43      	adds	r3, r0, #1
 8007ede:	d102      	bne.n	8007ee6 <_read_r+0x1e>
 8007ee0:	682b      	ldr	r3, [r5, #0]
 8007ee2:	b103      	cbz	r3, 8007ee6 <_read_r+0x1e>
 8007ee4:	6023      	str	r3, [r4, #0]
 8007ee6:	bd38      	pop	{r3, r4, r5, pc}
 8007ee8:	20000330 	.word	0x20000330

08007eec <__ascii_wctomb>:
 8007eec:	b149      	cbz	r1, 8007f02 <__ascii_wctomb+0x16>
 8007eee:	2aff      	cmp	r2, #255	; 0xff
 8007ef0:	bf85      	ittet	hi
 8007ef2:	238a      	movhi	r3, #138	; 0x8a
 8007ef4:	6003      	strhi	r3, [r0, #0]
 8007ef6:	700a      	strbls	r2, [r1, #0]
 8007ef8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007efc:	bf98      	it	ls
 8007efe:	2001      	movls	r0, #1
 8007f00:	4770      	bx	lr
 8007f02:	4608      	mov	r0, r1
 8007f04:	4770      	bx	lr

08007f06 <abort>:
 8007f06:	b508      	push	{r3, lr}
 8007f08:	2006      	movs	r0, #6
 8007f0a:	f000 f84d 	bl	8007fa8 <raise>
 8007f0e:	2001      	movs	r0, #1
 8007f10:	f7f9 f9c2 	bl	8001298 <_exit>

08007f14 <_fstat_r>:
 8007f14:	b538      	push	{r3, r4, r5, lr}
 8007f16:	4d07      	ldr	r5, [pc, #28]	; (8007f34 <_fstat_r+0x20>)
 8007f18:	2300      	movs	r3, #0
 8007f1a:	4604      	mov	r4, r0
 8007f1c:	4608      	mov	r0, r1
 8007f1e:	4611      	mov	r1, r2
 8007f20:	602b      	str	r3, [r5, #0]
 8007f22:	f7f9 fa08 	bl	8001336 <_fstat>
 8007f26:	1c43      	adds	r3, r0, #1
 8007f28:	d102      	bne.n	8007f30 <_fstat_r+0x1c>
 8007f2a:	682b      	ldr	r3, [r5, #0]
 8007f2c:	b103      	cbz	r3, 8007f30 <_fstat_r+0x1c>
 8007f2e:	6023      	str	r3, [r4, #0]
 8007f30:	bd38      	pop	{r3, r4, r5, pc}
 8007f32:	bf00      	nop
 8007f34:	20000330 	.word	0x20000330

08007f38 <_isatty_r>:
 8007f38:	b538      	push	{r3, r4, r5, lr}
 8007f3a:	4d06      	ldr	r5, [pc, #24]	; (8007f54 <_isatty_r+0x1c>)
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	4604      	mov	r4, r0
 8007f40:	4608      	mov	r0, r1
 8007f42:	602b      	str	r3, [r5, #0]
 8007f44:	f7f9 fa07 	bl	8001356 <_isatty>
 8007f48:	1c43      	adds	r3, r0, #1
 8007f4a:	d102      	bne.n	8007f52 <_isatty_r+0x1a>
 8007f4c:	682b      	ldr	r3, [r5, #0]
 8007f4e:	b103      	cbz	r3, 8007f52 <_isatty_r+0x1a>
 8007f50:	6023      	str	r3, [r4, #0]
 8007f52:	bd38      	pop	{r3, r4, r5, pc}
 8007f54:	20000330 	.word	0x20000330

08007f58 <_raise_r>:
 8007f58:	291f      	cmp	r1, #31
 8007f5a:	b538      	push	{r3, r4, r5, lr}
 8007f5c:	4604      	mov	r4, r0
 8007f5e:	460d      	mov	r5, r1
 8007f60:	d904      	bls.n	8007f6c <_raise_r+0x14>
 8007f62:	2316      	movs	r3, #22
 8007f64:	6003      	str	r3, [r0, #0]
 8007f66:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f6a:	bd38      	pop	{r3, r4, r5, pc}
 8007f6c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007f6e:	b112      	cbz	r2, 8007f76 <_raise_r+0x1e>
 8007f70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007f74:	b94b      	cbnz	r3, 8007f8a <_raise_r+0x32>
 8007f76:	4620      	mov	r0, r4
 8007f78:	f000 f830 	bl	8007fdc <_getpid_r>
 8007f7c:	462a      	mov	r2, r5
 8007f7e:	4601      	mov	r1, r0
 8007f80:	4620      	mov	r0, r4
 8007f82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f86:	f000 b817 	b.w	8007fb8 <_kill_r>
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	d00a      	beq.n	8007fa4 <_raise_r+0x4c>
 8007f8e:	1c59      	adds	r1, r3, #1
 8007f90:	d103      	bne.n	8007f9a <_raise_r+0x42>
 8007f92:	2316      	movs	r3, #22
 8007f94:	6003      	str	r3, [r0, #0]
 8007f96:	2001      	movs	r0, #1
 8007f98:	e7e7      	b.n	8007f6a <_raise_r+0x12>
 8007f9a:	2400      	movs	r4, #0
 8007f9c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007fa0:	4628      	mov	r0, r5
 8007fa2:	4798      	blx	r3
 8007fa4:	2000      	movs	r0, #0
 8007fa6:	e7e0      	b.n	8007f6a <_raise_r+0x12>

08007fa8 <raise>:
 8007fa8:	4b02      	ldr	r3, [pc, #8]	; (8007fb4 <raise+0xc>)
 8007faa:	4601      	mov	r1, r0
 8007fac:	6818      	ldr	r0, [r3, #0]
 8007fae:	f7ff bfd3 	b.w	8007f58 <_raise_r>
 8007fb2:	bf00      	nop
 8007fb4:	2000000c 	.word	0x2000000c

08007fb8 <_kill_r>:
 8007fb8:	b538      	push	{r3, r4, r5, lr}
 8007fba:	4d07      	ldr	r5, [pc, #28]	; (8007fd8 <_kill_r+0x20>)
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	4604      	mov	r4, r0
 8007fc0:	4608      	mov	r0, r1
 8007fc2:	4611      	mov	r1, r2
 8007fc4:	602b      	str	r3, [r5, #0]
 8007fc6:	f7f9 f957 	bl	8001278 <_kill>
 8007fca:	1c43      	adds	r3, r0, #1
 8007fcc:	d102      	bne.n	8007fd4 <_kill_r+0x1c>
 8007fce:	682b      	ldr	r3, [r5, #0]
 8007fd0:	b103      	cbz	r3, 8007fd4 <_kill_r+0x1c>
 8007fd2:	6023      	str	r3, [r4, #0]
 8007fd4:	bd38      	pop	{r3, r4, r5, pc}
 8007fd6:	bf00      	nop
 8007fd8:	20000330 	.word	0x20000330

08007fdc <_getpid_r>:
 8007fdc:	f7f9 b944 	b.w	8001268 <_getpid>

08007fe0 <_init>:
 8007fe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fe2:	bf00      	nop
 8007fe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fe6:	bc08      	pop	{r3}
 8007fe8:	469e      	mov	lr, r3
 8007fea:	4770      	bx	lr

08007fec <_fini>:
 8007fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fee:	bf00      	nop
 8007ff0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ff2:	bc08      	pop	{r3}
 8007ff4:	469e      	mov	lr, r3
 8007ff6:	4770      	bx	lr
