Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Wed Mar 31 15:20:32 2021
| Host         : a02321679-4.bluezone.usu.edu running 64-bit unknown
| Command      : report_methodology -file rotateLED_methodology_drc_routed.rpt -pb rotateLED_methodology_drc_routed.pb -rpx rotateLED_methodology_drc_routed.rpx
| Design       : rotateLED
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 16         |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch genblk1[1].pt/DR/d1/q_reg cannot be properly analyzed as its control pin genblk1[1].pt/DR/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch genblk1[1].pt/DR/d2/q_reg cannot be properly analyzed as its control pin genblk1[1].pt/DR/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch genblk1[2].pt/DR/d1/q_reg cannot be properly analyzed as its control pin genblk1[2].pt/DR/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch genblk1[2].pt/DR/d2/q_reg cannot be properly analyzed as its control pin genblk1[2].pt/DR/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch genblk1[3].pt/DR/d1/q_reg cannot be properly analyzed as its control pin genblk1[3].pt/DR/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch genblk1[3].pt/DR/d2/q_reg cannot be properly analyzed as its control pin genblk1[3].pt/DR/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch genblk1[4].pt/DR/d1/q_reg cannot be properly analyzed as its control pin genblk1[4].pt/DR/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch genblk1[4].pt/DR/d2/q_reg cannot be properly analyzed as its control pin genblk1[4].pt/DR/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch genblk1[5].pt/DR/d1/q_reg cannot be properly analyzed as its control pin genblk1[5].pt/DR/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch genblk1[5].pt/DR/d2/q_reg cannot be properly analyzed as its control pin genblk1[5].pt/DR/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch genblk1[6].pt/DR/d1/q_reg cannot be properly analyzed as its control pin genblk1[6].pt/DR/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch genblk1[6].pt/DR/d2/q_reg cannot be properly analyzed as its control pin genblk1[6].pt/DR/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch genblk1[7].pt/DR/d1/q_reg cannot be properly analyzed as its control pin genblk1[7].pt/DR/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch genblk1[7].pt/DR/d2/q_reg cannot be properly analyzed as its control pin genblk1[7].pt/DR/d2/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch pt0/DR/d1/q_reg cannot be properly analyzed as its control pin pt0/DR/d1/q_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch pt0/DR/d2/q_reg cannot be properly analyzed as its control pin pt0/DR/d2/q_reg/G is not reached by a timing clock
Related violations: <none>


