// Seed: 3476105999
module module_0;
  logic [7:0] id_1;
  assign module_1.id_7 = 0;
  assign id_1[-1] = -1'd0;
  assign id_1 = ~id_1;
  wire id_2;
endmodule
module module_1 (
    input wor id_0,
    inout tri0 id_1,
    input supply1 id_2,
    input uwire id_3,
    output wor id_4,
    output tri id_5
    , id_9,
    input tri1 id_6,
    input supply1 id_7
    , id_10
);
  assign id_10 = id_10 - 1;
  assign id_5  = -1;
  wire id_11;
  logic [1 'b0 : 1] id_12;
  ;
  logic id_13;
  ;
  wire id_14;
  wire [1 : {  -1  ,  -1  }] id_15;
  wire id_16;
  logic id_17, id_18;
  module_0 modCall_1 ();
  logic id_19;
  ;
  localparam id_20 = 1;
  wire id_21;
  wire id_22;
  ;
  xor primCall (
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_2,
      id_3,
      id_6,
      id_7,
      id_9
  );
  wire id_23;
endmodule
