{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697573259893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697573259895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 15:07:39 2023 " "Processing started: Tue Oct 17 15:07:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697573259895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697573259895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ave8_E -c ave8_E " "Command: quartus_map --read_settings_files=on --write_settings_files=off ave8_E -c ave8_E" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697573259895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697573260240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697573260240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ave8_E.v(189) " "Verilog HDL warning at ave8_E.v(189): extended using \"x\" or \"z\"" {  } { { "ave8_E.v" "" { Text "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1697573266248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ave8_E.v 7 7 " "Found 7 design units, including 7 entities, in source file ave8_E.v" { { "Info" "ISGN_ENTITY_NAME" "1 ave8 " "Found entity 1: ave8" {  } { { "ave8_E.v" "" { Text "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697573266250 ""} { "Info" "ISGN_ENTITY_NAME" "2 ave8_fsm " "Found entity 2: ave8_fsm" {  } { { "ave8_E.v" "" { Text "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697573266250 ""} { "Info" "ISGN_ENTITY_NAME" "3 ave8_dat " "Found entity 3: ave8_dat" {  } { { "ave8_E.v" "" { Text "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697573266250 ""} { "Info" "ISGN_ENTITY_NAME" "4 ave8_add12u_11_10 " "Found entity 4: ave8_add12u_11_10" {  } { { "ave8_E.v" "" { Text "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 206 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697573266250 ""} { "Info" "ISGN_ENTITY_NAME" "5 ave8_add12u_11_11 " "Found entity 5: ave8_add12u_11_11" {  } { { "ave8_E.v" "" { Text "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697573266250 ""} { "Info" "ISGN_ENTITY_NAME" "6 ave8_add12u_11 " "Found entity 6: ave8_add12u_11" {  } { { "ave8_E.v" "" { Text "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697573266250 ""} { "Info" "ISGN_ENTITY_NAME" "7 ave8_add8u " "Found entity 7: ave8_add8u" {  } { { "ave8_E.v" "" { Text "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697573266250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697573266250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ave8 " "Elaborating entity \"ave8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697573266350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_fsm ave8_fsm:INST_fsm " "Elaborating entity \"ave8_fsm\" for hierarchy \"ave8_fsm:INST_fsm\"" {  } { { "ave8_E.v" "INST_fsm" { Text "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697573266361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_dat ave8_dat:INST_dat " "Elaborating entity \"ave8_dat\" for hierarchy \"ave8_dat:INST_dat\"" {  } { { "ave8_E.v" "INST_dat" { Text "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697573266370 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ave8_E.v(183) " "Verilog HDL Case Statement information at ave8_E.v(183): all case item expressions in this case statement are onehot" {  } { { "ave8_E.v" "" { Text "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 183 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1697573266372 "|ave8|ave8_dat:INST_dat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add12u_11_10 ave8_dat:INST_dat\|ave8_add12u_11_10:INST_add12u_11_10_1 " "Elaborating entity \"ave8_add12u_11_10\" for hierarchy \"ave8_dat:INST_dat\|ave8_add12u_11_10:INST_add12u_11_10_1\"" {  } { { "ave8_E.v" "INST_add12u_11_10_1" { Text "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697573266387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add12u_11_11 ave8_dat:INST_dat\|ave8_add12u_11_11:INST_add12u_11_11_1 " "Elaborating entity \"ave8_add12u_11_11\" for hierarchy \"ave8_dat:INST_dat\|ave8_add12u_11_11:INST_add12u_11_11_1\"" {  } { { "ave8_E.v" "INST_add12u_11_11_1" { Text "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697573266395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add12u_11 ave8_dat:INST_dat\|ave8_add12u_11:INST_add12u_11_1 " "Elaborating entity \"ave8_add12u_11\" for hierarchy \"ave8_dat:INST_dat\|ave8_add12u_11:INST_add12u_11_1\"" {  } { { "ave8_E.v" "INST_add12u_11_1" { Text "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697573266403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ave8_add8u ave8_dat:INST_dat\|ave8_add8u:INST_add8u_1 " "Elaborating entity \"ave8_add8u\" for hierarchy \"ave8_dat:INST_dat\|ave8_add8u:INST_add8u_1\"" {  } { { "ave8_E.v" "INST_add8u_1" { Text "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697573266411 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697573266958 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.map.smsg " "Generated suppressed messages file /home/010/s/sx/sxc210186/Reconfig/Project_6.2/ave8/ave8/logic_synthesis_work/ave8/ave8_E.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697573267149 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697573267249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697573267249 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697573267332 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697573267332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697573267332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697573267332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697573267356 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 17 15:07:47 2023 " "Processing ended: Tue Oct 17 15:07:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697573267356 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697573267356 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697573267356 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697573267356 ""}
