// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module affine_scale_src_loop_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        mapchip_draw_xsize_dout,
        mapchip_draw_xsize_empty_n,
        mapchip_draw_xsize_read,
        mapchip_maxwidth_dout,
        mapchip_maxwidth_empty_n,
        mapchip_maxwidth_read,
        d_dout,
        d_empty_n,
        d_read,
        a_dout,
        a_empty_n,
        a_read,
        c_dout,
        c_empty_n,
        c_read,
        b_dout,
        b_empty_n,
        b_read,
        m_dout,
        m_empty_n,
        m_read,
        trunc_ln1345_dout,
        trunc_ln1345_empty_n,
        trunc_ln1345_read,
        mapchip_maxheight_dout,
        mapchip_maxheight_empty_n,
        mapchip_maxheight_read,
        n_dout,
        n_empty_n,
        n_read,
        src_V1_address0,
        src_V1_ce0,
        src_V1_we0,
        src_V1_d0,
        id_dout,
        id_empty_n,
        id_read,
        ystart_pos_dout,
        ystart_pos_empty_n,
        ystart_pos_read,
        xstart_pos_dout,
        xstart_pos_empty_n,
        xstart_pos_read,
        srcin_dout,
        srcin_empty_n,
        srcin_read,
        m_axi_src_AWVALID,
        m_axi_src_AWREADY,
        m_axi_src_AWADDR,
        m_axi_src_AWID,
        m_axi_src_AWLEN,
        m_axi_src_AWSIZE,
        m_axi_src_AWBURST,
        m_axi_src_AWLOCK,
        m_axi_src_AWCACHE,
        m_axi_src_AWPROT,
        m_axi_src_AWQOS,
        m_axi_src_AWREGION,
        m_axi_src_AWUSER,
        m_axi_src_WVALID,
        m_axi_src_WREADY,
        m_axi_src_WDATA,
        m_axi_src_WSTRB,
        m_axi_src_WLAST,
        m_axi_src_WID,
        m_axi_src_WUSER,
        m_axi_src_ARVALID,
        m_axi_src_ARREADY,
        m_axi_src_ARADDR,
        m_axi_src_ARID,
        m_axi_src_ARLEN,
        m_axi_src_ARSIZE,
        m_axi_src_ARBURST,
        m_axi_src_ARLOCK,
        m_axi_src_ARCACHE,
        m_axi_src_ARPROT,
        m_axi_src_ARQOS,
        m_axi_src_ARREGION,
        m_axi_src_ARUSER,
        m_axi_src_RVALID,
        m_axi_src_RREADY,
        m_axi_src_RDATA,
        m_axi_src_RLAST,
        m_axi_src_RID,
        m_axi_src_RUSER,
        m_axi_src_RRESP,
        m_axi_src_BVALID,
        m_axi_src_BREADY,
        m_axi_src_BRESP,
        m_axi_src_BID,
        m_axi_src_BUSER,
        mapchip_draw_xsize_out_din,
        mapchip_draw_xsize_out_full_n,
        mapchip_draw_xsize_out_write,
        trunc_ln1345_out_din,
        trunc_ln1345_out_full_n,
        trunc_ln1345_out_write
);

parameter    ap_ST_fsm_state1 = 49'd1;
parameter    ap_ST_fsm_state2 = 49'd2;
parameter    ap_ST_fsm_state3 = 49'd4;
parameter    ap_ST_fsm_state4 = 49'd8;
parameter    ap_ST_fsm_state5 = 49'd16;
parameter    ap_ST_fsm_state6 = 49'd32;
parameter    ap_ST_fsm_state7 = 49'd64;
parameter    ap_ST_fsm_state8 = 49'd128;
parameter    ap_ST_fsm_state9 = 49'd256;
parameter    ap_ST_fsm_state10 = 49'd512;
parameter    ap_ST_fsm_state11 = 49'd1024;
parameter    ap_ST_fsm_state12 = 49'd2048;
parameter    ap_ST_fsm_state13 = 49'd4096;
parameter    ap_ST_fsm_state14 = 49'd8192;
parameter    ap_ST_fsm_state15 = 49'd16384;
parameter    ap_ST_fsm_state16 = 49'd32768;
parameter    ap_ST_fsm_state17 = 49'd65536;
parameter    ap_ST_fsm_state18 = 49'd131072;
parameter    ap_ST_fsm_state19 = 49'd262144;
parameter    ap_ST_fsm_state20 = 49'd524288;
parameter    ap_ST_fsm_state21 = 49'd1048576;
parameter    ap_ST_fsm_state22 = 49'd2097152;
parameter    ap_ST_fsm_state23 = 49'd4194304;
parameter    ap_ST_fsm_state24 = 49'd8388608;
parameter    ap_ST_fsm_state25 = 49'd16777216;
parameter    ap_ST_fsm_state26 = 49'd33554432;
parameter    ap_ST_fsm_state27 = 49'd67108864;
parameter    ap_ST_fsm_state28 = 49'd134217728;
parameter    ap_ST_fsm_state29 = 49'd268435456;
parameter    ap_ST_fsm_state30 = 49'd536870912;
parameter    ap_ST_fsm_state31 = 49'd1073741824;
parameter    ap_ST_fsm_state32 = 49'd2147483648;
parameter    ap_ST_fsm_state33 = 49'd4294967296;
parameter    ap_ST_fsm_state34 = 49'd8589934592;
parameter    ap_ST_fsm_state35 = 49'd17179869184;
parameter    ap_ST_fsm_state36 = 49'd34359738368;
parameter    ap_ST_fsm_state37 = 49'd68719476736;
parameter    ap_ST_fsm_state38 = 49'd137438953472;
parameter    ap_ST_fsm_state39 = 49'd274877906944;
parameter    ap_ST_fsm_state40 = 49'd549755813888;
parameter    ap_ST_fsm_state41 = 49'd1099511627776;
parameter    ap_ST_fsm_state42 = 49'd2199023255552;
parameter    ap_ST_fsm_state43 = 49'd4398046511104;
parameter    ap_ST_fsm_state44 = 49'd8796093022208;
parameter    ap_ST_fsm_state45 = 49'd17592186044416;
parameter    ap_ST_fsm_state46 = 49'd35184372088832;
parameter    ap_ST_fsm_state47 = 49'd70368744177664;
parameter    ap_ST_fsm_pp0_stage0 = 49'd140737488355328;
parameter    ap_ST_fsm_state64 = 49'd281474976710656;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] mapchip_draw_xsize_dout;
input   mapchip_draw_xsize_empty_n;
output   mapchip_draw_xsize_read;
input  [31:0] mapchip_maxwidth_dout;
input   mapchip_maxwidth_empty_n;
output   mapchip_maxwidth_read;
input  [19:0] d_dout;
input   d_empty_n;
output   d_read;
input  [19:0] a_dout;
input   a_empty_n;
output   a_read;
input  [19:0] c_dout;
input   c_empty_n;
output   c_read;
input  [19:0] b_dout;
input   b_empty_n;
output   b_read;
input  [31:0] m_dout;
input   m_empty_n;
output   m_read;
input  [31:0] trunc_ln1345_dout;
input   trunc_ln1345_empty_n;
output   trunc_ln1345_read;
input  [31:0] mapchip_maxheight_dout;
input   mapchip_maxheight_empty_n;
output   mapchip_maxheight_read;
input  [31:0] n_dout;
input   n_empty_n;
output   n_read;
output  [9:0] src_V1_address0;
output   src_V1_ce0;
output   src_V1_we0;
output  [31:0] src_V1_d0;
input  [31:0] id_dout;
input   id_empty_n;
output   id_read;
input  [31:0] ystart_pos_dout;
input   ystart_pos_empty_n;
output   ystart_pos_read;
input  [31:0] xstart_pos_dout;
input   xstart_pos_empty_n;
output   xstart_pos_read;
input  [63:0] srcin_dout;
input   srcin_empty_n;
output   srcin_read;
output   m_axi_src_AWVALID;
input   m_axi_src_AWREADY;
output  [63:0] m_axi_src_AWADDR;
output  [0:0] m_axi_src_AWID;
output  [31:0] m_axi_src_AWLEN;
output  [2:0] m_axi_src_AWSIZE;
output  [1:0] m_axi_src_AWBURST;
output  [1:0] m_axi_src_AWLOCK;
output  [3:0] m_axi_src_AWCACHE;
output  [2:0] m_axi_src_AWPROT;
output  [3:0] m_axi_src_AWQOS;
output  [3:0] m_axi_src_AWREGION;
output  [0:0] m_axi_src_AWUSER;
output   m_axi_src_WVALID;
input   m_axi_src_WREADY;
output  [31:0] m_axi_src_WDATA;
output  [3:0] m_axi_src_WSTRB;
output   m_axi_src_WLAST;
output  [0:0] m_axi_src_WID;
output  [0:0] m_axi_src_WUSER;
output   m_axi_src_ARVALID;
input   m_axi_src_ARREADY;
output  [63:0] m_axi_src_ARADDR;
output  [0:0] m_axi_src_ARID;
output  [31:0] m_axi_src_ARLEN;
output  [2:0] m_axi_src_ARSIZE;
output  [1:0] m_axi_src_ARBURST;
output  [1:0] m_axi_src_ARLOCK;
output  [3:0] m_axi_src_ARCACHE;
output  [2:0] m_axi_src_ARPROT;
output  [3:0] m_axi_src_ARQOS;
output  [3:0] m_axi_src_ARREGION;
output  [0:0] m_axi_src_ARUSER;
input   m_axi_src_RVALID;
output   m_axi_src_RREADY;
input  [31:0] m_axi_src_RDATA;
input   m_axi_src_RLAST;
input  [0:0] m_axi_src_RID;
input  [0:0] m_axi_src_RUSER;
input  [1:0] m_axi_src_RRESP;
input   m_axi_src_BVALID;
output   m_axi_src_BREADY;
input  [1:0] m_axi_src_BRESP;
input  [0:0] m_axi_src_BID;
input  [0:0] m_axi_src_BUSER;
output  [31:0] mapchip_draw_xsize_out_din;
input   mapchip_draw_xsize_out_full_n;
output   mapchip_draw_xsize_out_write;
output  [31:0] trunc_ln1345_out_din;
input   trunc_ln1345_out_full_n;
output   trunc_ln1345_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg mapchip_draw_xsize_read;
reg mapchip_maxwidth_read;
reg d_read;
reg a_read;
reg c_read;
reg b_read;
reg m_read;
reg trunc_ln1345_read;
reg mapchip_maxheight_read;
reg n_read;
reg src_V1_ce0;
reg src_V1_we0;
reg id_read;
reg ystart_pos_read;
reg xstart_pos_read;
reg srcin_read;
reg m_axi_src_ARVALID;
reg m_axi_src_RREADY;
reg mapchip_draw_xsize_out_write;
reg trunc_ln1345_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [48:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    mapchip_draw_xsize_blk_n;
reg    mapchip_maxwidth_blk_n;
reg    d_blk_n;
reg    a_blk_n;
reg    c_blk_n;
reg    b_blk_n;
reg    m_blk_n;
reg    trunc_ln1345_blk_n;
reg    mapchip_maxheight_blk_n;
reg    n_blk_n;
reg    id_blk_n;
reg    ystart_pos_blk_n;
reg    xstart_pos_blk_n;
reg    srcin_blk_n;
reg    src_blk_n_AR;
reg    ap_enable_reg_pp0_iter7;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln878_2_reg_1444;
reg   [0:0] icmp_ln878_2_reg_1444_pp0_iter6_reg;
reg   [0:0] or_ln127_2_reg_1484;
reg   [0:0] or_ln127_2_reg_1484_pp0_iter6_reg;
reg    src_blk_n_R;
reg    ap_enable_reg_pp0_iter14;
reg   [0:0] icmp_ln878_2_reg_1444_pp0_iter13_reg;
reg   [0:0] or_ln127_2_reg_1484_pp0_iter13_reg;
reg    mapchip_draw_xsize_out_blk_n;
reg    trunc_ln1345_out_blk_n;
reg   [31:0] x_V_reg_268;
reg   [31:0] mapchip_draw_xsize_read_reg_1056;
reg  signed [31:0] mapchip_maxwidth_read_reg_1061;
reg   [19:0] a_read_reg_1069;
reg   [19:0] c_read_reg_1074;
reg   [19:0] b_read_reg_1079;
reg   [31:0] m_read_reg_1084;
reg   [31:0] trunc_ln1345_read_reg_1090;
reg  signed [31:0] mapchip_maxheight_read_reg_1095;
reg  signed [31:0] id_read_reg_1102;
reg   [31:0] ystart_pos_read_reg_1107;
reg   [31:0] xstart_pos_read_reg_1112;
reg   [63:0] srcin_read_reg_1117;
reg   [30:0] lshr_ln_reg_1122;
wire  signed [31:0] shl_ln_fu_301_p3;
reg  signed [31:0] shl_ln_reg_1127;
reg   [0:0] tmp_2_reg_1132;
reg   [0:0] tmp_10_reg_1138;
reg   [0:0] tmp_13_reg_1144;
reg   [0:0] tmp_16_reg_1150;
reg   [30:0] lshr_ln1497_2_reg_1156;
wire   [31:0] select_ln107_fu_363_p3;
reg   [31:0] select_ln107_reg_1161;
wire    ap_CS_fsm_state2;
wire  signed [31:0] select_ln102_fu_442_p3;
reg  signed [31:0] select_ln102_reg_1186;
wire  signed [31:0] tmp28_i_fu_457_p2;
reg  signed [31:0] tmp28_i_reg_1192;
wire   [64:0] grp_fu_374_p2;
reg   [64:0] mul_ln1364_reg_1198;
wire    ap_CS_fsm_state3;
reg   [25:0] tmp_reg_1203;
wire   [64:0] grp_fu_391_p2;
reg   [64:0] mul_ln1364_1_reg_1208;
reg   [25:0] tmp_12_reg_1213;
wire   [64:0] grp_fu_408_p2;
reg   [64:0] mul_ln1364_2_reg_1218;
reg   [25:0] tmp_15_reg_1223;
wire   [64:0] grp_fu_425_p2;
reg   [64:0] mul_ln1364_3_reg_1228;
reg   [25:0] tmp_18_reg_1233;
wire   [31:0] grp_fu_462_p2;
reg   [31:0] mul_ln208_reg_1238;
wire  signed [31:0] select_ln1364_1_fu_541_p3;
reg  signed [31:0] select_ln1364_1_reg_1243;
wire    ap_CS_fsm_state4;
wire  signed [31:0] select_ln1364_3_fu_583_p3;
reg  signed [31:0] select_ln1364_3_reg_1249;
wire  signed [31:0] select_ln1364_5_fu_625_p3;
reg  signed [31:0] select_ln1364_5_reg_1255;
wire  signed [31:0] select_ln1364_7_fu_667_p3;
reg  signed [31:0] select_ln1364_7_reg_1260;
wire   [20:0] trunc_ln1497_fu_674_p1;
reg   [20:0] trunc_ln1497_reg_1265;
wire   [20:0] trunc_ln1497_1_fu_678_p1;
reg   [20:0] trunc_ln1497_1_reg_1270;
wire  signed [31:0] tmp_i_fu_682_p2;
reg  signed [31:0] tmp_i_reg_1275;
wire    ap_CS_fsm_state5;
wire   [31:0] grp_fu_710_p2;
reg   [31:0] tmp27_i_reg_1300;
wire    ap_CS_fsm_state6;
wire   [43:0] grp_fu_692_p2;
reg   [43:0] mul_ln215_reg_1305;
wire    ap_CS_fsm_state7;
wire   [43:0] grp_fu_704_p2;
reg   [43:0] mul_ln1347_reg_1310;
wire   [31:0] add_ln208_fu_714_p2;
reg   [31:0] add_ln208_reg_1315;
wire    ap_CS_fsm_state8;
wire  signed [31:0] trunc_ln_fu_727_p4;
wire  signed [32:0] sext_ln1364_fu_756_p1;
wire  signed [31:0] grp_fu_737_p2;
reg  signed [31:0] sdiv_ln1364_reg_1352;
wire    ap_CS_fsm_state43;
wire  signed [31:0] grp_fu_790_p2;
reg  signed [31:0] sdiv_ln1364_3_reg_1358;
wire   [31:0] grp_fu_760_p2;
reg   [31:0] sdiv_ln1364_1_reg_1363;
wire    ap_CS_fsm_state44;
wire   [31:0] grp_fu_779_p2;
reg   [31:0] sdiv_ln1364_2_reg_1368;
wire    ap_CS_fsm_state45;
wire  signed [31:0] trunc_ln69_1_fu_808_p1;
reg  signed [31:0] trunc_ln69_1_reg_1378;
wire   [31:0] grp_fu_796_p2;
reg   [31:0] mul_ln69_reg_1384;
wire    ap_CS_fsm_state46;
wire   [31:0] grp_fu_803_p2;
reg   [31:0] tmp29_i_reg_1389;
wire   [31:0] grp_fu_811_p2;
reg   [31:0] mul_ln69_1_reg_1394;
wire   [31:0] grp_fu_816_p2;
reg   [31:0] tmp31_i_reg_1399;
wire   [32:0] rhs_2_i_fu_820_p1;
reg   [32:0] rhs_2_i_reg_1404;
wire    ap_CS_fsm_state47;
wire  signed [43:0] ixa_V_cast_i_fu_823_p1;
reg  signed [43:0] ixa_V_cast_i_reg_1409;
wire  signed [43:0] result_yb_V_cast_i_fu_847_p1;
reg  signed [43:0] result_yb_V_cast_i_reg_1414;
wire  signed [43:0] ixc_V_cast_i_fu_851_p1;
reg  signed [43:0] ixc_V_cast_i_reg_1419;
wire  signed [43:0] sext_ln122_fu_875_p1;
reg  signed [43:0] sext_ln122_reg_1424;
wire   [33:0] lhs_V_6_i_fu_879_p1;
reg   [33:0] lhs_V_6_i_reg_1429;
wire   [61:0] zext_ln324_fu_882_p1;
reg   [61:0] zext_ln324_reg_1434;
wire   [31:0] add_ln691_fu_885_p2;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state48_pp0_stage0_iter0;
wire    ap_block_state49_pp0_stage0_iter1;
wire    ap_block_state50_pp0_stage0_iter2;
wire    ap_block_state51_pp0_stage0_iter3;
wire    ap_block_state52_pp0_stage0_iter4;
wire    ap_block_state53_pp0_stage0_iter5;
wire    ap_block_state54_pp0_stage0_iter6;
wire    ap_block_state55_pp0_stage0_iter7;
reg    ap_predicate_op402_readreq_state55;
reg    ap_block_state55_io;
wire    ap_block_state56_pp0_stage0_iter8;
wire    ap_block_state57_pp0_stage0_iter9;
wire    ap_block_state58_pp0_stage0_iter10;
wire    ap_block_state59_pp0_stage0_iter11;
wire    ap_block_state60_pp0_stage0_iter12;
wire    ap_block_state61_pp0_stage0_iter13;
reg    ap_predicate_op409_read_state62;
reg    ap_block_state62_pp0_stage0_iter14;
wire    ap_block_state63_pp0_stage0_iter15;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln878_2_fu_891_p2;
reg   [0:0] icmp_ln878_2_reg_1444_pp0_iter1_reg;
reg   [0:0] icmp_ln878_2_reg_1444_pp0_iter2_reg;
reg   [0:0] icmp_ln878_2_reg_1444_pp0_iter3_reg;
reg   [0:0] icmp_ln878_2_reg_1444_pp0_iter4_reg;
reg   [0:0] icmp_ln878_2_reg_1444_pp0_iter5_reg;
reg   [0:0] icmp_ln878_2_reg_1444_pp0_iter7_reg;
reg   [0:0] icmp_ln878_2_reg_1444_pp0_iter8_reg;
reg   [0:0] icmp_ln878_2_reg_1444_pp0_iter9_reg;
reg   [0:0] icmp_ln878_2_reg_1444_pp0_iter10_reg;
reg   [0:0] icmp_ln878_2_reg_1444_pp0_iter11_reg;
reg   [0:0] icmp_ln878_2_reg_1444_pp0_iter12_reg;
reg   [0:0] icmp_ln878_2_reg_1444_pp0_iter14_reg;
wire   [32:0] ret_6_fu_905_p2;
reg   [32:0] ret_6_reg_1448;
reg   [9:0] src_V1_addr_reg_1453;
reg   [9:0] src_V1_addr_reg_1453_pp0_iter1_reg;
reg   [9:0] src_V1_addr_reg_1453_pp0_iter2_reg;
reg   [9:0] src_V1_addr_reg_1453_pp0_iter3_reg;
reg   [9:0] src_V1_addr_reg_1453_pp0_iter4_reg;
reg   [9:0] src_V1_addr_reg_1453_pp0_iter5_reg;
reg   [9:0] src_V1_addr_reg_1453_pp0_iter6_reg;
reg   [9:0] src_V1_addr_reg_1453_pp0_iter7_reg;
reg   [9:0] src_V1_addr_reg_1453_pp0_iter8_reg;
reg   [9:0] src_V1_addr_reg_1453_pp0_iter9_reg;
reg   [9:0] src_V1_addr_reg_1453_pp0_iter10_reg;
reg   [9:0] src_V1_addr_reg_1453_pp0_iter11_reg;
reg   [9:0] src_V1_addr_reg_1453_pp0_iter12_reg;
reg   [9:0] src_V1_addr_reg_1453_pp0_iter13_reg;
reg   [9:0] src_V1_addr_reg_1453_pp0_iter14_reg;
wire  signed [43:0] sext_ln1345_fu_910_p1;
wire   [43:0] grp_fu_913_p2;
reg   [43:0] ret_7_reg_1464;
wire   [43:0] grp_fu_918_p2;
reg   [43:0] ret_8_reg_1469;
wire  signed [31:0] rx_V_fu_927_p4;
reg  signed [31:0] rx_V_reg_1474;
reg  signed [31:0] rx_V_reg_1474_pp0_iter4_reg;
wire  signed [31:0] ry_V_fu_941_p4;
reg  signed [31:0] ry_V_reg_1479;
wire   [0:0] or_ln127_2_fu_993_p2;
reg   [0:0] or_ln127_2_reg_1484_pp0_iter4_reg;
reg   [0:0] or_ln127_2_reg_1484_pp0_iter5_reg;
reg   [0:0] or_ln127_2_reg_1484_pp0_iter7_reg;
reg   [0:0] or_ln127_2_reg_1484_pp0_iter8_reg;
reg   [0:0] or_ln127_2_reg_1484_pp0_iter9_reg;
reg   [0:0] or_ln127_2_reg_1484_pp0_iter10_reg;
reg   [0:0] or_ln127_2_reg_1484_pp0_iter11_reg;
reg   [0:0] or_ln127_2_reg_1484_pp0_iter12_reg;
reg   [0:0] or_ln127_2_reg_1484_pp0_iter14_reg;
wire   [33:0] ret_5_fu_1010_p2;
reg   [33:0] ret_5_reg_1493;
wire   [61:0] grp_fu_1002_p2;
reg   [61:0] mul_ln324_reg_1498;
reg   [63:0] src_addr_reg_1503;
reg   [31:0] src_addr_read_reg_1509;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state48;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter15;
reg   [31:0] ap_phi_mux_storemerge_i_i_phi_fu_283_p4;
reg   [31:0] ap_phi_reg_pp0_iter15_storemerge_i_i_reg_279;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_i_i_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_i_i_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter2_storemerge_i_i_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter3_storemerge_i_i_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter4_storemerge_i_i_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter5_storemerge_i_i_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter6_storemerge_i_i_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter7_storemerge_i_i_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter8_storemerge_i_i_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter9_storemerge_i_i_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter10_storemerge_i_i_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter11_storemerge_i_i_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter12_storemerge_i_i_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter13_storemerge_i_i_reg_279;
reg   [31:0] ap_phi_reg_pp0_iter14_storemerge_i_i_reg_279;
wire   [63:0] zext_ln122_fu_896_p1;
wire  signed [63:0] sext_ln324_2_fu_1046_p1;
reg    ap_block_state1;
wire  signed [31:0] lshr_ln_fu_291_p1;
wire  signed [31:0] lshr_ln1497_2_fu_341_p1;
wire   [0:0] icmp_ln878_1_fu_351_p2;
wire   [31:0] add_ln692_1_fu_357_p2;
wire   [33:0] grp_fu_374_p1;
wire  signed [31:0] shl_ln1497_2_fu_380_p3;
wire   [33:0] grp_fu_391_p1;
wire  signed [31:0] shl_ln1497_3_fu_397_p3;
wire   [33:0] grp_fu_408_p1;
wire  signed [31:0] shl_ln1497_4_fu_414_p3;
wire   [33:0] grp_fu_425_p1;
wire   [0:0] icmp_ln878_fu_431_p2;
wire   [31:0] add_ln692_fu_437_p2;
wire   [31:0] zext_ln1497_fu_449_p1;
wire   [31:0] sub_ln1345_fu_452_p2;
wire   [64:0] sub_ln1364_fu_506_p2;
wire   [25:0] tmp_9_fu_511_p4;
wire  signed [31:0] sext_ln1364_2_fu_521_p1;
wire  signed [31:0] sext_ln1364_3_fu_525_p1;
wire   [31:0] select_ln1364_fu_528_p3;
wire   [31:0] sub_ln1364_1_fu_535_p2;
wire   [64:0] sub_ln1364_2_fu_548_p2;
wire   [25:0] tmp_11_fu_553_p4;
wire  signed [31:0] sext_ln1364_5_fu_563_p1;
wire  signed [31:0] sext_ln1364_6_fu_567_p1;
wire   [31:0] select_ln1364_2_fu_570_p3;
wire   [31:0] sub_ln1364_3_fu_577_p2;
wire   [64:0] sub_ln1364_4_fu_590_p2;
wire   [25:0] tmp_14_fu_595_p4;
wire  signed [31:0] sext_ln1364_8_fu_605_p1;
wire  signed [31:0] sext_ln1364_9_fu_609_p1;
wire   [31:0] select_ln1364_4_fu_612_p3;
wire   [31:0] sub_ln1364_5_fu_619_p2;
wire   [64:0] sub_ln1364_6_fu_632_p2;
wire   [25:0] tmp_17_fu_637_p4;
wire  signed [31:0] sext_ln1364_11_fu_647_p1;
wire  signed [31:0] sext_ln1364_12_fu_651_p1;
wire   [31:0] select_ln1364_6_fu_654_p3;
wire   [31:0] sub_ln1364_7_fu_661_p2;
wire  signed [27:0] grp_fu_692_p0;
wire  signed [27:0] grp_fu_692_p1;
wire  signed [27:0] grp_fu_704_p0;
wire  signed [27:0] grp_fu_704_p1;
wire   [43:0] sub_ln1347_fu_723_p2;
wire   [31:0] grp_fu_737_p0;
wire  signed [31:0] grp_fu_737_p1;
wire   [20:0] sub_ln1497_fu_743_p2;
wire   [32:0] grp_fu_760_p0;
wire  signed [31:0] grp_fu_760_p1;
wire   [20:0] sub_ln1497_1_fu_766_p2;
wire   [32:0] grp_fu_779_p0;
wire  signed [31:0] grp_fu_779_p1;
wire   [31:0] grp_fu_790_p0;
wire  signed [31:0] grp_fu_790_p1;
wire  signed [31:0] grp_fu_803_p1;
wire  signed [31:0] grp_fu_811_p0;
wire   [31:0] shl_ln1497_1_fu_826_p2;
wire   [31:0] or_ln69_fu_831_p2;
wire   [31:0] sub_ln69_fu_837_p2;
wire   [31:0] add_ln69_fu_842_p2;
wire   [31:0] shl_ln1497_5_fu_854_p2;
wire   [31:0] or_ln69_1_fu_859_p2;
wire   [31:0] sub_ln69_1_fu_865_p2;
wire   [31:0] add_ln69_1_fu_870_p2;
wire   [32:0] zext_ln215_fu_901_p1;
wire  signed [32:0] grp_fu_913_p0;
wire  signed [31:0] grp_fu_913_p1;
wire  signed [32:0] grp_fu_918_p0;
wire  signed [31:0] grp_fu_918_p1;
wire   [43:0] ret_fu_923_p2;
wire   [43:0] ret_4_fu_937_p2;
wire   [0:0] icmp_ln890_fu_957_p2;
wire   [31:0] or_ln127_fu_951_p2;
wire   [0:0] icmp_ln890_1_fu_976_p2;
wire   [0:0] xor_ln890_fu_962_p2;
wire   [0:0] xor_ln890_1_fu_981_p2;
wire   [0:0] or_ln127_1_fu_987_p2;
wire   [0:0] tmp_19_fu_968_p3;
wire   [31:0] grp_fu_1002_p1;
wire  signed [33:0] sext_ln215_2_fu_1007_p1;
wire  signed [61:0] sext_ln324_fu_1015_p1;
wire   [61:0] add_ln324_fu_1018_p2;
wire   [63:0] shl_ln1_fu_1023_p3;
wire   [63:0] add_ln324_1_fu_1031_p2;
wire   [61:0] trunc_ln2_fu_1036_p4;
reg    grp_fu_737_ap_start;
wire    grp_fu_737_ap_done;
reg    grp_fu_760_ap_start;
wire    grp_fu_760_ap_done;
reg    grp_fu_779_ap_start;
wire    grp_fu_779_ap_done;
reg    grp_fu_790_ap_start;
wire    grp_fu_790_ap_done;
reg    grp_fu_913_ce;
reg    grp_fu_918_ce;
reg    grp_fu_1002_ce;
wire    ap_CS_fsm_state64;
reg   [48:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 49'd1;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
end

affine_scale_mul_32s_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_2_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(shl_ln_reg_1127),
    .din1(grp_fu_374_p1),
    .ce(1'b1),
    .dout(grp_fu_374_p2)
);

affine_scale_mul_32s_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_2_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(shl_ln1497_2_fu_380_p3),
    .din1(grp_fu_391_p1),
    .ce(1'b1),
    .dout(grp_fu_391_p2)
);

affine_scale_mul_32s_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_2_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(shl_ln1497_3_fu_397_p3),
    .din1(grp_fu_408_p1),
    .ce(1'b1),
    .dout(grp_fu_408_p2)
);

affine_scale_mul_32s_34ns_65_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 65 ))
mul_32s_34ns_65_2_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(shl_ln1497_4_fu_414_p3),
    .din1(grp_fu_425_p1),
    .ce(1'b1),
    .dout(grp_fu_425_p2)
);

affine_scale_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(id_read_reg_1102),
    .din1(mapchip_maxheight_read_reg_1095),
    .ce(1'b1),
    .dout(grp_fu_462_p2)
);

affine_scale_mul_28s_28s_44_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 44 ))
mul_28s_28s_44_3_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_692_p0),
    .din1(grp_fu_692_p1),
    .ce(1'b1),
    .dout(grp_fu_692_p2)
);

affine_scale_mul_28s_28s_44_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 44 ))
mul_28s_28s_44_3_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_704_p0),
    .din1(grp_fu_704_p1),
    .ce(1'b1),
    .dout(grp_fu_704_p2)
);

affine_scale_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mapchip_maxwidth_read_reg_1061),
    .din1(tmp_i_reg_1275),
    .ce(1'b1),
    .dout(grp_fu_710_p2)
);

affine_scale_sdiv_32ns_32s_32_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sdiv_32ns_32s_32_36_seq_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_737_ap_start),
    .done(grp_fu_737_ap_done),
    .din0(grp_fu_737_p0),
    .din1(grp_fu_737_p1),
    .ce(1'b1),
    .dout(grp_fu_737_p2)
);

affine_scale_sdiv_33ns_32s_32_37_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 37 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sdiv_33ns_32s_32_37_seq_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_760_ap_start),
    .done(grp_fu_760_ap_done),
    .din0(grp_fu_760_p0),
    .din1(grp_fu_760_p1),
    .ce(1'b1),
    .dout(grp_fu_760_p2)
);

affine_scale_sdiv_33ns_32s_32_37_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 37 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sdiv_33ns_32s_32_37_seq_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_779_ap_start),
    .done(grp_fu_779_ap_done),
    .din0(grp_fu_779_p0),
    .din1(grp_fu_779_p1),
    .ce(1'b1),
    .dout(grp_fu_779_p2)
);

affine_scale_sdiv_32ns_32s_32_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sdiv_32ns_32s_32_36_seq_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_790_ap_start),
    .done(grp_fu_790_ap_done),
    .din0(grp_fu_790_p0),
    .din1(grp_fu_790_p1),
    .ce(1'b1),
    .dout(grp_fu_790_p2)
);

affine_scale_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(sdiv_ln1364_reg_1352),
    .din1(select_ln102_reg_1186),
    .ce(1'b1),
    .dout(grp_fu_796_p2)
);

affine_scale_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp28_i_reg_1192),
    .din1(grp_fu_803_p1),
    .ce(1'b1),
    .dout(grp_fu_803_p2)
);

affine_scale_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_811_p0),
    .din1(select_ln102_reg_1186),
    .ce(1'b1),
    .dout(grp_fu_811_p2)
);

affine_scale_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp28_i_reg_1192),
    .din1(sdiv_ln1364_3_reg_1358),
    .ce(1'b1),
    .dout(grp_fu_816_p2)
);

affine_scale_mul_33s_32s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 44 ))
mul_33s_32s_44_2_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_913_p0),
    .din1(grp_fu_913_p1),
    .ce(grp_fu_913_ce),
    .dout(grp_fu_913_p2)
);

affine_scale_mul_33s_32s_44_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 44 ))
mul_33s_32s_44_2_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_918_p0),
    .din1(grp_fu_918_p1),
    .ce(grp_fu_918_ce),
    .dout(grp_fu_918_p2)
);

affine_scale_mul_32s_32ns_62_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_32s_32ns_62_2_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ry_V_reg_1479),
    .din1(grp_fu_1002_p1),
    .ce(grp_fu_1002_ce),
    .dout(grp_fu_1002_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state64)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state48) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state47)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state48)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state48);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end else if ((1'b1 == ap_CS_fsm_state47)) begin
            ap_enable_reg_pp0_iter15 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln878_2_reg_1444_pp0_iter3_reg == 1'd0) & (or_ln127_2_reg_1484 == 1'd1))) begin
            ap_phi_reg_pp0_iter5_storemerge_i_i_reg_279 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter5_storemerge_i_i_reg_279 <= ap_phi_reg_pp0_iter4_storemerge_i_i_reg_279;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        x_V_reg_268 <= 32'd0;
    end else if (((icmp_ln878_2_fu_891_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_reg_268 <= add_ln691_fu_885_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        a_read_reg_1069 <= a_dout;
        b_read_reg_1079 <= b_dout;
        c_read_reg_1074 <= c_dout;
        id_read_reg_1102 <= id_dout;
        lshr_ln1497_2_reg_1156 <= {{lshr_ln1497_2_fu_341_p1[31:1]}};
        lshr_ln_reg_1122 <= {{lshr_ln_fu_291_p1[31:1]}};
        m_read_reg_1084 <= m_dout;
        mapchip_draw_xsize_read_reg_1056 <= mapchip_draw_xsize_dout;
        mapchip_maxheight_read_reg_1095 <= mapchip_maxheight_dout;
        mapchip_maxwidth_read_reg_1061 <= mapchip_maxwidth_dout;
        select_ln107_reg_1161 <= select_ln107_fu_363_p3;
        shl_ln_reg_1127[31 : 12] <= shl_ln_fu_301_p3[31 : 12];
        srcin_read_reg_1117 <= srcin_dout;
        tmp_10_reg_1138 <= a_dout[32'd19];
        tmp_13_reg_1144 <= c_dout[32'd19];
        tmp_16_reg_1150 <= b_dout[32'd19];
        tmp_2_reg_1132 <= d_dout[32'd19];
        trunc_ln1345_read_reg_1090 <= trunc_ln1345_dout;
        xstart_pos_read_reg_1112 <= xstart_pos_dout;
        ystart_pos_read_reg_1107 <= ystart_pos_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln208_reg_1315 <= add_ln208_fu_714_p2;
        mul_ln1347_reg_1310 <= grp_fu_704_p2;
        mul_ln215_reg_1305 <= grp_fu_692_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_storemerge_i_i_reg_279 <= ap_phi_reg_pp0_iter9_storemerge_i_i_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_storemerge_i_i_reg_279 <= ap_phi_reg_pp0_iter10_storemerge_i_i_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_storemerge_i_i_reg_279 <= ap_phi_reg_pp0_iter11_storemerge_i_i_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_storemerge_i_i_reg_279 <= ap_phi_reg_pp0_iter12_storemerge_i_i_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_storemerge_i_i_reg_279 <= ap_phi_reg_pp0_iter13_storemerge_i_i_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_storemerge_i_i_reg_279 <= ap_phi_reg_pp0_iter14_storemerge_i_i_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_storemerge_i_i_reg_279 <= ap_phi_reg_pp0_iter0_storemerge_i_i_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_storemerge_i_i_reg_279 <= ap_phi_reg_pp0_iter1_storemerge_i_i_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_storemerge_i_i_reg_279 <= ap_phi_reg_pp0_iter2_storemerge_i_i_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_storemerge_i_i_reg_279 <= ap_phi_reg_pp0_iter3_storemerge_i_i_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_storemerge_i_i_reg_279 <= ap_phi_reg_pp0_iter5_storemerge_i_i_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_storemerge_i_i_reg_279 <= ap_phi_reg_pp0_iter6_storemerge_i_i_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_phi_reg_pp0_iter8_storemerge_i_i_reg_279 <= ap_phi_reg_pp0_iter7_storemerge_i_i_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_storemerge_i_i_reg_279 <= ap_phi_reg_pp0_iter8_storemerge_i_i_reg_279;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln878_2_reg_1444 <= icmp_ln878_2_fu_891_p2;
        icmp_ln878_2_reg_1444_pp0_iter1_reg <= icmp_ln878_2_reg_1444;
        src_V1_addr_reg_1453_pp0_iter1_reg <= src_V1_addr_reg_1453;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln878_2_reg_1444_pp0_iter10_reg <= icmp_ln878_2_reg_1444_pp0_iter9_reg;
        icmp_ln878_2_reg_1444_pp0_iter11_reg <= icmp_ln878_2_reg_1444_pp0_iter10_reg;
        icmp_ln878_2_reg_1444_pp0_iter12_reg <= icmp_ln878_2_reg_1444_pp0_iter11_reg;
        icmp_ln878_2_reg_1444_pp0_iter13_reg <= icmp_ln878_2_reg_1444_pp0_iter12_reg;
        icmp_ln878_2_reg_1444_pp0_iter14_reg <= icmp_ln878_2_reg_1444_pp0_iter13_reg;
        icmp_ln878_2_reg_1444_pp0_iter2_reg <= icmp_ln878_2_reg_1444_pp0_iter1_reg;
        icmp_ln878_2_reg_1444_pp0_iter3_reg <= icmp_ln878_2_reg_1444_pp0_iter2_reg;
        icmp_ln878_2_reg_1444_pp0_iter4_reg <= icmp_ln878_2_reg_1444_pp0_iter3_reg;
        icmp_ln878_2_reg_1444_pp0_iter5_reg <= icmp_ln878_2_reg_1444_pp0_iter4_reg;
        icmp_ln878_2_reg_1444_pp0_iter6_reg <= icmp_ln878_2_reg_1444_pp0_iter5_reg;
        icmp_ln878_2_reg_1444_pp0_iter7_reg <= icmp_ln878_2_reg_1444_pp0_iter6_reg;
        icmp_ln878_2_reg_1444_pp0_iter8_reg <= icmp_ln878_2_reg_1444_pp0_iter7_reg;
        icmp_ln878_2_reg_1444_pp0_iter9_reg <= icmp_ln878_2_reg_1444_pp0_iter8_reg;
        or_ln127_2_reg_1484_pp0_iter10_reg <= or_ln127_2_reg_1484_pp0_iter9_reg;
        or_ln127_2_reg_1484_pp0_iter11_reg <= or_ln127_2_reg_1484_pp0_iter10_reg;
        or_ln127_2_reg_1484_pp0_iter12_reg <= or_ln127_2_reg_1484_pp0_iter11_reg;
        or_ln127_2_reg_1484_pp0_iter13_reg <= or_ln127_2_reg_1484_pp0_iter12_reg;
        or_ln127_2_reg_1484_pp0_iter14_reg <= or_ln127_2_reg_1484_pp0_iter13_reg;
        or_ln127_2_reg_1484_pp0_iter4_reg <= or_ln127_2_reg_1484;
        or_ln127_2_reg_1484_pp0_iter5_reg <= or_ln127_2_reg_1484_pp0_iter4_reg;
        or_ln127_2_reg_1484_pp0_iter6_reg <= or_ln127_2_reg_1484_pp0_iter5_reg;
        or_ln127_2_reg_1484_pp0_iter7_reg <= or_ln127_2_reg_1484_pp0_iter6_reg;
        or_ln127_2_reg_1484_pp0_iter8_reg <= or_ln127_2_reg_1484_pp0_iter7_reg;
        or_ln127_2_reg_1484_pp0_iter9_reg <= or_ln127_2_reg_1484_pp0_iter8_reg;
        rx_V_reg_1474_pp0_iter4_reg <= rx_V_reg_1474;
        src_V1_addr_reg_1453_pp0_iter10_reg <= src_V1_addr_reg_1453_pp0_iter9_reg;
        src_V1_addr_reg_1453_pp0_iter11_reg <= src_V1_addr_reg_1453_pp0_iter10_reg;
        src_V1_addr_reg_1453_pp0_iter12_reg <= src_V1_addr_reg_1453_pp0_iter11_reg;
        src_V1_addr_reg_1453_pp0_iter13_reg <= src_V1_addr_reg_1453_pp0_iter12_reg;
        src_V1_addr_reg_1453_pp0_iter14_reg <= src_V1_addr_reg_1453_pp0_iter13_reg;
        src_V1_addr_reg_1453_pp0_iter2_reg <= src_V1_addr_reg_1453_pp0_iter1_reg;
        src_V1_addr_reg_1453_pp0_iter3_reg <= src_V1_addr_reg_1453_pp0_iter2_reg;
        src_V1_addr_reg_1453_pp0_iter4_reg <= src_V1_addr_reg_1453_pp0_iter3_reg;
        src_V1_addr_reg_1453_pp0_iter5_reg <= src_V1_addr_reg_1453_pp0_iter4_reg;
        src_V1_addr_reg_1453_pp0_iter6_reg <= src_V1_addr_reg_1453_pp0_iter5_reg;
        src_V1_addr_reg_1453_pp0_iter7_reg <= src_V1_addr_reg_1453_pp0_iter6_reg;
        src_V1_addr_reg_1453_pp0_iter8_reg <= src_V1_addr_reg_1453_pp0_iter7_reg;
        src_V1_addr_reg_1453_pp0_iter9_reg <= src_V1_addr_reg_1453_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        ixa_V_cast_i_reg_1409 <= ixa_V_cast_i_fu_823_p1;
        ixc_V_cast_i_reg_1419 <= ixc_V_cast_i_fu_851_p1;
        lhs_V_6_i_reg_1429[31 : 0] <= lhs_V_6_i_fu_879_p1[31 : 0];
        result_yb_V_cast_i_reg_1414 <= result_yb_V_cast_i_fu_847_p1;
        rhs_2_i_reg_1404[30 : 0] <= rhs_2_i_fu_820_p1[30 : 0];
        sext_ln122_reg_1424 <= sext_ln122_fu_875_p1;
        zext_ln324_reg_1434[31 : 0] <= zext_ln324_fu_882_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        mul_ln1364_1_reg_1208 <= grp_fu_391_p2;
        mul_ln1364_2_reg_1218 <= grp_fu_408_p2;
        mul_ln1364_3_reg_1228 <= grp_fu_425_p2;
        mul_ln1364_reg_1198 <= grp_fu_374_p2;
        mul_ln208_reg_1238 <= grp_fu_462_p2;
        tmp_12_reg_1213 <= {{grp_fu_391_p2[64:39]}};
        tmp_15_reg_1223 <= {{grp_fu_408_p2[64:39]}};
        tmp_18_reg_1233 <= {{grp_fu_425_p2[64:39]}};
        tmp_reg_1203 <= {{grp_fu_374_p2[64:39]}};
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln127_2_reg_1484_pp0_iter4_reg == 1'd0) & (icmp_ln878_2_reg_1444_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln324_reg_1498 <= grp_fu_1002_p2;
        ret_5_reg_1493 <= ret_5_fu_1010_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        mul_ln69_1_reg_1394 <= grp_fu_811_p2;
        mul_ln69_reg_1384 <= grp_fu_796_p2;
        tmp29_i_reg_1389 <= grp_fu_803_p2;
        tmp31_i_reg_1399 <= grp_fu_816_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_2_reg_1444_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        or_ln127_2_reg_1484 <= or_ln127_2_fu_993_p2;
        rx_V_reg_1474 <= {{ret_fu_923_p2[43:12]}};
        ry_V_reg_1479 <= {{ret_4_fu_937_p2[43:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_2_fu_891_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_6_reg_1448 <= ret_6_fu_905_p2;
        src_V1_addr_reg_1453 <= zext_ln122_fu_896_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln878_2_reg_1444_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ret_7_reg_1464 <= grp_fu_913_p2;
        ret_8_reg_1469 <= grp_fu_918_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        sdiv_ln1364_1_reg_1363 <= grp_fu_760_p2;
        sdiv_ln1364_2_reg_1368 <= grp_fu_779_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        sdiv_ln1364_3_reg_1358 <= grp_fu_790_p2;
        sdiv_ln1364_reg_1352 <= grp_fu_737_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        select_ln102_reg_1186 <= select_ln102_fu_442_p3;
        tmp28_i_reg_1192 <= tmp28_i_fu_457_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        select_ln1364_1_reg_1243 <= select_ln1364_1_fu_541_p3;
        select_ln1364_3_reg_1249 <= select_ln1364_3_fu_583_p3;
        select_ln1364_5_reg_1255 <= select_ln1364_5_fu_625_p3;
        select_ln1364_7_reg_1260 <= select_ln1364_7_fu_667_p3;
        tmp_i_reg_1275 <= tmp_i_fu_682_p2;
        trunc_ln1497_1_reg_1270 <= trunc_ln1497_1_fu_678_p1;
        trunc_ln1497_reg_1265 <= trunc_ln1497_fu_674_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op409_read_state62 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_addr_read_reg_1509 <= m_axi_src_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln127_2_reg_1484_pp0_iter5_reg == 1'd0) & (icmp_ln878_2_reg_1444_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_addr_reg_1503 <= sext_ln324_2_fu_1046_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp27_i_reg_1300 <= grp_fu_710_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        trunc_ln69_1_reg_1378 <= trunc_ln69_1_fu_808_p1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        a_blk_n = a_empty_n;
    end else begin
        a_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        a_read = 1'b1;
    end else begin
        a_read = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln878_2_fu_891_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state48 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state48 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln127_2_reg_1484_pp0_iter14_reg == 1'd0) & (icmp_ln878_2_reg_1444_pp0_iter14_reg == 1'd0))) begin
        ap_phi_mux_storemerge_i_i_phi_fu_283_p4 = src_addr_read_reg_1509;
    end else begin
        ap_phi_mux_storemerge_i_i_phi_fu_283_p4 = ap_phi_reg_pp0_iter15_storemerge_i_i_reg_279;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        b_blk_n = b_empty_n;
    end else begin
        b_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        b_read = 1'b1;
    end else begin
        b_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c_blk_n = c_empty_n;
    end else begin
        c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c_read = 1'b1;
    end else begin
        c_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        d_blk_n = d_empty_n;
    end else begin
        d_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        d_read = 1'b1;
    end else begin
        d_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1002_ce = 1'b1;
    end else begin
        grp_fu_1002_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_737_ap_start = 1'b1;
    end else begin
        grp_fu_737_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_760_ap_start = 1'b1;
    end else begin
        grp_fu_760_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_779_ap_start = 1'b1;
    end else begin
        grp_fu_779_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_790_ap_start = 1'b1;
    end else begin
        grp_fu_790_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_913_ce = 1'b1;
    end else begin
        grp_fu_913_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_918_ce = 1'b1;
    end else begin
        grp_fu_918_ce = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        id_blk_n = id_empty_n;
    end else begin
        id_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        id_read = 1'b1;
    end else begin
        id_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op402_readreq_state55 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        m_axi_src_ARVALID = 1'b1;
    end else begin
        m_axi_src_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op409_read_state62 == 1'b1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_src_RREADY = 1'b1;
    end else begin
        m_axi_src_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_blk_n = m_empty_n;
    end else begin
        m_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_read = 1'b1;
    end else begin
        m_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mapchip_draw_xsize_blk_n = mapchip_draw_xsize_empty_n;
    end else begin
        mapchip_draw_xsize_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mapchip_draw_xsize_out_blk_n = mapchip_draw_xsize_out_full_n;
    end else begin
        mapchip_draw_xsize_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mapchip_draw_xsize_out_write = 1'b1;
    end else begin
        mapchip_draw_xsize_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mapchip_draw_xsize_read = 1'b1;
    end else begin
        mapchip_draw_xsize_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mapchip_maxheight_blk_n = mapchip_maxheight_empty_n;
    end else begin
        mapchip_maxheight_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mapchip_maxheight_read = 1'b1;
    end else begin
        mapchip_maxheight_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mapchip_maxwidth_blk_n = mapchip_maxwidth_empty_n;
    end else begin
        mapchip_maxwidth_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        mapchip_maxwidth_read = 1'b1;
    end else begin
        mapchip_maxwidth_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        n_blk_n = n_empty_n;
    end else begin
        n_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        n_read = 1'b1;
    end else begin
        n_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_V1_ce0 = 1'b1;
    end else begin
        src_V1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (icmp_ln878_2_reg_1444_pp0_iter14_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        src_V1_we0 = 1'b1;
    end else begin
        src_V1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln127_2_reg_1484_pp0_iter6_reg == 1'd0) & (icmp_ln878_2_reg_1444_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        src_blk_n_AR = m_axi_src_ARREADY;
    end else begin
        src_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((or_ln127_2_reg_1484_pp0_iter13_reg == 1'd0) & (icmp_ln878_2_reg_1444_pp0_iter13_reg == 1'd0) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        src_blk_n_R = m_axi_src_RVALID;
    end else begin
        src_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        srcin_blk_n = srcin_empty_n;
    end else begin
        srcin_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        srcin_read = 1'b1;
    end else begin
        srcin_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln1345_blk_n = trunc_ln1345_empty_n;
    end else begin
        trunc_ln1345_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln1345_out_blk_n = trunc_ln1345_out_full_n;
    end else begin
        trunc_ln1345_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln1345_out_write = 1'b1;
    end else begin
        trunc_ln1345_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        trunc_ln1345_read = 1'b1;
    end else begin
        trunc_ln1345_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        xstart_pos_blk_n = xstart_pos_empty_n;
    end else begin
        xstart_pos_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        xstart_pos_read = 1'b1;
    end else begin
        xstart_pos_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ystart_pos_blk_n = ystart_pos_empty_n;
    end else begin
        ystart_pos_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        ystart_pos_read = 1'b1;
    end else begin
        ystart_pos_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln878_2_fu_891_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_enable_reg_pp0_iter14 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter15 == 1'b1) & (ap_enable_reg_pp0_iter14 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (icmp_ln878_2_fu_891_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln208_fu_714_p2 = (xstart_pos_read_reg_1112 + tmp27_i_reg_1300);

assign add_ln324_1_fu_1031_p2 = (srcin_read_reg_1117 + shl_ln1_fu_1023_p3);

assign add_ln324_fu_1018_p2 = ($signed(mul_ln324_reg_1498) + $signed(sext_ln324_fu_1015_p1));

assign add_ln691_fu_885_p2 = (x_V_reg_268 + 32'd1);

assign add_ln692_1_fu_357_p2 = ($signed(n_dout) + $signed(32'd4294967295));

assign add_ln692_fu_437_p2 = ($signed(m_read_reg_1084) + $signed(32'd4294967295));

assign add_ln69_1_fu_870_p2 = (sub_ln69_1_fu_865_p2 + tmp31_i_reg_1399);

assign add_ln69_fu_842_p2 = (sub_ln69_fu_837_p2 + tmp29_i_reg_1389);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op409_read_state62 == 1'b1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (m_axi_src_RVALID == 1'b0)) | ((1'b1 == ap_block_state55_io) & (ap_enable_reg_pp0_iter7 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op409_read_state62 == 1'b1) & (ap_enable_reg_pp0_iter14 == 1'b1) & (m_axi_src_RVALID == 1'b0)) | ((1'b1 == ap_block_state55_io) & (ap_enable_reg_pp0_iter7 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((m_empty_n == 1'b0) | (b_empty_n == 1'b0) | (c_empty_n == 1'b0) | (d_empty_n == 1'b0) | (mapchip_maxwidth_empty_n == 1'b0) | (mapchip_draw_xsize_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0) | (1'b0 == a_empty_n) | (trunc_ln1345_out_full_n == 1'b0) | (mapchip_draw_xsize_out_full_n == 1'b0) | (srcin_empty_n == 1'b0) | (xstart_pos_empty_n == 1'b0) | (ystart_pos_empty_n == 1'b0) | (id_empty_n == 1'b0) | (n_empty_n == 1'b0) | (mapchip_maxheight_empty_n == 1'b0) | (trunc_ln1345_empty_n == 1'b0));
end

assign ap_block_state48_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state55_io = ((ap_predicate_op402_readreq_state55 == 1'b1) & (m_axi_src_ARREADY == 1'b0));
end

assign ap_block_state55_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state62_pp0_stage0_iter14 = ((ap_predicate_op409_read_state62 == 1'b1) & (m_axi_src_RVALID == 1'b0));
end

assign ap_block_state63_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_storemerge_i_i_reg_279 = 'bx;

always @ (*) begin
    ap_predicate_op402_readreq_state55 = ((or_ln127_2_reg_1484_pp0_iter6_reg == 1'd0) & (icmp_ln878_2_reg_1444_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op409_read_state62 = ((or_ln127_2_reg_1484_pp0_iter13_reg == 1'd0) & (icmp_ln878_2_reg_1444_pp0_iter13_reg == 1'd0));
end

assign grp_fu_1002_p1 = zext_ln324_reg_1434;

assign grp_fu_374_p1 = 65'd5497558139;

assign grp_fu_391_p1 = 65'd5497558139;

assign grp_fu_408_p1 = 65'd5497558139;

assign grp_fu_425_p1 = 65'd5497558139;

assign grp_fu_692_p0 = select_ln1364_1_reg_1243;

assign grp_fu_692_p1 = select_ln1364_3_reg_1249;

assign grp_fu_704_p0 = select_ln1364_5_reg_1255;

assign grp_fu_704_p1 = select_ln1364_7_reg_1260;

assign grp_fu_737_p0 = select_ln1364_1_reg_1243 << 32'd12;

assign grp_fu_737_p1 = {{sub_ln1347_fu_723_p2[43:12]}};

assign grp_fu_760_p0 = {{sub_ln1497_fu_743_p2}, {12'd0}};

assign grp_fu_760_p1 = sext_ln1364_fu_756_p1;

assign grp_fu_779_p0 = {{sub_ln1497_1_fu_766_p2}, {12'd0}};

assign grp_fu_779_p1 = sext_ln1364_fu_756_p1;

assign grp_fu_790_p0 = select_ln1364_3_reg_1249 << 32'd12;

assign grp_fu_790_p1 = {{sub_ln1347_fu_723_p2[43:12]}};

assign grp_fu_803_p1 = sdiv_ln1364_1_reg_1363[31:0];

assign grp_fu_811_p0 = sdiv_ln1364_2_reg_1368[31:0];

assign grp_fu_913_p0 = sext_ln1345_fu_910_p1;

assign grp_fu_913_p1 = ixa_V_cast_i_reg_1409;

assign grp_fu_918_p0 = sext_ln1345_fu_910_p1;

assign grp_fu_918_p1 = ixc_V_cast_i_reg_1419;

assign icmp_ln878_1_fu_351_p2 = (($signed(shl_ln_fu_301_p3) < $signed(32'd4294967197)) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_891_p2 = ((x_V_reg_268 == mapchip_draw_xsize_read_reg_1056) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_431_p2 = (($signed(shl_ln1497_2_fu_380_p3) < $signed(32'd4294967197)) ? 1'b1 : 1'b0);

assign icmp_ln890_1_fu_976_p2 = ((ry_V_fu_941_p4 < mapchip_maxheight_read_reg_1095) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_957_p2 = ((rx_V_fu_927_p4 < mapchip_maxwidth_read_reg_1061) ? 1'b1 : 1'b0);

assign ixa_V_cast_i_fu_823_p1 = sdiv_ln1364_reg_1352;

assign ixc_V_cast_i_fu_851_p1 = trunc_ln69_1_reg_1378;

assign lhs_V_6_i_fu_879_p1 = add_ln208_reg_1315;

assign lshr_ln1497_2_fu_341_p1 = mapchip_maxheight_dout;

assign lshr_ln_fu_291_p1 = mapchip_maxwidth_dout;

assign m_axi_src_ARADDR = src_addr_reg_1503;

assign m_axi_src_ARBURST = 2'd0;

assign m_axi_src_ARCACHE = 4'd0;

assign m_axi_src_ARID = 1'd0;

assign m_axi_src_ARLEN = 32'd1;

assign m_axi_src_ARLOCK = 2'd0;

assign m_axi_src_ARPROT = 3'd0;

assign m_axi_src_ARQOS = 4'd0;

assign m_axi_src_ARREGION = 4'd0;

assign m_axi_src_ARSIZE = 3'd0;

assign m_axi_src_ARUSER = 1'd0;

assign m_axi_src_AWADDR = 64'd0;

assign m_axi_src_AWBURST = 2'd0;

assign m_axi_src_AWCACHE = 4'd0;

assign m_axi_src_AWID = 1'd0;

assign m_axi_src_AWLEN = 32'd0;

assign m_axi_src_AWLOCK = 2'd0;

assign m_axi_src_AWPROT = 3'd0;

assign m_axi_src_AWQOS = 4'd0;

assign m_axi_src_AWREGION = 4'd0;

assign m_axi_src_AWSIZE = 3'd0;

assign m_axi_src_AWUSER = 1'd0;

assign m_axi_src_AWVALID = 1'b0;

assign m_axi_src_BREADY = 1'b0;

assign m_axi_src_WDATA = 32'd0;

assign m_axi_src_WID = 1'd0;

assign m_axi_src_WLAST = 1'b0;

assign m_axi_src_WSTRB = 4'd0;

assign m_axi_src_WUSER = 1'd0;

assign m_axi_src_WVALID = 1'b0;

assign mapchip_draw_xsize_out_din = mapchip_draw_xsize_dout;

assign or_ln127_1_fu_987_p2 = (xor_ln890_fu_962_p2 | xor_ln890_1_fu_981_p2);

assign or_ln127_2_fu_993_p2 = (tmp_19_fu_968_p3 | or_ln127_1_fu_987_p2);

assign or_ln127_fu_951_p2 = (ry_V_fu_941_p4 | rx_V_fu_927_p4);

assign or_ln69_1_fu_859_p2 = (shl_ln1497_5_fu_854_p2 | 32'd2048);

assign or_ln69_fu_831_p2 = (shl_ln1497_1_fu_826_p2 | 32'd2048);

assign result_yb_V_cast_i_fu_847_p1 = $signed(add_ln69_fu_842_p2);

assign ret_4_fu_937_p2 = ($signed(ret_8_reg_1469) + $signed(sext_ln122_reg_1424));

assign ret_5_fu_1010_p2 = ($signed(sext_ln215_2_fu_1007_p1) + $signed(lhs_V_6_i_reg_1429));

assign ret_6_fu_905_p2 = (zext_ln215_fu_901_p1 - rhs_2_i_reg_1404);

assign ret_fu_923_p2 = ($signed(ret_7_reg_1464) + $signed(result_yb_V_cast_i_reg_1414));

assign rhs_2_i_fu_820_p1 = lshr_ln_reg_1122;

assign rx_V_fu_927_p4 = {{ret_fu_923_p2[43:12]}};

assign ry_V_fu_941_p4 = {{ret_4_fu_937_p2[43:12]}};

assign select_ln102_fu_442_p3 = ((icmp_ln878_fu_431_p2[0:0] == 1'b1) ? add_ln692_fu_437_p2 : m_read_reg_1084);

assign select_ln107_fu_363_p3 = ((icmp_ln878_1_fu_351_p2[0:0] == 1'b1) ? add_ln692_1_fu_357_p2 : n_dout);

assign select_ln1364_1_fu_541_p3 = ((tmp_2_reg_1132[0:0] == 1'b1) ? sub_ln1364_1_fu_535_p2 : sext_ln1364_3_fu_525_p1);

assign select_ln1364_2_fu_570_p3 = ((tmp_10_reg_1138[0:0] == 1'b1) ? sext_ln1364_5_fu_563_p1 : sext_ln1364_6_fu_567_p1);

assign select_ln1364_3_fu_583_p3 = ((tmp_10_reg_1138[0:0] == 1'b1) ? sub_ln1364_3_fu_577_p2 : sext_ln1364_6_fu_567_p1);

assign select_ln1364_4_fu_612_p3 = ((tmp_13_reg_1144[0:0] == 1'b1) ? sext_ln1364_8_fu_605_p1 : sext_ln1364_9_fu_609_p1);

assign select_ln1364_5_fu_625_p3 = ((tmp_13_reg_1144[0:0] == 1'b1) ? sub_ln1364_5_fu_619_p2 : sext_ln1364_9_fu_609_p1);

assign select_ln1364_6_fu_654_p3 = ((tmp_16_reg_1150[0:0] == 1'b1) ? sext_ln1364_11_fu_647_p1 : sext_ln1364_12_fu_651_p1);

assign select_ln1364_7_fu_667_p3 = ((tmp_16_reg_1150[0:0] == 1'b1) ? sub_ln1364_7_fu_661_p2 : sext_ln1364_12_fu_651_p1);

assign select_ln1364_fu_528_p3 = ((tmp_2_reg_1132[0:0] == 1'b1) ? sext_ln1364_2_fu_521_p1 : sext_ln1364_3_fu_525_p1);

assign sext_ln122_fu_875_p1 = $signed(add_ln69_1_fu_870_p2);

assign sext_ln1345_fu_910_p1 = $signed(ret_6_reg_1448);

assign sext_ln1364_11_fu_647_p1 = $signed(tmp_17_fu_637_p4);

assign sext_ln1364_12_fu_651_p1 = $signed(tmp_18_reg_1233);

assign sext_ln1364_2_fu_521_p1 = $signed(tmp_9_fu_511_p4);

assign sext_ln1364_3_fu_525_p1 = $signed(tmp_reg_1203);

assign sext_ln1364_5_fu_563_p1 = $signed(tmp_11_fu_553_p4);

assign sext_ln1364_6_fu_567_p1 = $signed(tmp_12_reg_1213);

assign sext_ln1364_8_fu_605_p1 = $signed(tmp_14_fu_595_p4);

assign sext_ln1364_9_fu_609_p1 = $signed(tmp_15_reg_1223);

assign sext_ln1364_fu_756_p1 = trunc_ln_fu_727_p4;

assign sext_ln215_2_fu_1007_p1 = rx_V_reg_1474_pp0_iter4_reg;

assign sext_ln324_2_fu_1046_p1 = $signed(trunc_ln2_fu_1036_p4);

assign sext_ln324_fu_1015_p1 = $signed(ret_5_reg_1493);

assign shl_ln1497_1_fu_826_p2 = mapchip_maxwidth_read_reg_1061 << 32'd11;

assign shl_ln1497_2_fu_380_p3 = {{a_read_reg_1069}, {12'd0}};

assign shl_ln1497_3_fu_397_p3 = {{c_read_reg_1074}, {12'd0}};

assign shl_ln1497_4_fu_414_p3 = {{b_read_reg_1079}, {12'd0}};

assign shl_ln1497_5_fu_854_p2 = mapchip_maxheight_read_reg_1095 << 32'd11;

assign shl_ln1_fu_1023_p3 = {{add_ln324_fu_1018_p2}, {2'd0}};

assign shl_ln_fu_301_p3 = {{d_dout}, {12'd0}};

assign src_V1_address0 = src_V1_addr_reg_1453_pp0_iter14_reg;

assign src_V1_d0 = ap_phi_mux_storemerge_i_i_phi_fu_283_p4;

assign sub_ln1345_fu_452_p2 = (trunc_ln1345_read_reg_1090 - zext_ln1497_fu_449_p1);

assign sub_ln1347_fu_723_p2 = (mul_ln215_reg_1305 - mul_ln1347_reg_1310);

assign sub_ln1364_1_fu_535_p2 = (32'd0 - select_ln1364_fu_528_p3);

assign sub_ln1364_2_fu_548_p2 = (65'd0 - mul_ln1364_1_reg_1208);

assign sub_ln1364_3_fu_577_p2 = (32'd0 - select_ln1364_2_fu_570_p3);

assign sub_ln1364_4_fu_590_p2 = (65'd0 - mul_ln1364_2_reg_1218);

assign sub_ln1364_5_fu_619_p2 = (32'd0 - select_ln1364_4_fu_612_p3);

assign sub_ln1364_6_fu_632_p2 = (65'd0 - mul_ln1364_3_reg_1228);

assign sub_ln1364_7_fu_661_p2 = (32'd0 - select_ln1364_6_fu_654_p3);

assign sub_ln1364_fu_506_p2 = (65'd0 - mul_ln1364_reg_1198);

assign sub_ln1497_1_fu_766_p2 = (21'd0 - trunc_ln1497_1_reg_1270);

assign sub_ln1497_fu_743_p2 = (21'd0 - trunc_ln1497_reg_1265);

assign sub_ln69_1_fu_865_p2 = (or_ln69_1_fu_859_p2 - mul_ln69_1_reg_1394);

assign sub_ln69_fu_837_p2 = (or_ln69_fu_831_p2 - mul_ln69_reg_1384);

assign tmp28_i_fu_457_p2 = (sub_ln1345_fu_452_p2 + select_ln107_reg_1161);

assign tmp_11_fu_553_p4 = {{sub_ln1364_2_fu_548_p2[64:39]}};

assign tmp_14_fu_595_p4 = {{sub_ln1364_4_fu_590_p2[64:39]}};

assign tmp_17_fu_637_p4 = {{sub_ln1364_6_fu_632_p2[64:39]}};

assign tmp_19_fu_968_p3 = or_ln127_fu_951_p2[32'd31];

assign tmp_9_fu_511_p4 = {{sub_ln1364_fu_506_p2[64:39]}};

assign tmp_i_fu_682_p2 = (ystart_pos_read_reg_1107 + mul_ln208_reg_1238);

assign trunc_ln1345_out_din = trunc_ln1345_dout;

assign trunc_ln1497_1_fu_678_p1 = select_ln1364_5_fu_625_p3[20:0];

assign trunc_ln1497_fu_674_p1 = select_ln1364_7_fu_667_p3[20:0];

assign trunc_ln2_fu_1036_p4 = {{add_ln324_1_fu_1031_p2[63:2]}};

assign trunc_ln69_1_fu_808_p1 = sdiv_ln1364_2_reg_1368[31:0];

assign trunc_ln_fu_727_p4 = {{sub_ln1347_fu_723_p2[43:12]}};

assign xor_ln890_1_fu_981_p2 = (icmp_ln890_1_fu_976_p2 ^ 1'd1);

assign xor_ln890_fu_962_p2 = (icmp_ln890_fu_957_p2 ^ 1'd1);

assign zext_ln122_fu_896_p1 = x_V_reg_268;

assign zext_ln1497_fu_449_p1 = lshr_ln1497_2_reg_1156;

assign zext_ln215_fu_901_p1 = x_V_reg_268;

assign zext_ln324_fu_882_p1 = $unsigned(mapchip_maxwidth_read_reg_1061);

always @ (posedge ap_clk) begin
    shl_ln_reg_1127[11:0] <= 12'b000000000000;
    rhs_2_i_reg_1404[32:31] <= 2'b00;
    lhs_V_6_i_reg_1429[33:32] <= 2'b00;
    zext_ln324_reg_1434[61:32] <= 30'b000000000000000000000000000000;
end

endmodule //affine_scale_src_loop_proc
