	Architecture
		56	blocks of type: dsp
	Netlist
		8	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.15 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.19 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.14 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 134.4 MiB, delta_rss +0.0 MiB)
Warning 313: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 314: Sized nonsensical R=0 transistor to minimum width
Warning 315: Sized nonsensical R=0 transistor to minimum width
Warning 316: Sized nonsensical R=0 transistor to minimum width
Warning 317: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 12.95 seconds (max_rss 525.2 MiB, delta_rss +390.8 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 13.44 seconds (max_rss 525.2 MiB, delta_rss +390.8 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/rs_decoder/run_1/synth_1_1/impl_1_1_1/placement/fabric_rs_decoder_post_synth.place.

Successfully read /nfs_scratch/scratch/CGA/repo/2024-04-30-11-45-48_T10763R122/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/rs_decoder/results_dir/rs_decoder/run_1/synth_1_1/impl_1_1_1/placement/fabric_rs_decoder_post_synth.place.

# Load Placement took 0.04 seconds (max_rss 525.2 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 29.93 seconds (max_rss 525.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 318: Found no more sample locations for SOURCE in io_top
Warning 319: Found no more sample locations for OPIN in io_top
Warning 320: Found no more sample locations for SOURCE in io_right
Warning 321: Found no more sample locations for OPIN in io_right
Warning 322: Found no more sample locations for SOURCE in io_bottom
Warning 323: Found no more sample locations for OPIN in io_bottom
Warning 324: Found no more sample locations for SOURCE in io_left
Warning 325: Found no more sample locations for OPIN in io_left
Warning 326: Found no more sample locations for SOURCE in clb
Warning 327: Found no more sample locations for OPIN in clb
Warning 328: Found no more sample locations for SOURCE in dsp
Warning 329: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.07 seconds (max_rss 525.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 30.00 seconds (max_rss 525.2 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Warning 330: 475 timing endpoints were not constrained during timing analysis
Initial Net Connection Criticality Histogram:
[        0:      0.1)  708 (  6.1%) |*************
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)   42 (  0.4%) |*
[      0.3:      0.4) 1606 ( 13.8%) |*******************************
[      0.4:      0.5) 2117 ( 18.2%) |****************************************
[      0.5:      0.6) 2417 ( 20.8%) |**********************************************
[      0.6:      0.7) 2210 ( 19.0%) |******************************************
[      0.7:      0.8) 1556 ( 13.4%) |******************************
[      0.8:      0.9)  769 (  6.6%) |***************
[      0.9:        1)  207 (  1.8%) |****
## Initializing router criticalities took 0.24 seconds (max_rss 525.2 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 331: 475 timing endpoints were not constrained during timing analysis
   1    0.4     0.0    0  943751    3603   11084    6187 ( 0.453%)   64505 ( 7.2%)    3.831     -1059.     -1.331      0.000      0.000      N/A
   2    0.4     0.5   10  884887    2941    9949    4275 ( 0.313%)   64686 ( 7.3%)    3.831     -793.3     -1.331      0.000      0.000      N/A
   3    0.4     0.6    2  861385    2550    8839    3633 ( 0.266%)   65546 ( 7.4%)    3.831     -794.0     -1.331      0.000      0.000      N/A
   4    0.4     0.8    5  874865    2271    8266    2989 ( 0.219%)   66422 ( 7.5%)    3.831     -798.1     -1.331      0.000      0.000      N/A
   5    0.4     1.1    5  815319    1955    7457    2213 ( 0.162%)   66892 ( 7.5%)    3.831     -759.2     -1.331      0.000      0.000      N/A
   6    0.3     1.4   11  727077    1599    6416    1645 ( 0.120%)   67833 ( 7.6%)    3.831     -773.8     -1.331      0.000      0.000      N/A
   7    0.3     1.9    6  659536    1284    5432    1188 ( 0.087%)   68983 ( 7.8%)    3.831     -771.6     -1.331      0.000      0.000      N/A
   8    0.3     2.4    6  530756     972    4260     718 ( 0.053%)   69779 ( 7.8%)    3.831     -791.4     -1.331      0.000      0.000      N/A
   9    0.2     3.1    4  423998     709    3134     452 ( 0.033%)   70522 ( 7.9%)    3.831     -792.3     -1.331      0.000      0.000      N/A
  10    0.2     4.1    5  295531     422    2012     216 ( 0.016%)   71041 ( 8.0%)    3.831     -798.2     -1.331      0.000      0.000       24
  11    0.1     5.3    5  175332     227    1055      73 ( 0.005%)   71526 ( 8.0%)    3.831     -796.3     -1.331      0.000      0.000       21
  12    0.1     6.9    2   64886      77     347      23 ( 0.002%)   71680 ( 8.1%)    3.831     -797.2     -1.331      0.000      0.000       19
  13    0.1     9.0    3   19454      31     103       7 ( 0.001%)   71772 ( 8.1%)    3.831     -797.4     -1.331      0.000      0.000       16
  14    0.1    11.6    0    3511       7      18       1 ( 0.000%)   71787 ( 8.1%)    3.831     -797.5     -1.331      0.000      0.000       16
  15    0.1    15.1    0     281       1       1       0 ( 0.000%)   71792 ( 8.1%)    3.831     -797.5     -1.331      0.000      0.000       15
ERROR: RTE: Design rs_decoder routing failed
