#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x13492d0 .scope module, "tb_gray_selector_fb" "tb_gray_selector_fb" 2 39;
 .timescale -9 -12;
P_0x1353af0 .param/l "FREQ" 0 2 44, +C4<00000000001001110001000000000000>;
v0x13f77c0_0 .net *"_s1", 0 0, L_0x1408710;  1 drivers
v0x13f78c0_0 .net *"_s11", 0 0, L_0x1408bd0;  1 drivers
v0x13f79a0_0 .net *"_s13", 0 0, L_0x1408c70;  1 drivers
v0x13f7a60_0 .net *"_s15", 0 0, L_0x1408d10;  1 drivers
v0x13f7b40_0 .net *"_s17", 0 0, L_0x1408db0;  1 drivers
v0x13f7c20_0 .net *"_s19", 0 0, L_0x1408e50;  1 drivers
v0x13f7d00_0 .net *"_s3", 0 0, L_0x1408840;  1 drivers
v0x13f7de0_0 .net *"_s5", 0 0, L_0x14088e0;  1 drivers
v0x13f7ec0_0 .net *"_s7", 0 0, L_0x1408980;  1 drivers
v0x13f8030_0 .net *"_s9", 0 0, L_0x1408a20;  1 drivers
v0x13f8110_0 .var "c_clk", 0 0;
v0x13f81b0_0 .net "c_count", 15 0, L_0x14006b0;  1 drivers
v0x13f8270_0 .var "c_ud", 0 0;
v0x13f8310_0 .var "clk_ext", 0 0;
v0x13f83b0_0 .var/real "clk_half_pd", 0 0;
v0x13f8450_0 .var "en_counter", 0 0;
v0x13eb680_0 .var "en_global", 0 0;
v0x13f8810_0 .net "gc_clk", 16 0, v0x1361060_0;  1 drivers
v0x13f88b0_0 .var "gs_d", 0 0;
RS_0x7ffab28e3948 .resolv tri, v0x134fcb0_0, v0x13953b0_0, v0x13926c0_0, v0x12ad250_0, v0x13c0810_0, v0x13c4bd0_0, v0x13c90c0_0, v0x13cd4a0_0, v0x13d1be0_0, v0x13d5ff0_0;
v0x13f8950_0 .net8 "muxed_out", 0 0, RS_0x7ffab28e3948;  10 drivers
v0x13f89f0_0 .var "rstb", 0 0;
E_0x1373560 .event posedge, v0x138c770_0;
L_0x1408710 .part L_0x14006b0, 6, 1;
L_0x1408840 .part L_0x14006b0, 7, 1;
L_0x14088e0 .part L_0x14006b0, 8, 1;
L_0x1408980 .part L_0x14006b0, 9, 1;
L_0x1408a20 .part L_0x14006b0, 10, 1;
L_0x1408bd0 .part L_0x14006b0, 11, 1;
L_0x1408c70 .part L_0x14006b0, 12, 1;
L_0x1408d10 .part L_0x14006b0, 13, 1;
L_0x1408db0 .part L_0x14006b0, 14, 1;
L_0x1408e50 .part L_0x14006b0, 15, 1;
LS_0x1408ef0_0_0 .concat [ 1 1 1 1], L_0x1408e50, L_0x1408db0, L_0x1408d10, L_0x1408c70;
LS_0x1408ef0_0_4 .concat [ 1 1 1 1], L_0x1408bd0, L_0x1408a20, L_0x1408980, L_0x14088e0;
LS_0x1408ef0_0_8 .concat [ 1 1 0 0], L_0x1408840, L_0x1408710;
L_0x1408ef0 .concat [ 4 4 2 0], LS_0x1408ef0_0_0, LS_0x1408ef0_0_4, LS_0x1408ef0_0_8;
L_0x14092c0 .part v0x1361060_0, 1, 10;
S_0x1362830 .scope module, "gc_clock" "gray_count" 2 47, 3 3 0, S_0x13492d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 17 "gray_count"
v0x138c770_0 .net "clk", 0 0, v0x13f8310_0;  1 drivers
v0x1360fa0_0 .net "enable", 0 0, v0x13eb680_0;  1 drivers
v0x1361060_0 .var "gray_count", 16 0;
v0x1360b30_0 .var/i "i", 31 0;
v0x1360c10_0 .var/i "j", 31 0;
v0x1360250_0 .var/i "k", 31 0;
v0x1360330 .array "no_ones_below", -1 16, 0 0;
v0x135c7f0 .array "q", -1 16, 0 0;
v0x1357010_0 .var "q_msb", 0 0;
v0x1356cc0_0 .net "reset", 0 0, v0x13f89f0_0;  1 drivers
v0x1360330_0 .array/port v0x1360330, 0;
v0x1360330_1 .array/port v0x1360330, 1;
v0x1360330_2 .array/port v0x1360330, 2;
E_0x13795d0/0 .event edge, v0x1360c10_0, v0x1360330_0, v0x1360330_1, v0x1360330_2;
v0x1360330_3 .array/port v0x1360330, 3;
v0x1360330_4 .array/port v0x1360330, 4;
v0x1360330_5 .array/port v0x1360330, 5;
v0x1360330_6 .array/port v0x1360330, 6;
E_0x13795d0/1 .event edge, v0x1360330_3, v0x1360330_4, v0x1360330_5, v0x1360330_6;
v0x1360330_7 .array/port v0x1360330, 7;
v0x1360330_8 .array/port v0x1360330, 8;
v0x1360330_9 .array/port v0x1360330, 9;
v0x1360330_10 .array/port v0x1360330, 10;
E_0x13795d0/2 .event edge, v0x1360330_7, v0x1360330_8, v0x1360330_9, v0x1360330_10;
v0x1360330_11 .array/port v0x1360330, 11;
v0x1360330_12 .array/port v0x1360330, 12;
v0x1360330_13 .array/port v0x1360330, 13;
v0x1360330_14 .array/port v0x1360330, 14;
E_0x13795d0/3 .event edge, v0x1360330_11, v0x1360330_12, v0x1360330_13, v0x1360330_14;
v0x1360330_15 .array/port v0x1360330, 15;
v0x1360330_16 .array/port v0x1360330, 16;
v0x1360330_17 .array/port v0x1360330, 17;
v0x135c7f0_0 .array/port v0x135c7f0, 0;
E_0x13795d0/4 .event edge, v0x1360330_15, v0x1360330_16, v0x1360330_17, v0x135c7f0_0;
v0x135c7f0_1 .array/port v0x135c7f0, 1;
v0x135c7f0_2 .array/port v0x135c7f0, 2;
v0x135c7f0_3 .array/port v0x135c7f0, 3;
v0x135c7f0_4 .array/port v0x135c7f0, 4;
E_0x13795d0/5 .event edge, v0x135c7f0_1, v0x135c7f0_2, v0x135c7f0_3, v0x135c7f0_4;
v0x135c7f0_5 .array/port v0x135c7f0, 5;
v0x135c7f0_6 .array/port v0x135c7f0, 6;
v0x135c7f0_7 .array/port v0x135c7f0, 7;
v0x135c7f0_8 .array/port v0x135c7f0, 8;
E_0x13795d0/6 .event edge, v0x135c7f0_5, v0x135c7f0_6, v0x135c7f0_7, v0x135c7f0_8;
v0x135c7f0_9 .array/port v0x135c7f0, 9;
v0x135c7f0_10 .array/port v0x135c7f0, 10;
v0x135c7f0_11 .array/port v0x135c7f0, 11;
v0x135c7f0_12 .array/port v0x135c7f0, 12;
E_0x13795d0/7 .event edge, v0x135c7f0_9, v0x135c7f0_10, v0x135c7f0_11, v0x135c7f0_12;
v0x135c7f0_13 .array/port v0x135c7f0, 13;
v0x135c7f0_14 .array/port v0x135c7f0, 14;
v0x135c7f0_15 .array/port v0x135c7f0, 15;
v0x135c7f0_16 .array/port v0x135c7f0, 16;
E_0x13795d0/8 .event edge, v0x135c7f0_13, v0x135c7f0_14, v0x135c7f0_15, v0x135c7f0_16;
v0x135c7f0_17 .array/port v0x135c7f0, 17;
E_0x13795d0/9 .event edge, v0x135c7f0_17, v0x1360250_0;
E_0x13795d0 .event/or E_0x13795d0/0, E_0x13795d0/1, E_0x13795d0/2, E_0x13795d0/3, E_0x13795d0/4, E_0x13795d0/5, E_0x13795d0/6, E_0x13795d0/7, E_0x13795d0/8, E_0x13795d0/9;
E_0x1375880/0 .event negedge, v0x138c770_0, v0x1356cc0_0;
E_0x1375880/1 .event posedge, v0x138c770_0;
E_0x1375880 .event/or E_0x1375880/0, E_0x1375880/1;
S_0x1356940 .scope module, "gs_fb" "gray_selector_fb" 2 49, 2 18 0, S_0x13492d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "clk_ext"
    .port_info 2 /INPUT 1 "rstb_ext"
    .port_info 3 /INPUT 10 "in"
    .port_info 4 /INPUT 10 "clk"
    .port_info 5 /OUTPUT 1 "out_muxed"
v0x13d9d30_0 .net "clk", 9 0, L_0x14092c0;  1 drivers
v0x13d9e10_0 .net "clk_ext", 0 0, v0x13f8310_0;  alias, 1 drivers
v0x13d9ed0_0 .net "d", 0 0, v0x13f88b0_0;  1 drivers
v0x13d9fa0_0 .net "eff_out", 9 0, L_0x14075a0;  1 drivers
v0x13da040_0 .net "in", 9 0, L_0x1408ef0;  1 drivers
v0x13da170_0 .net8 "out_muxed", 0 0, RS_0x7ffab28e3948;  alias, 10 drivers
RS_0x7ffab28e3918 .resolv tri, v0x13996f0_0, v0x13ac1f0_0, v0x12ad120_0, v0x13b3a70_0, v0x13c4400_0, v0x13c88f0_0, v0x13cccd0_0, v0x13d1280_0, v0x13d5820_0, v0x13d9c00_0;
v0x13da210_0 .net8 "out_muxed_raw", 0 0, RS_0x7ffab28e3918;  10 drivers
v0x13da2b0_0 .net "rstb_ext", 0 0, v0x13f89f0_0;  alias, 1 drivers
L_0x1401140 .part L_0x14092c0, 0, 1;
L_0x14011e0 .part L_0x1408ef0, 0, 1;
L_0x1401280 .part L_0x14075a0, 0, 1;
L_0x1401c40 .part L_0x14092c0, 1, 1;
L_0x1401d30 .part L_0x1408ef0, 1, 1;
L_0x1401e20 .part L_0x14075a0, 1, 1;
L_0x1402830 .part L_0x14092c0, 2, 1;
L_0x14028d0 .part L_0x1408ef0, 2, 1;
L_0x14029c0 .part L_0x14075a0, 2, 1;
L_0x14033d0 .part L_0x14092c0, 3, 1;
L_0x1403500 .part L_0x1408ef0, 3, 1;
L_0x1403630 .part L_0x14075a0, 3, 1;
L_0x1403fb0 .part L_0x14092c0, 4, 1;
L_0x1404050 .part L_0x1408ef0, 4, 1;
L_0x1404170 .part L_0x14075a0, 4, 1;
L_0x1404be0 .part L_0x14092c0, 5, 1;
L_0x1404d10 .part L_0x1408ef0, 5, 1;
L_0x1404de0 .part L_0x14075a0, 5, 1;
L_0x1405920 .part L_0x14092c0, 6, 1;
L_0x14059c0 .part L_0x1408ef0, 6, 1;
L_0x1404eb0 .part L_0x14075a0, 6, 1;
L_0x14065b0 .part L_0x14092c0, 7, 1;
L_0x1405a90 .part L_0x1408ef0, 7, 1;
L_0x1406930 .part L_0x14075a0, 7, 1;
L_0x1407430 .part L_0x14092c0, 8, 1;
L_0x14074d0 .part L_0x1408ef0, 8, 1;
L_0x1406ae0 .part L_0x14075a0, 8, 1;
L_0x14080c0 .part L_0x14092c0, 9, 1;
LS_0x14075a0_0_0 .concat8 [ 1 1 1 1], v0x13aac40_0, v0x139ba70_0, v0x1387660_0, v0x12c7000_0;
LS_0x14075a0_0_4 .concat8 [ 1 1 1 1], v0x13c3860_0, v0x13c7d50_0, v0x13cc130_0, v0x13d0590_0;
LS_0x14075a0_0_8 .concat8 [ 1 1 0 0], v0x13d4c80_0, v0x13d9060_0;
L_0x14075a0 .concat8 [ 4 4 2 0], LS_0x14075a0_0_0, LS_0x14075a0_0_4, LS_0x14075a0_0_8;
L_0x1408570 .part L_0x1408ef0, 9, 1;
L_0x1408160 .part L_0x14075a0, 9, 1;
S_0x1353660 .scope generate, "fb_gray_selector_loop[0]" "fb_gray_selector_loop[0]" 2 25, 2 25 0, S_0x1356940;
 .timescale -9 -12;
P_0x1356260 .param/l "i" 0 2 25, +C4<00>;
S_0x1353310 .scope module, "dl" "dlrtn" 2 28, 2 7 0, S_0x1353660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13527c0_0 .net8 "d", 0 0, RS_0x7ffab28e3918;  alias, 10 drivers
v0x13528a0_0 .net "gate", 0 0, v0x13f8310_0;  alias, 1 drivers
v0x134fcb0_0 .var "q", 0 0;
v0x134fd80_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
E_0x1353050 .event edge, v0x138c770_0, v0x13527c0_0, v0x1356cc0_0;
S_0x134f960 .scope module, "eff" "edge_ff" 2 26, 4 7 0, S_0x1353660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x13aa960_0 .net "buff_out", 0 0, L_0x1400d70;  1 drivers
v0x13a4530_0 .net "clk", 0 0, L_0x1401140;  1 drivers
v0x13a4110_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13a41b0_0 .net "out", 0 0, v0x13aac40_0;  1 drivers
v0x139dd20_0 .net "q", 1 0, L_0x1400f60;  1 drivers
v0x139ddc0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
L_0x1400f60 .concat8 [ 1 1 0 0], v0x13adf70_0, v0x13b1430_0;
L_0x1401000 .part L_0x1400f60, 0, 1;
L_0x14010a0 .part L_0x1400f60, 1, 1;
S_0x134ee10 .scope module, "bf" "buffer" 4 12, 5 9 0, S_0x134f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x13b44f0_0 .net "in", 0 0, L_0x1401140;  alias, 1 drivers
v0x13b4590_0 .net "out", 0 0, L_0x1400d70;  alias, 1 drivers
v0x13b32e0_0 .net "w", 2 0, L_0x1400c30;  1 drivers
L_0x14008e0 .part L_0x1400c30, 0, 1;
L_0x14009f0 .part L_0x1400c30, 1, 1;
L_0x1400c30 .concat8 [ 1 1 1 0], L_0x1400b30, L_0x1400870, L_0x1400980;
L_0x1400de0 .part L_0x1400c30, 2, 1;
S_0x134c300 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x134ee10;
 .timescale -9 -12;
P_0x134bfd0 .param/l "i" 0 5 15, +C4<00>;
S_0x134bc30 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x134c300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1400870 .functor NOT 1, L_0x14008e0, C4<0>, C4<0>, C4<0>;
v0x134b460_0 .net "a", 0 0, L_0x14008e0;  1 drivers
v0x134b540_0 .net "out", 0 0, L_0x1400870;  1 drivers
S_0x1348400 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x134ee10;
 .timescale -9 -12;
P_0x13488b0 .param/l "i" 0 5 15, +C4<01>;
S_0x13478f0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1348400;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1400980 .functor NOT 1, L_0x14009f0, C4<0>, C4<0>, C4<0>;
v0x1347510_0 .net "a", 0 0, L_0x14009f0;  1 drivers
v0x1346b80_0 .net "out", 0 0, L_0x1400980;  1 drivers
S_0x13b7d90 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x134ee10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1400b30 .functor NOT 1, L_0x1401140, C4<0>, C4<0>, C4<0>;
v0x13b7a20_0 .net "a", 0 0, L_0x1401140;  alias, 1 drivers
v0x13b7ac0_0 .net "out", 0 0, L_0x1400b30;  1 drivers
S_0x13b7620 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x134ee10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1400d70 .functor NOT 1, L_0x1400de0, C4<0>, C4<0>, C4<0>;
v0x13b56a0_0 .net "a", 0 0, L_0x1400de0;  1 drivers
v0x13b3ca0_0 .net "out", 0 0, L_0x1400d70;  alias, 1 drivers
S_0x13b24e0 .scope module, "dff" "asyn_rstb_dff" 4 13, 6 2 0, S_0x134f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13b1720_0 .net "clk", 0 0, L_0x1400d70;  alias, 1 drivers
v0x13b1370_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13b1430_0 .var "q", 0 0;
v0x13b0f90_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x13b3430/0 .event negedge, v0x138c770_0;
E_0x13b3430/1 .event posedge, v0x13b3ca0_0;
E_0x13b3430 .event/or E_0x13b3430/0, E_0x13b3430/1;
S_0x13aefa0 .scope module, "dff_n" "asyn_rstb_dff_n" 4 14, 7 2 0, S_0x134f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13ad6a0_0 .net "clk", 0 0, L_0x1400d70;  alias, 1 drivers
v0x13ade80_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13adf70_0 .var "q", 0 0;
v0x13acc70_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x13b14d0 .event negedge, v0x138c770_0, v0x13b3ca0_0;
S_0x13abe70 .scope module, "mux" "mux_2_1" 4 15, 8 2 0, S_0x134f960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x13ab0f0_0 .net "in_0", 0 0, L_0x1401000;  1 drivers
v0x13ab1b0_0 .net "in_1", 0 0, L_0x14010a0;  1 drivers
v0x13aac40_0 .var "out", 0 0;
v0x13aad10_0 .net "sel", 0 0, L_0x1401140;  alias, 1 drivers
E_0x13ab0b0 .event edge, v0x13b7a20_0, v0x13ab0f0_0, v0x13ab1b0_0;
S_0x139a0b0 .scope module, "t_buf" "tbuf" 2 27, 9 2 0, S_0x1353660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x139aba0_0 .net "ctrl", 0 0, L_0x1401280;  1 drivers
v0x139ac80_0 .net "in", 0 0, L_0x14011e0;  1 drivers
v0x13996f0_0 .var "out", 0 0;
E_0x139de60 .event edge, v0x139aba0_0, v0x139ac80_0;
S_0x13988f0 .scope generate, "fb_gray_selector_loop[1]" "fb_gray_selector_loop[1]" 2 25, 2 25 0, S_0x1356940;
 .timescale -9 -12;
P_0x1399800 .param/l "i" 0 2 25, +C4<01>;
S_0x1397780 .scope module, "dl" "dlrtn" 2 28, 2 7 0, S_0x13988f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13973a0_0 .net8 "d", 0 0, RS_0x7ffab28e3918;  alias, 10 drivers
v0x1397490_0 .net "gate", 0 0, v0x13f8310_0;  alias, 1 drivers
v0x13953b0_0 .var "q", 0 0;
v0x1395480_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x1394290 .scope module, "eff" "edge_ff" 2 26, 4 7 0, S_0x13988f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1381e70_0 .net "buff_out", 0 0, L_0x1401870;  1 drivers
v0x13501e0_0 .net "clk", 0 0, L_0x1401c40;  1 drivers
v0x13502a0_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13b8790_0 .net "out", 0 0, v0x139ba70_0;  1 drivers
v0x13b8860_0 .net "q", 1 0, L_0x1401a60;  1 drivers
v0x13b39d0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
L_0x1401a60 .concat8 [ 1 1 0 0], v0x136d910_0, v0x135b210_0;
L_0x1401b00 .part L_0x1401a60, 0, 1;
L_0x1401ba0 .part L_0x1401a60, 1, 1;
S_0x1393080 .scope module, "bf" "buffer" 4 12, 5 9 0, S_0x1394290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x137fbc0_0 .net "in", 0 0, L_0x1401c40;  alias, 1 drivers
v0x137d960_0 .net "out", 0 0, L_0x1401870;  alias, 1 drivers
v0x137da30_0 .net "w", 2 0, L_0x1401730;  1 drivers
L_0x1401390 .part L_0x1401730, 0, 1;
L_0x14014f0 .part L_0x1401730, 1, 1;
L_0x1401730 .concat8 [ 1 1 1 0], L_0x1401630, L_0x1401320, L_0x1401480;
L_0x14018e0 .part L_0x1401730, 2, 1;
S_0x1392280 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x1393080;
 .timescale -9 -12;
P_0x1391530 .param/l "i" 0 5 15, +C4<00>;
S_0x1391110 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1392280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1401320 .functor NOT 1, L_0x1401390, C4<0>, C4<0>, C4<0>;
v0x1390d30_0 .net "a", 0 0, L_0x1401390;  1 drivers
v0x1390e10_0 .net "out", 0 0, L_0x1401320;  1 drivers
S_0x138ed40 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x1393080;
 .timescale -9 -12;
P_0x138d420 .param/l "i" 0 5 15, +C4<01>;
S_0x138dc20 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x138ed40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1401480 .functor NOT 1, L_0x14014f0, C4<0>, C4<0>, C4<0>;
v0x138ca10_0 .net "a", 0 0, L_0x14014f0;  1 drivers
v0x138caf0_0 .net "out", 0 0, L_0x1401480;  1 drivers
S_0x138a9a0 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x1393080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1401630 .functor NOT 1, L_0x1401c40, C4<0>, C4<0>, C4<0>;
v0x138a610_0 .net "a", 0 0, L_0x1401c40;  alias, 1 drivers
v0x138a6b0_0 .net "out", 0 0, L_0x1401630;  1 drivers
S_0x1384220 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x1393080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1401870 .functor NOT 1, L_0x14018e0, C4<0>, C4<0>, C4<0>;
v0x1383ed0_0 .net "a", 0 0, L_0x14018e0;  1 drivers
v0x1383f90_0 .net "out", 0 0, L_0x1401870;  alias, 1 drivers
S_0x137d5d0 .scope module, "dff" "asyn_rstb_dff" 4 13, 6 2 0, S_0x1394290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x137a690_0 .net "clk", 0 0, L_0x1401870;  alias, 1 drivers
v0x135b150_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x135b210_0 .var "q", 0 0;
v0x135b380_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x137b690/0 .event negedge, v0x138c770_0;
E_0x137b690/1 .event posedge, v0x1383f90_0;
E_0x137b690 .event/or E_0x137b690/0, E_0x137b690/1;
S_0x1377070 .scope module, "dff_n" "asyn_rstb_dff_n" 4 14, 7 2 0, S_0x1394290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1370f90_0 .net "clk", 0 0, L_0x1401870;  alias, 1 drivers
v0x1371050_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x136d910_0 .var "q", 0 0;
v0x136d9b0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x135b2b0 .event negedge, v0x138c770_0, v0x1383f90_0;
S_0x13a8890 .scope module, "mux" "mux_2_1" 4 15, 8 2 0, S_0x1394290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x13a21e0_0 .net "in_0", 0 0, L_0x1401b00;  1 drivers
v0x139b9b0_0 .net "in_1", 0 0, L_0x1401ba0;  1 drivers
v0x139ba70_0 .var "out", 0 0;
v0x13885f0_0 .net "sel", 0 0, L_0x1401c40;  alias, 1 drivers
E_0x13a2160 .event edge, v0x138a610_0, v0x13a21e0_0, v0x139b9b0_0;
S_0x13b2860 .scope module, "t_buf" "tbuf" 2 27, 9 2 0, S_0x13988f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x13ad360_0 .net "ctrl", 0 0, L_0x1401e20;  1 drivers
v0x13ad440_0 .net "in", 0 0, L_0x1401d30;  1 drivers
v0x13ac1f0_0 .var "out", 0 0;
E_0x13b8900 .event edge, v0x13ad360_0, v0x13ad440_0;
S_0x1399de0 .scope generate, "fb_gray_selector_loop[2]" "fb_gray_selector_loop[2]" 2 25, 2 25 0, S_0x1356940;
 .timescale -9 -12;
P_0x139d990 .param/l "i" 0 2 25, +C4<010>;
S_0x1398c70 .scope module, "dl" "dlrtn" 2 28, 2 7 0, S_0x1399de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x1393770_0 .net8 "d", 0 0, RS_0x7ffab28e3918;  alias, 10 drivers
v0x1392600_0 .net "gate", 0 0, v0x13f8310_0;  alias, 1 drivers
v0x13926c0_0 .var "q", 0 0;
v0x138d100_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x138bf90 .scope module, "eff" "edge_ff" 2 26, 4 7 0, S_0x1399de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x1380d40_0 .net "buff_out", 0 0, L_0x1402460;  1 drivers
v0x1380e90_0 .net "clk", 0 0, L_0x1402830;  1 drivers
v0x1380f50_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x1348c70_0 .net "out", 0 0, v0x1387660_0;  1 drivers
v0x1348d40_0 .net "q", 1 0, L_0x1402650;  1 drivers
v0x137a100_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
L_0x1402650 .concat8 [ 1 1 0 0], v0x13a78c0_0, v0x1369320_0;
L_0x14026f0 .part L_0x1402650, 0, 1;
L_0x1402790 .part L_0x1402650, 1, 1;
S_0x1365fe0 .scope module, "bf" "buffer" 4 12, 5 9 0, S_0x138bf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x1361ff0_0 .net "in", 0 0, L_0x1402830;  alias, 1 drivers
v0x135e3b0_0 .net "out", 0 0, L_0x1402460;  alias, 1 drivers
v0x135e450_0 .net "w", 2 0, L_0x1402320;  1 drivers
L_0x1401f80 .part L_0x1402320, 0, 1;
L_0x14020e0 .part L_0x1402320, 1, 1;
L_0x1402320 .concat8 [ 1 1 1 0], L_0x1402220, L_0x1401f10, L_0x1402070;
L_0x14024d0 .part L_0x1402320, 2, 1;
S_0x1369a10 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x1365fe0;
 .timescale -9 -12;
P_0x138d250 .param/l "i" 0 5 15, +C4<00>;
S_0x13538d0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1369a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1401f10 .functor NOT 1, L_0x1401f80, C4<0>, C4<0>, C4<0>;
v0x139a9b0_0 .net "a", 0 0, L_0x1401f80;  1 drivers
v0x136a820_0 .net "out", 0 0, L_0x1401f10;  1 drivers
S_0x1366df0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x1365fe0;
 .timescale -9 -12;
P_0x1366f90 .param/l "i" 0 5 15, +C4<01>;
S_0x1349e60 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x1366df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1402070 .functor NOT 1, L_0x14020e0, C4<0>, C4<0>, C4<0>;
v0x1369590_0 .net "a", 0 0, L_0x14020e0;  1 drivers
v0x1369670_0 .net "out", 0 0, L_0x1402070;  1 drivers
S_0x1353b90 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x1365fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1402220 .functor NOT 1, L_0x1402830, C4<0>, C4<0>, C4<0>;
v0x134cc00_0 .net "a", 0 0, L_0x1402830;  alias, 1 drivers
v0x134cce0_0 .net "out", 0 0, L_0x1402220;  1 drivers
S_0x1379bb0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x1365fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1402460 .functor NOT 1, L_0x14024d0, C4<0>, C4<0>, C4<0>;
v0x1361df0_0 .net "a", 0 0, L_0x14024d0;  1 drivers
v0x1361ed0_0 .net "out", 0 0, L_0x1402460;  alias, 1 drivers
S_0x135a970 .scope module, "dff" "asyn_rstb_dff" 4 13, 6 2 0, S_0x138bf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x135e560_0 .net "clk", 0 0, L_0x1402460;  alias, 1 drivers
v0x1369260_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x1369320_0 .var "q", 0 0;
v0x13693c0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x135ab70/0 .event negedge, v0x138c770_0;
E_0x135ab70/1 .event posedge, v0x1361ed0_0;
E_0x135ab70 .event/or E_0x135ab70/0, E_0x135ab70/1;
S_0x1365830 .scope module, "dff_n" "asyn_rstb_dff_n" 4 14, 7 2 0, S_0x138bf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13a7740_0 .net "clk", 0 0, L_0x1402460;  alias, 1 drivers
v0x13a7800_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13a78c0_0 .var "q", 0 0;
v0x13a7990_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x1365a30 .event negedge, v0x138c770_0, v0x1361ed0_0;
S_0x13a0fc0 .scope module, "mux" "mux_2_1" 4 15, 8 2 0, S_0x138bf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x13874c0_0 .net "in_0", 0 0, L_0x14026f0;  1 drivers
v0x13875a0_0 .net "in_1", 0 0, L_0x1402790;  1 drivers
v0x1387660_0 .var "out", 0 0;
v0x1387700_0 .net "sel", 0 0, L_0x1402830;  alias, 1 drivers
E_0x13a1200 .event edge, v0x134cc00_0, v0x13874c0_0, v0x13875a0_0;
S_0x137a200 .scope module, "t_buf" "tbuf" 2 27, 9 2 0, S_0x1399de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x12acf80_0 .net "ctrl", 0 0, L_0x14029c0;  1 drivers
v0x12ad060_0 .net "in", 0 0, L_0x14028d0;  1 drivers
v0x12ad120_0 .var "out", 0 0;
E_0x1380ff0 .event edge, v0x12acf80_0, v0x12ad060_0;
S_0x12a4710 .scope generate, "fb_gray_selector_loop[3]" "fb_gray_selector_loop[3]" 2 25, 2 25 0, S_0x1356940;
 .timescale -9 -12;
P_0x12a4900 .param/l "i" 0 2 25, +C4<011>;
S_0x12ae4c0 .scope module, "dl" "dlrtn" 2 28, 2 7 0, S_0x12a4710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x12ae730_0 .net8 "d", 0 0, RS_0x7ffab28e3918;  alias, 10 drivers
v0x12ae7f0_0 .net "gate", 0 0, v0x13f8310_0;  alias, 1 drivers
v0x12ad250_0 .var "q", 0 0;
v0x12a49c0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x12afc80 .scope module, "eff" "edge_ff" 2 26, 4 7 0, S_0x12a4710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x12abcb0_0 .net "buff_out", 0 0, L_0x1403000;  1 drivers
v0x12abe00_0 .net "clk", 0 0, L_0x14033d0;  1 drivers
v0x12abec0_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x12abf60_0 .net "out", 0 0, v0x12c7000_0;  1 drivers
v0x12b71e0_0 .net "q", 1 0, L_0x14031f0;  1 drivers
v0x12b7280_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
L_0x14031f0 .concat8 [ 1 1 0 0], v0x12a7260_0, v0x12c4460_0;
L_0x1403290 .part L_0x14031f0, 0, 1;
L_0x1403330 .part L_0x14031f0, 1, 1;
S_0x12afe90 .scope module, "bf" "buffer" 4 12, 5 9 0, S_0x12afc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x12b14d0_0 .net "in", 0 0, L_0x14033d0;  alias, 1 drivers
v0x12b4b90_0 .net "out", 0 0, L_0x1403000;  alias, 1 drivers
v0x12bc5e0_0 .net "w", 2 0, L_0x1402e70;  1 drivers
L_0x1402ad0 .part L_0x1402e70, 0, 1;
L_0x1402c30 .part L_0x1402e70, 1, 1;
L_0x1402e70 .concat8 [ 1 1 1 0], L_0x1402d70, L_0x1402a60, L_0x1402bc0;
L_0x1403070 .part L_0x1402e70, 2, 1;
S_0x12b11a0 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x12afe90;
 .timescale -9 -12;
P_0x12b13b0 .param/l "i" 0 5 15, +C4<00>;
S_0x12a7cb0 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x12b11a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1402a60 .functor NOT 1, L_0x1402ad0, C4<0>, C4<0>, C4<0>;
v0x12a7ee0_0 .net "a", 0 0, L_0x1402ad0;  1 drivers
v0x12a7fc0_0 .net "out", 0 0, L_0x1402a60;  1 drivers
S_0x12b48b0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x12afe90;
 .timescale -9 -12;
P_0x12b4aa0 .param/l "i" 0 5 15, +C4<01>;
S_0x12b2550 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x12b48b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1402bc0 .functor NOT 1, L_0x1402c30, C4<0>, C4<0>, C4<0>;
v0x12b2780_0 .net "a", 0 0, L_0x1402c30;  1 drivers
v0x12b2860_0 .net "out", 0 0, L_0x1402bc0;  1 drivers
S_0x12c2c00 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x12afe90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1402d70 .functor NOT 1, L_0x14033d0, C4<0>, C4<0>, C4<0>;
v0x12c2e40_0 .net "a", 0 0, L_0x14033d0;  alias, 1 drivers
v0x12c2ee0_0 .net "out", 0 0, L_0x1402d70;  1 drivers
S_0x12a9a10 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x12afe90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1403000 .functor NOT 1, L_0x1403070, C4<0>, C4<0>, C4<0>;
v0x12a9c20_0 .net "a", 0 0, L_0x1403070;  1 drivers
v0x12a9d00_0 .net "out", 0 0, L_0x1403000;  alias, 1 drivers
S_0x12bc6d0 .scope module, "dff" "asyn_rstb_dff" 4 13, 6 2 0, S_0x12afc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x12c4290_0 .net "clk", 0 0, L_0x1403000;  alias, 1 drivers
v0x12c43a0_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x12c4460_0 .var "q", 0 0;
v0x12c4500_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x12b4c60/0 .event negedge, v0x138c770_0;
E_0x12b4c60/1 .event posedge, v0x12a9d00_0;
E_0x12b4c60 .event/or E_0x12b4c60/0, E_0x12b4c60/1;
S_0x12a5d00 .scope module, "dff_n" "asyn_rstb_dff_n" 4 14, 7 2 0, S_0x12afc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x12a5f10_0 .net "clk", 0 0, L_0x1403000;  alias, 1 drivers
v0x12a5fd0_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x12a7260_0 .var "q", 0 0;
v0x12a7330_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x12a5eb0 .event negedge, v0x138c770_0, v0x12a9d00_0;
S_0x12a7460 .scope module, "mux" "mux_2_1" 4 15, 8 2 0, S_0x12afc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x12c6e60_0 .net "in_0", 0 0, L_0x1403290;  1 drivers
v0x12c6f40_0 .net "in_1", 0 0, L_0x1403330;  1 drivers
v0x12c7000_0 .var "out", 0 0;
v0x12c70d0_0 .net "sel", 0 0, L_0x14033d0;  alias, 1 drivers
E_0x12c6de0 .event edge, v0x12c2e40_0, v0x12c6e60_0, v0x12c6f40_0;
S_0x1377e20 .scope module, "t_buf" "tbuf" 2 27, 9 2 0, S_0x12a4710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x13780c0_0 .net "ctrl", 0 0, L_0x1403630;  1 drivers
v0x13781a0_0 .net "in", 0 0, L_0x1403500;  1 drivers
v0x13b3a70_0 .var "out", 0 0;
E_0x1378040 .event edge, v0x13780c0_0, v0x13781a0_0;
S_0x13c00a0 .scope generate, "fb_gray_selector_loop[4]" "fb_gray_selector_loop[4]" 2 25, 2 25 0, S_0x1356940;
 .timescale -9 -12;
P_0x13c02c0 .param/l "i" 0 2 25, +C4<0100>;
S_0x13c0360 .scope module, "dl" "dlrtn" 2 28, 2 7 0, S_0x13c00a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13c05a0_0 .net8 "d", 0 0, RS_0x7ffab28e3918;  alias, 10 drivers
v0x13c0770_0 .net "gate", 0 0, v0x13f8310_0;  alias, 1 drivers
v0x13c0810_0 .var "q", 0 0;
v0x13c0940_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13c0a20 .scope module, "eff" "edge_ff" 2 26, 4 7 0, S_0x13c00a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x13c3aa0_0 .net "buff_out", 0 0, L_0x1403be0;  1 drivers
v0x13c3bf0_0 .net "clk", 0 0, L_0x1403fb0;  1 drivers
v0x13c3cb0_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13c3d50_0 .net "out", 0 0, v0x13c3860_0;  1 drivers
v0x13c3e20_0 .net "q", 1 0, L_0x1403dd0;  1 drivers
v0x13c3ec0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
L_0x1403dd0 .concat8 [ 1 1 0 0], v0x13c3200_0, v0x13c2be0_0;
L_0x1403e70 .part L_0x1403dd0, 0, 1;
L_0x1403f10 .part L_0x1403dd0, 1, 1;
S_0x13c0c30 .scope module, "bf" "buffer" 4 12, 5 9 0, S_0x13c0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x13c2490_0 .net "in", 0 0, L_0x1403fb0;  alias, 1 drivers
v0x13c2560_0 .net "out", 0 0, L_0x1403be0;  alias, 1 drivers
v0x13c2630_0 .net "w", 2 0, L_0x1403af0;  1 drivers
L_0x1403840 .part L_0x1403af0, 0, 1;
L_0x1403950 .part L_0x1403af0, 1, 1;
L_0x1403af0 .concat8 [ 1 1 1 0], L_0x14039f0, L_0x14037d0, L_0x14038e0;
L_0x1403c50 .part L_0x1403af0, 2, 1;
S_0x13c0e60 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x13c0c30;
 .timescale -9 -12;
P_0x13c1070 .param/l "i" 0 5 15, +C4<00>;
S_0x13c1150 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x13c0e60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14037d0 .functor NOT 1, L_0x1403840, C4<0>, C4<0>, C4<0>;
v0x13c1380_0 .net "a", 0 0, L_0x1403840;  1 drivers
v0x13c1460_0 .net "out", 0 0, L_0x14037d0;  1 drivers
S_0x13c1580 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x13c0c30;
 .timescale -9 -12;
P_0x13c1770 .param/l "i" 0 5 15, +C4<01>;
S_0x13c1830 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x13c1580;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14038e0 .functor NOT 1, L_0x1403950, C4<0>, C4<0>, C4<0>;
v0x13c1a60_0 .net "a", 0 0, L_0x1403950;  1 drivers
v0x13c1b40_0 .net "out", 0 0, L_0x14038e0;  1 drivers
S_0x13c1c60 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x13c0c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14039f0 .functor NOT 1, L_0x1403fb0, C4<0>, C4<0>, C4<0>;
v0x13c1ea0_0 .net "a", 0 0, L_0x1403fb0;  alias, 1 drivers
v0x13c1f60_0 .net "out", 0 0, L_0x14039f0;  1 drivers
S_0x13c2080 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x13c0c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1403be0 .functor NOT 1, L_0x1403c50, C4<0>, C4<0>, C4<0>;
v0x13c2290_0 .net "a", 0 0, L_0x1403c50;  1 drivers
v0x13c2370_0 .net "out", 0 0, L_0x1403be0;  alias, 1 drivers
S_0x13c2740 .scope module, "dff" "asyn_rstb_dff" 4 13, 6 2 0, S_0x13c0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13c2a10_0 .net "clk", 0 0, L_0x1403be0;  alias, 1 drivers
v0x13c2b20_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13c2be0_0 .var "q", 0 0;
v0x13c2c80_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x13c29b0/0 .event negedge, v0x138c770_0;
E_0x13c29b0/1 .event posedge, v0x13c2370_0;
E_0x13c29b0 .event/or E_0x13c29b0/0, E_0x13c29b0/1;
S_0x13c2db0 .scope module, "dff_n" "asyn_rstb_dff_n" 4 14, 7 2 0, S_0x13c0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13c3080_0 .net "clk", 0 0, L_0x1403be0;  alias, 1 drivers
v0x13c3140_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13c3200_0 .var "q", 0 0;
v0x13c32d0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x13c3020 .event negedge, v0x138c770_0, v0x13c2370_0;
S_0x13c3400 .scope module, "mux" "mux_2_1" 4 15, 8 2 0, S_0x13c0a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x13c36c0_0 .net "in_0", 0 0, L_0x1403e70;  1 drivers
v0x13c37a0_0 .net "in_1", 0 0, L_0x1403f10;  1 drivers
v0x13c3860_0 .var "out", 0 0;
v0x13c3930_0 .net "sel", 0 0, L_0x1403fb0;  alias, 1 drivers
E_0x13c3640 .event edge, v0x13c1ea0_0, v0x13c36c0_0, v0x13c37a0_0;
S_0x13c3fc0 .scope module, "t_buf" "tbuf" 2 27, 9 2 0, S_0x13c00a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x13c4260_0 .net "ctrl", 0 0, L_0x1404170;  1 drivers
v0x13c4340_0 .net "in", 0 0, L_0x1404050;  1 drivers
v0x13c4400_0 .var "out", 0 0;
E_0x13c41e0 .event edge, v0x13c4260_0, v0x13c4340_0;
S_0x13c4530 .scope generate, "fb_gray_selector_loop[5]" "fb_gray_selector_loop[5]" 2 25, 2 25 0, S_0x1356940;
 .timescale -9 -12;
P_0x13c4720 .param/l "i" 0 2 25, +C4<0101>;
S_0x13c47e0 .scope module, "dl" "dlrtn" 2 28, 2 7 0, S_0x13c4530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13c4a50_0 .net8 "d", 0 0, RS_0x7ffab28e3918;  alias, 10 drivers
v0x13c4b10_0 .net "gate", 0 0, v0x13f8310_0;  alias, 1 drivers
v0x13c4bd0_0 .var "q", 0 0;
v0x13c4ca0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13c4db0 .scope module, "eff" "edge_ff" 2 26, 4 7 0, S_0x13c4530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x13c7f90_0 .net "buff_out", 0 0, L_0x14047b0;  1 drivers
v0x13c80e0_0 .net "clk", 0 0, L_0x1404be0;  1 drivers
v0x13c81a0_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13c8240_0 .net "out", 0 0, v0x13c7d50_0;  1 drivers
v0x13c8310_0 .net "q", 1 0, L_0x14049a0;  1 drivers
v0x13c83b0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
L_0x14049a0 .concat8 [ 1 1 0 0], v0x1348b60_0, v0x13c6fc0_0;
L_0x1404a70 .part L_0x14049a0, 0, 1;
L_0x1404b40 .part L_0x14049a0, 1, 1;
S_0x13c5010 .scope module, "bf" "buffer" 4 12, 5 9 0, S_0x13c4db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x13c6870_0 .net "in", 0 0, L_0x1404be0;  alias, 1 drivers
v0x13c6940_0 .net "out", 0 0, L_0x14047b0;  alias, 1 drivers
v0x13c6a10_0 .net "w", 2 0, L_0x1404670;  1 drivers
L_0x1404270 .part L_0x1404670, 0, 1;
L_0x1404430 .part L_0x1404670, 1, 1;
L_0x1404670 .concat8 [ 1 1 1 0], L_0x1404570, L_0x1403760, L_0x1404360;
L_0x1404820 .part L_0x1404670, 2, 1;
S_0x13c5240 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x13c5010;
 .timescale -9 -12;
P_0x13c5450 .param/l "i" 0 5 15, +C4<00>;
S_0x13c5530 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x13c5240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1403760 .functor NOT 1, L_0x1404270, C4<0>, C4<0>, C4<0>;
v0x13c5760_0 .net "a", 0 0, L_0x1404270;  1 drivers
v0x13c5840_0 .net "out", 0 0, L_0x1403760;  1 drivers
S_0x13c5960 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x13c5010;
 .timescale -9 -12;
P_0x13c5b50 .param/l "i" 0 5 15, +C4<01>;
S_0x13c5c10 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x13c5960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1404360 .functor NOT 1, L_0x1404430, C4<0>, C4<0>, C4<0>;
v0x13c5e40_0 .net "a", 0 0, L_0x1404430;  1 drivers
v0x13c5f20_0 .net "out", 0 0, L_0x1404360;  1 drivers
S_0x13c6040 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x13c5010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1404570 .functor NOT 1, L_0x1404be0, C4<0>, C4<0>, C4<0>;
v0x13c6280_0 .net "a", 0 0, L_0x1404be0;  alias, 1 drivers
v0x13c6340_0 .net "out", 0 0, L_0x1404570;  1 drivers
S_0x13c6460 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x13c5010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14047b0 .functor NOT 1, L_0x1404820, C4<0>, C4<0>, C4<0>;
v0x13c6670_0 .net "a", 0 0, L_0x1404820;  1 drivers
v0x13c6750_0 .net "out", 0 0, L_0x14047b0;  alias, 1 drivers
S_0x13c6b20 .scope module, "dff" "asyn_rstb_dff" 4 13, 6 2 0, S_0x13c4db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13c6df0_0 .net "clk", 0 0, L_0x14047b0;  alias, 1 drivers
v0x13c6f00_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13c6fc0_0 .var "q", 0 0;
v0x13c7060_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x13c6d90/0 .event negedge, v0x138c770_0;
E_0x13c6d90/1 .event posedge, v0x13c6750_0;
E_0x13c6d90 .event/or E_0x13c6d90/0, E_0x13c6d90/1;
S_0x13c7190 .scope module, "dff_n" "asyn_rstb_dff_n" 4 14, 7 2 0, S_0x13c4db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13c7460_0 .net "clk", 0 0, L_0x14047b0;  alias, 1 drivers
v0x13c7520_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x1348b60_0 .var "q", 0 0;
v0x13c77f0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x13c7400 .event negedge, v0x138c770_0, v0x13c6750_0;
S_0x13c78f0 .scope module, "mux" "mux_2_1" 4 15, 8 2 0, S_0x13c4db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x13c7bb0_0 .net "in_0", 0 0, L_0x1404a70;  1 drivers
v0x13c7c90_0 .net "in_1", 0 0, L_0x1404b40;  1 drivers
v0x13c7d50_0 .var "out", 0 0;
v0x13c7e20_0 .net "sel", 0 0, L_0x1404be0;  alias, 1 drivers
E_0x13c7b30 .event edge, v0x13c6280_0, v0x13c7bb0_0, v0x13c7c90_0;
S_0x13c84b0 .scope module, "t_buf" "tbuf" 2 27, 9 2 0, S_0x13c4530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x13c8750_0 .net "ctrl", 0 0, L_0x1404de0;  1 drivers
v0x13c8830_0 .net "in", 0 0, L_0x1404d10;  1 drivers
v0x13c88f0_0 .var "out", 0 0;
E_0x13c86d0 .event edge, v0x13c8750_0, v0x13c8830_0;
S_0x13c8a20 .scope generate, "fb_gray_selector_loop[6]" "fb_gray_selector_loop[6]" 2 25, 2 25 0, S_0x1356940;
 .timescale -9 -12;
P_0x13c8c10 .param/l "i" 0 2 25, +C4<0110>;
S_0x13c8cd0 .scope module, "dl" "dlrtn" 2 28, 2 7 0, S_0x13c8a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13c8f40_0 .net8 "d", 0 0, RS_0x7ffab28e3918;  alias, 10 drivers
v0x13c9000_0 .net "gate", 0 0, v0x13f8310_0;  alias, 1 drivers
v0x13c90c0_0 .var "q", 0 0;
v0x13c9190_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13c92a0 .scope module, "eff" "edge_ff" 2 26, 4 7 0, S_0x13c8a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x13cc370_0 .net "buff_out", 0 0, L_0x14054f0;  1 drivers
v0x13cc4c0_0 .net "clk", 0 0, L_0x1405920;  1 drivers
v0x13cc580_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13cc620_0 .net "out", 0 0, v0x13cc130_0;  1 drivers
v0x13cc6f0_0 .net "q", 1 0, L_0x14056e0;  1 drivers
v0x13cc790_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
L_0x14056e0 .concat8 [ 1 1 0 0], v0x13cbad0_0, v0x13cb4b0_0;
L_0x14057b0 .part L_0x14056e0, 0, 1;
L_0x1405880 .part L_0x14056e0, 1, 1;
S_0x13c9500 .scope module, "bf" "buffer" 4 12, 5 9 0, S_0x13c92a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x13cad60_0 .net "in", 0 0, L_0x1405920;  alias, 1 drivers
v0x13cae30_0 .net "out", 0 0, L_0x14054f0;  alias, 1 drivers
v0x13caf00_0 .net "w", 2 0, L_0x14053b0;  1 drivers
L_0x1404fb0 .part L_0x14053b0, 0, 1;
L_0x1405170 .part L_0x14053b0, 1, 1;
L_0x14053b0 .concat8 [ 1 1 1 0], L_0x14052b0, L_0x1404c80, L_0x14050a0;
L_0x1405560 .part L_0x14053b0, 2, 1;
S_0x13c9730 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x13c9500;
 .timescale -9 -12;
P_0x13c9940 .param/l "i" 0 5 15, +C4<00>;
S_0x13c9a20 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x13c9730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1404c80 .functor NOT 1, L_0x1404fb0, C4<0>, C4<0>, C4<0>;
v0x13c9c50_0 .net "a", 0 0, L_0x1404fb0;  1 drivers
v0x13c9d30_0 .net "out", 0 0, L_0x1404c80;  1 drivers
S_0x13c9e50 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x13c9500;
 .timescale -9 -12;
P_0x13ca040 .param/l "i" 0 5 15, +C4<01>;
S_0x13ca100 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x13c9e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14050a0 .functor NOT 1, L_0x1405170, C4<0>, C4<0>, C4<0>;
v0x13ca330_0 .net "a", 0 0, L_0x1405170;  1 drivers
v0x13ca410_0 .net "out", 0 0, L_0x14050a0;  1 drivers
S_0x13ca530 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x13c9500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14052b0 .functor NOT 1, L_0x1405920, C4<0>, C4<0>, C4<0>;
v0x13ca770_0 .net "a", 0 0, L_0x1405920;  alias, 1 drivers
v0x13ca830_0 .net "out", 0 0, L_0x14052b0;  1 drivers
S_0x13ca950 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x13c9500;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14054f0 .functor NOT 1, L_0x1405560, C4<0>, C4<0>, C4<0>;
v0x13cab60_0 .net "a", 0 0, L_0x1405560;  1 drivers
v0x13cac40_0 .net "out", 0 0, L_0x14054f0;  alias, 1 drivers
S_0x13cb010 .scope module, "dff" "asyn_rstb_dff" 4 13, 6 2 0, S_0x13c92a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13cb2e0_0 .net "clk", 0 0, L_0x14054f0;  alias, 1 drivers
v0x13cb3f0_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13cb4b0_0 .var "q", 0 0;
v0x13cb550_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x13cb280/0 .event negedge, v0x138c770_0;
E_0x13cb280/1 .event posedge, v0x13cac40_0;
E_0x13cb280 .event/or E_0x13cb280/0, E_0x13cb280/1;
S_0x13cb680 .scope module, "dff_n" "asyn_rstb_dff_n" 4 14, 7 2 0, S_0x13c92a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13cb950_0 .net "clk", 0 0, L_0x14054f0;  alias, 1 drivers
v0x13cba10_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13cbad0_0 .var "q", 0 0;
v0x13cbba0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x13cb8f0 .event negedge, v0x138c770_0, v0x13cac40_0;
S_0x13cbcd0 .scope module, "mux" "mux_2_1" 4 15, 8 2 0, S_0x13c92a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x13cbf90_0 .net "in_0", 0 0, L_0x14057b0;  1 drivers
v0x13cc070_0 .net "in_1", 0 0, L_0x1405880;  1 drivers
v0x13cc130_0 .var "out", 0 0;
v0x13cc200_0 .net "sel", 0 0, L_0x1405920;  alias, 1 drivers
E_0x13cbf10 .event edge, v0x13ca770_0, v0x13cbf90_0, v0x13cc070_0;
S_0x13cc890 .scope module, "t_buf" "tbuf" 2 27, 9 2 0, S_0x13c8a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x13ccb30_0 .net "ctrl", 0 0, L_0x1404eb0;  1 drivers
v0x13ccc10_0 .net "in", 0 0, L_0x14059c0;  1 drivers
v0x13cccd0_0 .var "out", 0 0;
E_0x13ccab0 .event edge, v0x13ccb30_0, v0x13ccc10_0;
S_0x13cce00 .scope generate, "fb_gray_selector_loop[7]" "fb_gray_selector_loop[7]" 2 25, 2 25 0, S_0x1356940;
 .timescale -9 -12;
P_0x13ccff0 .param/l "i" 0 2 25, +C4<0111>;
S_0x13cd0b0 .scope module, "dl" "dlrtn" 2 28, 2 7 0, S_0x13cce00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13cd320_0 .net8 "d", 0 0, RS_0x7ffab28e3918;  alias, 10 drivers
v0x13cd3e0_0 .net "gate", 0 0, v0x13f8310_0;  alias, 1 drivers
v0x13cd4a0_0 .var "q", 0 0;
v0x13cd570_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13cd720 .scope module, "eff" "edge_ff" 2 26, 4 7 0, S_0x13cce00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x13d07d0_0 .net "buff_out", 0 0, L_0x1406180;  1 drivers
v0x13d0920_0 .net "clk", 0 0, L_0x14065b0;  1 drivers
v0x13d09e0_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13d0a80_0 .net "out", 0 0, v0x13d0590_0;  1 drivers
v0x13d0b50_0 .net "q", 1 0, L_0x1406370;  1 drivers
v0x13d0bf0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
L_0x1406370 .concat8 [ 1 1 0 0], v0x13cff30_0, v0x13cf910_0;
L_0x1406440 .part L_0x1406370, 0, 1;
L_0x1406510 .part L_0x1406370, 1, 1;
S_0x13cd960 .scope module, "bf" "buffer" 4 12, 5 9 0, S_0x13cd720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x13cf1c0_0 .net "in", 0 0, L_0x14065b0;  alias, 1 drivers
v0x13cf290_0 .net "out", 0 0, L_0x1406180;  alias, 1 drivers
v0x13cf360_0 .net "w", 2 0, L_0x1406040;  1 drivers
L_0x1405c40 .part L_0x1406040, 0, 1;
L_0x1405e00 .part L_0x1406040, 1, 1;
L_0x1406040 .concat8 [ 1 1 1 0], L_0x1405f40, L_0x1405b70, L_0x1405d30;
L_0x14061f0 .part L_0x1406040, 2, 1;
S_0x13cdb90 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x13cd960;
 .timescale -9 -12;
P_0x13cdda0 .param/l "i" 0 5 15, +C4<00>;
S_0x13cde80 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x13cdb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1405b70 .functor NOT 1, L_0x1405c40, C4<0>, C4<0>, C4<0>;
v0x13ce0b0_0 .net "a", 0 0, L_0x1405c40;  1 drivers
v0x13ce190_0 .net "out", 0 0, L_0x1405b70;  1 drivers
S_0x13ce2b0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x13cd960;
 .timescale -9 -12;
P_0x13ce4a0 .param/l "i" 0 5 15, +C4<01>;
S_0x13ce560 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x13ce2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1405d30 .functor NOT 1, L_0x1405e00, C4<0>, C4<0>, C4<0>;
v0x13ce790_0 .net "a", 0 0, L_0x1405e00;  1 drivers
v0x13ce870_0 .net "out", 0 0, L_0x1405d30;  1 drivers
S_0x13ce990 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x13cd960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1405f40 .functor NOT 1, L_0x14065b0, C4<0>, C4<0>, C4<0>;
v0x13cebd0_0 .net "a", 0 0, L_0x14065b0;  alias, 1 drivers
v0x13cec90_0 .net "out", 0 0, L_0x1405f40;  1 drivers
S_0x13cedb0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x13cd960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1406180 .functor NOT 1, L_0x14061f0, C4<0>, C4<0>, C4<0>;
v0x13cefc0_0 .net "a", 0 0, L_0x14061f0;  1 drivers
v0x13cf0a0_0 .net "out", 0 0, L_0x1406180;  alias, 1 drivers
S_0x13cf470 .scope module, "dff" "asyn_rstb_dff" 4 13, 6 2 0, S_0x13cd720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13cf740_0 .net "clk", 0 0, L_0x1406180;  alias, 1 drivers
v0x13cf850_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13cf910_0 .var "q", 0 0;
v0x13cf9b0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x13cf6e0/0 .event negedge, v0x138c770_0;
E_0x13cf6e0/1 .event posedge, v0x13cf0a0_0;
E_0x13cf6e0 .event/or E_0x13cf6e0/0, E_0x13cf6e0/1;
S_0x13cfae0 .scope module, "dff_n" "asyn_rstb_dff_n" 4 14, 7 2 0, S_0x13cd720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13cfdb0_0 .net "clk", 0 0, L_0x1406180;  alias, 1 drivers
v0x13cfe70_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13cff30_0 .var "q", 0 0;
v0x13d0000_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x13cfd50 .event negedge, v0x138c770_0, v0x13cf0a0_0;
S_0x13d0130 .scope module, "mux" "mux_2_1" 4 15, 8 2 0, S_0x13cd720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x13d03f0_0 .net "in_0", 0 0, L_0x1406440;  1 drivers
v0x13d04d0_0 .net "in_1", 0 0, L_0x1406510;  1 drivers
v0x13d0590_0 .var "out", 0 0;
v0x13d0660_0 .net "sel", 0 0, L_0x14065b0;  alias, 1 drivers
E_0x13d0370 .event edge, v0x13cebd0_0, v0x13d03f0_0, v0x13d04d0_0;
S_0x12b7320 .scope module, "t_buf" "tbuf" 2 27, 9 2 0, S_0x13cce00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x13d10e0_0 .net "ctrl", 0 0, L_0x1406930;  1 drivers
v0x13d11c0_0 .net "in", 0 0, L_0x1405a90;  1 drivers
v0x13d1280_0 .var "out", 0 0;
E_0x12b74f0 .event edge, v0x13d10e0_0, v0x13d11c0_0;
S_0x13d13b0 .scope generate, "fb_gray_selector_loop[8]" "fb_gray_selector_loop[8]" 2 25, 2 25 0, S_0x1356940;
 .timescale -9 -12;
P_0x13c0270 .param/l "i" 0 2 25, +C4<01000>;
S_0x13d16a0 .scope module, "dl" "dlrtn" 2 28, 2 7 0, S_0x13d13b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13d1910_0 .net8 "d", 0 0, RS_0x7ffab28e3918;  alias, 10 drivers
v0x13c0660_0 .net "gate", 0 0, v0x13f8310_0;  alias, 1 drivers
v0x13d1be0_0 .var "q", 0 0;
v0x13d1d90_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13d1e30 .scope module, "eff" "edge_ff" 2 26, 4 7 0, S_0x13d13b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x13d4ec0_0 .net "buff_out", 0 0, L_0x1407000;  1 drivers
v0x13d5010_0 .net "clk", 0 0, L_0x1407430;  1 drivers
v0x13d50d0_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13d5170_0 .net "out", 0 0, v0x13d4c80_0;  1 drivers
v0x13d5240_0 .net "q", 1 0, L_0x14071f0;  1 drivers
v0x13d52e0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
L_0x14071f0 .concat8 [ 1 1 0 0], v0x13d4620_0, v0x13d4000_0;
L_0x14072c0 .part L_0x14071f0, 0, 1;
L_0x1407390 .part L_0x14071f0, 1, 1;
S_0x13d2070 .scope module, "bf" "buffer" 4 12, 5 9 0, S_0x13d1e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x13d38b0_0 .net "in", 0 0, L_0x1407430;  alias, 1 drivers
v0x13d3980_0 .net "out", 0 0, L_0x1407000;  alias, 1 drivers
v0x13d3a50_0 .net "w", 2 0, L_0x1406ec0;  1 drivers
L_0x1406760 .part L_0x1406ec0, 0, 1;
L_0x1406c80 .part L_0x1406ec0, 1, 1;
L_0x1406ec0 .concat8 [ 1 1 1 0], L_0x1406dc0, L_0x14035a0, L_0x1406bb0;
L_0x1407070 .part L_0x1406ec0, 2, 1;
S_0x13d2280 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x13d2070;
 .timescale -9 -12;
P_0x13d2490 .param/l "i" 0 5 15, +C4<00>;
S_0x13d2570 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x13d2280;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x14035a0 .functor NOT 1, L_0x1406760, C4<0>, C4<0>, C4<0>;
v0x13d27a0_0 .net "a", 0 0, L_0x1406760;  1 drivers
v0x13d2880_0 .net "out", 0 0, L_0x14035a0;  1 drivers
S_0x13d29a0 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x13d2070;
 .timescale -9 -12;
P_0x13d2b90 .param/l "i" 0 5 15, +C4<01>;
S_0x13d2c50 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x13d29a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1406bb0 .functor NOT 1, L_0x1406c80, C4<0>, C4<0>, C4<0>;
v0x13d2e80_0 .net "a", 0 0, L_0x1406c80;  1 drivers
v0x13d2f60_0 .net "out", 0 0, L_0x1406bb0;  1 drivers
S_0x13d3080 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x13d2070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1406dc0 .functor NOT 1, L_0x1407430, C4<0>, C4<0>, C4<0>;
v0x13d32c0_0 .net "a", 0 0, L_0x1407430;  alias, 1 drivers
v0x13d3380_0 .net "out", 0 0, L_0x1406dc0;  1 drivers
S_0x13d34a0 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x13d2070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1407000 .functor NOT 1, L_0x1407070, C4<0>, C4<0>, C4<0>;
v0x13d36b0_0 .net "a", 0 0, L_0x1407070;  1 drivers
v0x13d3790_0 .net "out", 0 0, L_0x1407000;  alias, 1 drivers
S_0x13d3b60 .scope module, "dff" "asyn_rstb_dff" 4 13, 6 2 0, S_0x13d1e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13d3e30_0 .net "clk", 0 0, L_0x1407000;  alias, 1 drivers
v0x13d3f40_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13d4000_0 .var "q", 0 0;
v0x13d40a0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x13d3dd0/0 .event negedge, v0x138c770_0;
E_0x13d3dd0/1 .event posedge, v0x13d3790_0;
E_0x13d3dd0 .event/or E_0x13d3dd0/0, E_0x13d3dd0/1;
S_0x13d41d0 .scope module, "dff_n" "asyn_rstb_dff_n" 4 14, 7 2 0, S_0x13d1e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13d44a0_0 .net "clk", 0 0, L_0x1407000;  alias, 1 drivers
v0x13d4560_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13d4620_0 .var "q", 0 0;
v0x13d46f0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x13d4440 .event negedge, v0x138c770_0, v0x13d3790_0;
S_0x13d4820 .scope module, "mux" "mux_2_1" 4 15, 8 2 0, S_0x13d1e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x13d4ae0_0 .net "in_0", 0 0, L_0x14072c0;  1 drivers
v0x13d4bc0_0 .net "in_1", 0 0, L_0x1407390;  1 drivers
v0x13d4c80_0 .var "out", 0 0;
v0x13d4d50_0 .net "sel", 0 0, L_0x1407430;  alias, 1 drivers
E_0x13d4a60 .event edge, v0x13d32c0_0, v0x13d4ae0_0, v0x13d4bc0_0;
S_0x13d53e0 .scope module, "t_buf" "tbuf" 2 27, 9 2 0, S_0x13d13b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x13d5680_0 .net "ctrl", 0 0, L_0x1406ae0;  1 drivers
v0x13d5760_0 .net "in", 0 0, L_0x14074d0;  1 drivers
v0x13d5820_0 .var "out", 0 0;
E_0x13d5600 .event edge, v0x13d5680_0, v0x13d5760_0;
S_0x13d5950 .scope generate, "fb_gray_selector_loop[9]" "fb_gray_selector_loop[9]" 2 25, 2 25 0, S_0x1356940;
 .timescale -9 -12;
P_0x13d5b40 .param/l "i" 0 2 25, +C4<01001>;
S_0x13d5c00 .scope module, "dl" "dlrtn" 2 28, 2 7 0, S_0x13d5950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "gate"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13d5e70_0 .net8 "d", 0 0, RS_0x7ffab28e3918;  alias, 10 drivers
v0x13d5f30_0 .net "gate", 0 0, v0x13f8310_0;  alias, 1 drivers
v0x13d5ff0_0 .var "q", 0 0;
v0x13d60c0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13d61d0 .scope module, "eff" "edge_ff" 2 26, 4 7 0, S_0x13d5950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d"
    .port_info 1 /INPUT 1 "rstb"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 1 "out"
v0x13d92a0_0 .net "buff_out", 0 0, L_0x1407c90;  1 drivers
v0x13d93f0_0 .net "clk", 0 0, L_0x14080c0;  1 drivers
v0x13d94b0_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13d9550_0 .net "out", 0 0, v0x13d9060_0;  1 drivers
v0x13d9620_0 .net "q", 1 0, L_0x1407e80;  1 drivers
v0x13d96c0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
L_0x1407e80 .concat8 [ 1 1 0 0], v0x13d8a00_0, v0x13d83e0_0;
L_0x1407f50 .part L_0x1407e80, 0, 1;
L_0x1408020 .part L_0x1407e80, 1, 1;
S_0x13d6430 .scope module, "bf" "buffer" 4 12, 5 9 0, S_0x13d61d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /OUTPUT 1 "out"
v0x13d7c90_0 .net "in", 0 0, L_0x14080c0;  alias, 1 drivers
v0x13d7d60_0 .net "out", 0 0, L_0x1407c90;  alias, 1 drivers
v0x13d7e30_0 .net "w", 2 0, L_0x1407b50;  1 drivers
L_0x1407750 .part L_0x1407b50, 0, 1;
L_0x1407910 .part L_0x1407b50, 1, 1;
L_0x1407b50 .concat8 [ 1 1 1 0], L_0x1407a50, L_0x1407680, L_0x1407840;
L_0x1407d00 .part L_0x1407b50, 2, 1;
S_0x13d6660 .scope generate, "buffer_loop[0]" "buffer_loop[0]" 5 15, 5 15 0, S_0x13d6430;
 .timescale -9 -12;
P_0x13d6870 .param/l "i" 0 5 15, +C4<00>;
S_0x13d6950 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x13d6660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1407680 .functor NOT 1, L_0x1407750, C4<0>, C4<0>, C4<0>;
v0x13d6b80_0 .net "a", 0 0, L_0x1407750;  1 drivers
v0x13d6c60_0 .net "out", 0 0, L_0x1407680;  1 drivers
S_0x13d6d80 .scope generate, "buffer_loop[1]" "buffer_loop[1]" 5 15, 5 15 0, S_0x13d6430;
 .timescale -9 -12;
P_0x13d6f70 .param/l "i" 0 5 15, +C4<01>;
S_0x13d7030 .scope module, "g2" "not_gate" 5 16, 5 3 0, S_0x13d6d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1407840 .functor NOT 1, L_0x1407910, C4<0>, C4<0>, C4<0>;
v0x13d7260_0 .net "a", 0 0, L_0x1407910;  1 drivers
v0x13d7340_0 .net "out", 0 0, L_0x1407840;  1 drivers
S_0x13d7460 .scope module, "g1" "not_gate" 5 14, 5 3 0, S_0x13d6430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1407a50 .functor NOT 1, L_0x14080c0, C4<0>, C4<0>, C4<0>;
v0x13d76a0_0 .net "a", 0 0, L_0x14080c0;  alias, 1 drivers
v0x13d7760_0 .net "out", 0 0, L_0x1407a50;  1 drivers
S_0x13d7880 .scope module, "g3" "not_gate" 5 19, 5 3 0, S_0x13d6430;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /OUTPUT 1 "out"
L_0x1407c90 .functor NOT 1, L_0x1407d00, C4<0>, C4<0>, C4<0>;
v0x13d7a90_0 .net "a", 0 0, L_0x1407d00;  1 drivers
v0x13d7b70_0 .net "out", 0 0, L_0x1407c90;  alias, 1 drivers
S_0x13d7f40 .scope module, "dff" "asyn_rstb_dff" 4 13, 6 2 0, S_0x13d61d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13d8210_0 .net "clk", 0 0, L_0x1407c90;  alias, 1 drivers
v0x13d8320_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13d83e0_0 .var "q", 0 0;
v0x13d8480_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x13d81b0/0 .event negedge, v0x138c770_0;
E_0x13d81b0/1 .event posedge, v0x13d7b70_0;
E_0x13d81b0 .event/or E_0x13d81b0/0, E_0x13d81b0/1;
S_0x13d85b0 .scope module, "dff_n" "asyn_rstb_dff_n" 4 14, 7 2 0, S_0x13d61d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13d8880_0 .net "clk", 0 0, L_0x1407c90;  alias, 1 drivers
v0x13d8940_0 .net "d", 0 0, v0x13f88b0_0;  alias, 1 drivers
v0x13d8a00_0 .var "q", 0 0;
v0x13d8ad0_0 .net "rstb", 0 0, v0x13f8310_0;  alias, 1 drivers
E_0x13d8820 .event negedge, v0x138c770_0, v0x13d7b70_0;
S_0x13d8c00 .scope module, "mux" "mux_2_1" 4 15, 8 2 0, S_0x13d61d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in_0"
    .port_info 1 /INPUT 1 "in_1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 1 "out"
v0x13d8ec0_0 .net "in_0", 0 0, L_0x1407f50;  1 drivers
v0x13d8fa0_0 .net "in_1", 0 0, L_0x1408020;  1 drivers
v0x13d9060_0 .var "out", 0 0;
v0x13d9130_0 .net "sel", 0 0, L_0x14080c0;  alias, 1 drivers
E_0x13d8e40 .event edge, v0x13d76a0_0, v0x13d8ec0_0, v0x13d8fa0_0;
S_0x13d97c0 .scope module, "t_buf" "tbuf" 2 27, 9 2 0, S_0x13d5950;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in"
    .port_info 1 /INPUT 1 "ctrl"
    .port_info 2 /OUTPUT 1 "out"
v0x13d9a60_0 .net "ctrl", 0 0, L_0x1408160;  1 drivers
v0x13d9b40_0 .net "in", 0 0, L_0x1408570;  1 drivers
v0x13d9c00_0 .var "out", 0 0;
E_0x13d99e0 .event edge, v0x13d9a60_0, v0x13d9b40_0;
S_0x13da450 .scope module, "ud_count" "u_d_bin_counter" 2 48, 10 48 0, S_0x13492d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "u_d"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "en"
    .port_info 4 /OUTPUT 16 "q"
L_0x13ff030 .functor NOT 1, v0x13f8270_0, C4<0>, C4<0>, C4<0>;
L_0x13ffd70 .functor AND 1, L_0x13fffe0, L_0x13ffcd0, C4<1>, C4<1>;
L_0x14000d0 .functor AND 1, L_0x13ffe30, L_0x1400290, C4<1>, C4<1>;
L_0x1400190 .functor OR 1, L_0x13ffd70, L_0x14000d0, C4<0>, C4<0>;
v0x13f6a00_0 .net *"_s161", 0 0, L_0x13fffe0;  1 drivers
v0x13f6b00_0 .net *"_s163", 0 0, L_0x13ffcd0;  1 drivers
v0x13f6be0_0 .net *"_s167", 0 0, L_0x1400290;  1 drivers
v0x13f6ca0_0 .net "a_o", 13 0, L_0x13ff4e0;  1 drivers
v0x13f6d80_0 .net "and1", 0 0, L_0x13ffd70;  1 drivers
v0x13f6e90_0 .net "and2", 0 0, L_0x14000d0;  1 drivers
v0x13f6f50_0 .net "b_in", 0 0, L_0x13ff030;  1 drivers
v0x13f6ff0_0 .net "b_o", 13 0, L_0x13feef0;  1 drivers
v0x13f70b0_0 .net "clk", 0 0, v0x13f8110_0;  1 drivers
v0x13f71e0_0 .net "en", 0 0, v0x13f8450_0;  1 drivers
v0x13f7280_0 .net "q", 15 0, L_0x14006b0;  alias, 1 drivers
v0x13f7360_0 .net "q_b14", 0 0, L_0x13ffe30;  1 drivers
v0x13f7430_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13f74d0_0 .net "t_o", 13 0, L_0x13ff750;  1 drivers
v0x13f7590_0 .net "t_o14", 0 0, L_0x1400190;  1 drivers
v0x13f7660_0 .net "u_d", 0 0, v0x13f8270_0;  1 drivers
L_0x13f8f40 .part L_0x13ff4e0, 0, 1;
L_0x13f9030 .part L_0x13ff750, 0, 1;
L_0x13f9120 .part L_0x13feef0, 0, 1;
L_0x13f96e0 .part L_0x13ff4e0, 1, 1;
L_0x13f9820 .part L_0x13ff750, 1, 1;
L_0x13f9960 .part L_0x13feef0, 1, 1;
L_0x13f9f50 .part L_0x13ff4e0, 2, 1;
L_0x13fa040 .part L_0x13ff750, 2, 1;
L_0x13fa180 .part L_0x13feef0, 2, 1;
L_0x13fa6e0 .part L_0x13ff4e0, 3, 1;
L_0x13fa860 .part L_0x13ff750, 3, 1;
L_0x13fa990 .part L_0x13feef0, 3, 1;
L_0x13faf20 .part L_0x13ff4e0, 4, 1;
L_0x13fb010 .part L_0x13ff750, 4, 1;
L_0x13fb180 .part L_0x13feef0, 4, 1;
L_0x13fb690 .part L_0x13ff4e0, 5, 1;
L_0x13fb810 .part L_0x13ff750, 5, 1;
L_0x13fb900 .part L_0x13feef0, 5, 1;
L_0x13fbe90 .part L_0x13ff4e0, 6, 1;
L_0x13fbf80 .part L_0x13ff750, 6, 1;
L_0x13fb9f0 .part L_0x13feef0, 6, 1;
L_0x13fc540 .part L_0x13ff4e0, 7, 1;
L_0x13fc020 .part L_0x13ff750, 7, 1;
L_0x13fc910 .part L_0x13feef0, 7, 1;
L_0x13fced0 .part L_0x13ff4e0, 8, 1;
L_0x13fcfc0 .part L_0x13ff750, 8, 1;
L_0x13fcac0 .part L_0x13feef0, 8, 1;
L_0x13fd650 .part L_0x13ff4e0, 9, 1;
L_0x13fd0b0 .part L_0x13ff750, 9, 1;
L_0x13fd880 .part L_0x13feef0, 9, 1;
L_0x13fde20 .part L_0x13ff4e0, 10, 1;
L_0x13fdf10 .part L_0x13ff750, 10, 1;
L_0x13fd970 .part L_0x13feef0, 10, 1;
L_0x13fe580 .part L_0x13ff4e0, 11, 1;
L_0x13fe000 .part L_0x13ff750, 11, 1;
L_0x13fe790 .part L_0x13feef0, 11, 1;
L_0x13fed10 .part L_0x13ff4e0, 12, 1;
L_0x13fee00 .part L_0x13ff750, 12, 1;
L_0x13fe880 .part L_0x13feef0, 12, 1;
LS_0x13ff4e0_0_0 .concat8 [ 1 1 1 1], L_0x13ff300, L_0x13f8cf0, L_0x13f94e0, L_0x13f9db0;
LS_0x13ff4e0_0_4 .concat8 [ 1 1 1 1], L_0x13fa540, L_0x13fad60, L_0x13fb4d0, L_0x13fbcf0;
LS_0x13ff4e0_0_8 .concat8 [ 1 1 1 1], L_0x13fc3a0, L_0x13fcd30, L_0x13fd4b0, L_0x13fdc80;
LS_0x13ff4e0_0_12 .concat8 [ 1 1 0 0], L_0x13fe3e0, L_0x13feb70;
L_0x13ff4e0 .concat8 [ 4 4 4 2], LS_0x13ff4e0_0_0, LS_0x13ff4e0_0_4, LS_0x13ff4e0_0_8, LS_0x13ff4e0_0_12;
LS_0x13feef0_0_0 .concat8 [ 1 1 1 1], L_0x13ff400, L_0x13f8d80, L_0x13f9550, L_0x13f9e20;
LS_0x13feef0_0_4 .concat8 [ 1 1 1 1], L_0x13fa5b0, L_0x13fadf0, L_0x13fb560, L_0x13fbd60;
LS_0x13feef0_0_8 .concat8 [ 1 1 1 1], L_0x13fc410, L_0x13fcda0, L_0x13fd520, L_0x13fdcf0;
LS_0x13feef0_0_12 .concat8 [ 1 1 0 0], L_0x13fe450, L_0x13febe0;
L_0x13feef0 .concat8 [ 4 4 4 2], LS_0x13feef0_0_0, LS_0x13feef0_0_4, LS_0x13feef0_0_8, LS_0x13feef0_0_12;
LS_0x13ff750_0_0 .concat8 [ 1 1 1 1], L_0x13ff470, L_0x13f8e50, L_0x13f95f0, L_0x13f9e90;
LS_0x13ff750_0_4 .concat8 [ 1 1 1 1], L_0x13fa620, L_0x13fae60, L_0x13fb5d0, L_0x13fbdd0;
LS_0x13ff750_0_8 .concat8 [ 1 1 1 1], L_0x13fc480, L_0x13fce10, L_0x13fd590, L_0x13fdd60;
LS_0x13ff750_0_12 .concat8 [ 1 1 0 0], L_0x13fe4c0, L_0x13fec50;
L_0x13ff750 .concat8 [ 4 4 4 2], LS_0x13ff750_0_0, LS_0x13ff750_0_4, LS_0x13ff750_0_8, LS_0x13ff750_0_12;
L_0x13ffef0 .part L_0x13ff750, 13, 1;
L_0x13fffe0 .part L_0x14006b0, 14, 1;
L_0x13ffcd0 .part L_0x13ff4e0, 13, 1;
L_0x1400290 .part L_0x13feef0, 13, 1;
LS_0x14006b0_0_0 .concat8 [ 1 1 1 1], v0x13f4000_0, v0x13db3e0_0, v0x13dd230_0, v0x13df1a0_0;
LS_0x14006b0_0_4 .concat8 [ 1 1 1 1], v0x13e1040_0, v0x13e2e60_0, v0x13e4ca0_0, v0x13e6ba0_0;
LS_0x14006b0_0_8 .concat8 [ 1 1 1 1], v0x13e8bd0_0, v0x13eaa10_0, v0x13ec890_0, v0x13ee690_0;
LS_0x14006b0_0_12 .concat8 [ 1 1 1 1], v0x13f06a0_0, v0x13f24a0_0, v0x13f62d0_0, v0x13f5620_0;
L_0x14006b0 .concat8 [ 4 4 4 4], LS_0x14006b0_0_0, LS_0x14006b0_0_4, LS_0x14006b0_0_8, LS_0x14006b0_0_12;
S_0x13da6d0 .scope generate, "bin_counter[0]" "bin_counter[0]" 10 56, 10 56 0, S_0x13da450;
 .timescale -9 -12;
P_0x13da8c0 .param/l "i" 0 10 56, +C4<00>;
S_0x13da9a0 .scope module, "cc" "counter_cell" 10 57, 10 36 0, S_0x13da6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x13f7f60 .functor AND 1, L_0x13f9030, v0x13f8450_0, C4<1>, C4<1>;
L_0x13f8cf0 .functor AND 1, L_0x13f8f40, v0x13db3e0_0, C4<1>, C4<1>;
L_0x13f8d80 .functor AND 1, L_0x13f8ba0, L_0x13f9120, C4<1>, C4<1>;
L_0x13f8e50 .functor OR 1, L_0x13f8cf0, L_0x13f8d80, C4<0>, C4<0>;
v0x13dbb20_0 .net "a", 0 0, L_0x13f8f40;  1 drivers
v0x13dbc00_0 .net "a_o", 0 0, L_0x13f8cf0;  1 drivers
v0x13dbcc0_0 .net "and_t", 0 0, L_0x13f7f60;  1 drivers
v0x13dbd90_0 .net "b", 0 0, L_0x13f9120;  1 drivers
v0x13dbe30_0 .net "b_o", 0 0, L_0x13f8d80;  1 drivers
v0x13dbf20_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13dc010_0 .net "en", 0 0, v0x13f8450_0;  alias, 1 drivers
v0x13dc0d0_0 .net "q", 0 0, v0x13db3e0_0;  1 drivers
v0x13dc1c0_0 .net "q_b", 0 0, L_0x13f8ba0;  1 drivers
v0x13dc2f0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13dc390_0 .net "t", 0 0, L_0x13f9030;  1 drivers
v0x13dc430_0 .net "t_o", 0 0, L_0x13f8e50;  1 drivers
S_0x13dacd0 .scope module, "tff1" "asyn_rstb_tff" 10 41, 11 3 0, S_0x13da9a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x13f8ae0 .functor XOR 1, v0x13db3e0_0, L_0x13f7f60, C4<0>, C4<0>;
L_0x13f8ba0 .functor NOT 1, v0x13db3e0_0, C4<0>, C4<0>, C4<0>;
v0x13db600_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13db6c0_0 .net "d", 0 0, L_0x13f8ae0;  1 drivers
v0x13db790_0 .net "q", 0 0, v0x13db3e0_0;  alias, 1 drivers
v0x13db890_0 .net "q_b", 0 0, L_0x13f8ba0;  alias, 1 drivers
v0x13db930_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13dba20_0 .net "t", 0 0, L_0x13f7f60;  alias, 1 drivers
S_0x13daf70 .scope module, "dfrtp_1" "asyn_rstb_dff" 11 6, 6 2 0, S_0x13dacd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13db240_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13db320_0 .net "d", 0 0, L_0x13f8ae0;  alias, 1 drivers
v0x13db3e0_0 .var "q", 0 0;
v0x13db4b0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
E_0x13db1e0/0 .event negedge, v0x1356cc0_0;
E_0x13db1e0/1 .event posedge, v0x13db240_0;
E_0x13db1e0 .event/or E_0x13db1e0/0, E_0x13db1e0/1;
S_0x13dc690 .scope generate, "bin_counter[1]" "bin_counter[1]" 10 56, 10 56 0, S_0x13da450;
 .timescale -9 -12;
P_0x13dc850 .param/l "i" 0 10 56, +C4<01>;
S_0x13dc910 .scope module, "cc" "counter_cell" 10 57, 10 36 0, S_0x13dc690;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x13f9210 .functor AND 1, L_0x13f9820, v0x13f8450_0, C4<1>, C4<1>;
L_0x13f94e0 .functor AND 1, L_0x13f96e0, v0x13dd230_0, C4<1>, C4<1>;
L_0x13f9550 .functor AND 1, L_0x13f9390, L_0x13f9960, C4<1>, C4<1>;
L_0x13f95f0 .functor OR 1, L_0x13f94e0, L_0x13f9550, C4<0>, C4<0>;
v0x13ddab0_0 .net "a", 0 0, L_0x13f96e0;  1 drivers
v0x13ddb90_0 .net "a_o", 0 0, L_0x13f94e0;  1 drivers
v0x13ddc50_0 .net "and_t", 0 0, L_0x13f9210;  1 drivers
v0x13ddd20_0 .net "b", 0 0, L_0x13f9960;  1 drivers
v0x13dddc0_0 .net "b_o", 0 0, L_0x13f9550;  1 drivers
v0x13ddeb0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13ddf50_0 .net "en", 0 0, v0x13f8450_0;  alias, 1 drivers
v0x13ddff0_0 .net "q", 0 0, v0x13dd230_0;  1 drivers
v0x13de0e0_0 .net "q_b", 0 0, L_0x13f9390;  1 drivers
v0x13de210_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13de2b0_0 .net "t", 0 0, L_0x13f9820;  1 drivers
v0x13de350_0 .net "t_o", 0 0, L_0x13f95f0;  1 drivers
S_0x13dcbe0 .scope module, "tff1" "asyn_rstb_tff" 10 41, 11 3 0, S_0x13dc910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x13f92d0 .functor XOR 1, v0x13dd230_0, L_0x13f9210, C4<0>, C4<0>;
L_0x13f9390 .functor NOT 1, v0x13dd230_0, C4<0>, C4<0>, C4<0>;
v0x13dd450_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13dd5a0_0 .net "d", 0 0, L_0x13f92d0;  1 drivers
v0x13dd660_0 .net "q", 0 0, v0x13dd230_0;  alias, 1 drivers
v0x13dd760_0 .net "q_b", 0 0, L_0x13f9390;  alias, 1 drivers
v0x13dd800_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13cd610_0 .net "t", 0 0, L_0x13f9210;  alias, 1 drivers
S_0x13dce50 .scope module, "dfrtp_1" "asyn_rstb_dff" 11 6, 6 2 0, S_0x13dcbe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13dd0b0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13dd170_0 .net "d", 0 0, L_0x13f92d0;  alias, 1 drivers
v0x13dd230_0 .var "q", 0 0;
v0x13dd300_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13de590 .scope generate, "bin_counter[2]" "bin_counter[2]" 10 56, 10 56 0, S_0x13da450;
 .timescale -9 -12;
P_0x13de780 .param/l "i" 0 10 56, +C4<010>;
S_0x13de820 .scope module, "cc" "counter_cell" 10 57, 10 36 0, S_0x13de590;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x13f9ae0 .functor AND 1, L_0x13fa040, v0x13f8450_0, C4<1>, C4<1>;
L_0x13f9db0 .functor AND 1, L_0x13f9f50, v0x13df1a0_0, C4<1>, C4<1>;
L_0x13f9e20 .functor AND 1, L_0x13f9c60, L_0x13fa180, C4<1>, C4<1>;
L_0x13f9e90 .functor OR 1, L_0x13f9db0, L_0x13f9e20, C4<0>, C4<0>;
v0x13df8d0_0 .net "a", 0 0, L_0x13f9f50;  1 drivers
v0x13df9b0_0 .net "a_o", 0 0, L_0x13f9db0;  1 drivers
v0x13dfa70_0 .net "and_t", 0 0, L_0x13f9ae0;  1 drivers
v0x13dfb40_0 .net "b", 0 0, L_0x13fa180;  1 drivers
v0x13dfbe0_0 .net "b_o", 0 0, L_0x13f9e20;  1 drivers
v0x13dfcd0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13dfe80_0 .net "en", 0 0, v0x13f8450_0;  alias, 1 drivers
v0x13dff20_0 .net "q", 0 0, v0x13df1a0_0;  1 drivers
v0x13e0010_0 .net "q_b", 0 0, L_0x13f9c60;  1 drivers
v0x13e0140_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13e01e0_0 .net "t", 0 0, L_0x13fa040;  1 drivers
v0x13e0280_0 .net "t_o", 0 0, L_0x13f9e90;  1 drivers
S_0x13deaf0 .scope module, "tff1" "asyn_rstb_tff" 10 41, 11 3 0, S_0x13de820;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x13f9ba0 .functor XOR 1, v0x13df1a0_0, L_0x13f9ae0, C4<0>, C4<0>;
L_0x13f9c60 .functor NOT 1, v0x13df1a0_0, C4<0>, C4<0>, C4<0>;
v0x13df3c0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13df480_0 .net "d", 0 0, L_0x13f9ba0;  1 drivers
v0x13df540_0 .net "q", 0 0, v0x13df1a0_0;  alias, 1 drivers
v0x13df640_0 .net "q_b", 0 0, L_0x13f9c60;  alias, 1 drivers
v0x13df6e0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13df7d0_0 .net "t", 0 0, L_0x13f9ae0;  alias, 1 drivers
S_0x13ded90 .scope module, "dfrtp_1" "asyn_rstb_dff" 11 6, 6 2 0, S_0x13deaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13df020_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13df0e0_0 .net "d", 0 0, L_0x13f9ba0;  alias, 1 drivers
v0x13df1a0_0 .var "q", 0 0;
v0x13df270_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13e04a0 .scope generate, "bin_counter[3]" "bin_counter[3]" 10 56, 10 56 0, S_0x13da450;
 .timescale -9 -12;
P_0x13e0660 .param/l "i" 0 10 56, +C4<011>;
S_0x13e0720 .scope module, "cc" "counter_cell" 10 57, 10 36 0, S_0x13e04a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x13fa270 .functor AND 1, L_0x13fa860, v0x13f8450_0, C4<1>, C4<1>;
L_0x13fa540 .functor AND 1, L_0x13fa6e0, v0x13e1040_0, C4<1>, C4<1>;
L_0x13fa5b0 .functor AND 1, L_0x13fa3f0, L_0x13fa990, C4<1>, C4<1>;
L_0x13fa620 .functor OR 1, L_0x13fa540, L_0x13fa5b0, C4<0>, C4<0>;
v0x13e1770_0 .net "a", 0 0, L_0x13fa6e0;  1 drivers
v0x13e1850_0 .net "a_o", 0 0, L_0x13fa540;  1 drivers
v0x13e1910_0 .net "and_t", 0 0, L_0x13fa270;  1 drivers
v0x13e19e0_0 .net "b", 0 0, L_0x13fa990;  1 drivers
v0x13e1a80_0 .net "b_o", 0 0, L_0x13fa5b0;  1 drivers
v0x13e1b70_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13e1c10_0 .net "en", 0 0, v0x13f8450_0;  alias, 1 drivers
v0x13e1cb0_0 .net "q", 0 0, v0x13e1040_0;  1 drivers
v0x13e1da0_0 .net "q_b", 0 0, L_0x13fa3f0;  1 drivers
v0x13e1ed0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13e1f70_0 .net "t", 0 0, L_0x13fa860;  1 drivers
v0x13e2010_0 .net "t_o", 0 0, L_0x13fa620;  1 drivers
S_0x13e09f0 .scope module, "tff1" "asyn_rstb_tff" 10 41, 11 3 0, S_0x13e0720;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x13fa330 .functor XOR 1, v0x13e1040_0, L_0x13fa270, C4<0>, C4<0>;
L_0x13fa3f0 .functor NOT 1, v0x13e1040_0, C4<0>, C4<0>, C4<0>;
v0x13e1260_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13e1320_0 .net "d", 0 0, L_0x13fa330;  1 drivers
v0x13e13e0_0 .net "q", 0 0, v0x13e1040_0;  alias, 1 drivers
v0x13e14e0_0 .net "q_b", 0 0, L_0x13fa3f0;  alias, 1 drivers
v0x13e1580_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13e1670_0 .net "t", 0 0, L_0x13fa270;  alias, 1 drivers
S_0x13e0c60 .scope module, "dfrtp_1" "asyn_rstb_dff" 11 6, 6 2 0, S_0x13e09f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13e0ec0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13e0f80_0 .net "d", 0 0, L_0x13fa330;  alias, 1 drivers
v0x13e1040_0 .var "q", 0 0;
v0x13e1110_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13e2270 .scope generate, "bin_counter[4]" "bin_counter[4]" 10 56, 10 56 0, S_0x13da450;
 .timescale -9 -12;
P_0x13e2480 .param/l "i" 0 10 56, +C4<0100>;
S_0x13e2540 .scope module, "cc" "counter_cell" 10 57, 10 36 0, S_0x13e2270;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x13fab30 .functor AND 1, L_0x13fb010, v0x13f8450_0, C4<1>, C4<1>;
L_0x13fad60 .functor AND 1, L_0x13faf20, v0x13e2e60_0, C4<1>, C4<1>;
L_0x13fadf0 .functor AND 1, L_0x13fac10, L_0x13fb180, C4<1>, C4<1>;
L_0x13fae60 .functor OR 1, L_0x13fad60, L_0x13fadf0, C4<0>, C4<0>;
v0x13e3590_0 .net "a", 0 0, L_0x13faf20;  1 drivers
v0x13e3670_0 .net "a_o", 0 0, L_0x13fad60;  1 drivers
v0x13e3730_0 .net "and_t", 0 0, L_0x13fab30;  1 drivers
v0x13e3800_0 .net "b", 0 0, L_0x13fb180;  1 drivers
v0x13e38a0_0 .net "b_o", 0 0, L_0x13fadf0;  1 drivers
v0x13e3990_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13e3a30_0 .net "en", 0 0, v0x13f8450_0;  alias, 1 drivers
v0x13e3b60_0 .net "q", 0 0, v0x13e2e60_0;  1 drivers
v0x13e3c00_0 .net "q_b", 0 0, L_0x13fac10;  1 drivers
v0x13e3d30_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13e3dd0_0 .net "t", 0 0, L_0x13fb010;  1 drivers
v0x13e3e70_0 .net "t_o", 0 0, L_0x13fae60;  1 drivers
S_0x13e2810 .scope module, "tff1" "asyn_rstb_tff" 10 41, 11 3 0, S_0x13e2540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x13faba0 .functor XOR 1, v0x13e2e60_0, L_0x13fab30, C4<0>, C4<0>;
L_0x13fac10 .functor NOT 1, v0x13e2e60_0, C4<0>, C4<0>, C4<0>;
v0x13e3080_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13e3140_0 .net "d", 0 0, L_0x13faba0;  1 drivers
v0x13e3200_0 .net "q", 0 0, v0x13e2e60_0;  alias, 1 drivers
v0x13e3300_0 .net "q_b", 0 0, L_0x13fac10;  alias, 1 drivers
v0x13e33a0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13e3490_0 .net "t", 0 0, L_0x13fab30;  alias, 1 drivers
S_0x13e2a80 .scope module, "dfrtp_1" "asyn_rstb_dff" 11 6, 6 2 0, S_0x13e2810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13e2ce0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13e2da0_0 .net "d", 0 0, L_0x13faba0;  alias, 1 drivers
v0x13e2e60_0 .var "q", 0 0;
v0x13e2f30_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13e40d0 .scope generate, "bin_counter[5]" "bin_counter[5]" 10 56, 10 56 0, S_0x13da450;
 .timescale -9 -12;
P_0x13e4290 .param/l "i" 0 10 56, +C4<0101>;
S_0x13e4350 .scope module, "cc" "counter_cell" 10 57, 10 36 0, S_0x13e40d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x13faac0 .functor AND 1, L_0x13fb810, v0x13f8450_0, C4<1>, C4<1>;
L_0x13fb4d0 .functor AND 1, L_0x13fb690, v0x13e4ca0_0, C4<1>, C4<1>;
L_0x13fb560 .functor AND 1, L_0x13fb380, L_0x13fb900, C4<1>, C4<1>;
L_0x13fb5d0 .functor OR 1, L_0x13fb4d0, L_0x13fb560, C4<0>, C4<0>;
v0x13e54d0_0 .net "a", 0 0, L_0x13fb690;  1 drivers
v0x13e55b0_0 .net "a_o", 0 0, L_0x13fb4d0;  1 drivers
v0x13e5670_0 .net "and_t", 0 0, L_0x13faac0;  1 drivers
v0x13e5740_0 .net "b", 0 0, L_0x13fb900;  1 drivers
v0x13e57e0_0 .net "b_o", 0 0, L_0x13fb560;  1 drivers
v0x13e58d0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13e5970_0 .net "en", 0 0, v0x13f8450_0;  alias, 1 drivers
v0x13e5a10_0 .net "q", 0 0, v0x13e4ca0_0;  1 drivers
v0x13e5b00_0 .net "q_b", 0 0, L_0x13fb380;  1 drivers
v0x13e5c30_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13e5cd0_0 .net "t", 0 0, L_0x13fb810;  1 drivers
v0x13e5d70_0 .net "t_o", 0 0, L_0x13fb5d0;  1 drivers
S_0x13e4620 .scope module, "tff1" "asyn_rstb_tff" 10 41, 11 3 0, S_0x13e4350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x13fb2c0 .functor XOR 1, v0x13e4ca0_0, L_0x13faac0, C4<0>, C4<0>;
L_0x13fb380 .functor NOT 1, v0x13e4ca0_0, C4<0>, C4<0>, C4<0>;
v0x13e4ec0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13dfd70_0 .net "d", 0 0, L_0x13fb2c0;  1 drivers
v0x13e5190_0 .net "q", 0 0, v0x13e4ca0_0;  alias, 1 drivers
v0x13e5260_0 .net "q_b", 0 0, L_0x13fb380;  alias, 1 drivers
v0x13e5300_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13e53f0_0 .net "t", 0 0, L_0x13faac0;  alias, 1 drivers
S_0x13e4890 .scope module, "dfrtp_1" "asyn_rstb_dff" 11 6, 6 2 0, S_0x13e4620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13e4b20_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13e4be0_0 .net "d", 0 0, L_0x13fb2c0;  alias, 1 drivers
v0x13e4ca0_0 .var "q", 0 0;
v0x13e4d70_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13e5fd0 .scope generate, "bin_counter[6]" "bin_counter[6]" 10 56, 10 56 0, S_0x13da450;
 .timescale -9 -12;
P_0x13e6190 .param/l "i" 0 10 56, +C4<0110>;
S_0x13e6250 .scope module, "cc" "counter_cell" 10 57, 10 36 0, S_0x13e5fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x13fb780 .functor AND 1, L_0x13fbf80, v0x13f8450_0, C4<1>, C4<1>;
L_0x13fbcf0 .functor AND 1, L_0x13fbe90, v0x13e6ba0_0, C4<1>, C4<1>;
L_0x13fbd60 .functor AND 1, L_0x13fbba0, L_0x13fb9f0, C4<1>, C4<1>;
L_0x13fbdd0 .functor OR 1, L_0x13fbcf0, L_0x13fbd60, C4<0>, C4<0>;
v0x13e72d0_0 .net "a", 0 0, L_0x13fbe90;  1 drivers
v0x13e73b0_0 .net "a_o", 0 0, L_0x13fbcf0;  1 drivers
v0x13e7470_0 .net "and_t", 0 0, L_0x13fb780;  1 drivers
v0x13e7540_0 .net "b", 0 0, L_0x13fb9f0;  1 drivers
v0x13e75e0_0 .net "b_o", 0 0, L_0x13fbd60;  1 drivers
v0x13e76d0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13e7770_0 .net "en", 0 0, v0x13f8450_0;  alias, 1 drivers
v0x13e7810_0 .net "q", 0 0, v0x13e6ba0_0;  1 drivers
v0x13e7900_0 .net "q_b", 0 0, L_0x13fbba0;  1 drivers
v0x13e7a30_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13dd8a0_0 .net "t", 0 0, L_0x13fbf80;  1 drivers
v0x13dd940_0 .net "t_o", 0 0, L_0x13fbdd0;  1 drivers
S_0x13e6520 .scope module, "tff1" "asyn_rstb_tff" 10 41, 11 3 0, S_0x13e6250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x13fbae0 .functor XOR 1, v0x13e6ba0_0, L_0x13fb780, C4<0>, C4<0>;
L_0x13fbba0 .functor NOT 1, v0x13e6ba0_0, C4<0>, C4<0>, C4<0>;
v0x13e6dc0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13e6e80_0 .net "d", 0 0, L_0x13fbae0;  1 drivers
v0x13e6f40_0 .net "q", 0 0, v0x13e6ba0_0;  alias, 1 drivers
v0x13e7040_0 .net "q_b", 0 0, L_0x13fbba0;  alias, 1 drivers
v0x13e70e0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13e71d0_0 .net "t", 0 0, L_0x13fb780;  alias, 1 drivers
S_0x13e6790 .scope module, "dfrtp_1" "asyn_rstb_dff" 11 6, 6 2 0, S_0x13e6520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13e6a20_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13e6ae0_0 .net "d", 0 0, L_0x13fbae0;  alias, 1 drivers
v0x13e6ba0_0 .var "q", 0 0;
v0x13e6c70_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13e7f80 .scope generate, "bin_counter[7]" "bin_counter[7]" 10 56, 10 56 0, S_0x13da450;
 .timescale -9 -12;
P_0x13e8190 .param/l "i" 0 10 56, +C4<0111>;
S_0x13e8250 .scope module, "cc" "counter_cell" 10 57, 10 36 0, S_0x13e7f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x13fc0d0 .functor AND 1, L_0x13fc020, v0x13f8450_0, C4<1>, C4<1>;
L_0x13fc3a0 .functor AND 1, L_0x13fc540, v0x13e8bd0_0, C4<1>, C4<1>;
L_0x13fc410 .functor AND 1, L_0x13fc250, L_0x13fc910, C4<1>, C4<1>;
L_0x13fc480 .functor OR 1, L_0x13fc3a0, L_0x13fc410, C4<0>, C4<0>;
v0x13e9300_0 .net "a", 0 0, L_0x13fc540;  1 drivers
v0x13e93e0_0 .net "a_o", 0 0, L_0x13fc3a0;  1 drivers
v0x13e94a0_0 .net "and_t", 0 0, L_0x13fc0d0;  1 drivers
v0x13e9570_0 .net "b", 0 0, L_0x13fc910;  1 drivers
v0x13e9610_0 .net "b_o", 0 0, L_0x13fc410;  1 drivers
v0x13e9700_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13e97a0_0 .net "en", 0 0, v0x13f8450_0;  alias, 1 drivers
v0x13e9840_0 .net "q", 0 0, v0x13e8bd0_0;  1 drivers
v0x13e9930_0 .net "q_b", 0 0, L_0x13fc250;  1 drivers
v0x13e9a60_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13e9b00_0 .net "t", 0 0, L_0x13fc020;  1 drivers
v0x13e9ba0_0 .net "t_o", 0 0, L_0x13fc480;  1 drivers
S_0x13e8520 .scope module, "tff1" "asyn_rstb_tff" 10 41, 11 3 0, S_0x13e8250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x13fc190 .functor XOR 1, v0x13e8bd0_0, L_0x13fc0d0, C4<0>, C4<0>;
L_0x13fc250 .functor NOT 1, v0x13e8bd0_0, C4<0>, C4<0>, C4<0>;
v0x13e8df0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13e8eb0_0 .net "d", 0 0, L_0x13fc190;  1 drivers
v0x13e8f70_0 .net "q", 0 0, v0x13e8bd0_0;  alias, 1 drivers
v0x13e9070_0 .net "q_b", 0 0, L_0x13fc250;  alias, 1 drivers
v0x13e9110_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13e9200_0 .net "t", 0 0, L_0x13fc0d0;  alias, 1 drivers
S_0x13e87c0 .scope module, "dfrtp_1" "asyn_rstb_dff" 11 6, 6 2 0, S_0x13e8520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13e8a50_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13e8b10_0 .net "d", 0 0, L_0x13fc190;  alias, 1 drivers
v0x13e8bd0_0 .var "q", 0 0;
v0x13e8ca0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13e9e00 .scope generate, "bin_counter[8]" "bin_counter[8]" 10 56, 10 56 0, S_0x13da450;
 .timescale -9 -12;
P_0x13e2430 .param/l "i" 0 10 56, +C4<01000>;
S_0x13ea0c0 .scope module, "cc" "counter_cell" 10 57, 10 36 0, S_0x13e9e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x13faa30 .functor AND 1, L_0x13fcfc0, v0x13f8450_0, C4<1>, C4<1>;
L_0x13fcd30 .functor AND 1, L_0x13fced0, v0x13eaa10_0, C4<1>, C4<1>;
L_0x13fcda0 .functor AND 1, L_0x13fcbe0, L_0x13fcac0, C4<1>, C4<1>;
L_0x13fce10 .functor OR 1, L_0x13fcd30, L_0x13fcda0, C4<0>, C4<0>;
v0x13eb140_0 .net "a", 0 0, L_0x13fced0;  1 drivers
v0x13eb220_0 .net "a_o", 0 0, L_0x13fcd30;  1 drivers
v0x13eb2e0_0 .net "and_t", 0 0, L_0x13faa30;  1 drivers
v0x13eb3b0_0 .net "b", 0 0, L_0x13fcac0;  1 drivers
v0x13eb450_0 .net "b_o", 0 0, L_0x13fcda0;  1 drivers
v0x13eb540_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13eb5e0_0 .net "en", 0 0, v0x13f8450_0;  alias, 1 drivers
v0x13eb790_0 .net "q", 0 0, v0x13eaa10_0;  1 drivers
v0x13eb830_0 .net "q_b", 0 0, L_0x13fcbe0;  1 drivers
v0x13eb960_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13eba00_0 .net "t", 0 0, L_0x13fcfc0;  1 drivers
v0x13ebaa0_0 .net "t_o", 0 0, L_0x13fce10;  1 drivers
S_0x13ea390 .scope module, "tff1" "asyn_rstb_tff" 10 41, 11 3 0, S_0x13ea0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x13fc790 .functor XOR 1, v0x13eaa10_0, L_0x13faa30, C4<0>, C4<0>;
L_0x13fcbe0 .functor NOT 1, v0x13eaa10_0, C4<0>, C4<0>, C4<0>;
v0x13eac30_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13eacf0_0 .net "d", 0 0, L_0x13fc790;  1 drivers
v0x13eadb0_0 .net "q", 0 0, v0x13eaa10_0;  alias, 1 drivers
v0x13eaeb0_0 .net "q_b", 0 0, L_0x13fcbe0;  alias, 1 drivers
v0x13eaf50_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13eb040_0 .net "t", 0 0, L_0x13faa30;  alias, 1 drivers
S_0x13ea600 .scope module, "dfrtp_1" "asyn_rstb_dff" 11 6, 6 2 0, S_0x13ea390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13ea890_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13ea950_0 .net "d", 0 0, L_0x13fc790;  alias, 1 drivers
v0x13eaa10_0 .var "q", 0 0;
v0x13eaae0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13ebcc0 .scope generate, "bin_counter[9]" "bin_counter[9]" 10 56, 10 56 0, S_0x13da450;
 .timescale -9 -12;
P_0x13ebe80 .param/l "i" 0 10 56, +C4<01001>;
S_0x13ebf40 .scope module, "cc" "counter_cell" 10 57, 10 36 0, S_0x13ebcc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x13fd1e0 .functor AND 1, L_0x13fd0b0, v0x13f8450_0, C4<1>, C4<1>;
L_0x13fd4b0 .functor AND 1, L_0x13fd650, v0x13ec890_0, C4<1>, C4<1>;
L_0x13fd520 .functor AND 1, L_0x13fd360, L_0x13fd880, C4<1>, C4<1>;
L_0x13fd590 .functor OR 1, L_0x13fd4b0, L_0x13fd520, C4<0>, C4<0>;
v0x13ecfc0_0 .net "a", 0 0, L_0x13fd650;  1 drivers
v0x13ed0a0_0 .net "a_o", 0 0, L_0x13fd4b0;  1 drivers
v0x13ed160_0 .net "and_t", 0 0, L_0x13fd1e0;  1 drivers
v0x13ed230_0 .net "b", 0 0, L_0x13fd880;  1 drivers
v0x13ed2d0_0 .net "b_o", 0 0, L_0x13fd520;  1 drivers
v0x13ed3c0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13ed460_0 .net "en", 0 0, v0x13f8450_0;  alias, 1 drivers
v0x13ed500_0 .net "q", 0 0, v0x13ec890_0;  1 drivers
v0x13ed5f0_0 .net "q_b", 0 0, L_0x13fd360;  1 drivers
v0x13ed720_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13ed7c0_0 .net "t", 0 0, L_0x13fd0b0;  1 drivers
v0x13ed860_0 .net "t_o", 0 0, L_0x13fd590;  1 drivers
S_0x13ec210 .scope module, "tff1" "asyn_rstb_tff" 10 41, 11 3 0, S_0x13ebf40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x13fd2a0 .functor XOR 1, v0x13ec890_0, L_0x13fd1e0, C4<0>, C4<0>;
L_0x13fd360 .functor NOT 1, v0x13ec890_0, C4<0>, C4<0>, C4<0>;
v0x13ecab0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13ecb70_0 .net "d", 0 0, L_0x13fd2a0;  1 drivers
v0x13ecc30_0 .net "q", 0 0, v0x13ec890_0;  alias, 1 drivers
v0x13ecd30_0 .net "q_b", 0 0, L_0x13fd360;  alias, 1 drivers
v0x13ecdd0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13ecec0_0 .net "t", 0 0, L_0x13fd1e0;  alias, 1 drivers
S_0x13ec480 .scope module, "dfrtp_1" "asyn_rstb_dff" 11 6, 6 2 0, S_0x13ec210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13ec710_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13ec7d0_0 .net "d", 0 0, L_0x13fd2a0;  alias, 1 drivers
v0x13ec890_0 .var "q", 0 0;
v0x13ec960_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13edac0 .scope generate, "bin_counter[10]" "bin_counter[10]" 10 56, 10 56 0, S_0x13da450;
 .timescale -9 -12;
P_0x13edc80 .param/l "i" 0 10 56, +C4<01010>;
S_0x13edd40 .scope module, "cc" "counter_cell" 10 57, 10 36 0, S_0x13edac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x13fd740 .functor AND 1, L_0x13fdf10, v0x13f8450_0, C4<1>, C4<1>;
L_0x13fdc80 .functor AND 1, L_0x13fde20, v0x13ee690_0, C4<1>, C4<1>;
L_0x13fdcf0 .functor AND 1, L_0x13fdb30, L_0x13fd970, C4<1>, C4<1>;
L_0x13fdd60 .functor OR 1, L_0x13fdc80, L_0x13fdcf0, C4<0>, C4<0>;
v0x13eedc0_0 .net "a", 0 0, L_0x13fde20;  1 drivers
v0x13eeea0_0 .net "a_o", 0 0, L_0x13fdc80;  1 drivers
v0x13eef60_0 .net "and_t", 0 0, L_0x13fd740;  1 drivers
v0x13ef030_0 .net "b", 0 0, L_0x13fd970;  1 drivers
v0x13ef0d0_0 .net "b_o", 0 0, L_0x13fdcf0;  1 drivers
v0x13ef1c0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13e4f80_0 .net "en", 0 0, v0x13f8450_0;  alias, 1 drivers
v0x13e5020_0 .net "q", 0 0, v0x13ee690_0;  1 drivers
v0x13ef670_0 .net "q_b", 0 0, L_0x13fdb30;  1 drivers
v0x13ef7a0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13ef840_0 .net "t", 0 0, L_0x13fdf10;  1 drivers
v0x13ef8e0_0 .net "t_o", 0 0, L_0x13fdd60;  1 drivers
S_0x13ee010 .scope module, "tff1" "asyn_rstb_tff" 10 41, 11 3 0, S_0x13edd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x13fda70 .functor XOR 1, v0x13ee690_0, L_0x13fd740, C4<0>, C4<0>;
L_0x13fdb30 .functor NOT 1, v0x13ee690_0, C4<0>, C4<0>, C4<0>;
v0x13ee8b0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13ee970_0 .net "d", 0 0, L_0x13fda70;  1 drivers
v0x13eea30_0 .net "q", 0 0, v0x13ee690_0;  alias, 1 drivers
v0x13eeb30_0 .net "q_b", 0 0, L_0x13fdb30;  alias, 1 drivers
v0x13eebd0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13eecc0_0 .net "t", 0 0, L_0x13fd740;  alias, 1 drivers
S_0x13ee280 .scope module, "dfrtp_1" "asyn_rstb_dff" 11 6, 6 2 0, S_0x13ee010;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13ee510_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13ee5d0_0 .net "d", 0 0, L_0x13fda70;  alias, 1 drivers
v0x13ee690_0 .var "q", 0 0;
v0x13ee760_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13efaa0 .scope generate, "bin_counter[11]" "bin_counter[11]" 10 56, 10 56 0, S_0x13da450;
 .timescale -9 -12;
P_0x13efc60 .param/l "i" 0 10 56, +C4<01011>;
S_0x13efd20 .scope module, "cc" "counter_cell" 10 57, 10 36 0, S_0x13efaa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x13fe110 .functor AND 1, L_0x13fe000, v0x13f8450_0, C4<1>, C4<1>;
L_0x13fe3e0 .functor AND 1, L_0x13fe580, v0x13f06a0_0, C4<1>, C4<1>;
L_0x13fe450 .functor AND 1, L_0x13fe290, L_0x13fe790, C4<1>, C4<1>;
L_0x13fe4c0 .functor OR 1, L_0x13fe3e0, L_0x13fe450, C4<0>, C4<0>;
v0x13f0dd0_0 .net "a", 0 0, L_0x13fe580;  1 drivers
v0x13f0eb0_0 .net "a_o", 0 0, L_0x13fe3e0;  1 drivers
v0x13f0f70_0 .net "and_t", 0 0, L_0x13fe110;  1 drivers
v0x13f1040_0 .net "b", 0 0, L_0x13fe790;  1 drivers
v0x13f10e0_0 .net "b_o", 0 0, L_0x13fe450;  1 drivers
v0x13f11d0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13f1270_0 .net "en", 0 0, v0x13f8450_0;  alias, 1 drivers
v0x13f1310_0 .net "q", 0 0, v0x13f06a0_0;  1 drivers
v0x13f1400_0 .net "q_b", 0 0, L_0x13fe290;  1 drivers
v0x13f1530_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13f15d0_0 .net "t", 0 0, L_0x13fe000;  1 drivers
v0x13f1670_0 .net "t_o", 0 0, L_0x13fe4c0;  1 drivers
S_0x13efff0 .scope module, "tff1" "asyn_rstb_tff" 10 41, 11 3 0, S_0x13efd20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x13fe1d0 .functor XOR 1, v0x13f06a0_0, L_0x13fe110, C4<0>, C4<0>;
L_0x13fe290 .functor NOT 1, v0x13f06a0_0, C4<0>, C4<0>, C4<0>;
v0x13f08c0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13f0980_0 .net "d", 0 0, L_0x13fe1d0;  1 drivers
v0x13f0a40_0 .net "q", 0 0, v0x13f06a0_0;  alias, 1 drivers
v0x13f0b40_0 .net "q_b", 0 0, L_0x13fe290;  alias, 1 drivers
v0x13f0be0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13f0cd0_0 .net "t", 0 0, L_0x13fe110;  alias, 1 drivers
S_0x13f0290 .scope module, "dfrtp_1" "asyn_rstb_dff" 11 6, 6 2 0, S_0x13efff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13f0520_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13f05e0_0 .net "d", 0 0, L_0x13fe1d0;  alias, 1 drivers
v0x13f06a0_0 .var "q", 0 0;
v0x13f0770_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13f18d0 .scope generate, "bin_counter[12]" "bin_counter[12]" 10 56, 10 56 0, S_0x13da450;
 .timescale -9 -12;
P_0x13f1a90 .param/l "i" 0 10 56, +C4<01100>;
S_0x13f1b50 .scope module, "cc" "counter_cell" 10 57, 10 36 0, S_0x13f18d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "en"
    .port_info 6 /OUTPUT 1 "q"
    .port_info 7 /OUTPUT 1 "a_o"
    .port_info 8 /OUTPUT 1 "b_o"
    .port_info 9 /OUTPUT 1 "t_o"
L_0x13fe670 .functor AND 1, L_0x13fee00, v0x13f8450_0, C4<1>, C4<1>;
L_0x13feb70 .functor AND 1, L_0x13fed10, v0x13f24a0_0, C4<1>, C4<1>;
L_0x13febe0 .functor AND 1, L_0x13fea20, L_0x13fe880, C4<1>, C4<1>;
L_0x13fec50 .functor OR 1, L_0x13feb70, L_0x13febe0, C4<0>, C4<0>;
v0x13f2bd0_0 .net "a", 0 0, L_0x13fed10;  1 drivers
v0x13f2cb0_0 .net "a_o", 0 0, L_0x13feb70;  1 drivers
v0x13f2d70_0 .net "and_t", 0 0, L_0x13fe670;  1 drivers
v0x13f2e40_0 .net "b", 0 0, L_0x13fe880;  1 drivers
v0x13f2ee0_0 .net "b_o", 0 0, L_0x13febe0;  1 drivers
v0x13f2fd0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13f3070_0 .net "en", 0 0, v0x13f8450_0;  alias, 1 drivers
v0x13f3110_0 .net "q", 0 0, v0x13f24a0_0;  1 drivers
v0x13f3200_0 .net "q_b", 0 0, L_0x13fea20;  1 drivers
v0x13f3330_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13f33d0_0 .net "t", 0 0, L_0x13fee00;  1 drivers
v0x13f3470_0 .net "t_o", 0 0, L_0x13fec50;  1 drivers
S_0x13f1e20 .scope module, "tff1" "asyn_rstb_tff" 10 41, 11 3 0, S_0x13f1b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x13fe9b0 .functor XOR 1, v0x13f24a0_0, L_0x13fe670, C4<0>, C4<0>;
L_0x13fea20 .functor NOT 1, v0x13f24a0_0, C4<0>, C4<0>, C4<0>;
v0x13f26c0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13f2780_0 .net "d", 0 0, L_0x13fe9b0;  1 drivers
v0x13f2840_0 .net "q", 0 0, v0x13f24a0_0;  alias, 1 drivers
v0x13f2940_0 .net "q_b", 0 0, L_0x13fea20;  alias, 1 drivers
v0x13f29e0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13f2ad0_0 .net "t", 0 0, L_0x13fe670;  alias, 1 drivers
S_0x13f2090 .scope module, "dfrtp_1" "asyn_rstb_dff" 11 6, 6 2 0, S_0x13f1e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13f2320_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13f23e0_0 .net "d", 0 0, L_0x13fe9b0;  alias, 1 drivers
v0x13f24a0_0 .var "q", 0 0;
v0x13f2570_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13f36d0 .scope module, "cc1" "counter_cell_start" 10 54, 10 24 0, S_0x13da450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "t"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /OUTPUT 1 "q"
    .port_info 6 /OUTPUT 1 "a_o"
    .port_info 7 /OUTPUT 1 "b_o"
    .port_info 8 /OUTPUT 1 "t_o"
L_0x13ff300 .functor AND 1, v0x13f8270_0, v0x13f4000_0, C4<1>, C4<1>;
L_0x13ff400 .functor AND 1, L_0x13ff1b0, L_0x13ff030, C4<1>, C4<1>;
L_0x13ff470 .functor OR 1, L_0x13ff300, L_0x13ff400, C4<0>, C4<0>;
v0x13f4710_0 .net "a", 0 0, v0x13f8270_0;  alias, 1 drivers
v0x13f47f0_0 .net "a_o", 0 0, L_0x13ff300;  1 drivers
v0x13f48b0_0 .net "b", 0 0, L_0x13ff030;  alias, 1 drivers
v0x13f4950_0 .net "b_o", 0 0, L_0x13ff400;  1 drivers
v0x13f4a10_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13f4b00_0 .net "q", 0 0, v0x13f4000_0;  1 drivers
v0x13f4bf0_0 .net "q_b", 0 0, L_0x13ff1b0;  1 drivers
v0x13f4c90_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13f4d30_0 .net "t", 0 0, v0x13f8450_0;  alias, 1 drivers
v0x13f4e60_0 .net "t_o", 0 0, L_0x13ff470;  1 drivers
S_0x13f3980 .scope module, "tff1" "asyn_rstb_tff" 10 29, 11 3 0, S_0x13f36d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x13ff0f0 .functor XOR 1, v0x13f4000_0, v0x13f8450_0, C4<0>, C4<0>;
L_0x13ff1b0 .functor NOT 1, v0x13f4000_0, C4<0>, C4<0>, C4<0>;
v0x13f4220_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13f42e0_0 .net "d", 0 0, L_0x13ff0f0;  1 drivers
v0x13f43a0_0 .net "q", 0 0, v0x13f4000_0;  alias, 1 drivers
v0x13f44a0_0 .net "q_b", 0 0, L_0x13ff1b0;  alias, 1 drivers
v0x13f4540_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13f4630_0 .net "t", 0 0, v0x13f8450_0;  alias, 1 drivers
S_0x13f3bf0 .scope module, "dfrtp_1" "asyn_rstb_dff" 11 6, 6 2 0, S_0x13f3980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13f3e80_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13f3f40_0 .net "d", 0 0, L_0x13ff0f0;  alias, 1 drivers
v0x13f4000_0 .var "q", 0 0;
v0x13f40d0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13f5020 .scope module, "tff_end" "asyn_stb_tff_end" 10 64, 10 16 0, S_0x13da450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "stb"
    .port_info 3 /OUTPUT 1 "q"
L_0x14005a0 .functor XOR 1, v0x13f5620_0, L_0x1400190, C4<0>, C4<0>;
v0x13f5840_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13f5900_0 .net "d", 0 0, L_0x14005a0;  1 drivers
v0x13f59c0_0 .net "q", 0 0, v0x13f5620_0;  1 drivers
v0x13f5ac0_0 .net "stb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13f5b60_0 .net "t", 0 0, L_0x1400190;  alias, 1 drivers
S_0x13f5210 .scope module, "dfstp_1" "asyn_stb_dff" 10 19, 10 5 0, S_0x13f5020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "stb"
    .port_info 3 /OUTPUT 1 "q"
v0x13f54a0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13f5560_0 .net "d", 0 0, L_0x14005a0;  alias, 1 drivers
v0x13f5620_0 .var "q", 0 0;
v0x13f56f0_0 .net "stb", 0 0, v0x13f89f0_0;  alias, 1 drivers
S_0x13f5c70 .scope module, "tff_second_last" "asyn_rstb_tff" 10 60, 11 3 0, S_0x13da450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "t"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
    .port_info 4 /OUTPUT 1 "q_b"
L_0x13ff600 .functor XOR 1, v0x13f62d0_0, L_0x13ffef0, C4<0>, C4<0>;
L_0x13ffe30 .functor NOT 1, v0x13f62d0_0, C4<0>, C4<0>, C4<0>;
v0x13f64f0_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13f65b0_0 .net "d", 0 0, L_0x13ff600;  1 drivers
v0x13f6670_0 .net "q", 0 0, v0x13f62d0_0;  1 drivers
v0x13f6770_0 .net "q_b", 0 0, L_0x13ffe30;  alias, 1 drivers
v0x13f6810_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
v0x13f6900_0 .net "t", 0 0, L_0x13ffef0;  1 drivers
S_0x13f5ec0 .scope module, "dfrtp_1" "asyn_rstb_dff" 11 6, 6 2 0, S_0x13f5c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "rstb"
    .port_info 3 /OUTPUT 1 "q"
v0x13f6150_0 .net "clk", 0 0, v0x13f8110_0;  alias, 1 drivers
v0x13f6210_0 .net "d", 0 0, L_0x13ff600;  alias, 1 drivers
v0x13f62d0_0 .var "q", 0 0;
v0x13f63a0_0 .net "rstb", 0 0, v0x13f89f0_0;  alias, 1 drivers
    .scope S_0x1362830;
T_0 ;
    %wait E_0x1375880;
    %load/vec4 v0x1356cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135c7f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1360b30_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x1360b30_0;
    %cmpi/s 16, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1360b30_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135c7f0, 0, 4;
    %load/vec4 v0x1360b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1360b30_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1360fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x135c7f0, 4;
    %inv;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135c7f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1360b30_0, 0, 32;
T_0.6 ;
    %load/vec4 v0x1360b30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.7, 5;
    %load/vec4 v0x1360b30_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x135c7f0, 4;
    %load/vec4 v0x1360b30_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x135c7f0, 4;
    %load/vec4 v0x1360b30_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x1360330, 4;
    %and;
    %xor;
    %load/vec4 v0x1360b30_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135c7f0, 0, 4;
    %load/vec4 v0x1360b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1360b30_0, 0, 32;
    %jmp T_0.6;
T_0.7 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x135c7f0, 4;
    %load/vec4 v0x1357010_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1360330, 4;
    %and;
    %xor;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135c7f0, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1362830;
T_1 ;
    %wait E_0x13795d0;
    %pushi/vec4 1, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1360330, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1360c10_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x1360c10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.1, 5;
    %load/vec4 v0x1360c10_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x1360330, 4;
    %load/vec4 v0x1360c10_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x135c7f0, 4;
    %inv;
    %and;
    %load/vec4 v0x1360c10_0;
    %addi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1360330, 0, 4;
    %load/vec4 v0x1360c10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1360c10_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x135c7f0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x135c7f0, 4;
    %or;
    %assign/vec4 v0x1357010_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1360250_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x1360250_0;
    %cmpi/s 17, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x1360250_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x135c7f0, 4;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x1360250_0;
    %assign/vec4/off/d v0x1361060_0, 4, 5;
    %load/vec4 v0x1360250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1360250_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13daf70;
T_2 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13db4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13db3e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13db320_0;
    %assign/vec4 v0x13db3e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13dce50;
T_3 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13dd300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13dd230_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x13dd170_0;
    %assign/vec4 v0x13dd230_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13ded90;
T_4 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13df270_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13df1a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x13df0e0_0;
    %assign/vec4 v0x13df1a0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13e0c60;
T_5 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13e1110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e1040_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x13e0f80_0;
    %assign/vec4 v0x13e1040_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13e2a80;
T_6 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13e2f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e2e60_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13e2da0_0;
    %assign/vec4 v0x13e2e60_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13e4890;
T_7 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13e4d70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e4ca0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x13e4be0_0;
    %assign/vec4 v0x13e4ca0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13e6790;
T_8 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13e6c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e6ba0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x13e6ae0_0;
    %assign/vec4 v0x13e6ba0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13e87c0;
T_9 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13e8ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e8bd0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x13e8b10_0;
    %assign/vec4 v0x13e8bd0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13ea600;
T_10 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13eaae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13eaa10_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x13ea950_0;
    %assign/vec4 v0x13eaa10_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13ec480;
T_11 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13ec960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ec890_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x13ec7d0_0;
    %assign/vec4 v0x13ec890_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13ee280;
T_12 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13ee760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13ee690_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x13ee5d0_0;
    %assign/vec4 v0x13ee690_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13f0290;
T_13 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13f0770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f06a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x13f05e0_0;
    %assign/vec4 v0x13f06a0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13f2090;
T_14 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13f2570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f24a0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x13f23e0_0;
    %assign/vec4 v0x13f24a0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13f3bf0;
T_15 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13f40d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f4000_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x13f3f40_0;
    %assign/vec4 v0x13f4000_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13f5ec0;
T_16 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13f63a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f62d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x13f6210_0;
    %assign/vec4 v0x13f62d0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x13f5210;
T_17 ;
    %wait E_0x13db1e0;
    %load/vec4 v0x13f56f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13f5620_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x13f5560_0;
    %assign/vec4 v0x13f5620_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x13b24e0;
T_18 ;
    %wait E_0x13b3430;
    %load/vec4 v0x13b0f90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13b1430_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x13b1370_0;
    %assign/vec4 v0x13b1430_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x13aefa0;
T_19 ;
    %wait E_0x13b14d0;
    %load/vec4 v0x13acc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13adf70_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x13ade80_0;
    %assign/vec4 v0x13adf70_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x13abe70;
T_20 ;
    %wait E_0x13ab0b0;
    %load/vec4 v0x13aad10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %jmp T_20.2;
T_20.0 ;
    %load/vec4 v0x13ab0f0_0;
    %store/vec4 v0x13aac40_0, 0, 1;
    %jmp T_20.2;
T_20.1 ;
    %load/vec4 v0x13ab1b0_0;
    %store/vec4 v0x13aac40_0, 0, 1;
    %jmp T_20.2;
T_20.2 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x139a0b0;
T_21 ;
    %wait E_0x139de60;
    %load/vec4 v0x139aba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %jmp T_21.2;
T_21.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x13996f0_0, 0, 1;
    %jmp T_21.2;
T_21.1 ;
    %load/vec4 v0x139ac80_0;
    %store/vec4 v0x13996f0_0, 0, 1;
    %jmp T_21.2;
T_21.2 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1353310;
T_22 ;
    %wait E_0x1353050;
    %load/vec4 v0x134fd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x134fcb0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x13528a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x13527c0_0;
    %assign/vec4 v0x134fcb0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x137d5d0;
T_23 ;
    %wait E_0x137b690;
    %load/vec4 v0x135b380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x135b210_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x135b150_0;
    %assign/vec4 v0x135b210_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1377070;
T_24 ;
    %wait E_0x135b2b0;
    %load/vec4 v0x136d9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136d910_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1371050_0;
    %assign/vec4 v0x136d910_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x13a8890;
T_25 ;
    %wait E_0x13a2160;
    %load/vec4 v0x13885f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %jmp T_25.2;
T_25.0 ;
    %load/vec4 v0x13a21e0_0;
    %store/vec4 v0x139ba70_0, 0, 1;
    %jmp T_25.2;
T_25.1 ;
    %load/vec4 v0x139b9b0_0;
    %store/vec4 v0x139ba70_0, 0, 1;
    %jmp T_25.2;
T_25.2 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x13b2860;
T_26 ;
    %wait E_0x13b8900;
    %load/vec4 v0x13ad360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %jmp T_26.2;
T_26.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x13ac1f0_0, 0, 1;
    %jmp T_26.2;
T_26.1 ;
    %load/vec4 v0x13ad440_0;
    %store/vec4 v0x13ac1f0_0, 0, 1;
    %jmp T_26.2;
T_26.2 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x1397780;
T_27 ;
    %wait E_0x1353050;
    %load/vec4 v0x1395480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13953b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1397490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x13973a0_0;
    %assign/vec4 v0x13953b0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x135a970;
T_28 ;
    %wait E_0x135ab70;
    %load/vec4 v0x13693c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1369320_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x1369260_0;
    %assign/vec4 v0x1369320_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1365830;
T_29 ;
    %wait E_0x1365a30;
    %load/vec4 v0x13a7990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13a78c0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x13a7800_0;
    %assign/vec4 v0x13a78c0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x13a0fc0;
T_30 ;
    %wait E_0x13a1200;
    %load/vec4 v0x1387700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %jmp T_30.2;
T_30.0 ;
    %load/vec4 v0x13874c0_0;
    %store/vec4 v0x1387660_0, 0, 1;
    %jmp T_30.2;
T_30.1 ;
    %load/vec4 v0x13875a0_0;
    %store/vec4 v0x1387660_0, 0, 1;
    %jmp T_30.2;
T_30.2 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x137a200;
T_31 ;
    %wait E_0x1380ff0;
    %load/vec4 v0x12acf80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %jmp T_31.2;
T_31.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x12ad120_0, 0, 1;
    %jmp T_31.2;
T_31.1 ;
    %load/vec4 v0x12ad060_0;
    %store/vec4 v0x12ad120_0, 0, 1;
    %jmp T_31.2;
T_31.2 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1398c70;
T_32 ;
    %wait E_0x1353050;
    %load/vec4 v0x138d100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13926c0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1392600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x1393770_0;
    %assign/vec4 v0x13926c0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x12bc6d0;
T_33 ;
    %wait E_0x12b4c60;
    %load/vec4 v0x12c4500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c4460_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x12c43a0_0;
    %assign/vec4 v0x12c4460_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x12a5d00;
T_34 ;
    %wait E_0x12a5eb0;
    %load/vec4 v0x12a7330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12a7260_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x12a5fd0_0;
    %assign/vec4 v0x12a7260_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x12a7460;
T_35 ;
    %wait E_0x12c6de0;
    %load/vec4 v0x12c70d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %jmp T_35.2;
T_35.0 ;
    %load/vec4 v0x12c6e60_0;
    %store/vec4 v0x12c7000_0, 0, 1;
    %jmp T_35.2;
T_35.1 ;
    %load/vec4 v0x12c6f40_0;
    %store/vec4 v0x12c7000_0, 0, 1;
    %jmp T_35.2;
T_35.2 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x1377e20;
T_36 ;
    %wait E_0x1378040;
    %load/vec4 v0x13780c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %jmp T_36.2;
T_36.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x13b3a70_0, 0, 1;
    %jmp T_36.2;
T_36.1 ;
    %load/vec4 v0x13781a0_0;
    %store/vec4 v0x13b3a70_0, 0, 1;
    %jmp T_36.2;
T_36.2 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x12ae4c0;
T_37 ;
    %wait E_0x1353050;
    %load/vec4 v0x12a49c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12ad250_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x12ae7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x12ae730_0;
    %assign/vec4 v0x12ad250_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x13c2740;
T_38 ;
    %wait E_0x13c29b0;
    %load/vec4 v0x13c2c80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c2be0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x13c2b20_0;
    %assign/vec4 v0x13c2be0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x13c2db0;
T_39 ;
    %wait E_0x13c3020;
    %load/vec4 v0x13c32d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c3200_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x13c3140_0;
    %assign/vec4 v0x13c3200_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x13c3400;
T_40 ;
    %wait E_0x13c3640;
    %load/vec4 v0x13c3930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %jmp T_40.2;
T_40.0 ;
    %load/vec4 v0x13c36c0_0;
    %store/vec4 v0x13c3860_0, 0, 1;
    %jmp T_40.2;
T_40.1 ;
    %load/vec4 v0x13c37a0_0;
    %store/vec4 v0x13c3860_0, 0, 1;
    %jmp T_40.2;
T_40.2 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x13c3fc0;
T_41 ;
    %wait E_0x13c41e0;
    %load/vec4 v0x13c4260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x13c4400_0, 0, 1;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0x13c4340_0;
    %store/vec4 v0x13c4400_0, 0, 1;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x13c0360;
T_42 ;
    %wait E_0x1353050;
    %load/vec4 v0x13c0940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c0810_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x13c0770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x13c05a0_0;
    %assign/vec4 v0x13c0810_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13c6b20;
T_43 ;
    %wait E_0x13c6d90;
    %load/vec4 v0x13c7060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c6fc0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x13c6f00_0;
    %assign/vec4 v0x13c6fc0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x13c7190;
T_44 ;
    %wait E_0x13c7400;
    %load/vec4 v0x13c77f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1348b60_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x13c7520_0;
    %assign/vec4 v0x1348b60_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x13c78f0;
T_45 ;
    %wait E_0x13c7b30;
    %load/vec4 v0x13c7e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %jmp T_45.2;
T_45.0 ;
    %load/vec4 v0x13c7bb0_0;
    %store/vec4 v0x13c7d50_0, 0, 1;
    %jmp T_45.2;
T_45.1 ;
    %load/vec4 v0x13c7c90_0;
    %store/vec4 v0x13c7d50_0, 0, 1;
    %jmp T_45.2;
T_45.2 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x13c84b0;
T_46 ;
    %wait E_0x13c86d0;
    %load/vec4 v0x13c8750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %jmp T_46.2;
T_46.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x13c88f0_0, 0, 1;
    %jmp T_46.2;
T_46.1 ;
    %load/vec4 v0x13c8830_0;
    %store/vec4 v0x13c88f0_0, 0, 1;
    %jmp T_46.2;
T_46.2 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x13c47e0;
T_47 ;
    %wait E_0x1353050;
    %load/vec4 v0x13c4ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c4bd0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x13c4b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x13c4a50_0;
    %assign/vec4 v0x13c4bd0_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x13cb010;
T_48 ;
    %wait E_0x13cb280;
    %load/vec4 v0x13cb550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13cb4b0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x13cb3f0_0;
    %assign/vec4 v0x13cb4b0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x13cb680;
T_49 ;
    %wait E_0x13cb8f0;
    %load/vec4 v0x13cbba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13cbad0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x13cba10_0;
    %assign/vec4 v0x13cbad0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x13cbcd0;
T_50 ;
    %wait E_0x13cbf10;
    %load/vec4 v0x13cc200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %jmp T_50.2;
T_50.0 ;
    %load/vec4 v0x13cbf90_0;
    %store/vec4 v0x13cc130_0, 0, 1;
    %jmp T_50.2;
T_50.1 ;
    %load/vec4 v0x13cc070_0;
    %store/vec4 v0x13cc130_0, 0, 1;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x13cc890;
T_51 ;
    %wait E_0x13ccab0;
    %load/vec4 v0x13ccb30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x13cccd0_0, 0, 1;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0x13ccc10_0;
    %store/vec4 v0x13cccd0_0, 0, 1;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x13c8cd0;
T_52 ;
    %wait E_0x1353050;
    %load/vec4 v0x13c9190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13c90c0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x13c9000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x13c8f40_0;
    %assign/vec4 v0x13c90c0_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x13cf470;
T_53 ;
    %wait E_0x13cf6e0;
    %load/vec4 v0x13cf9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13cf910_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x13cf850_0;
    %assign/vec4 v0x13cf910_0, 0;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x13cfae0;
T_54 ;
    %wait E_0x13cfd50;
    %load/vec4 v0x13d0000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13cff30_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x13cfe70_0;
    %assign/vec4 v0x13cff30_0, 0;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x13d0130;
T_55 ;
    %wait E_0x13d0370;
    %load/vec4 v0x13d0660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %jmp T_55.2;
T_55.0 ;
    %load/vec4 v0x13d03f0_0;
    %store/vec4 v0x13d0590_0, 0, 1;
    %jmp T_55.2;
T_55.1 ;
    %load/vec4 v0x13d04d0_0;
    %store/vec4 v0x13d0590_0, 0, 1;
    %jmp T_55.2;
T_55.2 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x12b7320;
T_56 ;
    %wait E_0x12b74f0;
    %load/vec4 v0x13d10e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %jmp T_56.2;
T_56.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x13d1280_0, 0, 1;
    %jmp T_56.2;
T_56.1 ;
    %load/vec4 v0x13d11c0_0;
    %store/vec4 v0x13d1280_0, 0, 1;
    %jmp T_56.2;
T_56.2 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x13cd0b0;
T_57 ;
    %wait E_0x1353050;
    %load/vec4 v0x13cd570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13cd4a0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x13cd3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x13cd320_0;
    %assign/vec4 v0x13cd4a0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x13d3b60;
T_58 ;
    %wait E_0x13d3dd0;
    %load/vec4 v0x13d40a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d4000_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x13d3f40_0;
    %assign/vec4 v0x13d4000_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x13d41d0;
T_59 ;
    %wait E_0x13d4440;
    %load/vec4 v0x13d46f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d4620_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x13d4560_0;
    %assign/vec4 v0x13d4620_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x13d4820;
T_60 ;
    %wait E_0x13d4a60;
    %load/vec4 v0x13d4d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %jmp T_60.2;
T_60.0 ;
    %load/vec4 v0x13d4ae0_0;
    %store/vec4 v0x13d4c80_0, 0, 1;
    %jmp T_60.2;
T_60.1 ;
    %load/vec4 v0x13d4bc0_0;
    %store/vec4 v0x13d4c80_0, 0, 1;
    %jmp T_60.2;
T_60.2 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x13d53e0;
T_61 ;
    %wait E_0x13d5600;
    %load/vec4 v0x13d5680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %jmp T_61.2;
T_61.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x13d5820_0, 0, 1;
    %jmp T_61.2;
T_61.1 ;
    %load/vec4 v0x13d5760_0;
    %store/vec4 v0x13d5820_0, 0, 1;
    %jmp T_61.2;
T_61.2 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x13d16a0;
T_62 ;
    %wait E_0x1353050;
    %load/vec4 v0x13d1d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d1be0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x13c0660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x13d1910_0;
    %assign/vec4 v0x13d1be0_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x13d7f40;
T_63 ;
    %wait E_0x13d81b0;
    %load/vec4 v0x13d8480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d83e0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x13d8320_0;
    %assign/vec4 v0x13d83e0_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x13d85b0;
T_64 ;
    %wait E_0x13d8820;
    %load/vec4 v0x13d8ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d8a00_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x13d8940_0;
    %assign/vec4 v0x13d8a00_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x13d8c00;
T_65 ;
    %wait E_0x13d8e40;
    %load/vec4 v0x13d9130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %jmp T_65.2;
T_65.0 ;
    %load/vec4 v0x13d8ec0_0;
    %store/vec4 v0x13d9060_0, 0, 1;
    %jmp T_65.2;
T_65.1 ;
    %load/vec4 v0x13d8fa0_0;
    %store/vec4 v0x13d9060_0, 0, 1;
    %jmp T_65.2;
T_65.2 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x13d97c0;
T_66 ;
    %wait E_0x13d99e0;
    %load/vec4 v0x13d9a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_66.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_66.1, 6;
    %jmp T_66.2;
T_66.0 ;
    %pushi/vec4 0, 1, 1;
    %store/vec4 v0x13d9c00_0, 0, 1;
    %jmp T_66.2;
T_66.1 ;
    %load/vec4 v0x13d9b40_0;
    %store/vec4 v0x13d9c00_0, 0, 1;
    %jmp T_66.2;
T_66.2 ;
    %pop/vec4 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x13d5c00;
T_67 ;
    %wait E_0x1353050;
    %load/vec4 v0x13d60c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13d5ff0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x13d5f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x13d5e70_0;
    %assign/vec4 v0x13d5ff0_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x13492d0;
T_68 ;
    %pushi/real 1638400000, 4073; load=195.312
    %store/real v0x13f83b0_0;
    %end;
    .thread T_68;
    .scope S_0x13492d0;
T_69 ;
    %vpi_call 2 52 "$dumpfile", "gray_selector_fb.vcd" {0 0 0};
    %vpi_call 2 53 "$dumpvars" {0 0 0};
    %end;
    .thread T_69;
    .scope S_0x13492d0;
T_70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f8310_0, 0, 1;
T_70.0 ;
    %load/real v0x13f83b0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0x13f8310_0;
    %inv;
    %store/vec4 v0x13f8310_0, 0, 1;
    %jmp T_70.0;
    %end;
    .thread T_70;
    .scope S_0x13492d0;
T_71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f8110_0, 0, 1;
    %load/real v0x13f83b0_0;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f8110_0, 0, 1;
    %load/real v0x13f83b0_0;
    %pushi/vec4 3, 0, 32;
    %ix/vec4/s 5;
    %cvt/rs 5;
    %mul/wr;
    %pushi/real 2097152000, 4075; load=1000.00
    %mul/wr;
    %cvt/vr 64;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %jmp T_71;
    .thread T_71;
    .scope S_0x13492d0;
T_72 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f88b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f8270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13eb680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f8450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f89f0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_72.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_72.1, 5;
    %jmp/1 T_72.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1373560;
    %jmp T_72.0;
T_72.1 ;
    %pop/vec4 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13eb680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f8450_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f89f0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_72.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_72.3, 5;
    %jmp/1 T_72.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1373560;
    %jmp T_72.2;
T_72.3 ;
    %pop/vec4 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f89f0_0, 0, 1;
    %pushi/vec4 34000, 0, 32;
T_72.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_72.5, 5;
    %jmp/1 T_72.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1373560;
    %jmp T_72.4;
T_72.5 ;
    %pop/vec4 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f8450_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_72.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_72.7, 5;
    %jmp/1 T_72.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1373560;
    %jmp T_72.6;
T_72.7 ;
    %pop/vec4 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f8270_0, 0, 1;
    %pushi/vec4 100, 0, 32;
T_72.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_72.9, 5;
    %jmp/1 T_72.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1373560;
    %jmp T_72.8;
T_72.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f89f0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_72.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_72.11, 5;
    %jmp/1 T_72.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1373560;
    %jmp T_72.10;
T_72.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f89f0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 91 "$finish" {0 0 0};
    %end;
    .thread T_72;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "gray_selector_fb.v";
    "./gray_count.v";
    "./edge_ff.v";
    "./buffer.v";
    "./asyn_rstb_dff.v";
    "./asyn_rstb_dff_n.v";
    "./mux_2_1.v";
    "./tbuf.v";
    "./u_d_bin_counter.v";
    "./asyn_rstb_tff.v";
