{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 28 02:51:23 2023 " "Info: Processing started: Tue Nov 28 02:51:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tubesTopLevel -c tubesTopLevel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[0\] " "Warning: Node \"angkaTemp2\[0\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[30\] " "Warning: Node \"angkaTemp\[30\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[0\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[0\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[1\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[1\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[2\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[2\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[3\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[3\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[4\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[4\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[5\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[5\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[6\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[6\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[7\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[7\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[8\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[8\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[9\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[9\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[10\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[10\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[11\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[11\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[12\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[12\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[13\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[13\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[14\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[14\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[15\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[15\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[16\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[16\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[17\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[17\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[0\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[0\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[1\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[1\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[2\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[2\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[3\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[3\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[4\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[4\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[5\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[5\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[6\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[6\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[7\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[7\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[8\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[8\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[9\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[9\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[10\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[10\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[11\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[11\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[12\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[12\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[13\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[13\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[14\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[14\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[15\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[15\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[16\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[16\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[17\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[17\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[18\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[18\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[19\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[19\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[20\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[20\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[21\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[21\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[22\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[22\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[23\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[23\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[24\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[24\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[25\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[25\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[26\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[26\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[27\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[27\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[28\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[28\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[29\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[29\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[18\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[18\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[19\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[19\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[20\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[20\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[21\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[21\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[22\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[22\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[23\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[23\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[24\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[24\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[25\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[25\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[26\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[26\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[27\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[27\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[28\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[28\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[29\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[29\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[0\] " "Warning: Node \"subtractor:blokSubtractor\|b\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[2\] " "Warning: Node \"subtractor:blokSubtractor\|b\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[3\] " "Warning: Node \"subtractor:blokSubtractor\|b\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[4\] " "Warning: Node \"subtractor:blokSubtractor\|b\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[5\] " "Warning: Node \"subtractor:blokSubtractor\|b\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[6\] " "Warning: Node \"subtractor:blokSubtractor\|b\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[8\] " "Warning: Node \"subtractor:blokSubtractor\|b\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[9\] " "Warning: Node \"subtractor:blokSubtractor\|b\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[10\] " "Warning: Node \"subtractor:blokSubtractor\|b\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[11\] " "Warning: Node \"subtractor:blokSubtractor\|b\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[12\] " "Warning: Node \"subtractor:blokSubtractor\|b\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[13\] " "Warning: Node \"subtractor:blokSubtractor\|b\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[14\] " "Warning: Node \"subtractor:blokSubtractor\|b\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[15\] " "Warning: Node \"subtractor:blokSubtractor\|b\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[16\] " "Warning: Node \"subtractor:blokSubtractor\|b\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[17\] " "Warning: Node \"subtractor:blokSubtractor\|b\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[0\] " "Warning: Node \"subtractor:blokSubtractor\|a\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[1\] " "Warning: Node \"subtractor:blokSubtractor\|a\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[3\] " "Warning: Node \"subtractor:blokSubtractor\|a\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[5\] " "Warning: Node \"subtractor:blokSubtractor\|a\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[7\] " "Warning: Node \"subtractor:blokSubtractor\|a\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[11\] " "Warning: Node \"subtractor:blokSubtractor\|a\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[13\] " "Warning: Node \"subtractor:blokSubtractor\|a\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[15\] " "Warning: Node \"subtractor:blokSubtractor\|a\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[17\] " "Warning: Node \"subtractor:blokSubtractor\|a\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[18\] " "Warning: Node \"subtractor:blokSubtractor\|b\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[19\] " "Warning: Node \"subtractor:blokSubtractor\|b\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[20\] " "Warning: Node \"subtractor:blokSubtractor\|b\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[21\] " "Warning: Node \"subtractor:blokSubtractor\|b\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[22\] " "Warning: Node \"subtractor:blokSubtractor\|b\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[23\] " "Warning: Node \"subtractor:blokSubtractor\|b\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[24\] " "Warning: Node \"subtractor:blokSubtractor\|b\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[25\] " "Warning: Node \"subtractor:blokSubtractor\|b\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[28\] " "Warning: Node \"subtractor:blokSubtractor\|b\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[0\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[1\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[2\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|kCount\[3\] " "Warning: Node \"subtractor:blokSubtractor\|kCount\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[1\] " "Warning: Node \"subtractor:blokSubtractor\|b\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[7\] " "Warning: Node \"subtractor:blokSubtractor\|b\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[2\] " "Warning: Node \"subtractor:blokSubtractor\|a\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[4\] " "Warning: Node \"subtractor:blokSubtractor\|a\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[6\] " "Warning: Node \"subtractor:blokSubtractor\|a\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[8\] " "Warning: Node \"subtractor:blokSubtractor\|a\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[9\] " "Warning: Node \"subtractor:blokSubtractor\|a\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[10\] " "Warning: Node \"subtractor:blokSubtractor\|a\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[12\] " "Warning: Node \"subtractor:blokSubtractor\|a\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[14\] " "Warning: Node \"subtractor:blokSubtractor\|a\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[16\] " "Warning: Node \"subtractor:blokSubtractor\|a\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[19\] " "Warning: Node \"subtractor:blokSubtractor\|a\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[21\] " "Warning: Node \"subtractor:blokSubtractor\|a\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[23\] " "Warning: Node \"subtractor:blokSubtractor\|a\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[25\] " "Warning: Node \"subtractor:blokSubtractor\|a\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[27\] " "Warning: Node \"subtractor:blokSubtractor\|a\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[26\] " "Warning: Node \"subtractor:blokSubtractor\|b\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[27\] " "Warning: Node \"subtractor:blokSubtractor\|b\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[29\] " "Warning: Node \"subtractor:blokSubtractor\|b\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[18\] " "Warning: Node \"subtractor:blokSubtractor\|a\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[20\] " "Warning: Node \"subtractor:blokSubtractor\|a\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[22\] " "Warning: Node \"subtractor:blokSubtractor\|a\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[24\] " "Warning: Node \"subtractor:blokSubtractor\|a\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[26\] " "Warning: Node \"subtractor:blokSubtractor\|a\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[28\] " "Warning: Node \"subtractor:blokSubtractor\|a\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[29\] " "Warning: Node \"subtractor:blokSubtractor\|a\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[30\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[29\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[28\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[30\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[30\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[29\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[28\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[27\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[27\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[29\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[29\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[28\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[28\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[26\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[25\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[27\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[27\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[26\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[25\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[24\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[23\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[26\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[26\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[25\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[25\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[24\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[23\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[22\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[22\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[21\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[24\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[24\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[23\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[23\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[21\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[20\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[22\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[22\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[20\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[19\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[21\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[21\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[19\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[18\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[20\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[20\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[18\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[19\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[19\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[17\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[16\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[18\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[18\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[17\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[16\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[15\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[15\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[17\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[17\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[16\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[16\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[14\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[15\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[15\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[14\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[13\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[12\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[13\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[12\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[11\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[14\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[14\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[11\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[10\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[13\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[13\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[12\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[12\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[10\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[9\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[11\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[11\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[9\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[10\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[10\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[8\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[7\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[9\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[9\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[8\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[7\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[6\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[5\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[8\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[8\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[7\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[7\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[6\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[5\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[4\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[3\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[6\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[6\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[5\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[5\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[4\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[3\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[2\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[1\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[4\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[4\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[3\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[3\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[2\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[1\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_out\[0\] " "Warning: Node \"subtractor:blokSubtractor\|angle_out\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|angle_outTemp\[0\] " "Warning: Node \"subtractor:blokSubtractor\|angle_outTemp\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[2\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[2\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[1\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[1\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|tanInv\[0\] " "Warning: Node \"subtractor:blokSubtractor\|tanInv\[0\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 148 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[1\] " "Warning: Node \"angkaTemp2\[1\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[31\] " "Warning: Node \"angkaTemp\[31\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[30\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[30\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[30\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[30\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[2\] " "Warning: Node \"angkaTemp2\[2\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[32\] " "Warning: Node \"angkaTemp\[32\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutSin\|outputRegister\[31\] " "Warning: Node \"regis:blokOutSin\|outputRegister\[31\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "regis:blokOutCos\|outputRegister\[31\] " "Warning: Node \"regis:blokOutCos\|outputRegister\[31\]\" is a latch" {  } { { "regis.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regis.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|x_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_out\[31\] " "Warning: Node \"subtractor:blokSubtractor\|y_out\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|x_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|x_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|y_outTemp\[32\] " "Warning: Node \"subtractor:blokSubtractor\|y_outTemp\[32\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|b\[31\] " "Warning: Node \"subtractor:blokSubtractor\|b\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "subtractor:blokSubtractor\|a\[31\] " "Warning: Node \"subtractor:blokSubtractor\|a\[31\]\" is a latch" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[3\] " "Warning: Node \"angkaTemp2\[3\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[33\] " "Warning: Node \"angkaTemp\[33\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[4\] " "Warning: Node \"angkaTemp2\[4\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[34\] " "Warning: Node \"angkaTemp\[34\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[5\] " "Warning: Node \"angkaTemp2\[5\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[35\] " "Warning: Node \"angkaTemp\[35\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[6\] " "Warning: Node \"angkaTemp2\[6\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[36\] " "Warning: Node \"angkaTemp\[36\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[7\] " "Warning: Node \"angkaTemp2\[7\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[37\] " "Warning: Node \"angkaTemp\[37\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[8\] " "Warning: Node \"angkaTemp2\[8\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[38\] " "Warning: Node \"angkaTemp\[38\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[9\] " "Warning: Node \"angkaTemp2\[9\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[39\] " "Warning: Node \"angkaTemp\[39\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[10\] " "Warning: Node \"angkaTemp2\[10\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[40\] " "Warning: Node \"angkaTemp\[40\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[11\] " "Warning: Node \"angkaTemp2\[11\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[41\] " "Warning: Node \"angkaTemp\[41\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[12\] " "Warning: Node \"angkaTemp2\[12\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[42\] " "Warning: Node \"angkaTemp\[42\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[13\] " "Warning: Node \"angkaTemp2\[13\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[43\] " "Warning: Node \"angkaTemp\[43\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[14\] " "Warning: Node \"angkaTemp2\[14\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[44\] " "Warning: Node \"angkaTemp\[44\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[15\] " "Warning: Node \"angkaTemp2\[15\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[45\] " "Warning: Node \"angkaTemp\[45\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[16\] " "Warning: Node \"angkaTemp2\[16\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[46\] " "Warning: Node \"angkaTemp\[46\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[17\] " "Warning: Node \"angkaTemp2\[17\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[47\] " "Warning: Node \"angkaTemp\[47\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[18\] " "Warning: Node \"angkaTemp2\[18\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[48\] " "Warning: Node \"angkaTemp\[48\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[19\] " "Warning: Node \"angkaTemp2\[19\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[49\] " "Warning: Node \"angkaTemp\[49\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[20\] " "Warning: Node \"angkaTemp2\[20\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[50\] " "Warning: Node \"angkaTemp\[50\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[21\] " "Warning: Node \"angkaTemp2\[21\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[51\] " "Warning: Node \"angkaTemp\[51\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[22\] " "Warning: Node \"angkaTemp2\[22\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[52\] " "Warning: Node \"angkaTemp\[52\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[23\] " "Warning: Node \"angkaTemp2\[23\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[53\] " "Warning: Node \"angkaTemp\[53\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[24\] " "Warning: Node \"angkaTemp2\[24\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[54\] " "Warning: Node \"angkaTemp\[54\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[25\] " "Warning: Node \"angkaTemp2\[25\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[55\] " "Warning: Node \"angkaTemp\[55\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[26\] " "Warning: Node \"angkaTemp2\[26\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[56\] " "Warning: Node \"angkaTemp\[56\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[27\] " "Warning: Node \"angkaTemp2\[27\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[57\] " "Warning: Node \"angkaTemp\[57\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[28\] " "Warning: Node \"angkaTemp2\[28\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[58\] " "Warning: Node \"angkaTemp\[58\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[29\] " "Warning: Node \"angkaTemp2\[29\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[59\] " "Warning: Node \"angkaTemp\[59\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[30\] " "Warning: Node \"angkaTemp2\[30\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[60\] " "Warning: Node \"angkaTemp\[60\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp2\[31\] " "Warning: Node \"angkaTemp2\[31\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angkaTemp\[63\] " "Warning: Node \"angkaTemp\[63\]\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[0\]\$latch " "Warning: Node \"angka\[0\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[1\]\$latch " "Warning: Node \"angka\[1\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[2\]\$latch " "Warning: Node \"angka\[2\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[3\]\$latch " "Warning: Node \"angka\[3\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[4\]\$latch " "Warning: Node \"angka\[4\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[5\]\$latch " "Warning: Node \"angka\[5\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[6\]\$latch " "Warning: Node \"angka\[6\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[7\]\$latch " "Warning: Node \"angka\[7\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[8\]\$latch " "Warning: Node \"angka\[8\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[9\]\$latch " "Warning: Node \"angka\[9\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[10\]\$latch " "Warning: Node \"angka\[10\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[11\]\$latch " "Warning: Node \"angka\[11\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[12\]\$latch " "Warning: Node \"angka\[12\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[13\]\$latch " "Warning: Node \"angka\[13\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[14\]\$latch " "Warning: Node \"angka\[14\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[15\]\$latch " "Warning: Node \"angka\[15\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[16\]\$latch " "Warning: Node \"angka\[16\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[17\]\$latch " "Warning: Node \"angka\[17\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[18\]\$latch " "Warning: Node \"angka\[18\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[19\]\$latch " "Warning: Node \"angka\[19\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[20\]\$latch " "Warning: Node \"angka\[20\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[21\]\$latch " "Warning: Node \"angka\[21\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[22\]\$latch " "Warning: Node \"angka\[22\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[23\]\$latch " "Warning: Node \"angka\[23\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[24\]\$latch " "Warning: Node \"angka\[24\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[25\]\$latch " "Warning: Node \"angka\[25\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[26\]\$latch " "Warning: Node \"angka\[26\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[27\]\$latch " "Warning: Node \"angka\[27\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[28\]\$latch " "Warning: Node \"angka\[28\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[29\]\$latch " "Warning: Node \"angka\[29\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[30\]\$latch " "Warning: Node \"angka\[30\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "angka\[31\]\$latch " "Warning: Node \"angka\[31\]\$latch\" is a latch" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[31\] " "Info: Assuming node \"Sudut\[31\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeSin " "Info: Assuming node \"modeSin\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "modeCos " "Info: Assuming node \"modeCos\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[9\] " "Info: Assuming node \"Sudut\[9\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[10\] " "Info: Assuming node \"Sudut\[10\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[11\] " "Info: Assuming node \"Sudut\[11\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[8\] " "Info: Assuming node \"Sudut\[8\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[12\] " "Info: Assuming node \"Sudut\[12\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[13\] " "Info: Assuming node \"Sudut\[13\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[15\] " "Info: Assuming node \"Sudut\[15\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[14\] " "Info: Assuming node \"Sudut\[14\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[2\] " "Info: Assuming node \"Sudut\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[0\] " "Info: Assuming node \"Sudut\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[3\] " "Info: Assuming node \"Sudut\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[1\] " "Info: Assuming node \"Sudut\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[5\] " "Info: Assuming node \"Sudut\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[6\] " "Info: Assuming node \"Sudut\[6\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[4\] " "Info: Assuming node \"Sudut\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[7\] " "Info: Assuming node \"Sudut\[7\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[20\] " "Info: Assuming node \"Sudut\[20\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[22\] " "Info: Assuming node \"Sudut\[22\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[21\] " "Info: Assuming node \"Sudut\[21\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[23\] " "Info: Assuming node \"Sudut\[23\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[17\] " "Info: Assuming node \"Sudut\[17\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[19\] " "Info: Assuming node \"Sudut\[19\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[16\] " "Info: Assuming node \"Sudut\[16\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[18\] " "Info: Assuming node \"Sudut\[18\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[28\] " "Info: Assuming node \"Sudut\[28\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[26\] " "Info: Assuming node \"Sudut\[26\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[24\] " "Info: Assuming node \"Sudut\[24\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[27\] " "Info: Assuming node \"Sudut\[27\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[25\] " "Info: Assuming node \"Sudut\[25\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[30\] " "Info: Assuming node \"Sudut\[30\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Sudut\[29\] " "Info: Assuming node \"Sudut\[29\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "20 " "Warning: Found 20 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[3\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[3\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[2\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[2\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[1\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[1\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "subtractor:blokSubtractor\|kCount\[0\] " "Info: Detected ripple clock \"subtractor:blokSubtractor\|kCount\[0\]\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|kCount\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "subtractor:blokSubtractor\|b\[0\]~19 " "Info: Detected gated clock \"subtractor:blokSubtractor\|b\[0\]~19\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|b\[0\]~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "subtractor:blokSubtractor\|b\[0\]~20 " "Info: Detected gated clock \"subtractor:blokSubtractor\|b\[0\]~20\" as buffer" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "subtractor:blokSubtractor\|b\[0\]~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s2 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s2\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s1 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s1\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "fsm:TOFSM\|en_Subtractor " "Info: Detected gated clock \"fsm:TOFSM\|en_Subtractor\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|en_Subtractor" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "fsm:TOFSM\|currentState.s5 " "Info: Detected ripple clock \"fsm:TOFSM\|currentState.s5\" as buffer" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fsm:TOFSM\|currentState.s5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~2 " "Info: Detected gated clock \"LessThan0~2\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~3 " "Info: Detected gated clock \"LessThan0~3\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~0 " "Info: Detected gated clock \"LessThan0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~1 " "Info: Detected gated clock \"LessThan0~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~7 " "Info: Detected gated clock \"LessThan0~7\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~6 " "Info: Detected gated clock \"LessThan0~6\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~5 " "Info: Detected gated clock \"LessThan0~5\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LessThan0~8 " "Info: Detected gated clock \"LessThan0~8\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LessThan0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "angka\[31\]~1 " "Info: Detected gated clock \"angka\[31\]~1\" as buffer" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "angka\[31\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "angkaTemp2\[31\]~0 " "Info: Detected gated clock \"angkaTemp2\[31\]~0\" as buffer" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "angkaTemp2\[31\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register subtractor:blokSubtractor\|a\[2\] register subtractor:blokSubtractor\|x_outTemp\[32\] 81.87 MHz 12.214 ns Internal " "Info: Clock \"clk\" has Internal fmax of 81.87 MHz between source register \"subtractor:blokSubtractor\|a\[2\]\" and destination register \"subtractor:blokSubtractor\|x_outTemp\[32\]\" (period= 12.214 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.413 ns + Longest register register " "Info: + Longest register to register delay is 7.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns subtractor:blokSubtractor\|a\[2\] 1 REG LCCOMB_X22_Y7_N10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { subtractor:blokSubtractor|a[2] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.517 ns) 1.476 ns subtractor:blokSubtractor\|Add9~5 2 COMB LCCOMB_X23_Y11_N20 2 " "Info: 2: + IC(0.959 ns) + CELL(0.517 ns) = 1.476 ns; Loc. = LCCOMB_X23_Y11_N20; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { subtractor:blokSubtractor|a[2] subtractor:blokSubtractor|Add9~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.556 ns subtractor:blokSubtractor\|Add9~7 3 COMB LCCOMB_X23_Y11_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.556 ns; Loc. = LCCOMB_X23_Y11_N22; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~5 subtractor:blokSubtractor|Add9~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.636 ns subtractor:blokSubtractor\|Add9~9 4 COMB LCCOMB_X23_Y11_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.636 ns; Loc. = LCCOMB_X23_Y11_N24; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~7 subtractor:blokSubtractor|Add9~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.716 ns subtractor:blokSubtractor\|Add9~11 5 COMB LCCOMB_X23_Y11_N26 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.716 ns; Loc. = LCCOMB_X23_Y11_N26; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~9 subtractor:blokSubtractor|Add9~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.796 ns subtractor:blokSubtractor\|Add9~13 6 COMB LCCOMB_X23_Y11_N28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.796 ns; Loc. = LCCOMB_X23_Y11_N28; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~11 subtractor:blokSubtractor|Add9~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 1.957 ns subtractor:blokSubtractor\|Add9~15 7 COMB LCCOMB_X23_Y11_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.161 ns) = 1.957 ns; Loc. = LCCOMB_X23_Y11_N30; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { subtractor:blokSubtractor|Add9~13 subtractor:blokSubtractor|Add9~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.037 ns subtractor:blokSubtractor\|Add9~17 8 COMB LCCOMB_X23_Y10_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.037 ns; Loc. = LCCOMB_X23_Y10_N0; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~15 subtractor:blokSubtractor|Add9~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.117 ns subtractor:blokSubtractor\|Add9~19 9 COMB LCCOMB_X23_Y10_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 2.117 ns; Loc. = LCCOMB_X23_Y10_N2; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~17 subtractor:blokSubtractor|Add9~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.197 ns subtractor:blokSubtractor\|Add9~21 10 COMB LCCOMB_X23_Y10_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.197 ns; Loc. = LCCOMB_X23_Y10_N4; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~19 subtractor:blokSubtractor|Add9~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.277 ns subtractor:blokSubtractor\|Add9~23 11 COMB LCCOMB_X23_Y10_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 2.277 ns; Loc. = LCCOMB_X23_Y10_N6; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~21 subtractor:blokSubtractor|Add9~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.357 ns subtractor:blokSubtractor\|Add9~25 12 COMB LCCOMB_X23_Y10_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 2.357 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~23 subtractor:blokSubtractor|Add9~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.437 ns subtractor:blokSubtractor\|Add9~27 13 COMB LCCOMB_X23_Y10_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.437 ns; Loc. = LCCOMB_X23_Y10_N10; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~25 subtractor:blokSubtractor|Add9~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.517 ns subtractor:blokSubtractor\|Add9~29 14 COMB LCCOMB_X23_Y10_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.517 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~27 subtractor:blokSubtractor|Add9~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.691 ns subtractor:blokSubtractor\|Add9~31 15 COMB LCCOMB_X23_Y10_N14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.174 ns) = 2.691 ns; Loc. = LCCOMB_X23_Y10_N14; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { subtractor:blokSubtractor|Add9~29 subtractor:blokSubtractor|Add9~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.771 ns subtractor:blokSubtractor\|Add9~33 16 COMB LCCOMB_X23_Y10_N16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.771 ns; Loc. = LCCOMB_X23_Y10_N16; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~31 subtractor:blokSubtractor|Add9~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.851 ns subtractor:blokSubtractor\|Add9~35 17 COMB LCCOMB_X23_Y10_N18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.851 ns; Loc. = LCCOMB_X23_Y10_N18; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~33 subtractor:blokSubtractor|Add9~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.931 ns subtractor:blokSubtractor\|Add9~37 18 COMB LCCOMB_X23_Y10_N20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.931 ns; Loc. = LCCOMB_X23_Y10_N20; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~35 subtractor:blokSubtractor|Add9~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.011 ns subtractor:blokSubtractor\|Add9~39 19 COMB LCCOMB_X23_Y10_N22 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.011 ns; Loc. = LCCOMB_X23_Y10_N22; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~37 subtractor:blokSubtractor|Add9~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.091 ns subtractor:blokSubtractor\|Add9~41 20 COMB LCCOMB_X23_Y10_N24 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.091 ns; Loc. = LCCOMB_X23_Y10_N24; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~39 subtractor:blokSubtractor|Add9~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.171 ns subtractor:blokSubtractor\|Add9~43 21 COMB LCCOMB_X23_Y10_N26 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.171 ns; Loc. = LCCOMB_X23_Y10_N26; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~41 subtractor:blokSubtractor|Add9~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.251 ns subtractor:blokSubtractor\|Add9~45 22 COMB LCCOMB_X23_Y10_N28 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 3.251 ns; Loc. = LCCOMB_X23_Y10_N28; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~43 subtractor:blokSubtractor|Add9~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.412 ns subtractor:blokSubtractor\|Add9~47 23 COMB LCCOMB_X23_Y10_N30 2 " "Info: 23: + IC(0.000 ns) + CELL(0.161 ns) = 3.412 ns; Loc. = LCCOMB_X23_Y10_N30; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { subtractor:blokSubtractor|Add9~45 subtractor:blokSubtractor|Add9~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.492 ns subtractor:blokSubtractor\|Add9~49 24 COMB LCCOMB_X23_Y9_N0 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.492 ns; Loc. = LCCOMB_X23_Y9_N0; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~47 subtractor:blokSubtractor|Add9~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.572 ns subtractor:blokSubtractor\|Add9~51 25 COMB LCCOMB_X23_Y9_N2 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 3.572 ns; Loc. = LCCOMB_X23_Y9_N2; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~49 subtractor:blokSubtractor|Add9~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.652 ns subtractor:blokSubtractor\|Add9~53 26 COMB LCCOMB_X23_Y9_N4 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.652 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~51 subtractor:blokSubtractor|Add9~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.732 ns subtractor:blokSubtractor\|Add9~55 27 COMB LCCOMB_X23_Y9_N6 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.732 ns; Loc. = LCCOMB_X23_Y9_N6; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~53 subtractor:blokSubtractor|Add9~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.812 ns subtractor:blokSubtractor\|Add9~57 28 COMB LCCOMB_X23_Y9_N8 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.812 ns; Loc. = LCCOMB_X23_Y9_N8; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~55 subtractor:blokSubtractor|Add9~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.892 ns subtractor:blokSubtractor\|Add9~59 29 COMB LCCOMB_X23_Y9_N10 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.892 ns; Loc. = LCCOMB_X23_Y9_N10; Fanout = 2; COMB Node = 'subtractor:blokSubtractor\|Add9~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~57 subtractor:blokSubtractor|Add9~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.972 ns subtractor:blokSubtractor\|Add9~61 30 COMB LCCOMB_X23_Y9_N12 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 3.972 ns; Loc. = LCCOMB_X23_Y9_N12; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|Add9~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { subtractor:blokSubtractor|Add9~59 subtractor:blokSubtractor|Add9~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.146 ns subtractor:blokSubtractor\|Add9~63 31 COMB LCCOMB_X23_Y9_N14 1 " "Info: 31: + IC(0.000 ns) + CELL(0.174 ns) = 4.146 ns; Loc. = LCCOMB_X23_Y9_N14; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|Add9~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { subtractor:blokSubtractor|Add9~61 subtractor:blokSubtractor|Add9~63 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.604 ns subtractor:blokSubtractor\|Add9~64 32 COMB LCCOMB_X23_Y9_N16 1 " "Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 4.604 ns; Loc. = LCCOMB_X23_Y9_N16; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|Add9~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { subtractor:blokSubtractor|Add9~63 subtractor:blokSubtractor|Add9~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 845 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.322 ns) 5.228 ns subtractor:blokSubtractor\|x_outTemp\[32\]~62 33 COMB LCCOMB_X23_Y9_N24 1 " "Info: 33: + IC(0.302 ns) + CELL(0.322 ns) = 5.228 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { subtractor:blokSubtractor|Add9~64 subtractor:blokSubtractor|x_outTemp[32]~62 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.322 ns) 5.851 ns subtractor:blokSubtractor\|x_outTemp\[32\]~63 34 COMB LCCOMB_X23_Y9_N18 1 " "Info: 34: + IC(0.301 ns) + CELL(0.322 ns) = 5.851 ns; Loc. = LCCOMB_X23_Y9_N18; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.623 ns" { subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.384 ns) + CELL(0.178 ns) 7.413 ns subtractor:blokSubtractor\|x_outTemp\[32\] 35 REG LCCOMB_X12_Y9_N20 1 " "Info: 35: + IC(1.384 ns) + CELL(0.178 ns) = 7.413 ns; Loc. = LCCOMB_X12_Y9_N20; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.467 ns ( 60.26 % ) " "Info: Total cell delay = 4.467 ns ( 60.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.946 ns ( 39.74 % ) " "Info: Total interconnect delay = 2.946 ns ( 39.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.413 ns" { subtractor:blokSubtractor|a[2] subtractor:blokSubtractor|Add9~5 subtractor:blokSubtractor|Add9~7 subtractor:blokSubtractor|Add9~9 subtractor:blokSubtractor|Add9~11 subtractor:blokSubtractor|Add9~13 subtractor:blokSubtractor|Add9~15 subtractor:blokSubtractor|Add9~17 subtractor:blokSubtractor|Add9~19 subtractor:blokSubtractor|Add9~21 subtractor:blokSubtractor|Add9~23 subtractor:blokSubtractor|Add9~25 subtractor:blokSubtractor|Add9~27 subtractor:blokSubtractor|Add9~29 subtractor:blokSubtractor|Add9~31 subtractor:blokSubtractor|Add9~33 subtractor:blokSubtractor|Add9~35 subtractor:blokSubtractor|Add9~37 subtractor:blokSubtractor|Add9~39 subtractor:blokSubtractor|Add9~41 subtractor:blokSubtractor|Add9~43 subtractor:blokSubtractor|Add9~45 subtractor:blokSubtractor|Add9~47 subtractor:blokSubtractor|Add9~49 subtractor:blokSubtractor|Add9~51 subtractor:blokSubtractor|Add9~53 subtractor:blokSubtractor|Add9~55 subtractor:blokSubtractor|Add9~57 subtractor:blokSubtractor|Add9~59 subtractor:blokSubtractor|Add9~61 subtractor:blokSubtractor|Add9~63 subtractor:blokSubtractor|Add9~64 subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.413 ns" { subtractor:blokSubtractor|a[2] {} subtractor:blokSubtractor|Add9~5 {} subtractor:blokSubtractor|Add9~7 {} subtractor:blokSubtractor|Add9~9 {} subtractor:blokSubtractor|Add9~11 {} subtractor:blokSubtractor|Add9~13 {} subtractor:blokSubtractor|Add9~15 {} subtractor:blokSubtractor|Add9~17 {} subtractor:blokSubtractor|Add9~19 {} subtractor:blokSubtractor|Add9~21 {} subtractor:blokSubtractor|Add9~23 {} subtractor:blokSubtractor|Add9~25 {} subtractor:blokSubtractor|Add9~27 {} subtractor:blokSubtractor|Add9~29 {} subtractor:blokSubtractor|Add9~31 {} subtractor:blokSubtractor|Add9~33 {} subtractor:blokSubtractor|Add9~35 {} subtractor:blokSubtractor|Add9~37 {} subtractor:blokSubtractor|Add9~39 {} subtractor:blokSubtractor|Add9~41 {} subtractor:blokSubtractor|Add9~43 {} subtractor:blokSubtractor|Add9~45 {} subtractor:blokSubtractor|Add9~47 {} subtractor:blokSubtractor|Add9~49 {} subtractor:blokSubtractor|Add9~51 {} subtractor:blokSubtractor|Add9~53 {} subtractor:blokSubtractor|Add9~55 {} subtractor:blokSubtractor|Add9~57 {} subtractor:blokSubtractor|Add9~59 {} subtractor:blokSubtractor|Add9~61 {} subtractor:blokSubtractor|Add9~63 {} subtractor:blokSubtractor|Add9~64 {} subtractor:blokSubtractor|x_outTemp[32]~62 {} subtractor:blokSubtractor|x_outTemp[32]~63 {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.959ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.302ns 0.301ns 1.384ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.322ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.626 ns - Smallest " "Info: - Smallest clock skew is -3.626 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.313 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.313 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.879 ns) 3.677 ns fsm:TOFSM\|currentState.s2 2 REG LCFF_X26_Y12_N29 2 " "Info: 2: + IC(1.732 ns) + CELL(0.879 ns) = 3.677 ns; Loc. = LCFF_X26_Y12_N29; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { clk fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.178 ns) 4.217 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X26_Y12_N4 6 " "Info: 3: + IC(0.362 ns) + CELL(0.178 ns) = 4.217 ns; Loc. = LCCOMB_X26_Y12_N4; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.000 ns) 5.791 ns fsm:TOFSM\|en_Subtractor~clkctrl 4 COMB CLKCTRL_G5 222 " "Info: 4: + IC(1.574 ns) + CELL(0.000 ns) = 5.791 ns; Loc. = CLKCTRL_G5; Fanout = 222; COMB Node = 'fsm:TOFSM\|en_Subtractor~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.319 ns) 7.313 ns subtractor:blokSubtractor\|x_outTemp\[32\] 5 REG LCCOMB_X12_Y9_N20 1 " "Info: 5: + IC(1.203 ns) + CELL(0.319 ns) = 7.313 ns; Loc. = LCCOMB_X12_Y9_N20; Fanout = 1; REG Node = 'subtractor:blokSubtractor\|x_outTemp\[32\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.442 ns ( 33.39 % ) " "Info: Total cell delay = 2.442 ns ( 33.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.871 ns ( 66.61 % ) " "Info: Total interconnect delay = 4.871 ns ( 66.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.313 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.313 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.732ns 0.362ns 1.574ns 1.203ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.939 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.939 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.879 ns) 3.677 ns fsm:TOFSM\|currentState.s1 2 REG LCFF_X26_Y12_N21 2 " "Info: 2: + IC(1.732 ns) + CELL(0.879 ns) = 3.677 ns; Loc. = LCFF_X26_Y12_N21; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { clk fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.278 ns) 4.321 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X26_Y12_N4 6 " "Info: 3: + IC(0.366 ns) + CELL(0.278 ns) = 4.321 ns; Loc. = LCCOMB_X26_Y12_N4; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.178 ns) 5.613 ns subtractor:blokSubtractor\|kCount\[0\] 4 REG LCCOMB_X21_Y12_N24 101 " "Info: 4: + IC(1.114 ns) + CELL(0.178 ns) = 5.613 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 101; REG Node = 'subtractor:blokSubtractor\|kCount\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.545 ns) 6.518 ns subtractor:blokSubtractor\|b\[0\]~19 5 COMB LCCOMB_X21_Y12_N20 1 " "Info: 5: + IC(0.360 ns) + CELL(0.545 ns) = 6.518 ns; Loc. = LCCOMB_X21_Y12_N20; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~19 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.545 ns) 7.400 ns subtractor:blokSubtractor\|b\[0\]~20 6 COMB LCCOMB_X21_Y12_N2 1 " "Info: 6: + IC(0.337 ns) + CELL(0.545 ns) = 7.400 ns; Loc. = LCCOMB_X21_Y12_N2; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { subtractor:blokSubtractor|b[0]~19 subtractor:blokSubtractor|b[0]~20 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.152 ns) + CELL(0.000 ns) 9.552 ns subtractor:blokSubtractor\|b\[0\]~20clkctrl 7 COMB CLKCTRL_G3 62 " "Info: 7: + IC(2.152 ns) + CELL(0.000 ns) = 9.552 ns; Loc. = CLKCTRL_G3; Fanout = 62; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~20clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.152 ns" { subtractor:blokSubtractor|b[0]~20 subtractor:blokSubtractor|b[0]~20clkctrl } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.178 ns) 10.939 ns subtractor:blokSubtractor\|a\[2\] 8 REG LCCOMB_X22_Y7_N10 7 " "Info: 8: + IC(1.209 ns) + CELL(0.178 ns) = 10.939 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|a\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { subtractor:blokSubtractor|b[0]~20clkctrl subtractor:blokSubtractor|a[2] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.669 ns ( 33.54 % ) " "Info: Total cell delay = 3.669 ns ( 33.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.270 ns ( 66.46 % ) " "Info: Total interconnect delay = 7.270 ns ( 66.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.939 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~19 subtractor:blokSubtractor|b[0]~20 subtractor:blokSubtractor|b[0]~20clkctrl subtractor:blokSubtractor|a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.939 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~19 {} subtractor:blokSubtractor|b[0]~20 {} subtractor:blokSubtractor|b[0]~20clkctrl {} subtractor:blokSubtractor|a[2] {} } { 0.000ns 0.000ns 1.732ns 0.366ns 1.114ns 0.360ns 0.337ns 2.152ns 1.209ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.545ns 0.545ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.313 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.313 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.732ns 0.362ns 1.574ns 1.203ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.939 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~19 subtractor:blokSubtractor|b[0]~20 subtractor:blokSubtractor|b[0]~20clkctrl subtractor:blokSubtractor|a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.939 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~19 {} subtractor:blokSubtractor|b[0]~20 {} subtractor:blokSubtractor|b[0]~20clkctrl {} subtractor:blokSubtractor|a[2] {} } { 0.000ns 0.000ns 1.732ns 0.366ns 1.114ns 0.360ns 0.337ns 2.152ns 1.209ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.545ns 0.545ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.175 ns + " "Info: + Micro setup delay of destination is 1.175 ns" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 186 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.413 ns" { subtractor:blokSubtractor|a[2] subtractor:blokSubtractor|Add9~5 subtractor:blokSubtractor|Add9~7 subtractor:blokSubtractor|Add9~9 subtractor:blokSubtractor|Add9~11 subtractor:blokSubtractor|Add9~13 subtractor:blokSubtractor|Add9~15 subtractor:blokSubtractor|Add9~17 subtractor:blokSubtractor|Add9~19 subtractor:blokSubtractor|Add9~21 subtractor:blokSubtractor|Add9~23 subtractor:blokSubtractor|Add9~25 subtractor:blokSubtractor|Add9~27 subtractor:blokSubtractor|Add9~29 subtractor:blokSubtractor|Add9~31 subtractor:blokSubtractor|Add9~33 subtractor:blokSubtractor|Add9~35 subtractor:blokSubtractor|Add9~37 subtractor:blokSubtractor|Add9~39 subtractor:blokSubtractor|Add9~41 subtractor:blokSubtractor|Add9~43 subtractor:blokSubtractor|Add9~45 subtractor:blokSubtractor|Add9~47 subtractor:blokSubtractor|Add9~49 subtractor:blokSubtractor|Add9~51 subtractor:blokSubtractor|Add9~53 subtractor:blokSubtractor|Add9~55 subtractor:blokSubtractor|Add9~57 subtractor:blokSubtractor|Add9~59 subtractor:blokSubtractor|Add9~61 subtractor:blokSubtractor|Add9~63 subtractor:blokSubtractor|Add9~64 subtractor:blokSubtractor|x_outTemp[32]~62 subtractor:blokSubtractor|x_outTemp[32]~63 subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.413 ns" { subtractor:blokSubtractor|a[2] {} subtractor:blokSubtractor|Add9~5 {} subtractor:blokSubtractor|Add9~7 {} subtractor:blokSubtractor|Add9~9 {} subtractor:blokSubtractor|Add9~11 {} subtractor:blokSubtractor|Add9~13 {} subtractor:blokSubtractor|Add9~15 {} subtractor:blokSubtractor|Add9~17 {} subtractor:blokSubtractor|Add9~19 {} subtractor:blokSubtractor|Add9~21 {} subtractor:blokSubtractor|Add9~23 {} subtractor:blokSubtractor|Add9~25 {} subtractor:blokSubtractor|Add9~27 {} subtractor:blokSubtractor|Add9~29 {} subtractor:blokSubtractor|Add9~31 {} subtractor:blokSubtractor|Add9~33 {} subtractor:blokSubtractor|Add9~35 {} subtractor:blokSubtractor|Add9~37 {} subtractor:blokSubtractor|Add9~39 {} subtractor:blokSubtractor|Add9~41 {} subtractor:blokSubtractor|Add9~43 {} subtractor:blokSubtractor|Add9~45 {} subtractor:blokSubtractor|Add9~47 {} subtractor:blokSubtractor|Add9~49 {} subtractor:blokSubtractor|Add9~51 {} subtractor:blokSubtractor|Add9~53 {} subtractor:blokSubtractor|Add9~55 {} subtractor:blokSubtractor|Add9~57 {} subtractor:blokSubtractor|Add9~59 {} subtractor:blokSubtractor|Add9~61 {} subtractor:blokSubtractor|Add9~63 {} subtractor:blokSubtractor|Add9~64 {} subtractor:blokSubtractor|x_outTemp[32]~62 {} subtractor:blokSubtractor|x_outTemp[32]~63 {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.959ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.302ns 0.301ns 1.384ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.322ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.313 ns" { clk fsm:TOFSM|currentState.s2 fsm:TOFSM|en_Subtractor fsm:TOFSM|en_Subtractor~clkctrl subtractor:blokSubtractor|x_outTemp[32] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.313 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} fsm:TOFSM|en_Subtractor {} fsm:TOFSM|en_Subtractor~clkctrl {} subtractor:blokSubtractor|x_outTemp[32] {} } { 0.000ns 0.000ns 1.732ns 0.362ns 1.574ns 1.203ns } { 0.000ns 1.066ns 0.879ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.939 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~19 subtractor:blokSubtractor|b[0]~20 subtractor:blokSubtractor|b[0]~20clkctrl subtractor:blokSubtractor|a[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.939 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~19 {} subtractor:blokSubtractor|b[0]~20 {} subtractor:blokSubtractor|b[0]~20clkctrl {} subtractor:blokSubtractor|a[2] {} } { 0.000ns 0.000ns 1.732ns 0.366ns 1.114ns 0.360ns 0.337ns 2.152ns 1.209ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.545ns 0.545ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[31\] register angkaTemp2\[0\] register angka\[28\]\$latch 122.22 MHz 8.182 ns Internal " "Info: Clock \"Sudut\[31\]\" has Internal fmax of 122.22 MHz between source register \"angkaTemp2\[0\]\" and destination register \"angka\[28\]\$latch\" (period= 8.182 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.220 ns + Longest register register " "Info: + Longest register to register delay is 7.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp2\[0\] 1 REG LCCOMB_X33_Y8_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 2; REG Node = 'angkaTemp2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp2[0] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.517 ns) 2.253 ns Add0~2 2 COMB LCCOMB_X16_Y7_N0 2 " "Info: 2: + IC(1.736 ns) + CELL(0.517 ns) = 2.253 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { angkaTemp2[0] Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.333 ns Add0~4 3 COMB LCCOMB_X16_Y7_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.333 ns; Loc. = LCCOMB_X16_Y7_N2; Fanout = 2; COMB Node = 'Add0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~2 Add0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.413 ns Add0~7 4 COMB LCCOMB_X16_Y7_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.413 ns; Loc. = LCCOMB_X16_Y7_N4; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~4 Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.493 ns Add0~10 5 COMB LCCOMB_X16_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.493 ns; Loc. = LCCOMB_X16_Y7_N6; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7 Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.573 ns Add0~13 6 COMB LCCOMB_X16_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.573 ns; Loc. = LCCOMB_X16_Y7_N8; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~10 Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.653 ns Add0~16 7 COMB LCCOMB_X16_Y7_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.653 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 2; COMB Node = 'Add0~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~13 Add0~16 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.733 ns Add0~19 8 COMB LCCOMB_X16_Y7_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.733 ns; Loc. = LCCOMB_X16_Y7_N12; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~16 Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.907 ns Add0~22 9 COMB LCCOMB_X16_Y7_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 2.907 ns; Loc. = LCCOMB_X16_Y7_N14; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~19 Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.987 ns Add0~25 10 COMB LCCOMB_X16_Y7_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.987 ns; Loc. = LCCOMB_X16_Y7_N16; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~22 Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.067 ns Add0~28 11 COMB LCCOMB_X16_Y7_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.067 ns; Loc. = LCCOMB_X16_Y7_N18; Fanout = 2; COMB Node = 'Add0~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~25 Add0~28 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.147 ns Add0~31 12 COMB LCCOMB_X16_Y7_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.147 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~28 Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.227 ns Add0~34 13 COMB LCCOMB_X16_Y7_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.227 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~31 Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.307 ns Add0~37 14 COMB LCCOMB_X16_Y7_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.307 ns; Loc. = LCCOMB_X16_Y7_N24; Fanout = 2; COMB Node = 'Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~34 Add0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.387 ns Add0~40 15 COMB LCCOMB_X16_Y7_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.387 ns; Loc. = LCCOMB_X16_Y7_N26; Fanout = 2; COMB Node = 'Add0~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~37 Add0~40 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.467 ns Add0~43 16 COMB LCCOMB_X16_Y7_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.467 ns; Loc. = LCCOMB_X16_Y7_N28; Fanout = 2; COMB Node = 'Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~40 Add0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.628 ns Add0~46 17 COMB LCCOMB_X16_Y7_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 3.628 ns; Loc. = LCCOMB_X16_Y7_N30; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add0~43 Add0~46 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.708 ns Add0~49 18 COMB LCCOMB_X16_Y6_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.708 ns; Loc. = LCCOMB_X16_Y6_N0; Fanout = 2; COMB Node = 'Add0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~46 Add0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.788 ns Add0~52 19 COMB LCCOMB_X16_Y6_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.788 ns; Loc. = LCCOMB_X16_Y6_N2; Fanout = 2; COMB Node = 'Add0~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~49 Add0~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.868 ns Add0~55 20 COMB LCCOMB_X16_Y6_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.868 ns; Loc. = LCCOMB_X16_Y6_N4; Fanout = 2; COMB Node = 'Add0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~52 Add0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.948 ns Add0~58 21 COMB LCCOMB_X16_Y6_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.948 ns; Loc. = LCCOMB_X16_Y6_N6; Fanout = 2; COMB Node = 'Add0~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~55 Add0~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.028 ns Add0~61 22 COMB LCCOMB_X16_Y6_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 4.028 ns; Loc. = LCCOMB_X16_Y6_N8; Fanout = 2; COMB Node = 'Add0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~58 Add0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.108 ns Add0~64 23 COMB LCCOMB_X16_Y6_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 4.108 ns; Loc. = LCCOMB_X16_Y6_N10; Fanout = 2; COMB Node = 'Add0~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~61 Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.188 ns Add0~67 24 COMB LCCOMB_X16_Y6_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 4.188 ns; Loc. = LCCOMB_X16_Y6_N12; Fanout = 2; COMB Node = 'Add0~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~64 Add0~67 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.362 ns Add0~70 25 COMB LCCOMB_X16_Y6_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 4.362 ns; Loc. = LCCOMB_X16_Y6_N14; Fanout = 2; COMB Node = 'Add0~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~67 Add0~70 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.442 ns Add0~73 26 COMB LCCOMB_X16_Y6_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 4.442 ns; Loc. = LCCOMB_X16_Y6_N16; Fanout = 2; COMB Node = 'Add0~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~70 Add0~73 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.522 ns Add0~76 27 COMB LCCOMB_X16_Y6_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 4.522 ns; Loc. = LCCOMB_X16_Y6_N18; Fanout = 2; COMB Node = 'Add0~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~73 Add0~76 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.602 ns Add0~79 28 COMB LCCOMB_X16_Y6_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 4.602 ns; Loc. = LCCOMB_X16_Y6_N20; Fanout = 2; COMB Node = 'Add0~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~76 Add0~79 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.682 ns Add0~82 29 COMB LCCOMB_X16_Y6_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 4.682 ns; Loc. = LCCOMB_X16_Y6_N22; Fanout = 2; COMB Node = 'Add0~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~79 Add0~82 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.140 ns Add0~84 30 COMB LCCOMB_X16_Y6_N24 1 " "Info: 30: + IC(0.000 ns) + CELL(0.458 ns) = 5.140 ns; Loc. = LCCOMB_X16_Y6_N24; Fanout = 1; COMB Node = 'Add0~84'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~82 Add0~84 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.178 ns) 6.580 ns Add0~86 31 COMB LCCOMB_X15_Y14_N30 1 " "Info: 31: + IC(1.262 ns) + CELL(0.178 ns) = 6.580 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 1; COMB Node = 'Add0~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { Add0~84 Add0~86 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.178 ns) 7.220 ns angka\[28\]\$latch 32 REG LCCOMB_X14_Y14_N24 1 " "Info: 32: + IC(0.462 ns) + CELL(0.178 ns) = 7.220 ns; Loc. = LCCOMB_X14_Y14_N24; Fanout = 1; REG Node = 'angka\[28\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { Add0~86 angka[28]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.760 ns ( 52.08 % ) " "Info: Total cell delay = 3.760 ns ( 52.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.460 ns ( 47.92 % ) " "Info: Total interconnect delay = 3.460 ns ( 47.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.220 ns" { angkaTemp2[0] Add0~2 Add0~4 Add0~7 Add0~10 Add0~13 Add0~16 Add0~19 Add0~22 Add0~25 Add0~28 Add0~31 Add0~34 Add0~37 Add0~40 Add0~43 Add0~46 Add0~49 Add0~52 Add0~55 Add0~58 Add0~61 Add0~64 Add0~67 Add0~70 Add0~73 Add0~76 Add0~79 Add0~82 Add0~84 Add0~86 angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.220 ns" { angkaTemp2[0] {} Add0~2 {} Add0~4 {} Add0~7 {} Add0~10 {} Add0~13 {} Add0~16 {} Add0~19 {} Add0~22 {} Add0~25 {} Add0~28 {} Add0~31 {} Add0~34 {} Add0~37 {} Add0~40 {} Add0~43 {} Add0~46 {} Add0~49 {} Add0~52 {} Add0~55 {} Add0~58 {} Add0~61 {} Add0~64 {} Add0~67 {} Add0~70 {} Add0~73 {} Add0~76 {} Add0~79 {} Add0~82 {} Add0~84 {} Add0~86 {} angka[28]$latch {} } { 0.000ns 1.736ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.262ns 0.462ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.214 ns - Smallest " "Info: - Smallest clock skew is 0.214 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[31\] destination 4.833 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[31\]\" to destination register is 4.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns Sudut\[31\] 1 CLK PIN_116 4 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_116; Fanout = 4; CLK Node = 'Sudut\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[31] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.189 ns) + CELL(0.178 ns) 2.291 ns angka\[31\]~1 2 COMB LCCOMB_X33_Y8_N24 1 " "Info: 2: + IC(1.189 ns) + CELL(0.178 ns) = 2.291 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.367 ns" { Sudut[31] angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 3.288 ns angka\[31\]~1clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(0.997 ns) + CELL(0.000 ns) = 3.288 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.319 ns) 4.833 ns angka\[28\]\$latch 4 REG LCCOMB_X14_Y14_N24 1 " "Info: 4: + IC(1.226 ns) + CELL(0.319 ns) = 4.833 ns; Loc. = LCCOMB_X14_Y14_N24; Fanout = 1; REG Node = 'angka\[28\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { angka[31]~1clkctrl angka[28]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.421 ns ( 29.40 % ) " "Info: Total cell delay = 1.421 ns ( 29.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.412 ns ( 70.60 % ) " "Info: Total interconnect delay = 3.412 ns ( 70.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { Sudut[31] angka[31]~1 angka[31]~1clkctrl angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.833 ns" { Sudut[31] {} Sudut[31]~combout {} angka[31]~1 {} angka[31]~1clkctrl {} angka[28]$latch {} } { 0.000ns 0.000ns 1.189ns 0.997ns 1.226ns } { 0.000ns 0.924ns 0.178ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[31\] source 4.619 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[31\]\" to source register is 4.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns Sudut\[31\] 1 CLK PIN_116 4 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_116; Fanout = 4; CLK Node = 'Sudut\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[31] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.178 ns) 2.289 ns angkaTemp2\[31\]~0 2 COMB LCCOMB_X33_Y8_N2 1 " "Info: 2: + IC(1.187 ns) + CELL(0.178 ns) = 2.289 ns; Loc. = LCCOMB_X33_Y8_N2; Fanout = 1; COMB Node = 'angkaTemp2\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { Sudut[31] angkaTemp2[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.000 ns) 3.237 ns angkaTemp2\[31\]~0clkctrl 3 COMB CLKCTRL_G7 32 " "Info: 3: + IC(0.948 ns) + CELL(0.000 ns) = 3.237 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'angkaTemp2\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { angkaTemp2[31]~0 angkaTemp2[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.178 ns) 4.619 ns angkaTemp2\[0\] 4 REG LCCOMB_X33_Y8_N4 2 " "Info: 4: + IC(1.204 ns) + CELL(0.178 ns) = 4.619 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 2; REG Node = 'angkaTemp2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { angkaTemp2[31]~0clkctrl angkaTemp2[0] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.280 ns ( 27.71 % ) " "Info: Total cell delay = 1.280 ns ( 27.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.339 ns ( 72.29 % ) " "Info: Total interconnect delay = 3.339 ns ( 72.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.619 ns" { Sudut[31] angkaTemp2[31]~0 angkaTemp2[31]~0clkctrl angkaTemp2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.619 ns" { Sudut[31] {} Sudut[31]~combout {} angkaTemp2[31]~0 {} angkaTemp2[31]~0clkctrl {} angkaTemp2[0] {} } { 0.000ns 0.000ns 1.187ns 0.948ns 1.204ns } { 0.000ns 0.924ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { Sudut[31] angka[31]~1 angka[31]~1clkctrl angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.833 ns" { Sudut[31] {} Sudut[31]~combout {} angka[31]~1 {} angka[31]~1clkctrl {} angka[28]$latch {} } { 0.000ns 0.000ns 1.189ns 0.997ns 1.226ns } { 0.000ns 0.924ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.619 ns" { Sudut[31] angkaTemp2[31]~0 angkaTemp2[31]~0clkctrl angkaTemp2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.619 ns" { Sudut[31] {} Sudut[31]~combout {} angkaTemp2[31]~0 {} angkaTemp2[31]~0clkctrl {} angkaTemp2[0] {} } { 0.000ns 0.000ns 1.187ns 0.948ns 1.204ns } { 0.000ns 0.924ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.176 ns + " "Info: + Micro setup delay of destination is 1.176 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.220 ns" { angkaTemp2[0] Add0~2 Add0~4 Add0~7 Add0~10 Add0~13 Add0~16 Add0~19 Add0~22 Add0~25 Add0~28 Add0~31 Add0~34 Add0~37 Add0~40 Add0~43 Add0~46 Add0~49 Add0~52 Add0~55 Add0~58 Add0~61 Add0~64 Add0~67 Add0~70 Add0~73 Add0~76 Add0~79 Add0~82 Add0~84 Add0~86 angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.220 ns" { angkaTemp2[0] {} Add0~2 {} Add0~4 {} Add0~7 {} Add0~10 {} Add0~13 {} Add0~16 {} Add0~19 {} Add0~22 {} Add0~25 {} Add0~28 {} Add0~31 {} Add0~34 {} Add0~37 {} Add0~40 {} Add0~43 {} Add0~46 {} Add0~49 {} Add0~52 {} Add0~55 {} Add0~58 {} Add0~61 {} Add0~64 {} Add0~67 {} Add0~70 {} Add0~73 {} Add0~76 {} Add0~79 {} Add0~82 {} Add0~84 {} Add0~86 {} angka[28]$latch {} } { 0.000ns 1.736ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.262ns 0.462ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.833 ns" { Sudut[31] angka[31]~1 angka[31]~1clkctrl angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.833 ns" { Sudut[31] {} Sudut[31]~combout {} angka[31]~1 {} angka[31]~1clkctrl {} angka[28]$latch {} } { 0.000ns 0.000ns 1.189ns 0.997ns 1.226ns } { 0.000ns 0.924ns 0.178ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.619 ns" { Sudut[31] angkaTemp2[31]~0 angkaTemp2[31]~0clkctrl angkaTemp2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.619 ns" { Sudut[31] {} Sudut[31]~combout {} angkaTemp2[31]~0 {} angkaTemp2[31]~0clkctrl {} angkaTemp2[0] {} } { 0.000ns 0.000ns 1.187ns 0.948ns 1.204ns } { 0.000ns 0.924ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "modeSin register angkaTemp2\[0\] register angka\[28\]\$latch 125.83 MHz 7.947 ns Internal " "Info: Clock \"modeSin\" has Internal fmax of 125.83 MHz between source register \"angkaTemp2\[0\]\" and destination register \"angka\[28\]\$latch\" (period= 7.947 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.220 ns + Longest register register " "Info: + Longest register to register delay is 7.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp2\[0\] 1 REG LCCOMB_X33_Y8_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 2; REG Node = 'angkaTemp2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp2[0] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.517 ns) 2.253 ns Add0~2 2 COMB LCCOMB_X16_Y7_N0 2 " "Info: 2: + IC(1.736 ns) + CELL(0.517 ns) = 2.253 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 2; COMB Node = 'Add0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { angkaTemp2[0] Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.333 ns Add0~4 3 COMB LCCOMB_X16_Y7_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.333 ns; Loc. = LCCOMB_X16_Y7_N2; Fanout = 2; COMB Node = 'Add0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~2 Add0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.413 ns Add0~7 4 COMB LCCOMB_X16_Y7_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.413 ns; Loc. = LCCOMB_X16_Y7_N4; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~4 Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.493 ns Add0~10 5 COMB LCCOMB_X16_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.493 ns; Loc. = LCCOMB_X16_Y7_N6; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7 Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.573 ns Add0~13 6 COMB LCCOMB_X16_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.573 ns; Loc. = LCCOMB_X16_Y7_N8; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~10 Add0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.653 ns Add0~16 7 COMB LCCOMB_X16_Y7_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.653 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 2; COMB Node = 'Add0~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~13 Add0~16 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.733 ns Add0~19 8 COMB LCCOMB_X16_Y7_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.733 ns; Loc. = LCCOMB_X16_Y7_N12; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~16 Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 2.907 ns Add0~22 9 COMB LCCOMB_X16_Y7_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 2.907 ns; Loc. = LCCOMB_X16_Y7_N14; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~19 Add0~22 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.987 ns Add0~25 10 COMB LCCOMB_X16_Y7_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.987 ns; Loc. = LCCOMB_X16_Y7_N16; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~22 Add0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.067 ns Add0~28 11 COMB LCCOMB_X16_Y7_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.067 ns; Loc. = LCCOMB_X16_Y7_N18; Fanout = 2; COMB Node = 'Add0~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~25 Add0~28 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.147 ns Add0~31 12 COMB LCCOMB_X16_Y7_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.147 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~28 Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.227 ns Add0~34 13 COMB LCCOMB_X16_Y7_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.227 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~31 Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.307 ns Add0~37 14 COMB LCCOMB_X16_Y7_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.307 ns; Loc. = LCCOMB_X16_Y7_N24; Fanout = 2; COMB Node = 'Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~34 Add0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.387 ns Add0~40 15 COMB LCCOMB_X16_Y7_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.387 ns; Loc. = LCCOMB_X16_Y7_N26; Fanout = 2; COMB Node = 'Add0~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~37 Add0~40 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.467 ns Add0~43 16 COMB LCCOMB_X16_Y7_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.467 ns; Loc. = LCCOMB_X16_Y7_N28; Fanout = 2; COMB Node = 'Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~40 Add0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 3.628 ns Add0~46 17 COMB LCCOMB_X16_Y7_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 3.628 ns; Loc. = LCCOMB_X16_Y7_N30; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add0~43 Add0~46 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.708 ns Add0~49 18 COMB LCCOMB_X16_Y6_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.708 ns; Loc. = LCCOMB_X16_Y6_N0; Fanout = 2; COMB Node = 'Add0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~46 Add0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.788 ns Add0~52 19 COMB LCCOMB_X16_Y6_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 3.788 ns; Loc. = LCCOMB_X16_Y6_N2; Fanout = 2; COMB Node = 'Add0~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~49 Add0~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.868 ns Add0~55 20 COMB LCCOMB_X16_Y6_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 3.868 ns; Loc. = LCCOMB_X16_Y6_N4; Fanout = 2; COMB Node = 'Add0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~52 Add0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.948 ns Add0~58 21 COMB LCCOMB_X16_Y6_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 3.948 ns; Loc. = LCCOMB_X16_Y6_N6; Fanout = 2; COMB Node = 'Add0~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~55 Add0~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.028 ns Add0~61 22 COMB LCCOMB_X16_Y6_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 4.028 ns; Loc. = LCCOMB_X16_Y6_N8; Fanout = 2; COMB Node = 'Add0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~58 Add0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.108 ns Add0~64 23 COMB LCCOMB_X16_Y6_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 4.108 ns; Loc. = LCCOMB_X16_Y6_N10; Fanout = 2; COMB Node = 'Add0~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~61 Add0~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.188 ns Add0~67 24 COMB LCCOMB_X16_Y6_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 4.188 ns; Loc. = LCCOMB_X16_Y6_N12; Fanout = 2; COMB Node = 'Add0~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~64 Add0~67 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.362 ns Add0~70 25 COMB LCCOMB_X16_Y6_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 4.362 ns; Loc. = LCCOMB_X16_Y6_N14; Fanout = 2; COMB Node = 'Add0~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~67 Add0~70 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.442 ns Add0~73 26 COMB LCCOMB_X16_Y6_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 4.442 ns; Loc. = LCCOMB_X16_Y6_N16; Fanout = 2; COMB Node = 'Add0~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~70 Add0~73 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.522 ns Add0~76 27 COMB LCCOMB_X16_Y6_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 4.522 ns; Loc. = LCCOMB_X16_Y6_N18; Fanout = 2; COMB Node = 'Add0~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~73 Add0~76 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.602 ns Add0~79 28 COMB LCCOMB_X16_Y6_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 4.602 ns; Loc. = LCCOMB_X16_Y6_N20; Fanout = 2; COMB Node = 'Add0~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~76 Add0~79 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.682 ns Add0~82 29 COMB LCCOMB_X16_Y6_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 4.682 ns; Loc. = LCCOMB_X16_Y6_N22; Fanout = 2; COMB Node = 'Add0~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~79 Add0~82 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.140 ns Add0~84 30 COMB LCCOMB_X16_Y6_N24 1 " "Info: 30: + IC(0.000 ns) + CELL(0.458 ns) = 5.140 ns; Loc. = LCCOMB_X16_Y6_N24; Fanout = 1; COMB Node = 'Add0~84'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~82 Add0~84 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.178 ns) 6.580 ns Add0~86 31 COMB LCCOMB_X15_Y14_N30 1 " "Info: 31: + IC(1.262 ns) + CELL(0.178 ns) = 6.580 ns; Loc. = LCCOMB_X15_Y14_N30; Fanout = 1; COMB Node = 'Add0~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { Add0~84 Add0~86 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.178 ns) 7.220 ns angka\[28\]\$latch 32 REG LCCOMB_X14_Y14_N24 1 " "Info: 32: + IC(0.462 ns) + CELL(0.178 ns) = 7.220 ns; Loc. = LCCOMB_X14_Y14_N24; Fanout = 1; REG Node = 'angka\[28\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.640 ns" { Add0~86 angka[28]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.760 ns ( 52.08 % ) " "Info: Total cell delay = 3.760 ns ( 52.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.460 ns ( 47.92 % ) " "Info: Total interconnect delay = 3.460 ns ( 47.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.220 ns" { angkaTemp2[0] Add0~2 Add0~4 Add0~7 Add0~10 Add0~13 Add0~16 Add0~19 Add0~22 Add0~25 Add0~28 Add0~31 Add0~34 Add0~37 Add0~40 Add0~43 Add0~46 Add0~49 Add0~52 Add0~55 Add0~58 Add0~61 Add0~64 Add0~67 Add0~70 Add0~73 Add0~76 Add0~79 Add0~82 Add0~84 Add0~86 angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.220 ns" { angkaTemp2[0] {} Add0~2 {} Add0~4 {} Add0~7 {} Add0~10 {} Add0~13 {} Add0~16 {} Add0~19 {} Add0~22 {} Add0~25 {} Add0~28 {} Add0~31 {} Add0~34 {} Add0~37 {} Add0~40 {} Add0~43 {} Add0~46 {} Add0~49 {} Add0~52 {} Add0~55 {} Add0~58 {} Add0~61 {} Add0~64 {} Add0~67 {} Add0~70 {} Add0~73 {} Add0~76 {} Add0~79 {} Add0~82 {} Add0~84 {} Add0~86 {} angka[28]$latch {} } { 0.000ns 1.736ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.262ns 0.462ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.449 ns - Smallest " "Info: - Smallest clock skew is 0.449 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin destination 5.466 ns + Shortest register " "Info: + Shortest clock path from clock \"modeSin\" to destination register is 5.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeSin 1 CLK PIN_110 36 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_110; Fanout = 36; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.466 ns) + CELL(0.544 ns) 2.924 ns angka\[31\]~1 2 COMB LCCOMB_X33_Y8_N24 1 " "Info: 2: + IC(1.466 ns) + CELL(0.544 ns) = 2.924 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { modeSin angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 3.921 ns angka\[31\]~1clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(0.997 ns) + CELL(0.000 ns) = 3.921 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.226 ns) + CELL(0.319 ns) 5.466 ns angka\[28\]\$latch 4 REG LCCOMB_X14_Y14_N24 1 " "Info: 4: + IC(1.226 ns) + CELL(0.319 ns) = 5.466 ns; Loc. = LCCOMB_X14_Y14_N24; Fanout = 1; REG Node = 'angka\[28\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { angka[31]~1clkctrl angka[28]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.777 ns ( 32.51 % ) " "Info: Total cell delay = 1.777 ns ( 32.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.689 ns ( 67.49 % ) " "Info: Total interconnect delay = 3.689 ns ( 67.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.466 ns" { modeSin angka[31]~1 angka[31]~1clkctrl angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.466 ns" { modeSin {} modeSin~combout {} angka[31]~1 {} angka[31]~1clkctrl {} angka[28]$latch {} } { 0.000ns 0.000ns 1.466ns 0.997ns 1.226ns } { 0.000ns 0.914ns 0.544ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeSin source 5.017 ns - Longest register " "Info: - Longest clock path from clock \"modeSin\" to source register is 5.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns modeSin 1 CLK PIN_110 36 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_110; Fanout = 36; CLK Node = 'modeSin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeSin } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.454 ns) + CELL(0.319 ns) 2.687 ns angkaTemp2\[31\]~0 2 COMB LCCOMB_X33_Y8_N2 1 " "Info: 2: + IC(1.454 ns) + CELL(0.319 ns) = 2.687 ns; Loc. = LCCOMB_X33_Y8_N2; Fanout = 1; COMB Node = 'angkaTemp2\[31\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { modeSin angkaTemp2[31]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.000 ns) 3.635 ns angkaTemp2\[31\]~0clkctrl 3 COMB CLKCTRL_G7 32 " "Info: 3: + IC(0.948 ns) + CELL(0.000 ns) = 3.635 ns; Loc. = CLKCTRL_G7; Fanout = 32; COMB Node = 'angkaTemp2\[31\]~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.948 ns" { angkaTemp2[31]~0 angkaTemp2[31]~0clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.178 ns) 5.017 ns angkaTemp2\[0\] 4 REG LCCOMB_X33_Y8_N4 2 " "Info: 4: + IC(1.204 ns) + CELL(0.178 ns) = 5.017 ns; Loc. = LCCOMB_X33_Y8_N4; Fanout = 2; REG Node = 'angkaTemp2\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { angkaTemp2[31]~0clkctrl angkaTemp2[0] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.411 ns ( 28.12 % ) " "Info: Total cell delay = 1.411 ns ( 28.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.606 ns ( 71.88 % ) " "Info: Total interconnect delay = 3.606 ns ( 71.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.017 ns" { modeSin angkaTemp2[31]~0 angkaTemp2[31]~0clkctrl angkaTemp2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.017 ns" { modeSin {} modeSin~combout {} angkaTemp2[31]~0 {} angkaTemp2[31]~0clkctrl {} angkaTemp2[0] {} } { 0.000ns 0.000ns 1.454ns 0.948ns 1.204ns } { 0.000ns 0.914ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.466 ns" { modeSin angka[31]~1 angka[31]~1clkctrl angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.466 ns" { modeSin {} modeSin~combout {} angka[31]~1 {} angka[31]~1clkctrl {} angka[28]$latch {} } { 0.000ns 0.000ns 1.466ns 0.997ns 1.226ns } { 0.000ns 0.914ns 0.544ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.017 ns" { modeSin angkaTemp2[31]~0 angkaTemp2[31]~0clkctrl angkaTemp2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.017 ns" { modeSin {} modeSin~combout {} angkaTemp2[31]~0 {} angkaTemp2[31]~0clkctrl {} angkaTemp2[0] {} } { 0.000ns 0.000ns 1.454ns 0.948ns 1.204ns } { 0.000ns 0.914ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.176 ns + " "Info: + Micro setup delay of destination is 1.176 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.220 ns" { angkaTemp2[0] Add0~2 Add0~4 Add0~7 Add0~10 Add0~13 Add0~16 Add0~19 Add0~22 Add0~25 Add0~28 Add0~31 Add0~34 Add0~37 Add0~40 Add0~43 Add0~46 Add0~49 Add0~52 Add0~55 Add0~58 Add0~61 Add0~64 Add0~67 Add0~70 Add0~73 Add0~76 Add0~79 Add0~82 Add0~84 Add0~86 angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.220 ns" { angkaTemp2[0] {} Add0~2 {} Add0~4 {} Add0~7 {} Add0~10 {} Add0~13 {} Add0~16 {} Add0~19 {} Add0~22 {} Add0~25 {} Add0~28 {} Add0~31 {} Add0~34 {} Add0~37 {} Add0~40 {} Add0~43 {} Add0~46 {} Add0~49 {} Add0~52 {} Add0~55 {} Add0~58 {} Add0~61 {} Add0~64 {} Add0~67 {} Add0~70 {} Add0~73 {} Add0~76 {} Add0~79 {} Add0~82 {} Add0~84 {} Add0~86 {} angka[28]$latch {} } { 0.000ns 1.736ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.262ns 0.462ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.466 ns" { modeSin angka[31]~1 angka[31]~1clkctrl angka[28]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.466 ns" { modeSin {} modeSin~combout {} angka[31]~1 {} angka[31]~1clkctrl {} angka[28]$latch {} } { 0.000ns 0.000ns 1.466ns 0.997ns 1.226ns } { 0.000ns 0.914ns 0.544ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.017 ns" { modeSin angkaTemp2[31]~0 angkaTemp2[31]~0clkctrl angkaTemp2[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.017 ns" { modeSin {} modeSin~combout {} angkaTemp2[31]~0 {} angkaTemp2[31]~0clkctrl {} angkaTemp2[0] {} } { 0.000ns 0.000ns 1.454ns 0.948ns 1.204ns } { 0.000ns 0.914ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "modeCos register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"modeCos\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos destination 4.987 ns + Shortest register " "Info: + Shortest clock path from clock \"modeCos\" to destination register is 4.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns modeCos 1 CLK PIN_114 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_114; Fanout = 2; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.319 ns) 2.435 ns angka\[31\]~1 2 COMB LCCOMB_X33_Y8_N24 1 " "Info: 2: + IC(1.192 ns) + CELL(0.319 ns) = 2.435 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { modeCos angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 3.432 ns angka\[31\]~1clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(0.997 ns) + CELL(0.000 ns) = 3.432 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 4.987 ns angka\[8\]\$latch 4 REG LCCOMB_X17_Y17_N8 1 " "Info: 4: + IC(1.236 ns) + CELL(0.319 ns) = 4.987 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.562 ns ( 31.32 % ) " "Info: Total cell delay = 1.562 ns ( 31.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.425 ns ( 68.68 % ) " "Info: Total interconnect delay = 3.425 ns ( 68.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.987 ns" { modeCos angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.987 ns" { modeCos {} modeCos~combout {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.192ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.319ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "modeCos source 4.877 ns - Longest register " "Info: - Longest clock path from clock \"modeCos\" to source register is 4.877 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns modeCos 1 CLK PIN_114 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_114; Fanout = 2; CLK Node = 'modeCos'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { modeCos } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.319 ns) 2.435 ns angka\[31\]~1 2 COMB LCCOMB_X33_Y8_N24 1 " "Info: 2: + IC(1.192 ns) + CELL(0.319 ns) = 2.435 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { modeCos angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 3.432 ns angka\[31\]~1clkctrl 3 COMB CLKCTRL_G4 64 " "Info: 3: + IC(0.997 ns) + CELL(0.000 ns) = 3.432 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 4.877 ns angkaTemp\[38\] 4 REG LCCOMB_X17_Y6_N4 2 " "Info: 4: + IC(1.267 ns) + CELL(0.178 ns) = 4.877 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.421 ns ( 29.14 % ) " "Info: Total cell delay = 1.421 ns ( 29.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.456 ns ( 70.86 % ) " "Info: Total interconnect delay = 3.456 ns ( 70.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.877 ns" { modeCos angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.877 ns" { modeCos {} modeCos~combout {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.192ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.987 ns" { modeCos angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.987 ns" { modeCos {} modeCos~combout {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.192ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.319ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.877 ns" { modeCos angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.877 ns" { modeCos {} modeCos~combout {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.192ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.987 ns" { modeCos angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.987 ns" { modeCos {} modeCos~combout {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.192ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.319ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.877 ns" { modeCos angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.877 ns" { modeCos {} modeCos~combout {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.192ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.319ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[9\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[9\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[9\] destination 7.924 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[9\]\" to destination register is 7.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Sudut\[9\] 1 CLK PIN_138 2 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_138; Fanout = 2; CLK Node = 'Sudut\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[9] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.178 ns) 2.529 ns LessThan0~2 2 COMB LCCOMB_X33_Y8_N10 1 " "Info: 2: + IC(1.447 ns) + CELL(0.178 ns) = 2.529 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { Sudut[9] LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.010 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { LessThan0~2 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.483 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.483 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.372 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.372 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.369 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.369 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 7.924 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 7.924 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.278 ns ( 28.75 % ) " "Info: Total cell delay = 2.278 ns ( 28.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.646 ns ( 71.25 % ) " "Info: Total interconnect delay = 5.646 ns ( 71.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.924 ns" { Sudut[9] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.924 ns" { Sudut[9] {} Sudut[9]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.447ns 0.303ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.904ns 0.178ns 0.178ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[9\] source 7.814 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[9\]\" to source register is 7.814 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Sudut\[9\] 1 CLK PIN_138 2 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_138; Fanout = 2; CLK Node = 'Sudut\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[9] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.447 ns) + CELL(0.178 ns) 2.529 ns LessThan0~2 2 COMB LCCOMB_X33_Y8_N10 1 " "Info: 2: + IC(1.447 ns) + CELL(0.178 ns) = 2.529 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { Sudut[9] LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.010 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.010 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { LessThan0~2 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.483 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.483 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.372 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.372 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.369 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.369 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 7.814 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 7.814 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.137 ns ( 27.35 % ) " "Info: Total cell delay = 2.137 ns ( 27.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.677 ns ( 72.65 % ) " "Info: Total interconnect delay = 5.677 ns ( 72.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.814 ns" { Sudut[9] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.814 ns" { Sudut[9] {} Sudut[9]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.447ns 0.303ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.904ns 0.178ns 0.178ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.924 ns" { Sudut[9] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.924 ns" { Sudut[9] {} Sudut[9]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.447ns 0.303ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.904ns 0.178ns 0.178ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.814 ns" { Sudut[9] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.814 ns" { Sudut[9] {} Sudut[9]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.447ns 0.303ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.904ns 0.178ns 0.178ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.924 ns" { Sudut[9] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.924 ns" { Sudut[9] {} Sudut[9]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.447ns 0.303ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.904ns 0.178ns 0.178ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.814 ns" { Sudut[9] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.814 ns" { Sudut[9] {} Sudut[9]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.447ns 0.303ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.904ns 0.178ns 0.178ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[10\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[10\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[10\] destination 8.393 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[10\]\" to destination register is 8.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns Sudut\[10\] 1 CLK PIN_149 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_149; Fanout = 2; CLK Node = 'Sudut\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[10] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.278 ns) 2.998 ns LessThan0~2 2 COMB LCCOMB_X33_Y8_N10 1 " "Info: 2: + IC(1.786 ns) + CELL(0.278 ns) = 2.998 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { Sudut[10] LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.479 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.479 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { LessThan0~2 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.952 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.952 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.841 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.841 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.838 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.838 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.393 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.393 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.408 ns ( 28.69 % ) " "Info: Total cell delay = 2.408 ns ( 28.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.985 ns ( 71.31 % ) " "Info: Total interconnect delay = 5.985 ns ( 71.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.393 ns" { Sudut[10] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.393 ns" { Sudut[10] {} Sudut[10]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.786ns 0.303ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.934ns 0.278ns 0.178ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[10\] source 8.283 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[10\]\" to source register is 8.283 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns Sudut\[10\] 1 CLK PIN_149 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_149; Fanout = 2; CLK Node = 'Sudut\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[10] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.786 ns) + CELL(0.278 ns) 2.998 ns LessThan0~2 2 COMB LCCOMB_X33_Y8_N10 1 " "Info: 2: + IC(1.786 ns) + CELL(0.278 ns) = 2.998 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.064 ns" { Sudut[10] LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.479 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.479 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { LessThan0~2 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.952 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.952 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.841 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.841 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.838 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.838 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.283 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.283 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.267 ns ( 27.37 % ) " "Info: Total cell delay = 2.267 ns ( 27.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.016 ns ( 72.63 % ) " "Info: Total interconnect delay = 6.016 ns ( 72.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.283 ns" { Sudut[10] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.283 ns" { Sudut[10] {} Sudut[10]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.786ns 0.303ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.934ns 0.278ns 0.178ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.393 ns" { Sudut[10] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.393 ns" { Sudut[10] {} Sudut[10]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.786ns 0.303ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.934ns 0.278ns 0.178ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.283 ns" { Sudut[10] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.283 ns" { Sudut[10] {} Sudut[10]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.786ns 0.303ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.934ns 0.278ns 0.178ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.393 ns" { Sudut[10] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.393 ns" { Sudut[10] {} Sudut[10]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.786ns 0.303ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.934ns 0.278ns 0.178ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.283 ns" { Sudut[10] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.283 ns" { Sudut[10] {} Sudut[10]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.786ns 0.303ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.934ns 0.278ns 0.178ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[11\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[11\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[11\] destination 8.367 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[11\]\" to destination register is 8.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns Sudut\[11\] 1 CLK PIN_101 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_101; Fanout = 2; CLK Node = 'Sudut\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[11] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.521 ns) 2.972 ns LessThan0~2 2 COMB LCCOMB_X33_Y8_N10 1 " "Info: 2: + IC(1.538 ns) + CELL(0.521 ns) = 2.972 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { Sudut[11] LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.453 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.453 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { LessThan0~2 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.926 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.926 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.815 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.815 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.812 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.812 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.367 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.367 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.630 ns ( 31.43 % ) " "Info: Total cell delay = 2.630 ns ( 31.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.737 ns ( 68.57 % ) " "Info: Total interconnect delay = 5.737 ns ( 68.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.367 ns" { Sudut[11] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.367 ns" { Sudut[11] {} Sudut[11]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.538ns 0.303ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.913ns 0.521ns 0.178ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[11\] source 8.257 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[11\]\" to source register is 8.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.913 ns) 0.913 ns Sudut\[11\] 1 CLK PIN_101 2 " "Info: 1: + IC(0.000 ns) + CELL(0.913 ns) = 0.913 ns; Loc. = PIN_101; Fanout = 2; CLK Node = 'Sudut\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[11] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.521 ns) 2.972 ns LessThan0~2 2 COMB LCCOMB_X33_Y8_N10 1 " "Info: 2: + IC(1.538 ns) + CELL(0.521 ns) = 2.972 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.059 ns" { Sudut[11] LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.453 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.453 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { LessThan0~2 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.926 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.926 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.815 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.815 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.812 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.812 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.257 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.257 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.489 ns ( 30.14 % ) " "Info: Total cell delay = 2.489 ns ( 30.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.768 ns ( 69.86 % ) " "Info: Total interconnect delay = 5.768 ns ( 69.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.257 ns" { Sudut[11] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.257 ns" { Sudut[11] {} Sudut[11]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.538ns 0.303ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.913ns 0.521ns 0.178ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.367 ns" { Sudut[11] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.367 ns" { Sudut[11] {} Sudut[11]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.538ns 0.303ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.913ns 0.521ns 0.178ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.257 ns" { Sudut[11] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.257 ns" { Sudut[11] {} Sudut[11]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.538ns 0.303ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.913ns 0.521ns 0.178ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.367 ns" { Sudut[11] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.367 ns" { Sudut[11] {} Sudut[11]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.538ns 0.303ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.913ns 0.521ns 0.178ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.257 ns" { Sudut[11] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.257 ns" { Sudut[11] {} Sudut[11]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.538ns 0.303ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.913ns 0.521ns 0.178ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[8\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[8\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[8\] destination 8.656 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[8\]\" to destination register is 8.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Sudut\[8\] 1 CLK PIN_112 2 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_112; Fanout = 2; CLK Node = 'Sudut\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[8] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.545 ns) 3.261 ns LessThan0~2 2 COMB LCCOMB_X33_Y8_N10 1 " "Info: 2: + IC(1.812 ns) + CELL(0.545 ns) = 3.261 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { Sudut[8] LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.742 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.742 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { LessThan0~2 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.215 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.215 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.104 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.104 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.101 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.101 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.656 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.656 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 30.56 % ) " "Info: Total cell delay = 2.645 ns ( 30.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.011 ns ( 69.44 % ) " "Info: Total interconnect delay = 6.011 ns ( 69.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.656 ns" { Sudut[8] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.656 ns" { Sudut[8] {} Sudut[8]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.812ns 0.303ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.904ns 0.545ns 0.178ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[8\] source 8.546 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[8\]\" to source register is 8.546 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Sudut\[8\] 1 CLK PIN_112 2 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_112; Fanout = 2; CLK Node = 'Sudut\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[8] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.545 ns) 3.261 ns LessThan0~2 2 COMB LCCOMB_X33_Y8_N10 1 " "Info: 2: + IC(1.812 ns) + CELL(0.545 ns) = 3.261 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 1; COMB Node = 'LessThan0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { Sudut[8] LessThan0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 3.742 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 3.742 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { LessThan0~2 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.215 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.215 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.104 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.104 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.101 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.101 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.546 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.546 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.504 ns ( 29.30 % ) " "Info: Total cell delay = 2.504 ns ( 29.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.042 ns ( 70.70 % ) " "Info: Total interconnect delay = 6.042 ns ( 70.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.546 ns" { Sudut[8] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.546 ns" { Sudut[8] {} Sudut[8]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.812ns 0.303ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.904ns 0.545ns 0.178ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.656 ns" { Sudut[8] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.656 ns" { Sudut[8] {} Sudut[8]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.812ns 0.303ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.904ns 0.545ns 0.178ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.546 ns" { Sudut[8] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.546 ns" { Sudut[8] {} Sudut[8]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.812ns 0.303ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.904ns 0.545ns 0.178ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.656 ns" { Sudut[8] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.656 ns" { Sudut[8] {} Sudut[8]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.812ns 0.303ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.904ns 0.545ns 0.178ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.546 ns" { Sudut[8] LessThan0~2 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.546 ns" { Sudut[8] {} Sudut[8]~combout {} LessThan0~2 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.812ns 0.303ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.904ns 0.545ns 0.178ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[12\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[12\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[12\] destination 7.695 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[12\]\" to destination register is 7.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns Sudut\[12\] 1 CLK PIN_129 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_129; Fanout = 2; CLK Node = 'Sudut\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[12] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.178 ns) 1.615 ns LessThan0~3 2 COMB LCCOMB_X33_Y10_N4 1 " "Info: 2: + IC(0.361 ns) + CELL(0.178 ns) = 1.615 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { Sudut[12] LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.278 ns) 2.781 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 2.781 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { LessThan0~3 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.254 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.254 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.143 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.143 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.140 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.140 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 7.695 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 7.695 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.550 ns ( 33.14 % ) " "Info: Total cell delay = 2.550 ns ( 33.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.145 ns ( 66.86 % ) " "Info: Total interconnect delay = 5.145 ns ( 66.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.695 ns" { Sudut[12] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.695 ns" { Sudut[12] {} Sudut[12]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.361ns 0.888ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 1.076ns 0.178ns 0.278ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[12\] source 7.585 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[12\]\" to source register is 7.585 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns Sudut\[12\] 1 CLK PIN_129 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_129; Fanout = 2; CLK Node = 'Sudut\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[12] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.178 ns) 1.615 ns LessThan0~3 2 COMB LCCOMB_X33_Y10_N4 1 " "Info: 2: + IC(0.361 ns) + CELL(0.178 ns) = 1.615 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { Sudut[12] LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.278 ns) 2.781 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 2.781 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { LessThan0~3 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.254 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.254 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.143 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.143 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.140 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.140 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 7.585 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 7.585 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.409 ns ( 31.76 % ) " "Info: Total cell delay = 2.409 ns ( 31.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.176 ns ( 68.24 % ) " "Info: Total interconnect delay = 5.176 ns ( 68.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.585 ns" { Sudut[12] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.585 ns" { Sudut[12] {} Sudut[12]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.361ns 0.888ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 1.076ns 0.178ns 0.278ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.695 ns" { Sudut[12] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.695 ns" { Sudut[12] {} Sudut[12]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.361ns 0.888ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 1.076ns 0.178ns 0.278ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.585 ns" { Sudut[12] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.585 ns" { Sudut[12] {} Sudut[12]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.361ns 0.888ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 1.076ns 0.178ns 0.278ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.695 ns" { Sudut[12] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.695 ns" { Sudut[12] {} Sudut[12]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.361ns 0.888ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 1.076ns 0.178ns 0.278ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.585 ns" { Sudut[12] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.585 ns" { Sudut[12] {} Sudut[12]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.361ns 0.888ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 1.076ns 0.178ns 0.278ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[13\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[13\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[13\] destination 7.873 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[13\]\" to destination register is 7.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns Sudut\[13\] 1 CLK PIN_130 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 2; CLK Node = 'Sudut\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[13] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.278 ns) 1.793 ns LessThan0~3 2 COMB LCCOMB_X33_Y10_N4 1 " "Info: 2: + IC(0.439 ns) + CELL(0.278 ns) = 1.793 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { Sudut[13] LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.278 ns) 2.959 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 2.959 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { LessThan0~3 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.432 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.432 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.321 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.321 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.318 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.318 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 7.873 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 7.873 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.650 ns ( 33.66 % ) " "Info: Total cell delay = 2.650 ns ( 33.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.223 ns ( 66.34 % ) " "Info: Total interconnect delay = 5.223 ns ( 66.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.873 ns" { Sudut[13] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.873 ns" { Sudut[13] {} Sudut[13]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.439ns 0.888ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 1.076ns 0.278ns 0.278ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[13\] source 7.763 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[13\]\" to source register is 7.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns Sudut\[13\] 1 CLK PIN_130 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_130; Fanout = 2; CLK Node = 'Sudut\[13\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[13] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.278 ns) 1.793 ns LessThan0~3 2 COMB LCCOMB_X33_Y10_N4 1 " "Info: 2: + IC(0.439 ns) + CELL(0.278 ns) = 1.793 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { Sudut[13] LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.278 ns) 2.959 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 2.959 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { LessThan0~3 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.432 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.432 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.321 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.321 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.318 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.318 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 7.763 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 7.763 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.509 ns ( 32.32 % ) " "Info: Total cell delay = 2.509 ns ( 32.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.254 ns ( 67.68 % ) " "Info: Total interconnect delay = 5.254 ns ( 67.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.763 ns" { Sudut[13] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.763 ns" { Sudut[13] {} Sudut[13]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.439ns 0.888ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 1.076ns 0.278ns 0.278ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.873 ns" { Sudut[13] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.873 ns" { Sudut[13] {} Sudut[13]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.439ns 0.888ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 1.076ns 0.278ns 0.278ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.763 ns" { Sudut[13] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.763 ns" { Sudut[13] {} Sudut[13]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.439ns 0.888ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 1.076ns 0.278ns 0.278ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.873 ns" { Sudut[13] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.873 ns" { Sudut[13] {} Sudut[13]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.439ns 0.888ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 1.076ns 0.278ns 0.278ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.763 ns" { Sudut[13] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.763 ns" { Sudut[13] {} Sudut[13]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.439ns 0.888ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 1.076ns 0.278ns 0.278ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[15\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[15\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[15\] destination 8.110 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[15\]\" to destination register is 8.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns Sudut\[15\] 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'Sudut\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[15] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.521 ns) 2.030 ns LessThan0~3 2 COMB LCCOMB_X33_Y10_N4 1 " "Info: 2: + IC(0.433 ns) + CELL(0.521 ns) = 2.030 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Sudut[15] LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.278 ns) 3.196 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 3.196 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { LessThan0~3 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.669 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.669 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.558 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.558 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.555 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.555 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.110 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.110 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.893 ns ( 35.67 % ) " "Info: Total cell delay = 2.893 ns ( 35.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.217 ns ( 64.33 % ) " "Info: Total interconnect delay = 5.217 ns ( 64.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { Sudut[15] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { Sudut[15] {} Sudut[15]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.433ns 0.888ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 1.076ns 0.521ns 0.278ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[15\] source 8.000 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[15\]\" to source register is 8.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns Sudut\[15\] 1 CLK PIN_132 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 2; CLK Node = 'Sudut\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[15] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.521 ns) 2.030 ns LessThan0~3 2 COMB LCCOMB_X33_Y10_N4 1 " "Info: 2: + IC(0.433 ns) + CELL(0.521 ns) = 2.030 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Sudut[15] LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.278 ns) 3.196 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 3.196 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { LessThan0~3 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.669 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.669 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.558 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.558 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.555 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.555 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.000 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.752 ns ( 34.40 % ) " "Info: Total cell delay = 2.752 ns ( 34.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.248 ns ( 65.60 % ) " "Info: Total interconnect delay = 5.248 ns ( 65.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Sudut[15] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { Sudut[15] {} Sudut[15]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.433ns 0.888ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 1.076ns 0.521ns 0.278ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { Sudut[15] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { Sudut[15] {} Sudut[15]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.433ns 0.888ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 1.076ns 0.521ns 0.278ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Sudut[15] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { Sudut[15] {} Sudut[15]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.433ns 0.888ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 1.076ns 0.521ns 0.278ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.110 ns" { Sudut[15] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.110 ns" { Sudut[15] {} Sudut[15]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.433ns 0.888ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 1.076ns 0.521ns 0.278ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { Sudut[15] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.000 ns" { Sudut[15] {} Sudut[15]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.433ns 0.888ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 1.076ns 0.521ns 0.278ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[14\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[14\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[14\] destination 8.152 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[14\]\" to destination register is 8.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns Sudut\[14\] 1 CLK PIN_131 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 2; CLK Node = 'Sudut\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[14] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.545 ns) 2.072 ns LessThan0~3 2 COMB LCCOMB_X33_Y10_N4 1 " "Info: 2: + IC(0.451 ns) + CELL(0.545 ns) = 2.072 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { Sudut[14] LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.278 ns) 3.238 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 3.238 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { LessThan0~3 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.711 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.711 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.600 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.600 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.597 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.597 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.152 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.152 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.917 ns ( 35.78 % ) " "Info: Total cell delay = 2.917 ns ( 35.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.235 ns ( 64.22 % ) " "Info: Total interconnect delay = 5.235 ns ( 64.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.152 ns" { Sudut[14] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.152 ns" { Sudut[14] {} Sudut[14]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.451ns 0.888ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 1.076ns 0.545ns 0.278ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[14\] source 8.042 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[14\]\" to source register is 8.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns Sudut\[14\] 1 CLK PIN_131 2 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_131; Fanout = 2; CLK Node = 'Sudut\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[14] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.545 ns) 2.072 ns LessThan0~3 2 COMB LCCOMB_X33_Y10_N4 1 " "Info: 2: + IC(0.451 ns) + CELL(0.545 ns) = 2.072 ns; Loc. = LCCOMB_X33_Y10_N4; Fanout = 1; COMB Node = 'LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { Sudut[14] LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.278 ns) 3.238 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.888 ns) + CELL(0.278 ns) = 3.238 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { LessThan0~3 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.711 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.711 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.600 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.600 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.597 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.597 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.042 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.042 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 34.52 % ) " "Info: Total cell delay = 2.776 ns ( 34.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.266 ns ( 65.48 % ) " "Info: Total interconnect delay = 5.266 ns ( 65.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { Sudut[14] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { Sudut[14] {} Sudut[14]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.451ns 0.888ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 1.076ns 0.545ns 0.278ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.152 ns" { Sudut[14] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.152 ns" { Sudut[14] {} Sudut[14]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.451ns 0.888ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 1.076ns 0.545ns 0.278ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { Sudut[14] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { Sudut[14] {} Sudut[14]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.451ns 0.888ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 1.076ns 0.545ns 0.278ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.152 ns" { Sudut[14] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.152 ns" { Sudut[14] {} Sudut[14]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.451ns 0.888ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 1.076ns 0.545ns 0.278ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.042 ns" { Sudut[14] LessThan0~3 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.042 ns" { Sudut[14] {} Sudut[14]~combout {} LessThan0~3 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.451ns 0.888ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 1.076ns 0.545ns 0.278ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[2\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[2\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[2\] destination 8.229 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[2\]\" to destination register is 8.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns Sudut\[2\] 1 CLK PIN_137 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_137; Fanout = 2; CLK Node = 'Sudut\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[2] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.178 ns) 1.903 ns LessThan0~0 2 COMB LCCOMB_X33_Y11_N20 1 " "Info: 2: + IC(0.811 ns) + CELL(0.178 ns) = 1.903 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { Sudut[2] LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.521 ns) 3.315 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 3.315 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { LessThan0~0 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.788 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.788 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.677 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.677 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.674 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.674 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.229 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.229 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.631 ns ( 31.97 % ) " "Info: Total cell delay = 2.631 ns ( 31.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.598 ns ( 68.03 % ) " "Info: Total interconnect delay = 5.598 ns ( 68.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.229 ns" { Sudut[2] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.229 ns" { Sudut[2] {} Sudut[2]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.811ns 0.891ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.178ns 0.521ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[2\] source 8.119 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[2\]\" to source register is 8.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns Sudut\[2\] 1 CLK PIN_137 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_137; Fanout = 2; CLK Node = 'Sudut\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[2] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.811 ns) + CELL(0.178 ns) 1.903 ns LessThan0~0 2 COMB LCCOMB_X33_Y11_N20 1 " "Info: 2: + IC(0.811 ns) + CELL(0.178 ns) = 1.903 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { Sudut[2] LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.521 ns) 3.315 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 3.315 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { LessThan0~0 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.788 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.788 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.677 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.677 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.674 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.674 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.119 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.119 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.490 ns ( 30.67 % ) " "Info: Total cell delay = 2.490 ns ( 30.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.629 ns ( 69.33 % ) " "Info: Total interconnect delay = 5.629 ns ( 69.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.119 ns" { Sudut[2] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.119 ns" { Sudut[2] {} Sudut[2]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.811ns 0.891ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.178ns 0.521ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.229 ns" { Sudut[2] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.229 ns" { Sudut[2] {} Sudut[2]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.811ns 0.891ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.178ns 0.521ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.119 ns" { Sudut[2] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.119 ns" { Sudut[2] {} Sudut[2]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.811ns 0.891ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.178ns 0.521ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.229 ns" { Sudut[2] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.229 ns" { Sudut[2] {} Sudut[2]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.811ns 0.891ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.178ns 0.521ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.119 ns" { Sudut[2] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.119 ns" { Sudut[2] {} Sudut[2]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.811ns 0.891ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.178ns 0.521ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[0\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[0\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[0\] destination 8.341 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[0\]\" to destination register is 8.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns Sudut\[0\] 1 CLK PIN_134 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_134; Fanout = 2; CLK Node = 'Sudut\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[0] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.278 ns) 2.015 ns LessThan0~0 2 COMB LCCOMB_X33_Y11_N20 1 " "Info: 2: + IC(0.823 ns) + CELL(0.278 ns) = 2.015 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { Sudut[0] LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.521 ns) 3.427 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 3.427 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { LessThan0~0 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.900 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.900 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.789 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.789 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.786 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.786 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.341 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.341 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.731 ns ( 32.74 % ) " "Info: Total cell delay = 2.731 ns ( 32.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.610 ns ( 67.26 % ) " "Info: Total interconnect delay = 5.610 ns ( 67.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.341 ns" { Sudut[0] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.341 ns" { Sudut[0] {} Sudut[0]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.823ns 0.891ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.278ns 0.521ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[0\] source 8.231 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[0\]\" to source register is 8.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns Sudut\[0\] 1 CLK PIN_134 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_134; Fanout = 2; CLK Node = 'Sudut\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[0] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.823 ns) + CELL(0.278 ns) 2.015 ns LessThan0~0 2 COMB LCCOMB_X33_Y11_N20 1 " "Info: 2: + IC(0.823 ns) + CELL(0.278 ns) = 2.015 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { Sudut[0] LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.521 ns) 3.427 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 3.427 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { LessThan0~0 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 3.900 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 3.900 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.789 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.789 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.786 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.786 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.231 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.231 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.590 ns ( 31.47 % ) " "Info: Total cell delay = 2.590 ns ( 31.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.641 ns ( 68.53 % ) " "Info: Total interconnect delay = 5.641 ns ( 68.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.231 ns" { Sudut[0] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.231 ns" { Sudut[0] {} Sudut[0]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.823ns 0.891ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.278ns 0.521ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.341 ns" { Sudut[0] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.341 ns" { Sudut[0] {} Sudut[0]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.823ns 0.891ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.278ns 0.521ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.231 ns" { Sudut[0] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.231 ns" { Sudut[0] {} Sudut[0]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.823ns 0.891ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.278ns 0.521ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.341 ns" { Sudut[0] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.341 ns" { Sudut[0] {} Sudut[0]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.823ns 0.891ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.278ns 0.521ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.231 ns" { Sudut[0] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.231 ns" { Sudut[0] {} Sudut[0]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.823ns 0.891ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.278ns 0.521ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[3\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[3\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[3\] destination 8.958 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[3\]\" to destination register is 8.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns Sudut\[3\] 1 CLK PIN_147 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 2; CLK Node = 'Sudut\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[3] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.521 ns) 2.632 ns LessThan0~0 2 COMB LCCOMB_X33_Y11_N20 1 " "Info: 2: + IC(1.177 ns) + CELL(0.521 ns) = 2.632 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { Sudut[3] LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.521 ns) 4.044 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 4.044 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { LessThan0~0 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.517 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.517 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.406 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.406 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.403 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.403 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.958 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.958 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.994 ns ( 33.42 % ) " "Info: Total cell delay = 2.994 ns ( 33.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.964 ns ( 66.58 % ) " "Info: Total interconnect delay = 5.964 ns ( 66.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.958 ns" { Sudut[3] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.958 ns" { Sudut[3] {} Sudut[3]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.177ns 0.891ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.934ns 0.521ns 0.521ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[3\] source 8.848 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[3\]\" to source register is 8.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns Sudut\[3\] 1 CLK PIN_147 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_147; Fanout = 2; CLK Node = 'Sudut\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[3] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.521 ns) 2.632 ns LessThan0~0 2 COMB LCCOMB_X33_Y11_N20 1 " "Info: 2: + IC(1.177 ns) + CELL(0.521 ns) = 2.632 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { Sudut[3] LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.521 ns) 4.044 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 4.044 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { LessThan0~0 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.517 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.517 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.406 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.406 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.403 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.403 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.848 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.848 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.853 ns ( 32.24 % ) " "Info: Total cell delay = 2.853 ns ( 32.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.995 ns ( 67.76 % ) " "Info: Total interconnect delay = 5.995 ns ( 67.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.848 ns" { Sudut[3] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.848 ns" { Sudut[3] {} Sudut[3]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.177ns 0.891ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.934ns 0.521ns 0.521ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.958 ns" { Sudut[3] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.958 ns" { Sudut[3] {} Sudut[3]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.177ns 0.891ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.934ns 0.521ns 0.521ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.848 ns" { Sudut[3] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.848 ns" { Sudut[3] {} Sudut[3]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.177ns 0.891ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.934ns 0.521ns 0.521ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.958 ns" { Sudut[3] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.958 ns" { Sudut[3] {} Sudut[3]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.177ns 0.891ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.934ns 0.521ns 0.521ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.848 ns" { Sudut[3] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.848 ns" { Sudut[3] {} Sudut[3]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.177ns 0.891ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.934ns 0.521ns 0.521ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[1\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[1\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[1\] destination 8.623 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[1\]\" to destination register is 8.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns Sudut\[1\] 1 CLK PIN_135 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_135; Fanout = 2; CLK Node = 'Sudut\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[1] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.545 ns) 2.297 ns LessThan0~0 2 COMB LCCOMB_X33_Y11_N20 1 " "Info: 2: + IC(0.838 ns) + CELL(0.545 ns) = 2.297 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { Sudut[1] LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.521 ns) 3.709 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 3.709 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { LessThan0~0 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.182 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.182 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.071 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.071 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.068 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.068 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.623 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.623 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.998 ns ( 34.77 % ) " "Info: Total cell delay = 2.998 ns ( 34.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.625 ns ( 65.23 % ) " "Info: Total interconnect delay = 5.625 ns ( 65.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { Sudut[1] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.623 ns" { Sudut[1] {} Sudut[1]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.838ns 0.891ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.545ns 0.521ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[1\] source 8.513 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[1\]\" to source register is 8.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns Sudut\[1\] 1 CLK PIN_135 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_135; Fanout = 2; CLK Node = 'Sudut\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[1] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.545 ns) 2.297 ns LessThan0~0 2 COMB LCCOMB_X33_Y11_N20 1 " "Info: 2: + IC(0.838 ns) + CELL(0.545 ns) = 2.297 ns; Loc. = LCCOMB_X33_Y11_N20; Fanout = 1; COMB Node = 'LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { Sudut[1] LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.521 ns) 3.709 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.891 ns) + CELL(0.521 ns) = 3.709 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { LessThan0~0 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.182 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.182 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.071 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.071 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.068 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.068 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.513 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.513 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.857 ns ( 33.56 % ) " "Info: Total cell delay = 2.857 ns ( 33.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.656 ns ( 66.44 % ) " "Info: Total interconnect delay = 5.656 ns ( 66.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.513 ns" { Sudut[1] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.513 ns" { Sudut[1] {} Sudut[1]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.838ns 0.891ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.545ns 0.521ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { Sudut[1] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.623 ns" { Sudut[1] {} Sudut[1]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.838ns 0.891ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.545ns 0.521ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.513 ns" { Sudut[1] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.513 ns" { Sudut[1] {} Sudut[1]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.838ns 0.891ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.545ns 0.521ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.623 ns" { Sudut[1] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.623 ns" { Sudut[1] {} Sudut[1]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 0.838ns 0.891ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.545ns 0.521ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.513 ns" { Sudut[1] LessThan0~0 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.513 ns" { Sudut[1] {} Sudut[1]~combout {} LessThan0~0 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 0.838ns 0.891ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.545ns 0.521ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[5\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[5\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[5\] destination 8.561 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[5\]\" to destination register is 8.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns Sudut\[5\] 1 CLK PIN_144 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_144; Fanout = 2; CLK Node = 'Sudut\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[5] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.178 ns) 2.551 ns LessThan0~1 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(1.449 ns) + CELL(0.178 ns) = 2.551 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { Sudut[5] LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.545 ns) 3.647 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 3.647 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { LessThan0~1 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.120 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.120 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.009 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.009 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.006 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.006 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.561 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.561 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.665 ns ( 31.13 % ) " "Info: Total cell delay = 2.665 ns ( 31.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.896 ns ( 68.87 % ) " "Info: Total interconnect delay = 5.896 ns ( 68.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { Sudut[5] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { Sudut[5] {} Sudut[5]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.449ns 0.551ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.178ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[5\] source 8.451 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[5\]\" to source register is 8.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns Sudut\[5\] 1 CLK PIN_144 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_144; Fanout = 2; CLK Node = 'Sudut\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[5] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.178 ns) 2.551 ns LessThan0~1 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(1.449 ns) + CELL(0.178 ns) = 2.551 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { Sudut[5] LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.545 ns) 3.647 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 3.647 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { LessThan0~1 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.120 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.120 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.009 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.009 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.006 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.006 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.451 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.451 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.524 ns ( 29.87 % ) " "Info: Total cell delay = 2.524 ns ( 29.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.927 ns ( 70.13 % ) " "Info: Total interconnect delay = 5.927 ns ( 70.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.451 ns" { Sudut[5] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.451 ns" { Sudut[5] {} Sudut[5]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.449ns 0.551ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.178ns 0.545ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { Sudut[5] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { Sudut[5] {} Sudut[5]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.449ns 0.551ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.178ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.451 ns" { Sudut[5] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.451 ns" { Sudut[5] {} Sudut[5]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.449ns 0.551ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.178ns 0.545ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { Sudut[5] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { Sudut[5] {} Sudut[5]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.449ns 0.551ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.178ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.451 ns" { Sudut[5] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.451 ns" { Sudut[5] {} Sudut[5]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.449ns 0.551ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.178ns 0.545ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[6\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[6\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[6\] destination 8.745 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[6\]\" to destination register is 8.745 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns Sudut\[6\] 1 CLK PIN_152 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_152; Fanout = 2; CLK Node = 'Sudut\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[6] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.278 ns) 2.735 ns LessThan0~1 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(1.543 ns) + CELL(0.278 ns) = 2.735 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { Sudut[6] LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.545 ns) 3.831 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 3.831 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { LessThan0~1 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.304 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.304 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.193 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.193 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.190 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.190 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.745 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.745 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.755 ns ( 31.50 % ) " "Info: Total cell delay = 2.755 ns ( 31.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.990 ns ( 68.50 % ) " "Info: Total interconnect delay = 5.990 ns ( 68.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.745 ns" { Sudut[6] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.745 ns" { Sudut[6] {} Sudut[6]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.543ns 0.551ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.278ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[6\] source 8.635 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[6\]\" to source register is 8.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns Sudut\[6\] 1 CLK PIN_152 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_152; Fanout = 2; CLK Node = 'Sudut\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[6] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.543 ns) + CELL(0.278 ns) 2.735 ns LessThan0~1 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(1.543 ns) + CELL(0.278 ns) = 2.735 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { Sudut[6] LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.545 ns) 3.831 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 3.831 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { LessThan0~1 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.304 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.304 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.193 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.193 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.190 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.190 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.635 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.635 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.614 ns ( 30.27 % ) " "Info: Total cell delay = 2.614 ns ( 30.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.021 ns ( 69.73 % ) " "Info: Total interconnect delay = 6.021 ns ( 69.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.635 ns" { Sudut[6] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.635 ns" { Sudut[6] {} Sudut[6]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.543ns 0.551ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.278ns 0.545ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.745 ns" { Sudut[6] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.745 ns" { Sudut[6] {} Sudut[6]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.543ns 0.551ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.278ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.635 ns" { Sudut[6] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.635 ns" { Sudut[6] {} Sudut[6]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.543ns 0.551ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.278ns 0.545ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.745 ns" { Sudut[6] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.745 ns" { Sudut[6] {} Sudut[6]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.543ns 0.551ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.278ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.635 ns" { Sudut[6] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.635 ns" { Sudut[6] {} Sudut[6]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.543ns 0.551ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.278ns 0.545ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[4\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[4\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[4\] destination 8.649 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[4\]\" to destination register is 8.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns Sudut\[4\] 1 CLK PIN_143 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_143; Fanout = 2; CLK Node = 'Sudut\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[4] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.521 ns) 2.639 ns LessThan0~1 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(1.194 ns) + CELL(0.521 ns) = 2.639 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { Sudut[4] LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.545 ns) 3.735 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 3.735 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { LessThan0~1 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.208 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.208 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.097 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.097 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.094 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.094 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.649 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.649 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.008 ns ( 34.78 % ) " "Info: Total cell delay = 3.008 ns ( 34.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.641 ns ( 65.22 % ) " "Info: Total interconnect delay = 5.641 ns ( 65.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { Sudut[4] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { Sudut[4] {} Sudut[4]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.194ns 0.551ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.521ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[4\] source 8.539 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[4\]\" to source register is 8.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns Sudut\[4\] 1 CLK PIN_143 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_143; Fanout = 2; CLK Node = 'Sudut\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[4] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.194 ns) + CELL(0.521 ns) 2.639 ns LessThan0~1 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(1.194 ns) + CELL(0.521 ns) = 2.639 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.715 ns" { Sudut[4] LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.545 ns) 3.735 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 3.735 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { LessThan0~1 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.208 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.208 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.097 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.097 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.094 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.094 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.539 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.539 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.867 ns ( 33.58 % ) " "Info: Total cell delay = 2.867 ns ( 33.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.672 ns ( 66.42 % ) " "Info: Total interconnect delay = 5.672 ns ( 66.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.539 ns" { Sudut[4] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.539 ns" { Sudut[4] {} Sudut[4]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.194ns 0.551ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.521ns 0.545ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { Sudut[4] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { Sudut[4] {} Sudut[4]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.194ns 0.551ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.521ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.539 ns" { Sudut[4] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.539 ns" { Sudut[4] {} Sudut[4]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.194ns 0.551ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.521ns 0.545ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.649 ns" { Sudut[4] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.649 ns" { Sudut[4] {} Sudut[4]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.194ns 0.551ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.521ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.539 ns" { Sudut[4] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.539 ns" { Sudut[4] {} Sudut[4]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.194ns 0.551ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.521ns 0.545ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[7\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[7\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[7\] destination 9.057 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[7\]\" to destination register is 9.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns Sudut\[7\] 1 CLK PIN_106 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_106; Fanout = 2; CLK Node = 'Sudut\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[7] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.545 ns) 3.047 ns LessThan0~1 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(1.558 ns) + CELL(0.545 ns) = 3.047 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { Sudut[7] LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.545 ns) 4.143 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 4.143 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { LessThan0~1 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.616 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.616 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.505 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.505 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.502 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.502 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 9.057 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 9.057 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.052 ns ( 33.70 % ) " "Info: Total cell delay = 3.052 ns ( 33.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.005 ns ( 66.30 % ) " "Info: Total interconnect delay = 6.005 ns ( 66.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.057 ns" { Sudut[7] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.057 ns" { Sudut[7] {} Sudut[7]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.558ns 0.551ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.944ns 0.545ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[7\] source 8.947 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[7\]\" to source register is 8.947 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns Sudut\[7\] 1 CLK PIN_106 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_106; Fanout = 2; CLK Node = 'Sudut\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[7] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.545 ns) 3.047 ns LessThan0~1 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(1.558 ns) + CELL(0.545 ns) = 3.047 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { Sudut[7] LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.545 ns) 4.143 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 4.143 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { LessThan0~1 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.616 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.616 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.505 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.505 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.502 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.502 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.947 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.947 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.911 ns ( 32.54 % ) " "Info: Total cell delay = 2.911 ns ( 32.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.036 ns ( 67.46 % ) " "Info: Total interconnect delay = 6.036 ns ( 67.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { Sudut[7] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.947 ns" { Sudut[7] {} Sudut[7]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.558ns 0.551ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.944ns 0.545ns 0.545ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.057 ns" { Sudut[7] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.057 ns" { Sudut[7] {} Sudut[7]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.558ns 0.551ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.944ns 0.545ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { Sudut[7] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.947 ns" { Sudut[7] {} Sudut[7]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.558ns 0.551ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.944ns 0.545ns 0.545ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.057 ns" { Sudut[7] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.057 ns" { Sudut[7] {} Sudut[7]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.558ns 0.551ns 0.295ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.944ns 0.545ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.947 ns" { Sudut[7] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.947 ns" { Sudut[7] {} Sudut[7]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.558ns 0.551ns 0.295ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.944ns 0.545ns 0.545ns 0.178ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[20\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[20\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[20\] destination 7.785 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[20\]\" to destination register is 7.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns Sudut\[20\] 1 CLK PIN_163 2 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_163; Fanout = 2; CLK Node = 'Sudut\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[20] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.178 ns) 2.761 ns LessThan0~6 2 COMB LCCOMB_X33_Y8_N8 1 " "Info: 2: + IC(1.660 ns) + CELL(0.178 ns) = 2.761 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { Sudut[20] LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.278 ns) 3.344 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 3.344 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { LessThan0~6 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.233 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.233 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.230 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.230 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 7.785 ns angka\[8\]\$latch 6 REG LCCOMB_X17_Y17_N8 1 " "Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 7.785 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.219 ns ( 28.50 % ) " "Info: Total cell delay = 2.219 ns ( 28.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.566 ns ( 71.50 % ) " "Info: Total interconnect delay = 5.566 ns ( 71.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.785 ns" { Sudut[20] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.785 ns" { Sudut[20] {} Sudut[20]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.660ns 0.305ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.923ns 0.178ns 0.278ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[20\] source 7.675 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[20\]\" to source register is 7.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns Sudut\[20\] 1 CLK PIN_163 2 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_163; Fanout = 2; CLK Node = 'Sudut\[20\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[20] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.178 ns) 2.761 ns LessThan0~6 2 COMB LCCOMB_X33_Y8_N8 1 " "Info: 2: + IC(1.660 ns) + CELL(0.178 ns) = 2.761 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { Sudut[20] LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.278 ns) 3.344 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 3.344 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { LessThan0~6 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.233 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.233 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.230 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.230 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 7.675 ns angkaTemp\[38\] 6 REG LCCOMB_X17_Y6_N4 2 " "Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.675 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.078 ns ( 27.07 % ) " "Info: Total cell delay = 2.078 ns ( 27.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.597 ns ( 72.93 % ) " "Info: Total interconnect delay = 5.597 ns ( 72.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.675 ns" { Sudut[20] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.675 ns" { Sudut[20] {} Sudut[20]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.660ns 0.305ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.923ns 0.178ns 0.278ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.785 ns" { Sudut[20] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.785 ns" { Sudut[20] {} Sudut[20]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.660ns 0.305ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.923ns 0.178ns 0.278ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.675 ns" { Sudut[20] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.675 ns" { Sudut[20] {} Sudut[20]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.660ns 0.305ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.923ns 0.178ns 0.278ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.785 ns" { Sudut[20] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.785 ns" { Sudut[20] {} Sudut[20]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.660ns 0.305ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.923ns 0.178ns 0.278ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.675 ns" { Sudut[20] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.675 ns" { Sudut[20] {} Sudut[20]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.660ns 0.305ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.923ns 0.178ns 0.278ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[22\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[22\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[22\] destination 7.367 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[22\]\" to destination register is 7.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Sudut\[22\] 1 CLK PIN_127 2 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_127; Fanout = 2; CLK Node = 'Sudut\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[22] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.278 ns) 2.343 ns LessThan0~6 2 COMB LCCOMB_X33_Y8_N8 1 " "Info: 2: + IC(1.161 ns) + CELL(0.278 ns) = 2.343 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { Sudut[22] LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.278 ns) 2.926 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 2.926 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { LessThan0~6 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 4.815 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 4.815 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 5.812 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 5.812 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 7.367 ns angka\[8\]\$latch 6 REG LCCOMB_X17_Y17_N8 1 " "Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 7.367 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 31.22 % ) " "Info: Total cell delay = 2.300 ns ( 31.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.067 ns ( 68.78 % ) " "Info: Total interconnect delay = 5.067 ns ( 68.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.367 ns" { Sudut[22] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.367 ns" { Sudut[22] {} Sudut[22]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.161ns 0.305ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.904ns 0.278ns 0.278ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[22\] source 7.257 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[22\]\" to source register is 7.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Sudut\[22\] 1 CLK PIN_127 2 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_127; Fanout = 2; CLK Node = 'Sudut\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[22] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.278 ns) 2.343 ns LessThan0~6 2 COMB LCCOMB_X33_Y8_N8 1 " "Info: 2: + IC(1.161 ns) + CELL(0.278 ns) = 2.343 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { Sudut[22] LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.278 ns) 2.926 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 2.926 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { LessThan0~6 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 4.815 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 4.815 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 5.812 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 5.812 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 7.257 ns angkaTemp\[38\] 6 REG LCCOMB_X17_Y6_N4 2 " "Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.257 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.159 ns ( 29.75 % ) " "Info: Total cell delay = 2.159 ns ( 29.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.098 ns ( 70.25 % ) " "Info: Total interconnect delay = 5.098 ns ( 70.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.257 ns" { Sudut[22] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.257 ns" { Sudut[22] {} Sudut[22]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.161ns 0.305ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.904ns 0.278ns 0.278ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.367 ns" { Sudut[22] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.367 ns" { Sudut[22] {} Sudut[22]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.161ns 0.305ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.904ns 0.278ns 0.278ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.257 ns" { Sudut[22] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.257 ns" { Sudut[22] {} Sudut[22]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.161ns 0.305ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.904ns 0.278ns 0.278ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.367 ns" { Sudut[22] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.367 ns" { Sudut[22] {} Sudut[22]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.161ns 0.305ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.904ns 0.278ns 0.278ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.257 ns" { Sudut[22] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.257 ns" { Sudut[22] {} Sudut[22]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.161ns 0.305ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.904ns 0.278ns 0.278ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[21\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[21\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[21\] destination 8.013 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[21\]\" to destination register is 8.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns Sudut\[21\] 1 CLK PIN_146 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_146; Fanout = 2; CLK Node = 'Sudut\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[21] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.521 ns) 2.989 ns LessThan0~6 2 COMB LCCOMB_X33_Y8_N8 1 " "Info: 2: + IC(1.544 ns) + CELL(0.521 ns) = 2.989 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { Sudut[21] LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.278 ns) 3.572 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 3.572 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { LessThan0~6 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.461 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.461 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.458 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.458 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.013 ns angka\[8\]\$latch 6 REG LCCOMB_X17_Y17_N8 1 " "Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 8.013 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.563 ns ( 31.99 % ) " "Info: Total cell delay = 2.563 ns ( 31.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.450 ns ( 68.01 % ) " "Info: Total interconnect delay = 5.450 ns ( 68.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.013 ns" { Sudut[21] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.013 ns" { Sudut[21] {} Sudut[21]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.544ns 0.305ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.521ns 0.278ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[21\] source 7.903 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[21\]\" to source register is 7.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns Sudut\[21\] 1 CLK PIN_146 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_146; Fanout = 2; CLK Node = 'Sudut\[21\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[21] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.521 ns) 2.989 ns LessThan0~6 2 COMB LCCOMB_X33_Y8_N8 1 " "Info: 2: + IC(1.544 ns) + CELL(0.521 ns) = 2.989 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { Sudut[21] LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.278 ns) 3.572 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 3.572 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { LessThan0~6 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.461 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.461 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.458 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.458 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 7.903 ns angkaTemp\[38\] 6 REG LCCOMB_X17_Y6_N4 2 " "Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.903 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.422 ns ( 30.65 % ) " "Info: Total cell delay = 2.422 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.481 ns ( 69.35 % ) " "Info: Total interconnect delay = 5.481 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.903 ns" { Sudut[21] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.903 ns" { Sudut[21] {} Sudut[21]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.544ns 0.305ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.521ns 0.278ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.013 ns" { Sudut[21] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.013 ns" { Sudut[21] {} Sudut[21]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.544ns 0.305ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.521ns 0.278ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.903 ns" { Sudut[21] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.903 ns" { Sudut[21] {} Sudut[21]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.544ns 0.305ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.521ns 0.278ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.013 ns" { Sudut[21] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.013 ns" { Sudut[21] {} Sudut[21]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.544ns 0.305ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.521ns 0.278ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.903 ns" { Sudut[21] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.903 ns" { Sudut[21] {} Sudut[21]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.544ns 0.305ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.521ns 0.278ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[23\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[23\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[23\] destination 8.036 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[23\]\" to destination register is 8.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns Sudut\[23\] 1 CLK PIN_104 2 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'Sudut\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[23] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.545 ns) 3.012 ns LessThan0~6 2 COMB LCCOMB_X33_Y8_N8 1 " "Info: 2: + IC(1.544 ns) + CELL(0.545 ns) = 3.012 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { Sudut[23] LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.278 ns) 3.595 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 3.595 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { LessThan0~6 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.484 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.484 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.481 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.481 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.036 ns angka\[8\]\$latch 6 REG LCCOMB_X17_Y17_N8 1 " "Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 8.036 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.586 ns ( 32.18 % ) " "Info: Total cell delay = 2.586 ns ( 32.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.450 ns ( 67.82 % ) " "Info: Total interconnect delay = 5.450 ns ( 67.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.036 ns" { Sudut[23] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.036 ns" { Sudut[23] {} Sudut[23]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.544ns 0.305ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.923ns 0.545ns 0.278ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[23\] source 7.926 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[23\]\" to source register is 7.926 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns Sudut\[23\] 1 CLK PIN_104 2 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'Sudut\[23\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[23] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.544 ns) + CELL(0.545 ns) 3.012 ns LessThan0~6 2 COMB LCCOMB_X33_Y8_N8 1 " "Info: 2: + IC(1.544 ns) + CELL(0.545 ns) = 3.012 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { Sudut[23] LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.278 ns) 3.595 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 3.595 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { LessThan0~6 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.484 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.484 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.481 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.481 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 7.926 ns angkaTemp\[38\] 6 REG LCCOMB_X17_Y6_N4 2 " "Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.926 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.445 ns ( 30.85 % ) " "Info: Total cell delay = 2.445 ns ( 30.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.481 ns ( 69.15 % ) " "Info: Total interconnect delay = 5.481 ns ( 69.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.926 ns" { Sudut[23] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.926 ns" { Sudut[23] {} Sudut[23]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.544ns 0.305ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.923ns 0.545ns 0.278ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.036 ns" { Sudut[23] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.036 ns" { Sudut[23] {} Sudut[23]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.544ns 0.305ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.923ns 0.545ns 0.278ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.926 ns" { Sudut[23] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.926 ns" { Sudut[23] {} Sudut[23]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.544ns 0.305ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.923ns 0.545ns 0.278ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.036 ns" { Sudut[23] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.036 ns" { Sudut[23] {} Sudut[23]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.544ns 0.305ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.923ns 0.545ns 0.278ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.926 ns" { Sudut[23] LessThan0~6 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.926 ns" { Sudut[23] {} Sudut[23]~combout {} LessThan0~6 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.544ns 0.305ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.923ns 0.545ns 0.278ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[17\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[17\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[17\] destination 7.540 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[17\]\" to destination register is 7.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns Sudut\[17\] 1 CLK PIN_133 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_133; Fanout = 2; CLK Node = 'Sudut\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[17] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.178 ns) 2.282 ns LessThan0~5 2 COMB LCCOMB_X33_Y8_N22 1 " "Info: 2: + IC(1.190 ns) + CELL(0.178 ns) = 2.282 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { Sudut[17] LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.521 ns) 3.099 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.099 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { LessThan0~5 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 4.988 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 4.988 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 5.985 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 5.985 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 7.540 ns angka\[8\]\$latch 6 REG LCCOMB_X17_Y17_N8 1 " "Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 7.540 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.453 ns ( 32.53 % ) " "Info: Total cell delay = 2.453 ns ( 32.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.087 ns ( 67.47 % ) " "Info: Total interconnect delay = 5.087 ns ( 67.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.540 ns" { Sudut[17] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.540 ns" { Sudut[17] {} Sudut[17]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.190ns 0.296ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.178ns 0.521ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[17\] source 7.430 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[17\]\" to source register is 7.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns Sudut\[17\] 1 CLK PIN_133 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_133; Fanout = 2; CLK Node = 'Sudut\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[17] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.178 ns) 2.282 ns LessThan0~5 2 COMB LCCOMB_X33_Y8_N22 1 " "Info: 2: + IC(1.190 ns) + CELL(0.178 ns) = 2.282 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { Sudut[17] LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.521 ns) 3.099 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.099 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { LessThan0~5 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 4.988 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 4.988 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 5.985 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 5.985 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 7.430 ns angkaTemp\[38\] 6 REG LCCOMB_X17_Y6_N4 2 " "Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.430 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.312 ns ( 31.12 % ) " "Info: Total cell delay = 2.312 ns ( 31.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.118 ns ( 68.88 % ) " "Info: Total interconnect delay = 5.118 ns ( 68.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.430 ns" { Sudut[17] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.430 ns" { Sudut[17] {} Sudut[17]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.190ns 0.296ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.178ns 0.521ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.540 ns" { Sudut[17] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.540 ns" { Sudut[17] {} Sudut[17]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.190ns 0.296ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.178ns 0.521ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.430 ns" { Sudut[17] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.430 ns" { Sudut[17] {} Sudut[17]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.190ns 0.296ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.178ns 0.521ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.540 ns" { Sudut[17] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.540 ns" { Sudut[17] {} Sudut[17]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.190ns 0.296ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.178ns 0.521ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.430 ns" { Sudut[17] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.430 ns" { Sudut[17] {} Sudut[17]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.190ns 0.296ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.178ns 0.521ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[19\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[19\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[19\] destination 7.912 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[19\]\" to destination register is 7.912 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns Sudut\[19\] 1 CLK PIN_142 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_142; Fanout = 2; CLK Node = 'Sudut\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[19] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.278 ns) 2.654 ns LessThan0~5 2 COMB LCCOMB_X33_Y8_N22 1 " "Info: 2: + IC(1.462 ns) + CELL(0.278 ns) = 2.654 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { Sudut[19] LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.521 ns) 3.471 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.471 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { LessThan0~5 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.360 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.360 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.357 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.357 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 7.912 ns angka\[8\]\$latch 6 REG LCCOMB_X17_Y17_N8 1 " "Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 7.912 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.553 ns ( 32.27 % ) " "Info: Total cell delay = 2.553 ns ( 32.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.359 ns ( 67.73 % ) " "Info: Total interconnect delay = 5.359 ns ( 67.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.912 ns" { Sudut[19] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.912 ns" { Sudut[19] {} Sudut[19]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.462ns 0.296ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.278ns 0.521ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[19\] source 7.802 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[19\]\" to source register is 7.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns Sudut\[19\] 1 CLK PIN_142 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_142; Fanout = 2; CLK Node = 'Sudut\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[19] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.462 ns) + CELL(0.278 ns) 2.654 ns LessThan0~5 2 COMB LCCOMB_X33_Y8_N22 1 " "Info: 2: + IC(1.462 ns) + CELL(0.278 ns) = 2.654 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { Sudut[19] LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.521 ns) 3.471 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.471 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { LessThan0~5 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.360 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.360 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.357 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.357 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 7.802 ns angkaTemp\[38\] 6 REG LCCOMB_X17_Y6_N4 2 " "Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.802 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.412 ns ( 30.92 % ) " "Info: Total cell delay = 2.412 ns ( 30.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.390 ns ( 69.08 % ) " "Info: Total interconnect delay = 5.390 ns ( 69.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.802 ns" { Sudut[19] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.802 ns" { Sudut[19] {} Sudut[19]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.462ns 0.296ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.278ns 0.521ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.912 ns" { Sudut[19] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.912 ns" { Sudut[19] {} Sudut[19]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.462ns 0.296ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.278ns 0.521ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.802 ns" { Sudut[19] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.802 ns" { Sudut[19] {} Sudut[19]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.462ns 0.296ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.278ns 0.521ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.912 ns" { Sudut[19] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.912 ns" { Sudut[19] {} Sudut[19]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.462ns 0.296ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.278ns 0.521ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.802 ns" { Sudut[19] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.802 ns" { Sudut[19] {} Sudut[19]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.462ns 0.296ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.278ns 0.521ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[16\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[16\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[16\] destination 7.845 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[16\]\" to destination register is 7.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns Sudut\[16\] 1 CLK PIN_128 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_128; Fanout = 2; CLK Node = 'Sudut\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[16] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.521 ns) 2.587 ns LessThan0~5 2 COMB LCCOMB_X33_Y8_N22 1 " "Info: 2: + IC(1.152 ns) + CELL(0.521 ns) = 2.587 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { Sudut[16] LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.521 ns) 3.404 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.404 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { LessThan0~5 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.293 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.293 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.290 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.290 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 7.845 ns angka\[8\]\$latch 6 REG LCCOMB_X17_Y17_N8 1 " "Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 7.845 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.796 ns ( 35.64 % ) " "Info: Total cell delay = 2.796 ns ( 35.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.049 ns ( 64.36 % ) " "Info: Total interconnect delay = 5.049 ns ( 64.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.845 ns" { Sudut[16] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.845 ns" { Sudut[16] {} Sudut[16]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.152ns 0.296ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.521ns 0.521ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[16\] source 7.735 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[16\]\" to source register is 7.735 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns Sudut\[16\] 1 CLK PIN_128 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_128; Fanout = 2; CLK Node = 'Sudut\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[16] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.521 ns) 2.587 ns LessThan0~5 2 COMB LCCOMB_X33_Y8_N22 1 " "Info: 2: + IC(1.152 ns) + CELL(0.521 ns) = 2.587 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { Sudut[16] LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.521 ns) 3.404 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.404 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { LessThan0~5 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.293 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.293 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.290 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.290 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 7.735 ns angkaTemp\[38\] 6 REG LCCOMB_X17_Y6_N4 2 " "Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.735 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.655 ns ( 34.32 % ) " "Info: Total cell delay = 2.655 ns ( 34.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.080 ns ( 65.68 % ) " "Info: Total interconnect delay = 5.080 ns ( 65.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.735 ns" { Sudut[16] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.735 ns" { Sudut[16] {} Sudut[16]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.152ns 0.296ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.521ns 0.521ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.845 ns" { Sudut[16] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.845 ns" { Sudut[16] {} Sudut[16]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.152ns 0.296ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.521ns 0.521ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.735 ns" { Sudut[16] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.735 ns" { Sudut[16] {} Sudut[16]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.152ns 0.296ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.521ns 0.521ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.845 ns" { Sudut[16] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.845 ns" { Sudut[16] {} Sudut[16]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.152ns 0.296ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.914ns 0.521ns 0.521ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.735 ns" { Sudut[16] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.735 ns" { Sudut[16] {} Sudut[16]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.152ns 0.296ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.914ns 0.521ns 0.521ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[18\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[18\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[18\] destination 8.119 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[18\]\" to destination register is 8.119 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns Sudut\[18\] 1 CLK PIN_118 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_118; Fanout = 2; CLK Node = 'Sudut\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[18] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.545 ns) 2.861 ns LessThan0~5 2 COMB LCCOMB_X33_Y8_N22 1 " "Info: 2: + IC(1.392 ns) + CELL(0.545 ns) = 2.861 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { Sudut[18] LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.521 ns) 3.678 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.678 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { LessThan0~5 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.567 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.567 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.564 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.564 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.119 ns angka\[8\]\$latch 6 REG LCCOMB_X17_Y17_N8 1 " "Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 8.119 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.830 ns ( 34.86 % ) " "Info: Total cell delay = 2.830 ns ( 34.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.289 ns ( 65.14 % ) " "Info: Total interconnect delay = 5.289 ns ( 65.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.119 ns" { Sudut[18] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.119 ns" { Sudut[18] {} Sudut[18]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.392ns 0.296ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.545ns 0.521ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[18\] source 8.009 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[18\]\" to source register is 8.009 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns Sudut\[18\] 1 CLK PIN_118 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_118; Fanout = 2; CLK Node = 'Sudut\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[18] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.545 ns) 2.861 ns LessThan0~5 2 COMB LCCOMB_X33_Y8_N22 1 " "Info: 2: + IC(1.392 ns) + CELL(0.545 ns) = 2.861 ns; Loc. = LCCOMB_X33_Y8_N22; Fanout = 1; COMB Node = 'LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { Sudut[18] LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.521 ns) 3.678 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.296 ns) + CELL(0.521 ns) = 3.678 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { LessThan0~5 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.567 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.567 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.564 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.564 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.009 ns angkaTemp\[38\] 6 REG LCCOMB_X17_Y6_N4 2 " "Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 8.009 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.689 ns ( 33.57 % ) " "Info: Total cell delay = 2.689 ns ( 33.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.320 ns ( 66.43 % ) " "Info: Total interconnect delay = 5.320 ns ( 66.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.009 ns" { Sudut[18] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.009 ns" { Sudut[18] {} Sudut[18]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.392ns 0.296ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.545ns 0.521ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.119 ns" { Sudut[18] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.119 ns" { Sudut[18] {} Sudut[18]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.392ns 0.296ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.545ns 0.521ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.009 ns" { Sudut[18] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.009 ns" { Sudut[18] {} Sudut[18]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.392ns 0.296ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.545ns 0.521ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.119 ns" { Sudut[18] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.119 ns" { Sudut[18] {} Sudut[18]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.392ns 0.296ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.545ns 0.521ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.009 ns" { Sudut[18] LessThan0~5 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.009 ns" { Sudut[18] {} Sudut[18]~combout {} LessThan0~5 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.392ns 0.296ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.545ns 0.521ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[28\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[28\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[28\] destination 7.582 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[28\]\" to destination register is 7.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns Sudut\[28\] 1 CLK PIN_115 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_115; Fanout = 2; CLK Node = 'Sudut\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[28] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.178 ns) 2.286 ns LessThan0~8 2 COMB LCCOMB_X33_Y8_N20 1 " "Info: 2: + IC(1.184 ns) + CELL(0.178 ns) = 2.286 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { Sudut[28] LessThan0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 3.141 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.310 ns) + CELL(0.545 ns) = 3.141 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.030 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.030 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.027 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.027 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 7.582 ns angka\[8\]\$latch 6 REG LCCOMB_X17_Y17_N8 1 " "Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 7.582 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.487 ns ( 32.80 % ) " "Info: Total cell delay = 2.487 ns ( 32.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.095 ns ( 67.20 % ) " "Info: Total interconnect delay = 5.095 ns ( 67.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.582 ns" { Sudut[28] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.582 ns" { Sudut[28] {} Sudut[28]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.184ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.178ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[28\] source 7.472 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[28\]\" to source register is 7.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns Sudut\[28\] 1 CLK PIN_115 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_115; Fanout = 2; CLK Node = 'Sudut\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[28] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.178 ns) 2.286 ns LessThan0~8 2 COMB LCCOMB_X33_Y8_N20 1 " "Info: 2: + IC(1.184 ns) + CELL(0.178 ns) = 2.286 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.362 ns" { Sudut[28] LessThan0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 3.141 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.310 ns) + CELL(0.545 ns) = 3.141 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.030 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.030 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.027 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.027 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 7.472 ns angkaTemp\[38\] 6 REG LCCOMB_X17_Y6_N4 2 " "Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 7.472 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.346 ns ( 31.40 % ) " "Info: Total cell delay = 2.346 ns ( 31.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.126 ns ( 68.60 % ) " "Info: Total interconnect delay = 5.126 ns ( 68.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.472 ns" { Sudut[28] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.472 ns" { Sudut[28] {} Sudut[28]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.184ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.178ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.582 ns" { Sudut[28] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.582 ns" { Sudut[28] {} Sudut[28]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.184ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.178ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.472 ns" { Sudut[28] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.472 ns" { Sudut[28] {} Sudut[28]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.184ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.178ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.582 ns" { Sudut[28] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.582 ns" { Sudut[28] {} Sudut[28]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.184ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.178ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.472 ns" { Sudut[28] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.472 ns" { Sudut[28] {} Sudut[28]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.184ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.178ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[26\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[26\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[26\] destination 8.802 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[26\]\" to destination register is 8.802 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns Sudut\[26\] 1 CLK PIN_105 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_105; Fanout = 2; CLK Node = 'Sudut\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[26] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.178 ns) 2.921 ns LessThan0~7 2 COMB LCCOMB_X33_Y8_N14 1 " "Info: 2: + IC(1.809 ns) + CELL(0.178 ns) = 2.921 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.987 ns" { Sudut[26] LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.278 ns) 3.506 ns LessThan0~8 3 COMB LCCOMB_X33_Y8_N20 1 " "Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 3.506 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { LessThan0~7 LessThan0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 4.361 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 4.361 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.250 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.250 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.247 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.247 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.802 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.802 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.775 ns ( 31.53 % ) " "Info: Total cell delay = 2.775 ns ( 31.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.027 ns ( 68.47 % ) " "Info: Total interconnect delay = 6.027 ns ( 68.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.802 ns" { Sudut[26] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.802 ns" { Sudut[26] {} Sudut[26]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.809ns 0.307ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.934ns 0.178ns 0.278ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[26\] source 8.692 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[26\]\" to source register is 8.692 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns Sudut\[26\] 1 CLK PIN_105 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_105; Fanout = 2; CLK Node = 'Sudut\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[26] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.178 ns) 2.921 ns LessThan0~7 2 COMB LCCOMB_X33_Y8_N14 1 " "Info: 2: + IC(1.809 ns) + CELL(0.178 ns) = 2.921 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.987 ns" { Sudut[26] LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.278 ns) 3.506 ns LessThan0~8 3 COMB LCCOMB_X33_Y8_N20 1 " "Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 3.506 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { LessThan0~7 LessThan0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 4.361 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 4.361 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.250 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.250 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.247 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.247 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.692 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.692 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.634 ns ( 30.30 % ) " "Info: Total cell delay = 2.634 ns ( 30.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.058 ns ( 69.70 % ) " "Info: Total interconnect delay = 6.058 ns ( 69.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.692 ns" { Sudut[26] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.692 ns" { Sudut[26] {} Sudut[26]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.809ns 0.307ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.934ns 0.178ns 0.278ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.802 ns" { Sudut[26] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.802 ns" { Sudut[26] {} Sudut[26]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.809ns 0.307ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.934ns 0.178ns 0.278ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.692 ns" { Sudut[26] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.692 ns" { Sudut[26] {} Sudut[26]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.809ns 0.307ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.934ns 0.178ns 0.278ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.802 ns" { Sudut[26] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.802 ns" { Sudut[26] {} Sudut[26]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.809ns 0.307ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.934ns 0.178ns 0.278ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.692 ns" { Sudut[26] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.692 ns" { Sudut[26] {} Sudut[26]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.809ns 0.307ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.934ns 0.178ns 0.278ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[24\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[24\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[24\] destination 8.222 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[24\]\" to destination register is 8.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns Sudut\[24\] 1 CLK PIN_139 2 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_139; Fanout = 2; CLK Node = 'Sudut\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[24] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.278 ns) 2.341 ns LessThan0~7 2 COMB LCCOMB_X33_Y8_N14 1 " "Info: 2: + IC(1.169 ns) + CELL(0.278 ns) = 2.341 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { Sudut[24] LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.278 ns) 2.926 ns LessThan0~8 3 COMB LCCOMB_X33_Y8_N20 1 " "Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 2.926 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { LessThan0~7 LessThan0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 3.781 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 3.781 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.670 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.670 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.667 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.667 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.222 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.222 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.835 ns ( 34.48 % ) " "Info: Total cell delay = 2.835 ns ( 34.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.387 ns ( 65.52 % ) " "Info: Total interconnect delay = 5.387 ns ( 65.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.222 ns" { Sudut[24] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.222 ns" { Sudut[24] {} Sudut[24]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.169ns 0.307ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.894ns 0.278ns 0.278ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[24\] source 8.112 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[24\]\" to source register is 8.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns Sudut\[24\] 1 CLK PIN_139 2 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_139; Fanout = 2; CLK Node = 'Sudut\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[24] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.278 ns) 2.341 ns LessThan0~7 2 COMB LCCOMB_X33_Y8_N14 1 " "Info: 2: + IC(1.169 ns) + CELL(0.278 ns) = 2.341 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.447 ns" { Sudut[24] LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.278 ns) 2.926 ns LessThan0~8 3 COMB LCCOMB_X33_Y8_N20 1 " "Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 2.926 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { LessThan0~7 LessThan0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 3.781 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 3.781 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.670 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.670 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.667 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.667 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.112 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.112 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.694 ns ( 33.21 % ) " "Info: Total cell delay = 2.694 ns ( 33.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.418 ns ( 66.79 % ) " "Info: Total interconnect delay = 5.418 ns ( 66.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.112 ns" { Sudut[24] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.112 ns" { Sudut[24] {} Sudut[24]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.169ns 0.307ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.894ns 0.278ns 0.278ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.222 ns" { Sudut[24] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.222 ns" { Sudut[24] {} Sudut[24]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.169ns 0.307ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.894ns 0.278ns 0.278ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.112 ns" { Sudut[24] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.112 ns" { Sudut[24] {} Sudut[24]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.169ns 0.307ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.894ns 0.278ns 0.278ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.222 ns" { Sudut[24] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.222 ns" { Sudut[24] {} Sudut[24]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.169ns 0.307ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.894ns 0.278ns 0.278ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.112 ns" { Sudut[24] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.112 ns" { Sudut[24] {} Sudut[24]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.169ns 0.307ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.894ns 0.278ns 0.278ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[27\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[27\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[27\] destination 8.492 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[27\]\" to destination register is 8.492 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns Sudut\[27\] 1 CLK PIN_141 2 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_141; Fanout = 2; CLK Node = 'Sudut\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[27] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.521 ns) 2.611 ns LessThan0~7 2 COMB LCCOMB_X33_Y8_N14 1 " "Info: 2: + IC(1.196 ns) + CELL(0.521 ns) = 2.611 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { Sudut[27] LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.278 ns) 3.196 ns LessThan0~8 3 COMB LCCOMB_X33_Y8_N20 1 " "Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 3.196 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { LessThan0~7 LessThan0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 4.051 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 4.051 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.940 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.940 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.937 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.937 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.492 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.492 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.078 ns ( 36.25 % ) " "Info: Total cell delay = 3.078 ns ( 36.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.414 ns ( 63.75 % ) " "Info: Total interconnect delay = 5.414 ns ( 63.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.492 ns" { Sudut[27] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.492 ns" { Sudut[27] {} Sudut[27]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.196ns 0.307ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.894ns 0.521ns 0.278ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[27\] source 8.382 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[27\]\" to source register is 8.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns Sudut\[27\] 1 CLK PIN_141 2 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_141; Fanout = 2; CLK Node = 'Sudut\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[27] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.521 ns) 2.611 ns LessThan0~7 2 COMB LCCOMB_X33_Y8_N14 1 " "Info: 2: + IC(1.196 ns) + CELL(0.521 ns) = 2.611 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { Sudut[27] LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.278 ns) 3.196 ns LessThan0~8 3 COMB LCCOMB_X33_Y8_N20 1 " "Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 3.196 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { LessThan0~7 LessThan0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 4.051 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 4.051 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.940 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.940 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.937 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.937 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.382 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.382 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.937 ns ( 35.04 % ) " "Info: Total cell delay = 2.937 ns ( 35.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.445 ns ( 64.96 % ) " "Info: Total interconnect delay = 5.445 ns ( 64.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { Sudut[27] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { Sudut[27] {} Sudut[27]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.196ns 0.307ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.894ns 0.521ns 0.278ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.492 ns" { Sudut[27] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.492 ns" { Sudut[27] {} Sudut[27]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.196ns 0.307ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.894ns 0.521ns 0.278ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { Sudut[27] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { Sudut[27] {} Sudut[27]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.196ns 0.307ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.894ns 0.521ns 0.278ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.492 ns" { Sudut[27] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.492 ns" { Sudut[27] {} Sudut[27]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.196ns 0.307ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.894ns 0.521ns 0.278ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.382 ns" { Sudut[27] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.382 ns" { Sudut[27] {} Sudut[27]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.196ns 0.307ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.894ns 0.521ns 0.278ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[25\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[25\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[25\] destination 8.545 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[25\]\" to destination register is 8.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns Sudut\[25\] 1 CLK PIN_117 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_117; Fanout = 2; CLK Node = 'Sudut\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[25] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.545 ns) 2.664 ns LessThan0~7 2 COMB LCCOMB_X33_Y8_N14 1 " "Info: 2: + IC(1.195 ns) + CELL(0.545 ns) = 2.664 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { Sudut[25] LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.278 ns) 3.249 ns LessThan0~8 3 COMB LCCOMB_X33_Y8_N20 1 " "Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 3.249 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { LessThan0~7 LessThan0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 4.104 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 4.104 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.993 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.993 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.990 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.990 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.545 ns angka\[8\]\$latch 7 REG LCCOMB_X17_Y17_N8 1 " "Info: 7: + IC(1.236 ns) + CELL(0.319 ns) = 8.545 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.132 ns ( 36.65 % ) " "Info: Total cell delay = 3.132 ns ( 36.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.413 ns ( 63.35 % ) " "Info: Total interconnect delay = 5.413 ns ( 63.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.545 ns" { Sudut[25] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.545 ns" { Sudut[25] {} Sudut[25]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.195ns 0.307ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.545ns 0.278ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[25\] source 8.435 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[25\]\" to source register is 8.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns Sudut\[25\] 1 CLK PIN_117 2 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_117; Fanout = 2; CLK Node = 'Sudut\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[25] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.195 ns) + CELL(0.545 ns) 2.664 ns LessThan0~7 2 COMB LCCOMB_X33_Y8_N14 1 " "Info: 2: + IC(1.195 ns) + CELL(0.545 ns) = 2.664 ns; Loc. = LCCOMB_X33_Y8_N14; Fanout = 1; COMB Node = 'LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.740 ns" { Sudut[25] LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.278 ns) 3.249 ns LessThan0~8 3 COMB LCCOMB_X33_Y8_N20 1 " "Info: 3: + IC(0.307 ns) + CELL(0.278 ns) = 3.249 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { LessThan0~7 LessThan0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 4.104 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.310 ns) + CELL(0.545 ns) = 4.104 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.993 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 5.993 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.990 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 6.990 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.435 ns angkaTemp\[38\] 7 REG LCCOMB_X17_Y6_N4 2 " "Info: 7: + IC(1.267 ns) + CELL(0.178 ns) = 8.435 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.991 ns ( 35.46 % ) " "Info: Total cell delay = 2.991 ns ( 35.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.444 ns ( 64.54 % ) " "Info: Total interconnect delay = 5.444 ns ( 64.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.435 ns" { Sudut[25] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.435 ns" { Sudut[25] {} Sudut[25]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.195ns 0.307ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.545ns 0.278ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.545 ns" { Sudut[25] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.545 ns" { Sudut[25] {} Sudut[25]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.195ns 0.307ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.545ns 0.278ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.435 ns" { Sudut[25] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.435 ns" { Sudut[25] {} Sudut[25]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.195ns 0.307ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.545ns 0.278ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.545 ns" { Sudut[25] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.545 ns" { Sudut[25] {} Sudut[25]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.195ns 0.307ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.924ns 0.545ns 0.278ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.435 ns" { Sudut[25] LessThan0~7 LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.435 ns" { Sudut[25] {} Sudut[25]~combout {} LessThan0~7 {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.195ns 0.307ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.924ns 0.545ns 0.278ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[30\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[30\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[30\] destination 8.301 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[30\]\" to destination register is 8.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns Sudut\[30\] 1 CLK PIN_107 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_107; Fanout = 2; CLK Node = 'Sudut\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[30] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.521 ns) 3.005 ns LessThan0~8 2 COMB LCCOMB_X33_Y8_N20 1 " "Info: 2: + IC(1.540 ns) + CELL(0.521 ns) = 3.005 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { Sudut[30] LessThan0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 3.860 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.310 ns) + CELL(0.545 ns) = 3.860 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.749 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.749 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.746 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.746 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.301 ns angka\[8\]\$latch 6 REG LCCOMB_X17_Y17_N8 1 " "Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 8.301 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 34.33 % ) " "Info: Total cell delay = 2.850 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.451 ns ( 65.67 % ) " "Info: Total interconnect delay = 5.451 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.301 ns" { Sudut[30] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.301 ns" { Sudut[30] {} Sudut[30]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.540ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.944ns 0.521ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[30\] source 8.191 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[30\]\" to source register is 8.191 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns Sudut\[30\] 1 CLK PIN_107 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_107; Fanout = 2; CLK Node = 'Sudut\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[30] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.521 ns) 3.005 ns LessThan0~8 2 COMB LCCOMB_X33_Y8_N20 1 " "Info: 2: + IC(1.540 ns) + CELL(0.521 ns) = 3.005 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { Sudut[30] LessThan0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 3.860 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.310 ns) + CELL(0.545 ns) = 3.860 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.749 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.749 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.746 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.746 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.191 ns angkaTemp\[38\] 6 REG LCCOMB_X17_Y6_N4 2 " "Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 8.191 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.709 ns ( 33.07 % ) " "Info: Total cell delay = 2.709 ns ( 33.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.482 ns ( 66.93 % ) " "Info: Total interconnect delay = 5.482 ns ( 66.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.191 ns" { Sudut[30] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.191 ns" { Sudut[30] {} Sudut[30]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.540ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.944ns 0.521ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.301 ns" { Sudut[30] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.301 ns" { Sudut[30] {} Sudut[30]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.540ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.944ns 0.521ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.191 ns" { Sudut[30] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.191 ns" { Sudut[30] {} Sudut[30]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.540ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.944ns 0.521ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.301 ns" { Sudut[30] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.301 ns" { Sudut[30] {} Sudut[30]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.540ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.944ns 0.521ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.191 ns" { Sudut[30] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.191 ns" { Sudut[30] {} Sudut[30]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.540ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.944ns 0.521ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sudut\[29\] register angkaTemp\[38\] register angka\[8\]\$latch 278.01 MHz 3.597 ns Internal " "Info: Clock \"Sudut\[29\]\" has Internal fmax of 278.01 MHz between source register \"angkaTemp\[38\]\" and destination register \"angka\[8\]\$latch\" (period= 3.597 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.570 ns + Longest register register " "Info: + Longest register to register delay is 2.570 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angkaTemp\[38\] 1 REG LCCOMB_X17_Y6_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(0.178 ns) 1.490 ns Add0~26 2 COMB LCCOMB_X17_Y14_N22 1 " "Info: 2: + IC(1.312 ns) + CELL(0.178 ns) = 1.490 ns; Loc. = LCCOMB_X17_Y14_N22; Fanout = 1; COMB Node = 'Add0~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { angkaTemp[38] Add0~26 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.178 ns) 2.570 ns angka\[8\]\$latch 3 REG LCCOMB_X17_Y17_N8 1 " "Info: 3: + IC(0.902 ns) + CELL(0.178 ns) = 2.570 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { Add0~26 angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.356 ns ( 13.85 % ) " "Info: Total cell delay = 0.356 ns ( 13.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.214 ns ( 86.15 % ) " "Info: Total interconnect delay = 2.214 ns ( 86.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.110 ns - Smallest " "Info: - Smallest clock skew is 0.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[29\] destination 8.330 ns + Shortest register " "Info: + Shortest clock path from clock \"Sudut\[29\]\" to destination register is 8.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns Sudut\[29\] 1 CLK PIN_102 2 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 2; CLK Node = 'Sudut\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[29] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.545 ns) 3.034 ns LessThan0~8 2 COMB LCCOMB_X33_Y8_N20 1 " "Info: 2: + IC(1.556 ns) + CELL(0.545 ns) = 3.034 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { Sudut[29] LessThan0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 3.889 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.310 ns) + CELL(0.545 ns) = 3.889 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.778 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.778 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.775 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.775 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.236 ns) + CELL(0.319 ns) 8.330 ns angka\[8\]\$latch 6 REG LCCOMB_X17_Y17_N8 1 " "Info: 6: + IC(1.236 ns) + CELL(0.319 ns) = 8.330 ns; Loc. = LCCOMB_X17_Y17_N8; Fanout = 1; REG Node = 'angka\[8\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.863 ns ( 34.37 % ) " "Info: Total cell delay = 2.863 ns ( 34.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.467 ns ( 65.63 % ) " "Info: Total interconnect delay = 5.467 ns ( 65.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { Sudut[29] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { Sudut[29] {} Sudut[29]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.556ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.933ns 0.545ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[29\] source 8.220 ns - Longest register " "Info: - Longest clock path from clock \"Sudut\[29\]\" to source register is 8.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.933 ns) 0.933 ns Sudut\[29\] 1 CLK PIN_102 2 " "Info: 1: + IC(0.000 ns) + CELL(0.933 ns) = 0.933 ns; Loc. = PIN_102; Fanout = 2; CLK Node = 'Sudut\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[29] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.545 ns) 3.034 ns LessThan0~8 2 COMB LCCOMB_X33_Y8_N20 1 " "Info: 2: + IC(1.556 ns) + CELL(0.545 ns) = 3.034 ns; Loc. = LCCOMB_X33_Y8_N20; Fanout = 1; COMB Node = 'LessThan0~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.101 ns" { Sudut[29] LessThan0~8 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.545 ns) 3.889 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.310 ns) + CELL(0.545 ns) = 3.889 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { LessThan0~8 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 5.778 ns angka\[31\]~1 4 COMB LCCOMB_X33_Y8_N24 1 " "Info: 4: + IC(1.368 ns) + CELL(0.521 ns) = 5.778 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 6.775 ns angka\[31\]~1clkctrl 5 COMB CLKCTRL_G4 64 " "Info: 5: + IC(0.997 ns) + CELL(0.000 ns) = 6.775 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.178 ns) 8.220 ns angkaTemp\[38\] 6 REG LCCOMB_X17_Y6_N4 2 " "Info: 6: + IC(1.267 ns) + CELL(0.178 ns) = 8.220 ns; Loc. = LCCOMB_X17_Y6_N4; Fanout = 2; REG Node = 'angkaTemp\[38\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.445 ns" { angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.722 ns ( 33.11 % ) " "Info: Total cell delay = 2.722 ns ( 33.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.498 ns ( 66.89 % ) " "Info: Total interconnect delay = 5.498 ns ( 66.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.220 ns" { Sudut[29] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.220 ns" { Sudut[29] {} Sudut[29]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.556ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.933ns 0.545ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { Sudut[29] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { Sudut[29] {} Sudut[29]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.556ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.933ns 0.545ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.220 ns" { Sudut[29] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.220 ns" { Sudut[29] {} Sudut[29]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.556ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.933ns 0.545ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.137 ns + " "Info: + Micro setup delay of destination is 1.137 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.570 ns" { angkaTemp[38] Add0~26 angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.570 ns" { angkaTemp[38] {} Add0~26 {} angka[8]$latch {} } { 0.000ns 1.312ns 0.902ns } { 0.000ns 0.178ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { Sudut[29] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[8]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { Sudut[29] {} Sudut[29]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[8]$latch {} } { 0.000ns 0.000ns 1.556ns 0.310ns 1.368ns 0.997ns 1.236ns } { 0.000ns 0.933ns 0.545ns 0.545ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.220 ns" { Sudut[29] LessThan0~8 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angkaTemp[38] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.220 ns" { Sudut[29] {} Sudut[29]~combout {} LessThan0~8 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angkaTemp[38] {} } { 0.000ns 0.000ns 1.556ns 0.310ns 1.368ns 0.997ns 1.267ns } { 0.000ns 0.933ns 0.545ns 0.545ns 0.521ns 0.000ns 0.178ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "regisY:blokRegisY\|outputRegister\[31\] subtractor:blokSubtractor\|a\[31\] clk 7.342 ns " "Info: Found hold time violation between source  pin or register \"regisY:blokRegisY\|outputRegister\[31\]\" and destination pin or register \"subtractor:blokSubtractor\|a\[31\]\" for clock \"clk\" (Hold time is 7.342 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "8.302 ns + Largest " "Info: + Largest clock skew is 8.302 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.899 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.899 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.879 ns) 3.677 ns fsm:TOFSM\|currentState.s1 2 REG LCFF_X26_Y12_N21 2 " "Info: 2: + IC(1.732 ns) + CELL(0.879 ns) = 3.677 ns; Loc. = LCFF_X26_Y12_N21; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.611 ns" { clk fsm:TOFSM|currentState.s1 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.278 ns) 4.321 ns fsm:TOFSM\|en_Subtractor 3 COMB LCCOMB_X26_Y12_N4 6 " "Info: 3: + IC(0.366 ns) + CELL(0.278 ns) = 4.321 ns; Loc. = LCCOMB_X26_Y12_N4; Fanout = 6; COMB Node = 'fsm:TOFSM\|en_Subtractor'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.644 ns" { fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.178 ns) 5.613 ns subtractor:blokSubtractor\|kCount\[0\] 4 REG LCCOMB_X21_Y12_N24 101 " "Info: 4: + IC(1.114 ns) + CELL(0.178 ns) = 5.613 ns; Loc. = LCCOMB_X21_Y12_N24; Fanout = 101; REG Node = 'subtractor:blokSubtractor\|kCount\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.545 ns) 6.518 ns subtractor:blokSubtractor\|b\[0\]~19 5 COMB LCCOMB_X21_Y12_N20 1 " "Info: 5: + IC(0.360 ns) + CELL(0.545 ns) = 6.518 ns; Loc. = LCCOMB_X21_Y12_N20; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~19 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.545 ns) 7.400 ns subtractor:blokSubtractor\|b\[0\]~20 6 COMB LCCOMB_X21_Y12_N2 1 " "Info: 6: + IC(0.337 ns) + CELL(0.545 ns) = 7.400 ns; Loc. = LCCOMB_X21_Y12_N2; Fanout = 1; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.882 ns" { subtractor:blokSubtractor|b[0]~19 subtractor:blokSubtractor|b[0]~20 } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.152 ns) + CELL(0.000 ns) 9.552 ns subtractor:blokSubtractor\|b\[0\]~20clkctrl 7 COMB CLKCTRL_G3 62 " "Info: 7: + IC(2.152 ns) + CELL(0.000 ns) = 9.552 ns; Loc. = CLKCTRL_G3; Fanout = 62; COMB Node = 'subtractor:blokSubtractor\|b\[0\]~20clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.152 ns" { subtractor:blokSubtractor|b[0]~20 subtractor:blokSubtractor|b[0]~20clkctrl } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.178 ns) 10.899 ns subtractor:blokSubtractor\|a\[31\] 8 REG LCCOMB_X26_Y9_N28 7 " "Info: 8: + IC(1.169 ns) + CELL(0.178 ns) = 10.899 ns; Loc. = LCCOMB_X26_Y9_N28; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|a\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.347 ns" { subtractor:blokSubtractor|b[0]~20clkctrl subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.669 ns ( 33.66 % ) " "Info: Total cell delay = 3.669 ns ( 33.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.230 ns ( 66.34 % ) " "Info: Total interconnect delay = 7.230 ns ( 66.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.899 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~19 subtractor:blokSubtractor|b[0]~20 subtractor:blokSubtractor|b[0]~20clkctrl subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.899 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~19 {} subtractor:blokSubtractor|b[0]~20 {} subtractor:blokSubtractor|b[0]~20clkctrl {} subtractor:blokSubtractor|a[31] {} } { 0.000ns 0.000ns 1.732ns 0.366ns 1.114ns 0.360ns 0.337ns 2.152ns 1.169ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.545ns 0.545ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.597 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.194 ns clk~clkctrl 2 COMB CLKCTRL_G2 104 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.194 ns; Loc. = CLKCTRL_G2; Fanout = 104; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { clk clk~clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.602 ns) 2.597 ns regisY:blokRegisY\|outputRegister\[31\] 3 REG LCFF_X26_Y9_N17 6 " "Info: 3: + IC(0.801 ns) + CELL(0.602 ns) = 2.597 ns; Loc. = LCFF_X26_Y9_N17; Fanout = 6; REG Node = 'regisY:blokRegisY\|outputRegister\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { clk~clkctrl regisY:blokRegisY|outputRegister[31] } "NODE_NAME" } } { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 64.23 % ) " "Info: Total cell delay = 1.668 ns ( 64.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.929 ns ( 35.77 % ) " "Info: Total interconnect delay = 0.929 ns ( 35.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { clk clk~clkctrl regisY:blokRegisY|outputRegister[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { clk {} clk~combout {} clk~clkctrl {} regisY:blokRegisY|outputRegister[31] {} } { 0.000ns 0.000ns 0.128ns 0.801ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.899 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~19 subtractor:blokSubtractor|b[0]~20 subtractor:blokSubtractor|b[0]~20clkctrl subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.899 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~19 {} subtractor:blokSubtractor|b[0]~20 {} subtractor:blokSubtractor|b[0]~20clkctrl {} subtractor:blokSubtractor|a[31] {} } { 0.000ns 0.000ns 1.732ns 0.366ns 1.114ns 0.360ns 0.337ns 2.152ns 1.169ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.545ns 0.545ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { clk clk~clkctrl regisY:blokRegisY|outputRegister[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { clk {} clk~combout {} clk~clkctrl {} regisY:blokRegisY|outputRegister[31] {} } { 0.000ns 0.000ns 0.128ns 0.801ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.683 ns - Shortest register register " "Info: - Shortest register to register delay is 0.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regisY:blokRegisY\|outputRegister\[31\] 1 REG LCFF_X26_Y9_N17 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N17; Fanout = 6; REG Node = 'regisY:blokRegisY\|outputRegister\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regisY:blokRegisY|outputRegister[31] } "NODE_NAME" } } { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.319 ns) 0.683 ns subtractor:blokSubtractor\|a\[31\] 2 REG LCCOMB_X26_Y9_N28 7 " "Info: 2: + IC(0.364 ns) + CELL(0.319 ns) = 0.683 ns; Loc. = LCCOMB_X26_Y9_N28; Fanout = 7; REG Node = 'subtractor:blokSubtractor\|a\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { regisY:blokRegisY|outputRegister[31] subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.319 ns ( 46.71 % ) " "Info: Total cell delay = 0.319 ns ( 46.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.364 ns ( 53.29 % ) " "Info: Total interconnect delay = 0.364 ns ( 53.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { regisY:blokRegisY|outputRegister[31] subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.683 ns" { regisY:blokRegisY|outputRegister[31] {} subtractor:blokSubtractor|a[31] {} } { 0.000ns 0.364ns } { 0.000ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "regisY.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/regisY.vhd" 27 -1 0 } } { "subtractor.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/subtractor.vhd" 37 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.899 ns" { clk fsm:TOFSM|currentState.s1 fsm:TOFSM|en_Subtractor subtractor:blokSubtractor|kCount[0] subtractor:blokSubtractor|b[0]~19 subtractor:blokSubtractor|b[0]~20 subtractor:blokSubtractor|b[0]~20clkctrl subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.899 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s1 {} fsm:TOFSM|en_Subtractor {} subtractor:blokSubtractor|kCount[0] {} subtractor:blokSubtractor|b[0]~19 {} subtractor:blokSubtractor|b[0]~20 {} subtractor:blokSubtractor|b[0]~20clkctrl {} subtractor:blokSubtractor|a[31] {} } { 0.000ns 0.000ns 1.732ns 0.366ns 1.114ns 0.360ns 0.337ns 2.152ns 1.169ns } { 0.000ns 1.066ns 0.879ns 0.278ns 0.178ns 0.545ns 0.545ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { clk clk~clkctrl regisY:blokRegisY|outputRegister[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { clk {} clk~combout {} clk~clkctrl {} regisY:blokRegisY|outputRegister[31] {} } { 0.000ns 0.000ns 0.128ns 0.801ns } { 0.000ns 1.066ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { regisY:blokRegisY|outputRegister[31] subtractor:blokSubtractor|a[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.683 ns" { regisY:blokRegisY|outputRegister[31] {} subtractor:blokSubtractor|a[31] {} } { 0.000ns 0.364ns } { 0.000ns 0.319ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fsm:TOFSM\|currentState.s2 Sudut\[1\] clk 9.482 ns register " "Info: tsu for register \"fsm:TOFSM\|currentState.s2\" (data pin = \"Sudut\[1\]\", clock pin = \"clk\") is 9.482 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.920 ns + Longest pin register " "Info: + Longest pin to register delay is 12.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 0.914 ns Sudut\[1\] 1 CLK PIN_135 2 " "Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_135; Fanout = 2; CLK Node = 'Sudut\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[1] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.327 ns) + CELL(0.495 ns) 7.736 ns comparator:blokKomparator\|LessThan0~3 2 COMB LCCOMB_X14_Y10_N2 1 " "Info: 2: + IC(6.327 ns) + CELL(0.495 ns) = 7.736 ns; Loc. = LCCOMB_X14_Y10_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.822 ns" { Sudut[1] comparator:blokKomparator|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.816 ns comparator:blokKomparator\|LessThan0~5 3 COMB LCCOMB_X14_Y10_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 7.816 ns; Loc. = LCCOMB_X14_Y10_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.896 ns comparator:blokKomparator\|LessThan0~7 4 COMB LCCOMB_X14_Y10_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 7.896 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.976 ns comparator:blokKomparator\|LessThan0~9 5 COMB LCCOMB_X14_Y10_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 7.976 ns; Loc. = LCCOMB_X14_Y10_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.056 ns comparator:blokKomparator\|LessThan0~11 6 COMB LCCOMB_X14_Y10_N10 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 8.056 ns; Loc. = LCCOMB_X14_Y10_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.136 ns comparator:blokKomparator\|LessThan0~13 7 COMB LCCOMB_X14_Y10_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.136 ns; Loc. = LCCOMB_X14_Y10_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 8.310 ns comparator:blokKomparator\|LessThan0~15 8 COMB LCCOMB_X14_Y10_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.174 ns) = 8.310 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.390 ns comparator:blokKomparator\|LessThan0~17 9 COMB LCCOMB_X14_Y10_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.390 ns; Loc. = LCCOMB_X14_Y10_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.470 ns comparator:blokKomparator\|LessThan0~19 10 COMB LCCOMB_X14_Y10_N18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 8.470 ns; Loc. = LCCOMB_X14_Y10_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.550 ns comparator:blokKomparator\|LessThan0~21 11 COMB LCCOMB_X14_Y10_N20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 8.550 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.630 ns comparator:blokKomparator\|LessThan0~23 12 COMB LCCOMB_X14_Y10_N22 1 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 8.630 ns; Loc. = LCCOMB_X14_Y10_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.710 ns comparator:blokKomparator\|LessThan0~25 13 COMB LCCOMB_X14_Y10_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 8.710 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.790 ns comparator:blokKomparator\|LessThan0~27 14 COMB LCCOMB_X14_Y10_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 8.790 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.870 ns comparator:blokKomparator\|LessThan0~29 15 COMB LCCOMB_X14_Y10_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 8.870 ns; Loc. = LCCOMB_X14_Y10_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 9.031 ns comparator:blokKomparator\|LessThan0~31 16 COMB LCCOMB_X14_Y10_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.161 ns) = 9.031 ns; Loc. = LCCOMB_X14_Y10_N30; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.111 ns comparator:blokKomparator\|LessThan0~33 17 COMB LCCOMB_X14_Y9_N0 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.111 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.191 ns comparator:blokKomparator\|LessThan0~35 18 COMB LCCOMB_X14_Y9_N2 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.191 ns; Loc. = LCCOMB_X14_Y9_N2; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.271 ns comparator:blokKomparator\|LessThan0~37 19 COMB LCCOMB_X14_Y9_N4 1 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.271 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.351 ns comparator:blokKomparator\|LessThan0~39 20 COMB LCCOMB_X14_Y9_N6 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.351 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.431 ns comparator:blokKomparator\|LessThan0~41 21 COMB LCCOMB_X14_Y9_N8 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 9.431 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.511 ns comparator:blokKomparator\|LessThan0~43 22 COMB LCCOMB_X14_Y9_N10 1 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.511 ns; Loc. = LCCOMB_X14_Y9_N10; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.591 ns comparator:blokKomparator\|LessThan0~45 23 COMB LCCOMB_X14_Y9_N12 1 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.591 ns; Loc. = LCCOMB_X14_Y9_N12; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.765 ns comparator:blokKomparator\|LessThan0~47 24 COMB LCCOMB_X14_Y9_N14 1 " "Info: 24: + IC(0.000 ns) + CELL(0.174 ns) = 9.765 ns; Loc. = LCCOMB_X14_Y9_N14; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.845 ns comparator:blokKomparator\|LessThan0~49 25 COMB LCCOMB_X14_Y9_N16 1 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 9.845 ns; Loc. = LCCOMB_X14_Y9_N16; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.925 ns comparator:blokKomparator\|LessThan0~51 26 COMB LCCOMB_X14_Y9_N18 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 9.925 ns; Loc. = LCCOMB_X14_Y9_N18; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.005 ns comparator:blokKomparator\|LessThan0~53 27 COMB LCCOMB_X14_Y9_N20 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 10.005 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.085 ns comparator:blokKomparator\|LessThan0~55 28 COMB LCCOMB_X14_Y9_N22 1 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 10.085 ns; Loc. = LCCOMB_X14_Y9_N22; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.165 ns comparator:blokKomparator\|LessThan0~57 29 COMB LCCOMB_X14_Y9_N24 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 10.165 ns; Loc. = LCCOMB_X14_Y9_N24; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.245 ns comparator:blokKomparator\|LessThan0~59 30 COMB LCCOMB_X14_Y9_N26 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 10.245 ns; Loc. = LCCOMB_X14_Y9_N26; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.325 ns comparator:blokKomparator\|LessThan0~61 31 COMB LCCOMB_X14_Y9_N28 1 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 10.325 ns; Loc. = LCCOMB_X14_Y9_N28; Fanout = 1; COMB Node = 'comparator:blokKomparator\|LessThan0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.783 ns comparator:blokKomparator\|LessThan0~62 32 COMB LCCOMB_X14_Y9_N30 147 " "Info: 32: + IC(0.000 ns) + CELL(0.458 ns) = 10.783 ns; Loc. = LCCOMB_X14_Y9_N30; Fanout = 147; COMB Node = 'comparator:blokKomparator\|LessThan0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1482 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.864 ns) + CELL(0.177 ns) 12.824 ns fsm:TOFSM\|nextState.s2~0 33 COMB LCCOMB_X26_Y12_N28 1 " "Info: 33: + IC(1.864 ns) + CELL(0.177 ns) = 12.824 ns; Loc. = LCCOMB_X26_Y12_N28; Fanout = 1; COMB Node = 'fsm:TOFSM\|nextState.s2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.041 ns" { comparator:blokKomparator|LessThan0~62 fsm:TOFSM|nextState.s2~0 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 12.920 ns fsm:TOFSM\|currentState.s2 34 REG LCFF_X26_Y12_N29 2 " "Info: 34: + IC(0.000 ns) + CELL(0.096 ns) = 12.920 ns; Loc. = LCFF_X26_Y12_N29; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { fsm:TOFSM|nextState.s2~0 fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.729 ns ( 36.60 % ) " "Info: Total cell delay = 4.729 ns ( 36.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.191 ns ( 63.40 % ) " "Info: Total interconnect delay = 8.191 ns ( 63.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.920 ns" { Sudut[1] comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 fsm:TOFSM|nextState.s2~0 fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.920 ns" { Sudut[1] {} Sudut[1]~combout {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} fsm:TOFSM|nextState.s2~0 {} fsm:TOFSM|currentState.s2 {} } { 0.000ns 0.000ns 6.327ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.864ns 0.000ns } { 0.000ns 0.914ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.066 ns) 1.066 ns clk 1 CLK PIN_23 4 " "Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 4; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.602 ns) 3.400 ns fsm:TOFSM\|currentState.s2 2 REG LCFF_X26_Y12_N29 2 " "Info: 2: + IC(1.732 ns) + CELL(0.602 ns) = 3.400 ns; Loc. = LCFF_X26_Y12_N29; Fanout = 2; REG Node = 'fsm:TOFSM\|currentState.s2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.334 ns" { clk fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "fsm.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/fsm.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.668 ns ( 49.06 % ) " "Info: Total cell delay = 1.668 ns ( 49.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.732 ns ( 50.94 % ) " "Info: Total interconnect delay = 1.732 ns ( 50.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} } { 0.000ns 0.000ns 1.732ns } { 0.000ns 1.066ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.920 ns" { Sudut[1] comparator:blokKomparator|LessThan0~3 comparator:blokKomparator|LessThan0~5 comparator:blokKomparator|LessThan0~7 comparator:blokKomparator|LessThan0~9 comparator:blokKomparator|LessThan0~11 comparator:blokKomparator|LessThan0~13 comparator:blokKomparator|LessThan0~15 comparator:blokKomparator|LessThan0~17 comparator:blokKomparator|LessThan0~19 comparator:blokKomparator|LessThan0~21 comparator:blokKomparator|LessThan0~23 comparator:blokKomparator|LessThan0~25 comparator:blokKomparator|LessThan0~27 comparator:blokKomparator|LessThan0~29 comparator:blokKomparator|LessThan0~31 comparator:blokKomparator|LessThan0~33 comparator:blokKomparator|LessThan0~35 comparator:blokKomparator|LessThan0~37 comparator:blokKomparator|LessThan0~39 comparator:blokKomparator|LessThan0~41 comparator:blokKomparator|LessThan0~43 comparator:blokKomparator|LessThan0~45 comparator:blokKomparator|LessThan0~47 comparator:blokKomparator|LessThan0~49 comparator:blokKomparator|LessThan0~51 comparator:blokKomparator|LessThan0~53 comparator:blokKomparator|LessThan0~55 comparator:blokKomparator|LessThan0~57 comparator:blokKomparator|LessThan0~59 comparator:blokKomparator|LessThan0~61 comparator:blokKomparator|LessThan0~62 fsm:TOFSM|nextState.s2~0 fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.920 ns" { Sudut[1] {} Sudut[1]~combout {} comparator:blokKomparator|LessThan0~3 {} comparator:blokKomparator|LessThan0~5 {} comparator:blokKomparator|LessThan0~7 {} comparator:blokKomparator|LessThan0~9 {} comparator:blokKomparator|LessThan0~11 {} comparator:blokKomparator|LessThan0~13 {} comparator:blokKomparator|LessThan0~15 {} comparator:blokKomparator|LessThan0~17 {} comparator:blokKomparator|LessThan0~19 {} comparator:blokKomparator|LessThan0~21 {} comparator:blokKomparator|LessThan0~23 {} comparator:blokKomparator|LessThan0~25 {} comparator:blokKomparator|LessThan0~27 {} comparator:blokKomparator|LessThan0~29 {} comparator:blokKomparator|LessThan0~31 {} comparator:blokKomparator|LessThan0~33 {} comparator:blokKomparator|LessThan0~35 {} comparator:blokKomparator|LessThan0~37 {} comparator:blokKomparator|LessThan0~39 {} comparator:blokKomparator|LessThan0~41 {} comparator:blokKomparator|LessThan0~43 {} comparator:blokKomparator|LessThan0~45 {} comparator:blokKomparator|LessThan0~47 {} comparator:blokKomparator|LessThan0~49 {} comparator:blokKomparator|LessThan0~51 {} comparator:blokKomparator|LessThan0~53 {} comparator:blokKomparator|LessThan0~55 {} comparator:blokKomparator|LessThan0~57 {} comparator:blokKomparator|LessThan0~59 {} comparator:blokKomparator|LessThan0~61 {} comparator:blokKomparator|LessThan0~62 {} fsm:TOFSM|nextState.s2~0 {} fsm:TOFSM|currentState.s2 {} } { 0.000ns 0.000ns 6.327ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.864ns 0.000ns } { 0.000ns 0.914ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { clk fsm:TOFSM|currentState.s2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { clk {} clk~combout {} fsm:TOFSM|currentState.s2 {} } { 0.000ns 0.000ns 1.732ns } { 0.000ns 1.066ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Sudut\[7\] angka\[6\] angka\[6\]\$latch 14.442 ns register " "Info: tco from clock \"Sudut\[7\]\" to destination pin \"angka\[6\]\" through register \"angka\[6\]\$latch\" is 14.442 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[7\] source 9.080 ns + Longest register " "Info: + Longest clock path from clock \"Sudut\[7\]\" to source register is 9.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns Sudut\[7\] 1 CLK PIN_106 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_106; Fanout = 2; CLK Node = 'Sudut\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[7] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.545 ns) 3.047 ns LessThan0~1 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(1.558 ns) + CELL(0.545 ns) = 3.047 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { Sudut[7] LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.545 ns) 4.143 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 4.143 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { LessThan0~1 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.616 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.616 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.505 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.505 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.502 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.502 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.259 ns) + CELL(0.319 ns) 9.080 ns angka\[6\]\$latch 7 REG LCCOMB_X17_Y14_N24 1 " "Info: 7: + IC(1.259 ns) + CELL(0.319 ns) = 9.080 ns; Loc. = LCCOMB_X17_Y14_N24; Fanout = 1; REG Node = 'angka\[6\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { angka[31]~1clkctrl angka[6]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.052 ns ( 33.61 % ) " "Info: Total cell delay = 3.052 ns ( 33.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.028 ns ( 66.39 % ) " "Info: Total interconnect delay = 6.028 ns ( 66.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.080 ns" { Sudut[7] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[6]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.080 ns" { Sudut[7] {} Sudut[7]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[6]$latch {} } { 0.000ns 0.000ns 1.558ns 0.551ns 0.295ns 1.368ns 0.997ns 1.259ns } { 0.000ns 0.944ns 0.545ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.362 ns + Longest register pin " "Info: + Longest register to pin delay is 5.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns angka\[6\]\$latch 1 REG LCCOMB_X17_Y14_N24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y14_N24; Fanout = 1; REG Node = 'angka\[6\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { angka[6]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.462 ns) + CELL(2.900 ns) 5.362 ns angka\[6\] 2 PIN PIN_150 0 " "Info: 2: + IC(2.462 ns) + CELL(2.900 ns) = 5.362 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'angka\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { angka[6]$latch angka[6] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 54.08 % ) " "Info: Total cell delay = 2.900 ns ( 54.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.462 ns ( 45.92 % ) " "Info: Total interconnect delay = 2.462 ns ( 45.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { angka[6]$latch angka[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.362 ns" { angka[6]$latch {} angka[6] {} } { 0.000ns 2.462ns } { 0.000ns 2.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.080 ns" { Sudut[7] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[6]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.080 ns" { Sudut[7] {} Sudut[7]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[6]$latch {} } { 0.000ns 0.000ns 1.558ns 0.551ns 0.295ns 1.368ns 0.997ns 1.259ns } { 0.000ns 0.944ns 0.545ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { angka[6]$latch angka[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.362 ns" { angka[6]$latch {} angka[6] {} } { 0.000ns 2.462ns } { 0.000ns 2.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "angka\[11\]\$latch Sudut\[22\] Sudut\[7\] 2.620 ns register " "Info: th for register \"angka\[11\]\$latch\" (data pin = \"Sudut\[22\]\", clock pin = \"Sudut\[7\]\") is 2.620 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sudut\[7\] destination 9.073 ns + Longest register " "Info: + Longest clock path from clock \"Sudut\[7\]\" to destination register is 9.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns Sudut\[7\] 1 CLK PIN_106 2 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_106; Fanout = 2; CLK Node = 'Sudut\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[7] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.545 ns) 3.047 ns LessThan0~1 2 COMB LCCOMB_X33_Y9_N16 1 " "Info: 2: + IC(1.558 ns) + CELL(0.545 ns) = 3.047 ns; Loc. = LCCOMB_X33_Y9_N16; Fanout = 1; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.103 ns" { Sudut[7] LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.551 ns) + CELL(0.545 ns) 4.143 ns LessThan0~4 3 COMB LCCOMB_X33_Y8_N30 1 " "Info: 3: + IC(0.551 ns) + CELL(0.545 ns) = 4.143 ns; Loc. = LCCOMB_X33_Y8_N30; Fanout = 1; COMB Node = 'LessThan0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { LessThan0~1 LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.178 ns) 4.616 ns LessThan0~9 4 COMB LCCOMB_X33_Y8_N6 2 " "Info: 4: + IC(0.295 ns) + CELL(0.178 ns) = 4.616 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.473 ns" { LessThan0~4 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.368 ns) + CELL(0.521 ns) 6.505 ns angka\[31\]~1 5 COMB LCCOMB_X33_Y8_N24 1 " "Info: 5: + IC(1.368 ns) + CELL(0.521 ns) = 6.505 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 1; COMB Node = 'angka\[31\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.889 ns" { LessThan0~9 angka[31]~1 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.000 ns) 7.502 ns angka\[31\]~1clkctrl 6 COMB CLKCTRL_G4 64 " "Info: 6: + IC(0.997 ns) + CELL(0.000 ns) = 7.502 ns; Loc. = CLKCTRL_G4; Fanout = 64; COMB Node = 'angka\[31\]~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { angka[31]~1 angka[31]~1clkctrl } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.319 ns) 9.073 ns angka\[11\]\$latch 7 REG LCCOMB_X17_Y7_N10 1 " "Info: 7: + IC(1.252 ns) + CELL(0.319 ns) = 9.073 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 1; REG Node = 'angka\[11\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { angka[31]~1clkctrl angka[11]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.052 ns ( 33.64 % ) " "Info: Total cell delay = 3.052 ns ( 33.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.021 ns ( 66.36 % ) " "Info: Total interconnect delay = 6.021 ns ( 66.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.073 ns" { Sudut[7] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[11]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.073 ns" { Sudut[7] {} Sudut[7]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[11]$latch {} } { 0.000ns 0.000ns 1.558ns 0.551ns 0.295ns 1.368ns 0.997ns 1.252ns } { 0.000ns 0.944ns 0.545ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.453 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Sudut\[22\] 1 CLK PIN_127 2 " "Info: 1: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = PIN_127; Fanout = 2; CLK Node = 'Sudut\[22\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sudut[22] } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.278 ns) 2.343 ns LessThan0~6 2 COMB LCCOMB_X33_Y8_N8 1 " "Info: 2: + IC(1.161 ns) + CELL(0.278 ns) = 2.343 ns; Loc. = LCCOMB_X33_Y8_N8; Fanout = 1; COMB Node = 'LessThan0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.439 ns" { Sudut[22] LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.278 ns) 2.926 ns LessThan0~9 3 COMB LCCOMB_X33_Y8_N6 2 " "Info: 3: + IC(0.305 ns) + CELL(0.278 ns) = 2.926 ns; Loc. = LCCOMB_X33_Y8_N6; Fanout = 2; COMB Node = 'LessThan0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { LessThan0~6 LessThan0~9 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1675 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.545 ns) 3.807 ns angka\[4\]~0 4 COMB LCCOMB_X33_Y8_N16 32 " "Info: 4: + IC(0.336 ns) + CELL(0.545 ns) = 3.807 ns; Loc. = LCCOMB_X33_Y8_N16; Fanout = 32; COMB Node = 'angka\[4\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { LessThan0~9 angka[4]~0 } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.999 ns) + CELL(0.178 ns) 5.984 ns Add0~35 5 COMB LCCOMB_X17_Y7_N28 1 " "Info: 5: + IC(1.999 ns) + CELL(0.178 ns) = 5.984 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 1; COMB Node = 'Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { angka[4]~0 Add0~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 908 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 6.453 ns angka\[11\]\$latch 6 REG LCCOMB_X17_Y7_N10 1 " "Info: 6: + IC(0.291 ns) + CELL(0.178 ns) = 6.453 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 1; REG Node = 'angka\[11\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Add0~35 angka[11]$latch } "NODE_NAME" } } { "tubesTopLevel.vhd" "" { Text "C:/Users/Asus/Documents/GitHub/tubezz/tubesTopLevel.vhd" 140 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.361 ns ( 36.59 % ) " "Info: Total cell delay = 2.361 ns ( 36.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.092 ns ( 63.41 % ) " "Info: Total interconnect delay = 4.092 ns ( 63.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.453 ns" { Sudut[22] LessThan0~6 LessThan0~9 angka[4]~0 Add0~35 angka[11]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.453 ns" { Sudut[22] {} Sudut[22]~combout {} LessThan0~6 {} LessThan0~9 {} angka[4]~0 {} Add0~35 {} angka[11]$latch {} } { 0.000ns 0.000ns 1.161ns 0.305ns 0.336ns 1.999ns 0.291ns } { 0.000ns 0.904ns 0.278ns 0.278ns 0.545ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.073 ns" { Sudut[7] LessThan0~1 LessThan0~4 LessThan0~9 angka[31]~1 angka[31]~1clkctrl angka[11]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.073 ns" { Sudut[7] {} Sudut[7]~combout {} LessThan0~1 {} LessThan0~4 {} LessThan0~9 {} angka[31]~1 {} angka[31]~1clkctrl {} angka[11]$latch {} } { 0.000ns 0.000ns 1.558ns 0.551ns 0.295ns 1.368ns 0.997ns 1.252ns } { 0.000ns 0.944ns 0.545ns 0.545ns 0.178ns 0.521ns 0.000ns 0.319ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.453 ns" { Sudut[22] LessThan0~6 LessThan0~9 angka[4]~0 Add0~35 angka[11]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.453 ns" { Sudut[22] {} Sudut[22]~combout {} LessThan0~6 {} LessThan0~9 {} angka[4]~0 {} Add0~35 {} angka[11]$latch {} } { 0.000ns 0.000ns 1.161ns 0.305ns 0.336ns 1.999ns 0.291ns } { 0.000ns 0.904ns 0.278ns 0.278ns 0.545ns 0.178ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 452 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 452 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 28 02:51:26 2023 " "Info: Processing ended: Tue Nov 28 02:51:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
