# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE\ 371/lab3 {C:/Users/Alan/Documents/UW/EE 371/lab3/line_drawer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:34 on Feb 05,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE 371/lab3" C:/Users/Alan/Documents/UW/EE 371/lab3/line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_testbench
# 
# Top level modules:
# 	line_drawer_testbench
# End time: 18:43:34 on Feb 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE\ 371/lab3 {C:/Users/Alan/Documents/UW/EE 371/lab3/VGA_framebuffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:34 on Feb 05,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE 371/lab3" C:/Users/Alan/Documents/UW/EE 371/lab3/VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 18:43:35 on Feb 05,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE\ 371/lab3 {C:/Users/Alan/Documents/UW/EE 371/lab3/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:35 on Feb 05,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE 371/lab3" C:/Users/Alan/Documents/UW/EE 371/lab3/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# 
# Top level modules:
# 	DE1_SoC
# End time: 18:43:35 on Feb 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.line_drawer_testbench
# vsim work.line_drawer_testbench 
# Start time: 18:43:40 on Feb 05,2022
# Loading sv_std.std
# Loading work.line_drawer_testbench
# Loading work.line_drawer
add wave -position end  sim:/line_drawer_testbench/y
add wave -position end  sim:/line_drawer_testbench/x
run -all
# ** Note: $stop    : C:/Users/Alan/Documents/UW/EE 371/lab3/line_drawer.sv(104)
#    Time: 2150 ps  Iteration: 1  Instance: /line_drawer_testbench
# Break in Module line_drawer_testbench at C:/Users/Alan/Documents/UW/EE 371/lab3/line_drawer.sv line 104
# End time: 18:44:01 on Feb 05,2022, Elapsed time: 0:00:21
# Errors: 0, Warnings: 0
