** Name: SimpleTwoStageOpAmp_SimpleOpAmp79_3

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp79_3 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 inputVoltageBiasXXnXX2 inputVoltageBiasXXnXX2 sourceNmos sourceNmos nmos4 L=5e-6 W=306e-6
mDiodeTransistorNmos2 inputVoltageBiasXXnXX1 inputVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=6e-6 W=132e-6
mDiodeTransistorPmos3 ibias ibias outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=2e-6 W=12e-6
mDiodeTransistorPmos4 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=5e-6
mNormalTransistorNmos5 out outFirstStage sourceNmos sourceNmos nmos4 L=6e-6 W=321e-6
mNormalTransistorNmos6 outFirstStage inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=6e-6 W=162e-6
mNormalTransistorNmos7 FirstStageYinnerStageBias inputVoltageBiasXXnXX2 sourceNmos sourceNmos nmos4 L=5e-6 W=162e-6
mNormalTransistorNmos8 FirstStageYinnerTransistorStack1Load2 FirstStageYout1 sourceNmos sourceNmos nmos4 L=5e-6 W=74e-6
mNormalTransistorNmos9 FirstStageYinnerTransistorStack2Load2 FirstStageYout1 sourceNmos sourceNmos nmos4 L=5e-6 W=74e-6
mNormalTransistorNmos10 FirstStageYout1 inputVoltageBiasXXnXX1 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=6e-6 W=162e-6
mNormalTransistorNmos11 FirstStageYsourceGCC1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=3e-6 W=14e-6
mNormalTransistorNmos12 FirstStageYsourceGCC2 in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=3e-6 W=14e-6
mNormalTransistorNmos13 FirstStageYsourceTransconductance inputVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=6e-6 W=198e-6
mNormalTransistorPmos14 inputVoltageBiasXXnXX2 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=74e-6
mNormalTransistorPmos15 inputVoltageBiasXXnXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=297e-6
mNormalTransistorPmos16 out ibias SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=2e-6 W=468e-6
mNormalTransistorPmos17 outFirstStage ibias FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=2e-6 W=114e-6
mNormalTransistorPmos18 FirstStageYout1 ibias FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=2e-6 W=114e-6
mNormalTransistorPmos19 FirstStageYsourceGCC1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=47e-6
mNormalTransistorPmos20 FirstStageYsourceGCC2 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=47e-6
mNormalTransistorPmos21 SecondStageYinnerStageBias outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=291e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 6.80001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp79_3

** Expected Performance Values: 
** Gain: 127 dB
** Power consumption: 7.77201 mW
** Area: 11952 (mu_m)^2
** Transit frequency: 5.79901 MHz
** Transit frequency with error factor: 5.79937 MHz
** Slew rate: 9.84216 V/mu_s
** Phase margin: 65.3172Â°
** CMRR: 135 dB
** VoutMax: 3.59001 V
** VoutMin: 0.360001 V
** VcmMax: 4.93001 V
** VcmMin: 1.47001 V


** Expected Currents: 
** NormalTransistorPmos: -604.756 muA
** NormalTransistorPmos: -150.686 muA
** NormalTransistorPmos: -55.8559 muA
** NormalTransistorPmos: -95.7069 muA
** NormalTransistorPmos: -55.8559 muA
** NormalTransistorPmos: -95.7069 muA
** NormalTransistorNmos: 55.8551 muA
** NormalTransistorNmos: 55.8541 muA
** NormalTransistorNmos: 55.8551 muA
** NormalTransistorNmos: 55.8541 muA
** NormalTransistorNmos: 79.6991 muA
** NormalTransistorNmos: 79.6981 muA
** NormalTransistorNmos: 39.8501 muA
** NormalTransistorNmos: 39.8501 muA
** NormalTransistorNmos: 587.594 muA
** NormalTransistorPmos: -587.593 muA
** NormalTransistorPmos: -587.594 muA
** DiodeTransistorNmos: 604.757 muA
** DiodeTransistorNmos: 150.687 muA
** DiodeTransistorPmos: -9.99899 muA
** DiodeTransistorPmos: -9.99999 muA


** Expected Voltages: 
** ibias: 3.09101  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXnXX1: 0.972001  V
** inputVoltageBiasXXnXX2: 0.575001  V
** out: 2.5  V
** outFirstStage: 0.767001  V
** outSourceVoltageBiasXXpXX1: 3.96101  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.398001  V
** innerTransistorStack1Load2: 0.410001  V
** innerTransistorStack2Load2: 0.411001  V
** out1: 0.616001  V
** sourceGCC1: 3.88801  V
** sourceGCC2: 3.88801  V
** sourceTransconductance: 1.77601  V
** innerStageBias: 4.02801  V


.END