// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "padding2d_fix16.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic padding2d_fix16::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic padding2d_fix16::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> padding2d_fix16::ap_ST_fsm_state1 = "1";
const sc_lv<7> padding2d_fix16::ap_ST_fsm_state2 = "10";
const sc_lv<7> padding2d_fix16::ap_ST_fsm_state3 = "100";
const sc_lv<7> padding2d_fix16::ap_ST_fsm_state4 = "1000";
const sc_lv<7> padding2d_fix16::ap_ST_fsm_state5 = "10000";
const sc_lv<7> padding2d_fix16::ap_ST_fsm_state6 = "100000";
const sc_lv<7> padding2d_fix16::ap_ST_fsm_state7 = "1000000";
const sc_lv<32> padding2d_fix16::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> padding2d_fix16::ap_const_lv32_1 = "1";
const sc_lv<32> padding2d_fix16::ap_const_lv32_2 = "10";
const sc_lv<1> padding2d_fix16::ap_const_lv1_0 = "0";
const sc_lv<32> padding2d_fix16::ap_const_lv32_3 = "11";
const sc_lv<1> padding2d_fix16::ap_const_lv1_1 = "1";
const sc_lv<32> padding2d_fix16::ap_const_lv32_4 = "100";
const sc_lv<32> padding2d_fix16::ap_const_lv32_5 = "101";
const sc_lv<32> padding2d_fix16::ap_const_lv32_6 = "110";
const sc_lv<5> padding2d_fix16::ap_const_lv5_0 = "00000";
const sc_lv<10> padding2d_fix16::ap_const_lv10_3D = "111101";
const sc_lv<10> padding2d_fix16::ap_const_lv10_3B = "111011";
const sc_lv<10> padding2d_fix16::ap_const_lv10_1F = "11111";
const sc_lv<10> padding2d_fix16::ap_const_lv10_0 = "0000000000";
const sc_lv<9> padding2d_fix16::ap_const_lv9_167 = "101100111";
const sc_lv<16> padding2d_fix16::ap_const_lv16_0 = "0000000000000000";
const sc_lv<5> padding2d_fix16::ap_const_lv5_1F = "11111";
const sc_lv<5> padding2d_fix16::ap_const_lv5_1 = "1";
const sc_lv<5> padding2d_fix16::ap_const_lv5_1C = "11100";
const sc_lv<10> padding2d_fix16::ap_const_lv10_1C = "11100";
const sc_lv<10> padding2d_fix16::ap_const_lv10_1 = "1";
const sc_lv<10> padding2d_fix16::ap_const_lv10_1E = "11110";
const sc_lv<9> padding2d_fix16::ap_const_lv9_184 = "110000100";
const sc_lv<9> padding2d_fix16::ap_const_lv9_1 = "1";
const bool padding2d_fix16::ap_const_boolean_1 = true;

padding2d_fix16::padding2d_fix16(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state5);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( exitcond3_fu_312_p2 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( exitcond3_fu_312_p2 );

    SC_METHOD(thread_exitcond2_fu_210_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( o_count_1_reg_98 );

    SC_METHOD(thread_exitcond3_fu_312_p2);
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( o_count_5_reg_199 );

    SC_METHOD(thread_exitcond7_fu_227_p2);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( height_reg_157 );

    SC_METHOD(thread_exitcond9_fu_279_p2);
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( indvars_iv7_reg_109 );
    sensitive << ( o_count_4_reg_189 );

    SC_METHOD(thread_exitcond_fu_245_p2);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( o_count_6_reg_121 );
    sensitive << ( o_count_3_reg_168 );

    SC_METHOD(thread_height_1_fu_233_p2);
    sensitive << ( height_reg_157 );

    SC_METHOD(thread_indvars_iv_next5_fu_296_p2);
    sensitive << ( o_count_6_reg_121 );

    SC_METHOD(thread_indvars_iv_next8_fu_302_p2);
    sensitive << ( indvars_iv7_reg_109 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( tmp_8_fu_251_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_state4 );

    SC_METHOD(thread_o_count_5_cast5_fu_308_p1);
    sensitive << ( o_count_5_reg_199 );

    SC_METHOD(thread_o_count_7_fu_323_p2);
    sensitive << ( o_count_5_reg_199 );

    SC_METHOD(thread_o_count_8_fu_273_p2);
    sensitive << ( o_count_3_reg_168 );

    SC_METHOD(thread_o_count_9_fu_290_p2);
    sensitive << ( o_count_4_reg_189 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( tmp_s_fu_222_p1 );
    sensitive << ( tmp_9_fu_268_p1 );
    sensitive << ( tmp_2_fu_285_p1 );
    sensitive << ( tmp_6_fu_318_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( input_r_q0 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state5 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( exitcond9_fu_279_p2 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( exitcond3_fu_312_p2 );
    sensitive << ( exitcond2_fu_210_p2 );

    SC_METHOD(thread_tmp_1_fu_256_p2);
    sensitive << ( i_count_2_reg_179 );

    SC_METHOD(thread_tmp_2_fu_285_p1);
    sensitive << ( o_count_4_reg_189 );

    SC_METHOD(thread_tmp_4_fu_216_p2);
    sensitive << ( o_count_1_reg_98 );

    SC_METHOD(thread_tmp_5_fu_239_p2);
    sensitive << ( i_count_1_reg_145 );

    SC_METHOD(thread_tmp_6_fu_318_p1);
    sensitive << ( o_count_5_cast5_fu_308_p1 );

    SC_METHOD(thread_tmp_7_fu_262_p2);
    sensitive << ( o_count_2_reg_133 );

    SC_METHOD(thread_tmp_8_fu_251_p1);
    sensitive << ( i_count_2_reg_179 );

    SC_METHOD(thread_tmp_9_fu_268_p1);
    sensitive << ( o_count_3_reg_168 );

    SC_METHOD(thread_tmp_s_fu_222_p1);
    sensitive << ( o_count_1_reg_98 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( exitcond7_fu_227_p2 );
    sensitive << ( ap_CS_fsm_state4 );
    sensitive << ( exitcond_fu_245_p2 );
    sensitive << ( ap_CS_fsm_state6 );
    sensitive << ( exitcond9_fu_279_p2 );
    sensitive << ( ap_CS_fsm_state7 );
    sensitive << ( exitcond3_fu_312_p2 );
    sensitive << ( exitcond2_fu_210_p2 );

    ap_CS_fsm = "0000001";
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "padding2d_fix16_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, tmp_4_fu_216_p2, "tmp_4_fu_216_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, height_1_fu_233_p2, "height_1_fu_233_p2");
    sc_trace(mVcdFile, height_1_reg_340, "height_1_reg_340");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, tmp_5_fu_239_p2, "tmp_5_fu_239_p2");
    sc_trace(mVcdFile, tmp_5_reg_345, "tmp_5_reg_345");
    sc_trace(mVcdFile, exitcond7_fu_227_p2, "exitcond7_fu_227_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, exitcond_fu_245_p2, "exitcond_fu_245_p2");
    sc_trace(mVcdFile, tmp_1_fu_256_p2, "tmp_1_fu_256_p2");
    sc_trace(mVcdFile, tmp_1_reg_358, "tmp_1_reg_358");
    sc_trace(mVcdFile, tmp_7_fu_262_p2, "tmp_7_fu_262_p2");
    sc_trace(mVcdFile, tmp_7_reg_363, "tmp_7_reg_363");
    sc_trace(mVcdFile, o_count_8_fu_273_p2, "o_count_8_fu_273_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state5, "ap_CS_fsm_state5");
    sc_trace(mVcdFile, o_count_9_fu_290_p2, "o_count_9_fu_290_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, exitcond9_fu_279_p2, "exitcond9_fu_279_p2");
    sc_trace(mVcdFile, indvars_iv_next5_fu_296_p2, "indvars_iv_next5_fu_296_p2");
    sc_trace(mVcdFile, indvars_iv_next8_fu_302_p2, "indvars_iv_next8_fu_302_p2");
    sc_trace(mVcdFile, o_count_7_fu_323_p2, "o_count_7_fu_323_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, exitcond3_fu_312_p2, "exitcond3_fu_312_p2");
    sc_trace(mVcdFile, o_count_1_reg_98, "o_count_1_reg_98");
    sc_trace(mVcdFile, exitcond2_fu_210_p2, "exitcond2_fu_210_p2");
    sc_trace(mVcdFile, indvars_iv7_reg_109, "indvars_iv7_reg_109");
    sc_trace(mVcdFile, o_count_6_reg_121, "o_count_6_reg_121");
    sc_trace(mVcdFile, o_count_2_reg_133, "o_count_2_reg_133");
    sc_trace(mVcdFile, i_count_1_reg_145, "i_count_1_reg_145");
    sc_trace(mVcdFile, height_reg_157, "height_reg_157");
    sc_trace(mVcdFile, o_count_3_reg_168, "o_count_3_reg_168");
    sc_trace(mVcdFile, i_count_2_reg_179, "i_count_2_reg_179");
    sc_trace(mVcdFile, o_count_4_reg_189, "o_count_4_reg_189");
    sc_trace(mVcdFile, o_count_5_reg_199, "o_count_5_reg_199");
    sc_trace(mVcdFile, tmp_s_fu_222_p1, "tmp_s_fu_222_p1");
    sc_trace(mVcdFile, tmp_8_fu_251_p1, "tmp_8_fu_251_p1");
    sc_trace(mVcdFile, tmp_9_fu_268_p1, "tmp_9_fu_268_p1");
    sc_trace(mVcdFile, tmp_2_fu_285_p1, "tmp_2_fu_285_p1");
    sc_trace(mVcdFile, tmp_6_fu_318_p1, "tmp_6_fu_318_p1");
    sc_trace(mVcdFile, o_count_5_cast5_fu_308_p1, "o_count_5_cast5_fu_308_p1");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
#endif

    }
}

padding2d_fix16::~padding2d_fix16() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void padding2d_fix16::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, exitcond2_fu_210_p2.read()))) {
        height_reg_157 = ap_const_lv5_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, exitcond9_fu_279_p2.read()))) {
        height_reg_157 = height_1_reg_340.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, exitcond2_fu_210_p2.read()))) {
        i_count_1_reg_145 = ap_const_lv10_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, exitcond9_fu_279_p2.read()))) {
        i_count_1_reg_145 = tmp_5_reg_345.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        i_count_2_reg_179 = tmp_1_reg_358.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(exitcond7_fu_227_p2.read(), ap_const_lv1_0))) {
        i_count_2_reg_179 = i_count_1_reg_145.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, exitcond2_fu_210_p2.read()))) {
        indvars_iv7_reg_109 = ap_const_lv10_3D;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, exitcond9_fu_279_p2.read()))) {
        indvars_iv7_reg_109 = indvars_iv_next8_fu_302_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
         esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        o_count_1_reg_98 = ap_const_lv5_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_fu_210_p2.read()))) {
        o_count_1_reg_98 = tmp_4_fu_216_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, exitcond2_fu_210_p2.read()))) {
        o_count_2_reg_133 = ap_const_lv10_1F;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, exitcond9_fu_279_p2.read()))) {
        o_count_2_reg_133 = tmp_7_reg_363.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        o_count_3_reg_168 = o_count_8_fu_273_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
                esl_seteq<1,1,1>(exitcond7_fu_227_p2.read(), ap_const_lv1_0))) {
        o_count_3_reg_168 = o_count_2_reg_133.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_fu_279_p2.read()))) {
        o_count_4_reg_189 = o_count_9_fu_290_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && 
                esl_seteq<1,1,1>(exitcond_fu_245_p2.read(), ap_const_lv1_1))) {
        o_count_4_reg_189 = o_count_6_reg_121.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(exitcond7_fu_227_p2.read(), ap_const_lv1_1))) {
        o_count_5_reg_199 = ap_const_lv9_167;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, exitcond3_fu_312_p2.read()))) {
        o_count_5_reg_199 = o_count_7_fu_323_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, exitcond2_fu_210_p2.read()))) {
        o_count_6_reg_121 = ap_const_lv10_3B;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_1, exitcond9_fu_279_p2.read()))) {
        o_count_6_reg_121 = indvars_iv_next5_fu_296_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read())) {
        height_1_reg_340 = height_1_fu_233_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_fu_245_p2.read()))) {
        tmp_1_reg_358 = tmp_1_fu_256_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(exitcond7_fu_227_p2.read(), ap_const_lv1_0))) {
        tmp_5_reg_345 = tmp_5_fu_239_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(exitcond_fu_245_p2.read(), ap_const_lv1_1))) {
        tmp_7_reg_363 = tmp_7_fu_262_p2.read();
    }
}

void padding2d_fix16::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void padding2d_fix16::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void padding2d_fix16::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void padding2d_fix16::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void padding2d_fix16::thread_ap_CS_fsm_state5() {
    ap_CS_fsm_state5 = ap_CS_fsm.read()[4];
}

void padding2d_fix16::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[5];
}

void padding2d_fix16::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[6];
}

void padding2d_fix16::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_1, exitcond3_fu_312_p2.read())))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void padding2d_fix16::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void padding2d_fix16::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_1, exitcond3_fu_312_p2.read()))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void padding2d_fix16::thread_exitcond2_fu_210_p2() {
    exitcond2_fu_210_p2 = (!o_count_1_reg_98.read().is_01() || !ap_const_lv5_1F.is_01())? sc_lv<1>(): sc_lv<1>(o_count_1_reg_98.read() == ap_const_lv5_1F);
}

void padding2d_fix16::thread_exitcond3_fu_312_p2() {
    exitcond3_fu_312_p2 = (!o_count_5_reg_199.read().is_01() || !ap_const_lv9_184.is_01())? sc_lv<1>(): sc_lv<1>(o_count_5_reg_199.read() == ap_const_lv9_184);
}

void padding2d_fix16::thread_exitcond7_fu_227_p2() {
    exitcond7_fu_227_p2 = (!height_reg_157.read().is_01() || !ap_const_lv5_1C.is_01())? sc_lv<1>(): sc_lv<1>(height_reg_157.read() == ap_const_lv5_1C);
}

void padding2d_fix16::thread_exitcond9_fu_279_p2() {
    exitcond9_fu_279_p2 = (!o_count_4_reg_189.read().is_01() || !indvars_iv7_reg_109.read().is_01())? sc_lv<1>(): sc_lv<1>(o_count_4_reg_189.read() == indvars_iv7_reg_109.read());
}

void padding2d_fix16::thread_exitcond_fu_245_p2() {
    exitcond_fu_245_p2 = (!o_count_3_reg_168.read().is_01() || !o_count_6_reg_121.read().is_01())? sc_lv<1>(): sc_lv<1>(o_count_3_reg_168.read() == o_count_6_reg_121.read());
}

void padding2d_fix16::thread_height_1_fu_233_p2() {
    height_1_fu_233_p2 = (!height_reg_157.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(height_reg_157.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void padding2d_fix16::thread_indvars_iv_next5_fu_296_p2() {
    indvars_iv_next5_fu_296_p2 = (!o_count_6_reg_121.read().is_01() || !ap_const_lv10_1E.is_01())? sc_lv<10>(): (sc_biguint<10>(o_count_6_reg_121.read()) + sc_biguint<10>(ap_const_lv10_1E));
}

void padding2d_fix16::thread_indvars_iv_next8_fu_302_p2() {
    indvars_iv_next8_fu_302_p2 = (!indvars_iv7_reg_109.read().is_01() || !ap_const_lv10_1E.is_01())? sc_lv<10>(): (sc_biguint<10>(indvars_iv7_reg_109.read()) + sc_biguint<10>(ap_const_lv10_1E));
}

void padding2d_fix16::thread_input_r_address0() {
    input_r_address0 =  (sc_lv<14>) (tmp_8_fu_251_p1.read());
}

void padding2d_fix16::thread_input_r_ce0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void padding2d_fix16::thread_o_count_5_cast5_fu_308_p1() {
    o_count_5_cast5_fu_308_p1 = esl_sext<10,9>(o_count_5_reg_199.read());
}

void padding2d_fix16::thread_o_count_7_fu_323_p2() {
    o_count_7_fu_323_p2 = (!o_count_5_reg_199.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_bigint<9>(o_count_5_reg_199.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void padding2d_fix16::thread_o_count_8_fu_273_p2() {
    o_count_8_fu_273_p2 = (!o_count_3_reg_168.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(o_count_3_reg_168.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void padding2d_fix16::thread_o_count_9_fu_290_p2() {
    o_count_9_fu_290_p2 = (!o_count_4_reg_189.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(o_count_4_reg_189.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void padding2d_fix16::thread_output_r_address0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        output_r_address0 =  (sc_lv<14>) (tmp_6_fu_318_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        output_r_address0 =  (sc_lv<14>) (tmp_2_fu_285_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        output_r_address0 =  (sc_lv<14>) (tmp_9_fu_268_p1.read());
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        output_r_address0 =  (sc_lv<14>) (tmp_s_fu_222_p1.read());
    } else {
        output_r_address0 = "XXXXXXXXXXXXXX";
    }
}

void padding2d_fix16::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void padding2d_fix16::thread_output_r_d0() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read())) {
        output_r_d0 = input_r_q0.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) || 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()))) {
        output_r_d0 = ap_const_lv16_0;
    } else {
        output_r_d0 =  (sc_lv<16>) ("XXXXXXXXXXXXXXXX");
    }
}

void padding2d_fix16::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state5.read()) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond9_fu_279_p2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond3_fu_312_p2.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, exitcond2_fu_210_p2.read())))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void padding2d_fix16::thread_tmp_1_fu_256_p2() {
    tmp_1_fu_256_p2 = (!i_count_2_reg_179.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(i_count_2_reg_179.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void padding2d_fix16::thread_tmp_2_fu_285_p1() {
    tmp_2_fu_285_p1 = esl_zext<64,10>(o_count_4_reg_189.read());
}

void padding2d_fix16::thread_tmp_4_fu_216_p2() {
    tmp_4_fu_216_p2 = (!o_count_1_reg_98.read().is_01() || !ap_const_lv5_1.is_01())? sc_lv<5>(): (sc_biguint<5>(o_count_1_reg_98.read()) + sc_biguint<5>(ap_const_lv5_1));
}

void padding2d_fix16::thread_tmp_5_fu_239_p2() {
    tmp_5_fu_239_p2 = (!i_count_1_reg_145.read().is_01() || !ap_const_lv10_1C.is_01())? sc_lv<10>(): (sc_biguint<10>(i_count_1_reg_145.read()) + sc_biguint<10>(ap_const_lv10_1C));
}

void padding2d_fix16::thread_tmp_6_fu_318_p1() {
    tmp_6_fu_318_p1 = esl_zext<64,10>(o_count_5_cast5_fu_308_p1.read());
}

void padding2d_fix16::thread_tmp_7_fu_262_p2() {
    tmp_7_fu_262_p2 = (!o_count_2_reg_133.read().is_01() || !ap_const_lv10_1E.is_01())? sc_lv<10>(): (sc_biguint<10>(o_count_2_reg_133.read()) + sc_biguint<10>(ap_const_lv10_1E));
}

void padding2d_fix16::thread_tmp_8_fu_251_p1() {
    tmp_8_fu_251_p1 = esl_zext<64,10>(i_count_2_reg_179.read());
}

void padding2d_fix16::thread_tmp_9_fu_268_p1() {
    tmp_9_fu_268_p1 = esl_zext<64,10>(o_count_3_reg_168.read());
}

void padding2d_fix16::thread_tmp_s_fu_222_p1() {
    tmp_s_fu_222_p1 = esl_zext<64,5>(o_count_1_reg_98.read());
}

void padding2d_fix16::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond2_fu_210_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state2;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(exitcond7_fu_227_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read()) && esl_seteq<1,1,1>(exitcond_fu_245_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_state5;
            }
            break;
        case 16 : 
            ap_NS_fsm = ap_ST_fsm_state4;
            break;
        case 32 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond9_fu_279_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state6;
            }
            break;
        case 64 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read()) && esl_seteq<1,1,1>(ap_const_lv1_1, exitcond3_fu_312_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state7;
            }
            break;
        default : 
            ap_NS_fsm =  (sc_lv<7>) ("XXXXXXX");
            break;
    }
}

}

