
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000498c  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040498c  0040498c  0001498c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     0000046c  20400000  00404994  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002f0  2040046c  00404e00  0002046c  2**2
                  ALLOC
  4 .stack        00002004  2040075c  004050f0  0002046c  2**0
                  ALLOC
  5 .heap         00000200  20402760  004070f4  0002046c  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  0002046c  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  0002049a  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001959f  00000000  00000000  000204f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000352e  00000000  00000000  00039a92  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000697a  00000000  00000000  0003cfc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c20  00000000  00000000  0004393a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000b88  00000000  00000000  0004455a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00021ffe  00000000  00000000  000450e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00010bc8  00000000  00000000  000670e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00090199  00000000  00000000  00077ca8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003360  00000000  00000000  00107e44  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	60 27 40 20 9d 2c 40 00 4d 2d 40 00 4d 2d 40 00     `'@ .,@.M-@.M-@.
  400010:	4d 2d 40 00 4d 2d 40 00 4d 2d 40 00 00 00 00 00     M-@.M-@.M-@.....
	...
  40002c:	4d 2d 40 00 4d 2d 40 00 00 00 00 00 4d 2d 40 00     M-@.M-@.....M-@.
  40003c:	4d 2d 40 00 4d 2d 40 00 4d 2d 40 00 1d 32 40 00     M-@.M-@.M-@..2@.
  40004c:	71 33 40 00 4d 2d 40 00 4d 2d 40 00 4d 2d 40 00     q3@.M-@.M-@.M-@.
  40005c:	4d 2d 40 00 4d 2d 40 00 00 00 00 00 0d 24 40 00     M-@.M-@......$@.
  40006c:	25 24 40 00 3d 24 40 00 4d 2d 40 00 4d 2d 40 00     %$@.=$@.M-@.M-@.
  40007c:	4d 2d 40 00 55 24 40 00 6d 24 40 00 4d 2d 40 00     M-@.U$@.m$@.M-@.
  40008c:	4d 2d 40 00 4d 2d 40 00 4d 2d 40 00 4d 2d 40 00     M-@.M-@.M-@.M-@.
  40009c:	4d 2d 40 00 4d 2d 40 00 4d 2d 40 00 d5 33 40 00     M-@.M-@.M-@..3@.
  4000ac:	4d 2d 40 00 4d 2d 40 00 4d 2d 40 00 4d 2d 40 00     M-@.M-@.M-@.M-@.
  4000bc:	4d 2d 40 00 4d 2d 40 00 4d 2d 40 00 4d 2d 40 00     M-@.M-@.M-@.M-@.
  4000cc:	4d 2d 40 00 00 00 00 00 4d 2d 40 00 00 00 00 00     M-@.....M-@.....
  4000dc:	4d 2d 40 00 4d 2d 40 00 4d 2d 40 00 4d 2d 40 00     M-@.M-@.M-@.M-@.
  4000ec:	4d 2d 40 00 4d 2d 40 00 4d 2d 40 00 4d 2d 40 00     M-@.M-@.M-@.M-@.
  4000fc:	4d 2d 40 00 4d 2d 40 00 4d 2d 40 00 4d 2d 40 00     M-@.M-@.M-@.M-@.
  40010c:	4d 2d 40 00 4d 2d 40 00 00 00 00 00 00 00 00 00     M-@.M-@.........
  40011c:	00 00 00 00 4d 2d 40 00 4d 2d 40 00 4d 2d 40 00     ....M-@.M-@.M-@.
  40012c:	4d 2d 40 00 4d 2d 40 00 00 00 00 00 4d 2d 40 00     M-@.M-@.....M-@.
  40013c:	4d 2d 40 00                                         M-@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040046c 	.word	0x2040046c
  40015c:	00000000 	.word	0x00000000
  400160:	00404994 	.word	0x00404994

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00404994 	.word	0x00404994
  4001a0:	20400470 	.word	0x20400470
  4001a4:	00404994 	.word	0x00404994
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_get_status>:
 * \param p_rtc Pointer to an RTC instance.
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	return (p_rtc->RTC_SR);
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	699b      	ldr	r3, [r3, #24]
}
  4001b8:	4618      	mov	r0, r3
  4001ba:	370c      	adds	r7, #12
  4001bc:	46bd      	mov	sp, r7
  4001be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001c2:	4770      	bx	lr

004001c4 <rtc_clear_status>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
  4001c4:	b480      	push	{r7}
  4001c6:	b083      	sub	sp, #12
  4001c8:	af00      	add	r7, sp, #0
  4001ca:	6078      	str	r0, [r7, #4]
  4001cc:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_SCCR = ul_clear;
  4001ce:	687b      	ldr	r3, [r7, #4]
  4001d0:	683a      	ldr	r2, [r7, #0]
  4001d2:	61da      	str	r2, [r3, #28]
}
  4001d4:	bf00      	nop
  4001d6:	370c      	adds	r7, #12
  4001d8:	46bd      	mov	sp, r7
  4001da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001de:	4770      	bx	lr

004001e0 <rtt_init>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
  4001e0:	b480      	push	{r7}
  4001e2:	b083      	sub	sp, #12
  4001e4:	af00      	add	r7, sp, #0
  4001e6:	6078      	str	r0, [r7, #4]
  4001e8:	460b      	mov	r3, r1
  4001ea:	807b      	strh	r3, [r7, #2]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ec:	887a      	ldrh	r2, [r7, #2]
  4001ee:	4b07      	ldr	r3, [pc, #28]	; (40020c <rtt_init+0x2c>)
  4001f0:	681b      	ldr	r3, [r3, #0]
  4001f2:	4313      	orrs	r3, r2
  4001f4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
  4001f8:	687b      	ldr	r3, [r7, #4]
  4001fa:	601a      	str	r2, [r3, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
  4001fc:	2300      	movs	r3, #0
}
  4001fe:	4618      	mov	r0, r3
  400200:	370c      	adds	r7, #12
  400202:	46bd      	mov	sp, r7
  400204:	f85d 7b04 	ldr.w	r7, [sp], #4
  400208:	4770      	bx	lr
  40020a:	bf00      	nop
  40020c:	20400488 	.word	0x20400488

00400210 <rtt_sel_source>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
  400210:	b480      	push	{r7}
  400212:	b083      	sub	sp, #12
  400214:	af00      	add	r7, sp, #0
  400216:	6078      	str	r0, [r7, #4]
  400218:	460b      	mov	r3, r1
  40021a:	70fb      	strb	r3, [r7, #3]
	if(is_rtc_sel) {
  40021c:	78fb      	ldrb	r3, [r7, #3]
  40021e:	2b00      	cmp	r3, #0
  400220:	d00d      	beq.n	40023e <rtt_sel_source+0x2e>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  400222:	4b10      	ldr	r3, [pc, #64]	; (400264 <rtt_sel_source+0x54>)
  400224:	681b      	ldr	r3, [r3, #0]
  400226:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  40022a:	4a0e      	ldr	r2, [pc, #56]	; (400264 <rtt_sel_source+0x54>)
  40022c:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40022e:	687b      	ldr	r3, [r7, #4]
  400230:	681a      	ldr	r2, [r3, #0]
  400232:	4b0c      	ldr	r3, [pc, #48]	; (400264 <rtt_sel_source+0x54>)
  400234:	681b      	ldr	r3, [r3, #0]
  400236:	431a      	orrs	r2, r3
  400238:	687b      	ldr	r3, [r7, #4]
  40023a:	601a      	str	r2, [r3, #0]
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	}
}
  40023c:	e00c      	b.n	400258 <rtt_sel_source+0x48>
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  40023e:	4b09      	ldr	r3, [pc, #36]	; (400264 <rtt_sel_source+0x54>)
  400240:	681b      	ldr	r3, [r3, #0]
  400242:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  400246:	4a07      	ldr	r2, [pc, #28]	; (400264 <rtt_sel_source+0x54>)
  400248:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  40024a:	687b      	ldr	r3, [r7, #4]
  40024c:	681a      	ldr	r2, [r3, #0]
  40024e:	4b05      	ldr	r3, [pc, #20]	; (400264 <rtt_sel_source+0x54>)
  400250:	681b      	ldr	r3, [r3, #0]
  400252:	431a      	orrs	r2, r3
  400254:	687b      	ldr	r3, [r7, #4]
  400256:	601a      	str	r2, [r3, #0]
}
  400258:	bf00      	nop
  40025a:	370c      	adds	r7, #12
  40025c:	46bd      	mov	sp, r7
  40025e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400262:	4770      	bx	lr
  400264:	20400488 	.word	0x20400488

00400268 <rtt_enable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  400268:	b480      	push	{r7}
  40026a:	b085      	sub	sp, #20
  40026c:	af00      	add	r7, sp, #0
  40026e:	6078      	str	r0, [r7, #4]
  400270:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  400272:	687b      	ldr	r3, [r7, #4]
  400274:	681b      	ldr	r3, [r3, #0]
  400276:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
  400278:	68fa      	ldr	r2, [r7, #12]
  40027a:	683b      	ldr	r3, [r7, #0]
  40027c:	4313      	orrs	r3, r2
  40027e:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400280:	4b06      	ldr	r3, [pc, #24]	; (40029c <rtt_enable_interrupt+0x34>)
  400282:	681b      	ldr	r3, [r3, #0]
  400284:	68fa      	ldr	r2, [r7, #12]
  400286:	4313      	orrs	r3, r2
  400288:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  40028a:	687b      	ldr	r3, [r7, #4]
  40028c:	68fa      	ldr	r2, [r7, #12]
  40028e:	601a      	str	r2, [r3, #0]
}
  400290:	bf00      	nop
  400292:	3714      	adds	r7, #20
  400294:	46bd      	mov	sp, r7
  400296:	f85d 7b04 	ldr.w	r7, [sp], #4
  40029a:	4770      	bx	lr
  40029c:	20400488 	.word	0x20400488

004002a0 <rtt_disable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  4002a0:	b480      	push	{r7}
  4002a2:	b085      	sub	sp, #20
  4002a4:	af00      	add	r7, sp, #0
  4002a6:	6078      	str	r0, [r7, #4]
  4002a8:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
  4002aa:	2300      	movs	r3, #0
  4002ac:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
  4002ae:	687b      	ldr	r3, [r7, #4]
  4002b0:	681b      	ldr	r3, [r3, #0]
  4002b2:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
  4002b4:	683b      	ldr	r3, [r7, #0]
  4002b6:	43db      	mvns	r3, r3
  4002b8:	68fa      	ldr	r2, [r7, #12]
  4002ba:	4013      	ands	r3, r2
  4002bc:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4002be:	4b07      	ldr	r3, [pc, #28]	; (4002dc <rtt_disable_interrupt+0x3c>)
  4002c0:	681b      	ldr	r3, [r3, #0]
  4002c2:	68fa      	ldr	r2, [r7, #12]
  4002c4:	4313      	orrs	r3, r2
  4002c6:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  4002c8:	687b      	ldr	r3, [r7, #4]
  4002ca:	68fa      	ldr	r2, [r7, #12]
  4002cc:	601a      	str	r2, [r3, #0]
}
  4002ce:	bf00      	nop
  4002d0:	3714      	adds	r7, #20
  4002d2:	46bd      	mov	sp, r7
  4002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002d8:	4770      	bx	lr
  4002da:	bf00      	nop
  4002dc:	20400488 	.word	0x20400488

004002e0 <rtt_read_timer_value>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
  4002e0:	b480      	push	{r7}
  4002e2:	b085      	sub	sp, #20
  4002e4:	af00      	add	r7, sp, #0
  4002e6:	6078      	str	r0, [r7, #4]
	uint32_t rtt_val = p_rtt->RTT_VR;
  4002e8:	687b      	ldr	r3, [r7, #4]
  4002ea:	689b      	ldr	r3, [r3, #8]
  4002ec:	60fb      	str	r3, [r7, #12]

	while (rtt_val != p_rtt->RTT_VR) {
  4002ee:	e002      	b.n	4002f6 <rtt_read_timer_value+0x16>
		rtt_val = p_rtt->RTT_VR;
  4002f0:	687b      	ldr	r3, [r7, #4]
  4002f2:	689b      	ldr	r3, [r3, #8]
  4002f4:	60fb      	str	r3, [r7, #12]
	while (rtt_val != p_rtt->RTT_VR) {
  4002f6:	687b      	ldr	r3, [r7, #4]
  4002f8:	689a      	ldr	r2, [r3, #8]
  4002fa:	68fb      	ldr	r3, [r7, #12]
  4002fc:	429a      	cmp	r2, r3
  4002fe:	d1f7      	bne.n	4002f0 <rtt_read_timer_value+0x10>
	}

	return rtt_val;
  400300:	68fb      	ldr	r3, [r7, #12]
}
  400302:	4618      	mov	r0, r3
  400304:	3714      	adds	r7, #20
  400306:	46bd      	mov	sp, r7
  400308:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030c:	4770      	bx	lr

0040030e <rtt_get_status>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
  40030e:	b480      	push	{r7}
  400310:	b083      	sub	sp, #12
  400312:	af00      	add	r7, sp, #0
  400314:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_SR;
  400316:	687b      	ldr	r3, [r7, #4]
  400318:	68db      	ldr	r3, [r3, #12]
}
  40031a:	4618      	mov	r0, r3
  40031c:	370c      	adds	r7, #12
  40031e:	46bd      	mov	sp, r7
  400320:	f85d 7b04 	ldr.w	r7, [sp], #4
  400324:	4770      	bx	lr
	...

00400328 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  400328:	b580      	push	{r7, lr}
  40032a:	b084      	sub	sp, #16
  40032c:	af00      	add	r7, sp, #0
  40032e:	6078      	str	r0, [r7, #4]
  400330:	6039      	str	r1, [r7, #0]
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  400332:	687b      	ldr	r3, [r7, #4]
  400334:	681b      	ldr	r3, [r3, #0]
  400336:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40033a:	60fb      	str	r3, [r7, #12]

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  40033c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400340:	480d      	ldr	r0, [pc, #52]	; (400378 <rtt_write_alarm_time+0x50>)
  400342:	4b0e      	ldr	r3, [pc, #56]	; (40037c <rtt_write_alarm_time+0x54>)
  400344:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  400346:	683b      	ldr	r3, [r7, #0]
  400348:	2b00      	cmp	r3, #0
  40034a:	d104      	bne.n	400356 <rtt_write_alarm_time+0x2e>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  40034c:	687b      	ldr	r3, [r7, #4]
  40034e:	f04f 32ff 	mov.w	r2, #4294967295
  400352:	605a      	str	r2, [r3, #4]
  400354:	e003      	b.n	40035e <rtt_write_alarm_time+0x36>
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
  400356:	683b      	ldr	r3, [r7, #0]
  400358:	1e5a      	subs	r2, r3, #1
  40035a:	687b      	ldr	r3, [r7, #4]
  40035c:	605a      	str	r2, [r3, #4]
	}

	if (flag) {
  40035e:	68fb      	ldr	r3, [r7, #12]
  400360:	2b00      	cmp	r3, #0
  400362:	d004      	beq.n	40036e <rtt_write_alarm_time+0x46>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  400364:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400368:	4803      	ldr	r0, [pc, #12]	; (400378 <rtt_write_alarm_time+0x50>)
  40036a:	4b05      	ldr	r3, [pc, #20]	; (400380 <rtt_write_alarm_time+0x58>)
  40036c:	4798      	blx	r3
	}

	return 0;
  40036e:	2300      	movs	r3, #0
}
  400370:	4618      	mov	r0, r3
  400372:	3710      	adds	r7, #16
  400374:	46bd      	mov	sp, r7
  400376:	bd80      	pop	{r7, pc}
  400378:	400e1830 	.word	0x400e1830
  40037c:	004002a1 	.word	0x004002a1
  400380:	00400269 	.word	0x00400269

00400384 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  400384:	b480      	push	{r7}
  400386:	b083      	sub	sp, #12
  400388:	af00      	add	r7, sp, #0
  40038a:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  40038c:	687b      	ldr	r3, [r7, #4]
  40038e:	685b      	ldr	r3, [r3, #4]
  400390:	f003 0302 	and.w	r3, r3, #2
  400394:	2b00      	cmp	r3, #0
  400396:	d001      	beq.n	40039c <spi_get_peripheral_select_mode+0x18>
		return 1;
  400398:	2301      	movs	r3, #1
  40039a:	e000      	b.n	40039e <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  40039c:	2300      	movs	r3, #0
	}
}
  40039e:	4618      	mov	r0, r3
  4003a0:	370c      	adds	r7, #12
  4003a2:	46bd      	mov	sp, r7
  4003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003a8:	4770      	bx	lr
	...

004003ac <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4003ac:	b580      	push	{r7, lr}
  4003ae:	b082      	sub	sp, #8
  4003b0:	af00      	add	r7, sp, #0
  4003b2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4003b4:	6878      	ldr	r0, [r7, #4]
  4003b6:	4b03      	ldr	r3, [pc, #12]	; (4003c4 <sysclk_enable_peripheral_clock+0x18>)
  4003b8:	4798      	blx	r3
}
  4003ba:	bf00      	nop
  4003bc:	3708      	adds	r7, #8
  4003be:	46bd      	mov	sp, r7
  4003c0:	bd80      	pop	{r7, pc}
  4003c2:	bf00      	nop
  4003c4:	00402749 	.word	0x00402749

004003c8 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4003c8:	b580      	push	{r7, lr}
  4003ca:	b082      	sub	sp, #8
  4003cc:	af00      	add	r7, sp, #0
  4003ce:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4003d0:	687b      	ldr	r3, [r7, #4]
  4003d2:	4a09      	ldr	r2, [pc, #36]	; (4003f8 <spi_enable_clock+0x30>)
  4003d4:	4293      	cmp	r3, r2
  4003d6:	d103      	bne.n	4003e0 <spi_enable_clock+0x18>
		sysclk_enable_peripheral_clock(ID_SPI0);
  4003d8:	2015      	movs	r0, #21
  4003da:	4b08      	ldr	r3, [pc, #32]	; (4003fc <spi_enable_clock+0x34>)
  4003dc:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4003de:	e006      	b.n	4003ee <spi_enable_clock+0x26>
	else if (p_spi == SPI1) {
  4003e0:	687b      	ldr	r3, [r7, #4]
  4003e2:	4a07      	ldr	r2, [pc, #28]	; (400400 <spi_enable_clock+0x38>)
  4003e4:	4293      	cmp	r3, r2
  4003e6:	d102      	bne.n	4003ee <spi_enable_clock+0x26>
		sysclk_enable_peripheral_clock(ID_SPI1);
  4003e8:	202a      	movs	r0, #42	; 0x2a
  4003ea:	4b04      	ldr	r3, [pc, #16]	; (4003fc <spi_enable_clock+0x34>)
  4003ec:	4798      	blx	r3
}
  4003ee:	bf00      	nop
  4003f0:	3708      	adds	r7, #8
  4003f2:	46bd      	mov	sp, r7
  4003f4:	bd80      	pop	{r7, pc}
  4003f6:	bf00      	nop
  4003f8:	40008000 	.word	0x40008000
  4003fc:	004003ad 	.word	0x004003ad
  400400:	40058000 	.word	0x40058000

00400404 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  400404:	b480      	push	{r7}
  400406:	b083      	sub	sp, #12
  400408:	af00      	add	r7, sp, #0
  40040a:	6078      	str	r0, [r7, #4]
  40040c:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40040e:	687b      	ldr	r3, [r7, #4]
  400410:	685b      	ldr	r3, [r3, #4]
  400412:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  400416:	687b      	ldr	r3, [r7, #4]
  400418:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  40041a:	687b      	ldr	r3, [r7, #4]
  40041c:	685a      	ldr	r2, [r3, #4]
  40041e:	683b      	ldr	r3, [r7, #0]
  400420:	041b      	lsls	r3, r3, #16
  400422:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  400426:	431a      	orrs	r2, r3
  400428:	687b      	ldr	r3, [r7, #4]
  40042a:	605a      	str	r2, [r3, #4]
}
  40042c:	bf00      	nop
  40042e:	370c      	adds	r7, #12
  400430:	46bd      	mov	sp, r7
  400432:	f85d 7b04 	ldr.w	r7, [sp], #4
  400436:	4770      	bx	lr

00400438 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400438:	b580      	push	{r7, lr}
  40043a:	b084      	sub	sp, #16
  40043c:	af00      	add	r7, sp, #0
  40043e:	6078      	str	r0, [r7, #4]
  400440:	4608      	mov	r0, r1
  400442:	4611      	mov	r1, r2
  400444:	461a      	mov	r2, r3
  400446:	4603      	mov	r3, r0
  400448:	807b      	strh	r3, [r7, #2]
  40044a:	460b      	mov	r3, r1
  40044c:	707b      	strb	r3, [r7, #1]
  40044e:	4613      	mov	r3, r2
  400450:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  400452:	f643 2398 	movw	r3, #15000	; 0x3a98
  400456:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400458:	e006      	b.n	400468 <spi_write+0x30>
		if (!timeout--) {
  40045a:	68fb      	ldr	r3, [r7, #12]
  40045c:	1e5a      	subs	r2, r3, #1
  40045e:	60fa      	str	r2, [r7, #12]
  400460:	2b00      	cmp	r3, #0
  400462:	d101      	bne.n	400468 <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  400464:	2301      	movs	r3, #1
  400466:	e020      	b.n	4004aa <spi_write+0x72>
	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400468:	687b      	ldr	r3, [r7, #4]
  40046a:	691b      	ldr	r3, [r3, #16]
  40046c:	f003 0302 	and.w	r3, r3, #2
  400470:	2b00      	cmp	r3, #0
  400472:	d0f2      	beq.n	40045a <spi_write+0x22>
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400474:	6878      	ldr	r0, [r7, #4]
  400476:	4b0f      	ldr	r3, [pc, #60]	; (4004b4 <spi_write+0x7c>)
  400478:	4798      	blx	r3
  40047a:	4603      	mov	r3, r0
  40047c:	2b00      	cmp	r3, #0
  40047e:	d00e      	beq.n	40049e <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400480:	887a      	ldrh	r2, [r7, #2]
  400482:	787b      	ldrb	r3, [r7, #1]
  400484:	041b      	lsls	r3, r3, #16
  400486:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40048a:	4313      	orrs	r3, r2
  40048c:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  40048e:	783b      	ldrb	r3, [r7, #0]
  400490:	2b00      	cmp	r3, #0
  400492:	d006      	beq.n	4004a2 <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  400494:	68bb      	ldr	r3, [r7, #8]
  400496:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  40049a:	60bb      	str	r3, [r7, #8]
  40049c:	e001      	b.n	4004a2 <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  40049e:	887b      	ldrh	r3, [r7, #2]
  4004a0:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  4004a2:	687b      	ldr	r3, [r7, #4]
  4004a4:	68ba      	ldr	r2, [r7, #8]
  4004a6:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  4004a8:	2300      	movs	r3, #0
}
  4004aa:	4618      	mov	r0, r3
  4004ac:	3710      	adds	r7, #16
  4004ae:	46bd      	mov	sp, r7
  4004b0:	bd80      	pop	{r7, pc}
  4004b2:	bf00      	nop
  4004b4:	00400385 	.word	0x00400385

004004b8 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  4004b8:	b480      	push	{r7}
  4004ba:	b085      	sub	sp, #20
  4004bc:	af00      	add	r7, sp, #0
  4004be:	60f8      	str	r0, [r7, #12]
  4004c0:	60b9      	str	r1, [r7, #8]
  4004c2:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  4004c4:	687b      	ldr	r3, [r7, #4]
  4004c6:	2b00      	cmp	r3, #0
  4004c8:	d00c      	beq.n	4004e4 <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4004ca:	68fb      	ldr	r3, [r7, #12]
  4004cc:	68ba      	ldr	r2, [r7, #8]
  4004ce:	320c      	adds	r2, #12
  4004d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004d4:	f043 0101 	orr.w	r1, r3, #1
  4004d8:	68fb      	ldr	r3, [r7, #12]
  4004da:	68ba      	ldr	r2, [r7, #8]
  4004dc:	320c      	adds	r2, #12
  4004de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  4004e2:	e00b      	b.n	4004fc <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4004e4:	68fb      	ldr	r3, [r7, #12]
  4004e6:	68ba      	ldr	r2, [r7, #8]
  4004e8:	320c      	adds	r2, #12
  4004ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4004ee:	f023 0101 	bic.w	r1, r3, #1
  4004f2:	68fb      	ldr	r3, [r7, #12]
  4004f4:	68ba      	ldr	r2, [r7, #8]
  4004f6:	320c      	adds	r2, #12
  4004f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4004fc:	bf00      	nop
  4004fe:	3714      	adds	r7, #20
  400500:	46bd      	mov	sp, r7
  400502:	f85d 7b04 	ldr.w	r7, [sp], #4
  400506:	4770      	bx	lr

00400508 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  400508:	b480      	push	{r7}
  40050a:	b085      	sub	sp, #20
  40050c:	af00      	add	r7, sp, #0
  40050e:	60f8      	str	r0, [r7, #12]
  400510:	60b9      	str	r1, [r7, #8]
  400512:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  400514:	687b      	ldr	r3, [r7, #4]
  400516:	2b00      	cmp	r3, #0
  400518:	d00c      	beq.n	400534 <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  40051a:	68fb      	ldr	r3, [r7, #12]
  40051c:	68ba      	ldr	r2, [r7, #8]
  40051e:	320c      	adds	r2, #12
  400520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400524:	f043 0102 	orr.w	r1, r3, #2
  400528:	68fb      	ldr	r3, [r7, #12]
  40052a:	68ba      	ldr	r2, [r7, #8]
  40052c:	320c      	adds	r2, #12
  40052e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  400532:	e00b      	b.n	40054c <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400534:	68fb      	ldr	r3, [r7, #12]
  400536:	68ba      	ldr	r2, [r7, #8]
  400538:	320c      	adds	r2, #12
  40053a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40053e:	f023 0102 	bic.w	r1, r3, #2
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	320c      	adds	r2, #12
  400548:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40054c:	bf00      	nop
  40054e:	3714      	adds	r7, #20
  400550:	46bd      	mov	sp, r7
  400552:	f85d 7b04 	ldr.w	r7, [sp], #4
  400556:	4770      	bx	lr

00400558 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  400558:	b480      	push	{r7}
  40055a:	b085      	sub	sp, #20
  40055c:	af00      	add	r7, sp, #0
  40055e:	60f8      	str	r0, [r7, #12]
  400560:	60b9      	str	r1, [r7, #8]
  400562:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  400564:	687b      	ldr	r3, [r7, #4]
  400566:	2b04      	cmp	r3, #4
  400568:	d118      	bne.n	40059c <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40056a:	68fb      	ldr	r3, [r7, #12]
  40056c:	68ba      	ldr	r2, [r7, #8]
  40056e:	320c      	adds	r2, #12
  400570:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400574:	f023 0108 	bic.w	r1, r3, #8
  400578:	68fb      	ldr	r3, [r7, #12]
  40057a:	68ba      	ldr	r2, [r7, #8]
  40057c:	320c      	adds	r2, #12
  40057e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400582:	68fb      	ldr	r3, [r7, #12]
  400584:	68ba      	ldr	r2, [r7, #8]
  400586:	320c      	adds	r2, #12
  400588:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40058c:	f043 0104 	orr.w	r1, r3, #4
  400590:	68fb      	ldr	r3, [r7, #12]
  400592:	68ba      	ldr	r2, [r7, #8]
  400594:	320c      	adds	r2, #12
  400596:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  40059a:	e02a      	b.n	4005f2 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  40059c:	687b      	ldr	r3, [r7, #4]
  40059e:	2b00      	cmp	r3, #0
  4005a0:	d118      	bne.n	4005d4 <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4005a2:	68fb      	ldr	r3, [r7, #12]
  4005a4:	68ba      	ldr	r2, [r7, #8]
  4005a6:	320c      	adds	r2, #12
  4005a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4005ac:	f023 0108 	bic.w	r1, r3, #8
  4005b0:	68fb      	ldr	r3, [r7, #12]
  4005b2:	68ba      	ldr	r2, [r7, #8]
  4005b4:	320c      	adds	r2, #12
  4005b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4005ba:	68fb      	ldr	r3, [r7, #12]
  4005bc:	68ba      	ldr	r2, [r7, #8]
  4005be:	320c      	adds	r2, #12
  4005c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4005c4:	f023 0104 	bic.w	r1, r3, #4
  4005c8:	68fb      	ldr	r3, [r7, #12]
  4005ca:	68ba      	ldr	r2, [r7, #8]
  4005cc:	320c      	adds	r2, #12
  4005ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4005d2:	e00e      	b.n	4005f2 <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4005d4:	687b      	ldr	r3, [r7, #4]
  4005d6:	2b08      	cmp	r3, #8
  4005d8:	d10b      	bne.n	4005f2 <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4005da:	68fb      	ldr	r3, [r7, #12]
  4005dc:	68ba      	ldr	r2, [r7, #8]
  4005de:	320c      	adds	r2, #12
  4005e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4005e4:	f043 0108 	orr.w	r1, r3, #8
  4005e8:	68fb      	ldr	r3, [r7, #12]
  4005ea:	68ba      	ldr	r2, [r7, #8]
  4005ec:	320c      	adds	r2, #12
  4005ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4005f2:	bf00      	nop
  4005f4:	3714      	adds	r7, #20
  4005f6:	46bd      	mov	sp, r7
  4005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005fc:	4770      	bx	lr

004005fe <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4005fe:	b480      	push	{r7}
  400600:	b085      	sub	sp, #20
  400602:	af00      	add	r7, sp, #0
  400604:	60f8      	str	r0, [r7, #12]
  400606:	60b9      	str	r1, [r7, #8]
  400608:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40060a:	68fb      	ldr	r3, [r7, #12]
  40060c:	68ba      	ldr	r2, [r7, #8]
  40060e:	320c      	adds	r2, #12
  400610:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400614:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  400618:	68fb      	ldr	r3, [r7, #12]
  40061a:	68ba      	ldr	r2, [r7, #8]
  40061c:	320c      	adds	r2, #12
  40061e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400622:	68fb      	ldr	r3, [r7, #12]
  400624:	68ba      	ldr	r2, [r7, #8]
  400626:	320c      	adds	r2, #12
  400628:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40062c:	687b      	ldr	r3, [r7, #4]
  40062e:	ea42 0103 	orr.w	r1, r2, r3
  400632:	68fb      	ldr	r3, [r7, #12]
  400634:	68ba      	ldr	r2, [r7, #8]
  400636:	320c      	adds	r2, #12
  400638:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40063c:	bf00      	nop
  40063e:	3714      	adds	r7, #20
  400640:	46bd      	mov	sp, r7
  400642:	f85d 7b04 	ldr.w	r7, [sp], #4
  400646:	4770      	bx	lr

00400648 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  400648:	b480      	push	{r7}
  40064a:	b085      	sub	sp, #20
  40064c:	af00      	add	r7, sp, #0
  40064e:	6078      	str	r0, [r7, #4]
  400650:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  400652:	683a      	ldr	r2, [r7, #0]
  400654:	687b      	ldr	r3, [r7, #4]
  400656:	4413      	add	r3, r2
  400658:	1e5a      	subs	r2, r3, #1
  40065a:	687b      	ldr	r3, [r7, #4]
  40065c:	fbb2 f3f3 	udiv	r3, r2, r3
  400660:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400662:	68fb      	ldr	r3, [r7, #12]
  400664:	2b00      	cmp	r3, #0
  400666:	dd02      	ble.n	40066e <spi_calc_baudrate_div+0x26>
  400668:	68fb      	ldr	r3, [r7, #12]
  40066a:	2bff      	cmp	r3, #255	; 0xff
  40066c:	dd02      	ble.n	400674 <spi_calc_baudrate_div+0x2c>
		return -1;
  40066e:	f04f 33ff 	mov.w	r3, #4294967295
  400672:	e001      	b.n	400678 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  400674:	68fb      	ldr	r3, [r7, #12]
  400676:	b21b      	sxth	r3, r3
}
  400678:	4618      	mov	r0, r3
  40067a:	3714      	adds	r7, #20
  40067c:	46bd      	mov	sp, r7
  40067e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400682:	4770      	bx	lr

00400684 <spi_set_baudrate_div>:
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400684:	b480      	push	{r7}
  400686:	b085      	sub	sp, #20
  400688:	af00      	add	r7, sp, #0
  40068a:	60f8      	str	r0, [r7, #12]
  40068c:	60b9      	str	r1, [r7, #8]
  40068e:	4613      	mov	r3, r2
  400690:	71fb      	strb	r3, [r7, #7]
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400692:	79fb      	ldrb	r3, [r7, #7]
  400694:	2b00      	cmp	r3, #0
  400696:	d102      	bne.n	40069e <spi_set_baudrate_div+0x1a>
        return -1;
  400698:	f04f 33ff 	mov.w	r3, #4294967295
  40069c:	e01b      	b.n	4006d6 <spi_set_baudrate_div+0x52>

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40069e:	68fb      	ldr	r3, [r7, #12]
  4006a0:	68ba      	ldr	r2, [r7, #8]
  4006a2:	320c      	adds	r2, #12
  4006a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4006a8:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  4006ac:	68fb      	ldr	r3, [r7, #12]
  4006ae:	68ba      	ldr	r2, [r7, #8]
  4006b0:	320c      	adds	r2, #12
  4006b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4006b6:	68fb      	ldr	r3, [r7, #12]
  4006b8:	68ba      	ldr	r2, [r7, #8]
  4006ba:	320c      	adds	r2, #12
  4006bc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4006c0:	79fb      	ldrb	r3, [r7, #7]
  4006c2:	021b      	lsls	r3, r3, #8
  4006c4:	b29b      	uxth	r3, r3
  4006c6:	ea42 0103 	orr.w	r1, r2, r3
  4006ca:	68fb      	ldr	r3, [r7, #12]
  4006cc:	68ba      	ldr	r2, [r7, #8]
  4006ce:	320c      	adds	r2, #12
  4006d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return 0;
  4006d4:	2300      	movs	r3, #0
}
  4006d6:	4618      	mov	r0, r3
  4006d8:	3714      	adds	r7, #20
  4006da:	46bd      	mov	sp, r7
  4006dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006e0:	4770      	bx	lr

004006e2 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4006e2:	b480      	push	{r7}
  4006e4:	b087      	sub	sp, #28
  4006e6:	af00      	add	r7, sp, #0
  4006e8:	60f8      	str	r0, [r7, #12]
  4006ea:	60b9      	str	r1, [r7, #8]
  4006ec:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4006ee:	68fa      	ldr	r2, [r7, #12]
  4006f0:	68bb      	ldr	r3, [r7, #8]
  4006f2:	019b      	lsls	r3, r3, #6
  4006f4:	4413      	add	r3, r2
  4006f6:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4006f8:	697b      	ldr	r3, [r7, #20]
  4006fa:	2202      	movs	r2, #2
  4006fc:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4006fe:	697b      	ldr	r3, [r7, #20]
  400700:	f04f 32ff 	mov.w	r2, #4294967295
  400704:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400706:	697b      	ldr	r3, [r7, #20]
  400708:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40070a:	697b      	ldr	r3, [r7, #20]
  40070c:	687a      	ldr	r2, [r7, #4]
  40070e:	605a      	str	r2, [r3, #4]
}
  400710:	bf00      	nop
  400712:	371c      	adds	r7, #28
  400714:	46bd      	mov	sp, r7
  400716:	f85d 7b04 	ldr.w	r7, [sp], #4
  40071a:	4770      	bx	lr

0040071c <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40071c:	b480      	push	{r7}
  40071e:	b083      	sub	sp, #12
  400720:	af00      	add	r7, sp, #0
  400722:	6078      	str	r0, [r7, #4]
  400724:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400726:	687a      	ldr	r2, [r7, #4]
  400728:	683b      	ldr	r3, [r7, #0]
  40072a:	019b      	lsls	r3, r3, #6
  40072c:	4413      	add	r3, r2
  40072e:	2205      	movs	r2, #5
  400730:	601a      	str	r2, [r3, #0]
}
  400732:	bf00      	nop
  400734:	370c      	adds	r7, #12
  400736:	46bd      	mov	sp, r7
  400738:	f85d 7b04 	ldr.w	r7, [sp], #4
  40073c:	4770      	bx	lr

0040073e <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  40073e:	b480      	push	{r7}
  400740:	b085      	sub	sp, #20
  400742:	af00      	add	r7, sp, #0
  400744:	60f8      	str	r0, [r7, #12]
  400746:	60b9      	str	r1, [r7, #8]
  400748:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40074a:	68fa      	ldr	r2, [r7, #12]
  40074c:	68bb      	ldr	r3, [r7, #8]
  40074e:	019b      	lsls	r3, r3, #6
  400750:	4413      	add	r3, r2
  400752:	331c      	adds	r3, #28
  400754:	687a      	ldr	r2, [r7, #4]
  400756:	601a      	str	r2, [r3, #0]
}
  400758:	bf00      	nop
  40075a:	3714      	adds	r7, #20
  40075c:	46bd      	mov	sp, r7
  40075e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400762:	4770      	bx	lr

00400764 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  400764:	b480      	push	{r7}
  400766:	b087      	sub	sp, #28
  400768:	af00      	add	r7, sp, #0
  40076a:	60f8      	str	r0, [r7, #12]
  40076c:	60b9      	str	r1, [r7, #8]
  40076e:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400770:	68fa      	ldr	r2, [r7, #12]
  400772:	68bb      	ldr	r3, [r7, #8]
  400774:	019b      	lsls	r3, r3, #6
  400776:	4413      	add	r3, r2
  400778:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  40077a:	697b      	ldr	r3, [r7, #20]
  40077c:	687a      	ldr	r2, [r7, #4]
  40077e:	625a      	str	r2, [r3, #36]	; 0x24
}
  400780:	bf00      	nop
  400782:	371c      	adds	r7, #28
  400784:	46bd      	mov	sp, r7
  400786:	f85d 7b04 	ldr.w	r7, [sp], #4
  40078a:	4770      	bx	lr

0040078c <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  40078c:	b480      	push	{r7}
  40078e:	b085      	sub	sp, #20
  400790:	af00      	add	r7, sp, #0
  400792:	6078      	str	r0, [r7, #4]
  400794:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400796:	687a      	ldr	r2, [r7, #4]
  400798:	683b      	ldr	r3, [r7, #0]
  40079a:	019b      	lsls	r3, r3, #6
  40079c:	4413      	add	r3, r2
  40079e:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  4007a0:	68fb      	ldr	r3, [r7, #12]
  4007a2:	6a1b      	ldr	r3, [r3, #32]
}
  4007a4:	4618      	mov	r0, r3
  4007a6:	3714      	adds	r7, #20
  4007a8:	46bd      	mov	sp, r7
  4007aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007ae:	4770      	bx	lr

004007b0 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4007b0:	b480      	push	{r7}
  4007b2:	b08d      	sub	sp, #52	; 0x34
  4007b4:	af00      	add	r7, sp, #0
  4007b6:	60f8      	str	r0, [r7, #12]
  4007b8:	60b9      	str	r1, [r7, #8]
  4007ba:	607a      	str	r2, [r7, #4]
  4007bc:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4007be:	2302      	movs	r3, #2
  4007c0:	613b      	str	r3, [r7, #16]
  4007c2:	2308      	movs	r3, #8
  4007c4:	617b      	str	r3, [r7, #20]
  4007c6:	2320      	movs	r3, #32
  4007c8:	61bb      	str	r3, [r7, #24]
  4007ca:	2380      	movs	r3, #128	; 0x80
  4007cc:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4007ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  4007d0:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4007d2:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  4007d4:	2300      	movs	r3, #0
  4007d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  4007d8:	e01a      	b.n	400810 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  4007da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4007dc:	009b      	lsls	r3, r3, #2
  4007de:	f107 0230 	add.w	r2, r7, #48	; 0x30
  4007e2:	4413      	add	r3, r2
  4007e4:	f853 3c20 	ldr.w	r3, [r3, #-32]
  4007e8:	68ba      	ldr	r2, [r7, #8]
  4007ea:	fbb2 f3f3 	udiv	r3, r2, r3
  4007ee:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  4007f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4007f2:	0c1b      	lsrs	r3, r3, #16
  4007f4:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  4007f6:	68fa      	ldr	r2, [r7, #12]
  4007f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4007fa:	429a      	cmp	r2, r3
  4007fc:	d901      	bls.n	400802 <tc_find_mck_divisor+0x52>
			return 0;
  4007fe:	2300      	movs	r3, #0
  400800:	e023      	b.n	40084a <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  400802:	68fa      	ldr	r2, [r7, #12]
  400804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400806:	429a      	cmp	r2, r3
  400808:	d206      	bcs.n	400818 <tc_find_mck_divisor+0x68>
			ul_index++) {
  40080a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40080c:	3301      	adds	r3, #1
  40080e:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400812:	2b04      	cmp	r3, #4
  400814:	d9e1      	bls.n	4007da <tc_find_mck_divisor+0x2a>
  400816:	e000      	b.n	40081a <tc_find_mck_divisor+0x6a>
			break;
  400818:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  40081a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40081c:	2b04      	cmp	r3, #4
  40081e:	d901      	bls.n	400824 <tc_find_mck_divisor+0x74>
		return 0;
  400820:	2300      	movs	r3, #0
  400822:	e012      	b.n	40084a <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400824:	687b      	ldr	r3, [r7, #4]
  400826:	2b00      	cmp	r3, #0
  400828:	d008      	beq.n	40083c <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  40082a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40082c:	009b      	lsls	r3, r3, #2
  40082e:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400832:	4413      	add	r3, r2
  400834:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400838:	687b      	ldr	r3, [r7, #4]
  40083a:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  40083c:	683b      	ldr	r3, [r7, #0]
  40083e:	2b00      	cmp	r3, #0
  400840:	d002      	beq.n	400848 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400842:	683b      	ldr	r3, [r7, #0]
  400844:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400846:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400848:	2301      	movs	r3, #1
}
  40084a:	4618      	mov	r0, r3
  40084c:	3734      	adds	r7, #52	; 0x34
  40084e:	46bd      	mov	sp, r7
  400850:	f85d 7b04 	ldr.w	r7, [sp], #4
  400854:	4770      	bx	lr
	...

00400858 <gfx_mono_set_framebuffer>:
	uint8_t framebuffer[FRAMEBUFFER_SIZE];
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
  400858:	b480      	push	{r7}
  40085a:	b083      	sub	sp, #12
  40085c:	af00      	add	r7, sp, #0
  40085e:	6078      	str	r0, [r7, #4]
	fbpointer = framebuffer;
  400860:	4a04      	ldr	r2, [pc, #16]	; (400874 <gfx_mono_set_framebuffer+0x1c>)
  400862:	687b      	ldr	r3, [r7, #4]
  400864:	6013      	str	r3, [r2, #0]
}
  400866:	bf00      	nop
  400868:	370c      	adds	r7, #12
  40086a:	46bd      	mov	sp, r7
  40086c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400870:	4770      	bx	lr
  400872:	bf00      	nop
  400874:	2040048c 	.word	0x2040048c

00400878 <gfx_mono_framebuffer_put_byte>:
	gfx_mono_framebuffer_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
  400878:	b480      	push	{r7}
  40087a:	b083      	sub	sp, #12
  40087c:	af00      	add	r7, sp, #0
  40087e:	4603      	mov	r3, r0
  400880:	71fb      	strb	r3, [r7, #7]
  400882:	460b      	mov	r3, r1
  400884:	71bb      	strb	r3, [r7, #6]
  400886:	4613      	mov	r3, r2
  400888:	717b      	strb	r3, [r7, #5]
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  40088a:	4b08      	ldr	r3, [pc, #32]	; (4008ac <gfx_mono_framebuffer_put_byte+0x34>)
  40088c:	681a      	ldr	r2, [r3, #0]
  40088e:	79fb      	ldrb	r3, [r7, #7]
  400890:	01db      	lsls	r3, r3, #7
  400892:	4619      	mov	r1, r3
  400894:	79bb      	ldrb	r3, [r7, #6]
  400896:	440b      	add	r3, r1
  400898:	4413      	add	r3, r2
  40089a:	797a      	ldrb	r2, [r7, #5]
  40089c:	701a      	strb	r2, [r3, #0]
}
  40089e:	bf00      	nop
  4008a0:	370c      	adds	r7, #12
  4008a2:	46bd      	mov	sp, r7
  4008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008a8:	4770      	bx	lr
  4008aa:	bf00      	nop
  4008ac:	2040048c 	.word	0x2040048c

004008b0 <gfx_mono_framebuffer_get_byte>:
 * \code
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  4008b0:	b480      	push	{r7}
  4008b2:	b083      	sub	sp, #12
  4008b4:	af00      	add	r7, sp, #0
  4008b6:	4603      	mov	r3, r0
  4008b8:	460a      	mov	r2, r1
  4008ba:	71fb      	strb	r3, [r7, #7]
  4008bc:	4613      	mov	r3, r2
  4008be:	71bb      	strb	r3, [r7, #6]
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4008c0:	4b07      	ldr	r3, [pc, #28]	; (4008e0 <gfx_mono_framebuffer_get_byte+0x30>)
  4008c2:	681a      	ldr	r2, [r3, #0]
  4008c4:	79fb      	ldrb	r3, [r7, #7]
  4008c6:	01db      	lsls	r3, r3, #7
  4008c8:	4619      	mov	r1, r3
  4008ca:	79bb      	ldrb	r3, [r7, #6]
  4008cc:	440b      	add	r3, r1
  4008ce:	4413      	add	r3, r2
  4008d0:	781b      	ldrb	r3, [r3, #0]
}
  4008d2:	4618      	mov	r0, r3
  4008d4:	370c      	adds	r7, #12
  4008d6:	46bd      	mov	sp, r7
  4008d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008dc:	4770      	bx	lr
  4008de:	bf00      	nop
  4008e0:	2040048c 	.word	0x2040048c

004008e4 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  4008e4:	b590      	push	{r4, r7, lr}
  4008e6:	b085      	sub	sp, #20
  4008e8:	af00      	add	r7, sp, #0
  4008ea:	4604      	mov	r4, r0
  4008ec:	4608      	mov	r0, r1
  4008ee:	4611      	mov	r1, r2
  4008f0:	461a      	mov	r2, r3
  4008f2:	4623      	mov	r3, r4
  4008f4:	71fb      	strb	r3, [r7, #7]
  4008f6:	4603      	mov	r3, r0
  4008f8:	71bb      	strb	r3, [r7, #6]
  4008fa:	460b      	mov	r3, r1
  4008fc:	717b      	strb	r3, [r7, #5]
  4008fe:	4613      	mov	r3, r2
  400900:	713b      	strb	r3, [r7, #4]
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400902:	79fa      	ldrb	r2, [r7, #7]
  400904:	797b      	ldrb	r3, [r7, #5]
  400906:	4413      	add	r3, r2
  400908:	2b80      	cmp	r3, #128	; 0x80
  40090a:	dd06      	ble.n	40091a <gfx_mono_generic_draw_horizontal_line+0x36>
		length = GFX_MONO_LCD_WIDTH - x;
  40090c:	79fb      	ldrb	r3, [r7, #7]
  40090e:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
  400912:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
  400916:	3380      	adds	r3, #128	; 0x80
  400918:	717b      	strb	r3, [r7, #5]
	}

	page = y / 8;
  40091a:	79bb      	ldrb	r3, [r7, #6]
  40091c:	08db      	lsrs	r3, r3, #3
  40091e:	73fb      	strb	r3, [r7, #15]
	pixelmask = (1 << (y - (page * 8)));
  400920:	79ba      	ldrb	r2, [r7, #6]
  400922:	7bfb      	ldrb	r3, [r7, #15]
  400924:	00db      	lsls	r3, r3, #3
  400926:	1ad3      	subs	r3, r2, r3
  400928:	2201      	movs	r2, #1
  40092a:	fa02 f303 	lsl.w	r3, r2, r3
  40092e:	73bb      	strb	r3, [r7, #14]

	if (length == 0) {
  400930:	797b      	ldrb	r3, [r7, #5]
  400932:	2b00      	cmp	r3, #0
  400934:	d066      	beq.n	400a04 <gfx_mono_generic_draw_horizontal_line+0x120>
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400936:	793b      	ldrb	r3, [r7, #4]
  400938:	2b01      	cmp	r3, #1
  40093a:	d01c      	beq.n	400976 <gfx_mono_generic_draw_horizontal_line+0x92>
  40093c:	2b02      	cmp	r3, #2
  40093e:	d05b      	beq.n	4009f8 <gfx_mono_generic_draw_horizontal_line+0x114>
  400940:	2b00      	cmp	r3, #0
  400942:	d03b      	beq.n	4009bc <gfx_mono_generic_draw_horizontal_line+0xd8>
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	default:
		break;
  400944:	e05f      	b.n	400a06 <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400946:	79fa      	ldrb	r2, [r7, #7]
  400948:	797b      	ldrb	r3, [r7, #5]
  40094a:	4413      	add	r3, r2
  40094c:	b2da      	uxtb	r2, r3
  40094e:	7bfb      	ldrb	r3, [r7, #15]
  400950:	4611      	mov	r1, r2
  400952:	4618      	mov	r0, r3
  400954:	4b2d      	ldr	r3, [pc, #180]	; (400a0c <gfx_mono_generic_draw_horizontal_line+0x128>)
  400956:	4798      	blx	r3
  400958:	4603      	mov	r3, r0
  40095a:	737b      	strb	r3, [r7, #13]
			temp |= pixelmask;
  40095c:	7b7a      	ldrb	r2, [r7, #13]
  40095e:	7bbb      	ldrb	r3, [r7, #14]
  400960:	4313      	orrs	r3, r2
  400962:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400964:	79fa      	ldrb	r2, [r7, #7]
  400966:	797b      	ldrb	r3, [r7, #5]
  400968:	4413      	add	r3, r2
  40096a:	b2d9      	uxtb	r1, r3
  40096c:	7b7a      	ldrb	r2, [r7, #13]
  40096e:	7bf8      	ldrb	r0, [r7, #15]
  400970:	2300      	movs	r3, #0
  400972:	4c27      	ldr	r4, [pc, #156]	; (400a10 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400974:	47a0      	blx	r4
		while (length-- > 0) {
  400976:	797b      	ldrb	r3, [r7, #5]
  400978:	1e5a      	subs	r2, r3, #1
  40097a:	717a      	strb	r2, [r7, #5]
  40097c:	2b00      	cmp	r3, #0
  40097e:	d1e2      	bne.n	400946 <gfx_mono_generic_draw_horizontal_line+0x62>
		break;
  400980:	e041      	b.n	400a06 <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400982:	79fa      	ldrb	r2, [r7, #7]
  400984:	797b      	ldrb	r3, [r7, #5]
  400986:	4413      	add	r3, r2
  400988:	b2da      	uxtb	r2, r3
  40098a:	7bfb      	ldrb	r3, [r7, #15]
  40098c:	4611      	mov	r1, r2
  40098e:	4618      	mov	r0, r3
  400990:	4b1e      	ldr	r3, [pc, #120]	; (400a0c <gfx_mono_generic_draw_horizontal_line+0x128>)
  400992:	4798      	blx	r3
  400994:	4603      	mov	r3, r0
  400996:	737b      	strb	r3, [r7, #13]
			temp &= ~pixelmask;
  400998:	f997 300e 	ldrsb.w	r3, [r7, #14]
  40099c:	43db      	mvns	r3, r3
  40099e:	b25a      	sxtb	r2, r3
  4009a0:	f997 300d 	ldrsb.w	r3, [r7, #13]
  4009a4:	4013      	ands	r3, r2
  4009a6:	b25b      	sxtb	r3, r3
  4009a8:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  4009aa:	79fa      	ldrb	r2, [r7, #7]
  4009ac:	797b      	ldrb	r3, [r7, #5]
  4009ae:	4413      	add	r3, r2
  4009b0:	b2d9      	uxtb	r1, r3
  4009b2:	7b7a      	ldrb	r2, [r7, #13]
  4009b4:	7bf8      	ldrb	r0, [r7, #15]
  4009b6:	2300      	movs	r3, #0
  4009b8:	4c15      	ldr	r4, [pc, #84]	; (400a10 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  4009ba:	47a0      	blx	r4
		while (length-- > 0) {
  4009bc:	797b      	ldrb	r3, [r7, #5]
  4009be:	1e5a      	subs	r2, r3, #1
  4009c0:	717a      	strb	r2, [r7, #5]
  4009c2:	2b00      	cmp	r3, #0
  4009c4:	d1dd      	bne.n	400982 <gfx_mono_generic_draw_horizontal_line+0x9e>
		break;
  4009c6:	e01e      	b.n	400a06 <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  4009c8:	79fa      	ldrb	r2, [r7, #7]
  4009ca:	797b      	ldrb	r3, [r7, #5]
  4009cc:	4413      	add	r3, r2
  4009ce:	b2da      	uxtb	r2, r3
  4009d0:	7bfb      	ldrb	r3, [r7, #15]
  4009d2:	4611      	mov	r1, r2
  4009d4:	4618      	mov	r0, r3
  4009d6:	4b0d      	ldr	r3, [pc, #52]	; (400a0c <gfx_mono_generic_draw_horizontal_line+0x128>)
  4009d8:	4798      	blx	r3
  4009da:	4603      	mov	r3, r0
  4009dc:	737b      	strb	r3, [r7, #13]
			temp ^= pixelmask;
  4009de:	7b7a      	ldrb	r2, [r7, #13]
  4009e0:	7bbb      	ldrb	r3, [r7, #14]
  4009e2:	4053      	eors	r3, r2
  4009e4:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  4009e6:	79fa      	ldrb	r2, [r7, #7]
  4009e8:	797b      	ldrb	r3, [r7, #5]
  4009ea:	4413      	add	r3, r2
  4009ec:	b2d9      	uxtb	r1, r3
  4009ee:	7b7a      	ldrb	r2, [r7, #13]
  4009f0:	7bf8      	ldrb	r0, [r7, #15]
  4009f2:	2300      	movs	r3, #0
  4009f4:	4c06      	ldr	r4, [pc, #24]	; (400a10 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  4009f6:	47a0      	blx	r4
		while (length-- > 0) {
  4009f8:	797b      	ldrb	r3, [r7, #5]
  4009fa:	1e5a      	subs	r2, r3, #1
  4009fc:	717a      	strb	r2, [r7, #5]
  4009fe:	2b00      	cmp	r3, #0
  400a00:	d1e2      	bne.n	4009c8 <gfx_mono_generic_draw_horizontal_line+0xe4>
		break;
  400a02:	e000      	b.n	400a06 <gfx_mono_generic_draw_horizontal_line+0x122>
		return;
  400a04:	bf00      	nop
	}
}
  400a06:	3714      	adds	r7, #20
  400a08:	46bd      	mov	sp, r7
  400a0a:	bd90      	pop	{r4, r7, pc}
  400a0c:	00400e21 	.word	0x00400e21
  400a10:	00400d9d 	.word	0x00400d9d

00400a14 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400a14:	b590      	push	{r4, r7, lr}
  400a16:	b083      	sub	sp, #12
  400a18:	af00      	add	r7, sp, #0
  400a1a:	4604      	mov	r4, r0
  400a1c:	4608      	mov	r0, r1
  400a1e:	4611      	mov	r1, r2
  400a20:	461a      	mov	r2, r3
  400a22:	4623      	mov	r3, r4
  400a24:	71fb      	strb	r3, [r7, #7]
  400a26:	4603      	mov	r3, r0
  400a28:	71bb      	strb	r3, [r7, #6]
  400a2a:	460b      	mov	r3, r1
  400a2c:	717b      	strb	r3, [r7, #5]
  400a2e:	4613      	mov	r3, r2
  400a30:	713b      	strb	r3, [r7, #4]
	if (height == 0) {
  400a32:	793b      	ldrb	r3, [r7, #4]
  400a34:	2b00      	cmp	r3, #0
  400a36:	d00f      	beq.n	400a58 <gfx_mono_generic_draw_filled_rect+0x44>
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
  400a38:	e008      	b.n	400a4c <gfx_mono_generic_draw_filled_rect+0x38>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400a3a:	79ba      	ldrb	r2, [r7, #6]
  400a3c:	793b      	ldrb	r3, [r7, #4]
  400a3e:	4413      	add	r3, r2
  400a40:	b2d9      	uxtb	r1, r3
  400a42:	7e3b      	ldrb	r3, [r7, #24]
  400a44:	797a      	ldrb	r2, [r7, #5]
  400a46:	79f8      	ldrb	r0, [r7, #7]
  400a48:	4c05      	ldr	r4, [pc, #20]	; (400a60 <gfx_mono_generic_draw_filled_rect+0x4c>)
  400a4a:	47a0      	blx	r4
	while (height-- > 0) {
  400a4c:	793b      	ldrb	r3, [r7, #4]
  400a4e:	1e5a      	subs	r2, r3, #1
  400a50:	713a      	strb	r2, [r7, #4]
  400a52:	2b00      	cmp	r3, #0
  400a54:	d1f1      	bne.n	400a3a <gfx_mono_generic_draw_filled_rect+0x26>
  400a56:	e000      	b.n	400a5a <gfx_mono_generic_draw_filled_rect+0x46>
		return;
  400a58:	bf00      	nop
	}
}
  400a5a:	370c      	adds	r7, #12
  400a5c:	46bd      	mov	sp, r7
  400a5e:	bd90      	pop	{r4, r7, pc}
  400a60:	004008e5 	.word	0x004008e5

00400a64 <gfx_mono_draw_char_progmem>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
static void gfx_mono_draw_char_progmem(const char ch, const gfx_coord_t x,
		const gfx_coord_t y, const struct font *font)
{
  400a64:	b580      	push	{r7, lr}
  400a66:	b086      	sub	sp, #24
  400a68:	af00      	add	r7, sp, #0
  400a6a:	603b      	str	r3, [r7, #0]
  400a6c:	4603      	mov	r3, r0
  400a6e:	71fb      	strb	r3, [r7, #7]
  400a70:	460b      	mov	r3, r1
  400a72:	71bb      	strb	r3, [r7, #6]
  400a74:	4613      	mov	r3, r2
  400a76:	717b      	strb	r3, [r7, #5]
	uint8_t i;

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
  400a78:	79bb      	ldrb	r3, [r7, #6]
  400a7a:	743b      	strb	r3, [r7, #16]
	gfx_coord_t inc_y = y;
  400a7c:	797b      	ldrb	r3, [r7, #5]
  400a7e:	73fb      	strb	r3, [r7, #15]

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400a80:	683b      	ldr	r3, [r7, #0]
  400a82:	7a1b      	ldrb	r3, [r3, #8]
  400a84:	08db      	lsrs	r3, r3, #3
  400a86:	74fb      	strb	r3, [r7, #19]
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400a88:	683b      	ldr	r3, [r7, #0]
  400a8a:	7a1b      	ldrb	r3, [r3, #8]
  400a8c:	f003 0307 	and.w	r3, r3, #7
  400a90:	b2db      	uxtb	r3, r3
  400a92:	2b00      	cmp	r3, #0
  400a94:	d002      	beq.n	400a9c <gfx_mono_draw_char_progmem+0x38>
		char_row_size++;
  400a96:	7cfb      	ldrb	r3, [r7, #19]
  400a98:	3301      	adds	r3, #1
  400a9a:	74fb      	strb	r3, [r7, #19]
	}

	glyph_data_offset = char_row_size * font->height *
  400a9c:	7cfb      	ldrb	r3, [r7, #19]
  400a9e:	b29a      	uxth	r2, r3
  400aa0:	683b      	ldr	r3, [r7, #0]
  400aa2:	7a5b      	ldrb	r3, [r3, #9]
  400aa4:	b29b      	uxth	r3, r3
  400aa6:	fb12 f303 	smulbb	r3, r2, r3
  400aaa:	b29a      	uxth	r2, r3
			((uint8_t)ch - font->first_char);
  400aac:	79fb      	ldrb	r3, [r7, #7]
  400aae:	6839      	ldr	r1, [r7, #0]
  400ab0:	7a89      	ldrb	r1, [r1, #10]
  400ab2:	1a5b      	subs	r3, r3, r1
	glyph_data_offset = char_row_size * font->height *
  400ab4:	b29b      	uxth	r3, r3
  400ab6:	fb12 f303 	smulbb	r3, r2, r3
  400aba:	81bb      	strh	r3, [r7, #12]
	glyph_data = font->data.progmem + glyph_data_offset;
  400abc:	683b      	ldr	r3, [r7, #0]
  400abe:	685a      	ldr	r2, [r3, #4]
  400ac0:	89bb      	ldrh	r3, [r7, #12]
  400ac2:	4413      	add	r3, r2
  400ac4:	617b      	str	r3, [r7, #20]
	rows_left = font->height;
  400ac6:	683b      	ldr	r3, [r7, #0]
  400ac8:	7a5b      	ldrb	r3, [r3, #9]
  400aca:	74bb      	strb	r3, [r7, #18]

	do {
		uint8_t glyph_byte = 0;
  400acc:	2300      	movs	r3, #0
  400ace:	73bb      	strb	r3, [r7, #14]
		uint8_t pixelsToDraw = font->width;
  400ad0:	683b      	ldr	r3, [r7, #0]
  400ad2:	7a1b      	ldrb	r3, [r3, #8]
  400ad4:	72fb      	strb	r3, [r7, #11]

		for (i = 0; i < pixelsToDraw; i++) {
  400ad6:	2300      	movs	r3, #0
  400ad8:	747b      	strb	r3, [r7, #17]
  400ada:	e01e      	b.n	400b1a <gfx_mono_draw_char_progmem+0xb6>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400adc:	7c7b      	ldrb	r3, [r7, #17]
  400ade:	f003 0307 	and.w	r3, r3, #7
  400ae2:	b2db      	uxtb	r3, r3
  400ae4:	2b00      	cmp	r3, #0
  400ae6:	d105      	bne.n	400af4 <gfx_mono_draw_char_progmem+0x90>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400ae8:	697b      	ldr	r3, [r7, #20]
  400aea:	781b      	ldrb	r3, [r3, #0]
  400aec:	73bb      	strb	r3, [r7, #14]
				glyph_data++;
  400aee:	697b      	ldr	r3, [r7, #20]
  400af0:	3301      	adds	r3, #1
  400af2:	617b      	str	r3, [r7, #20]
			}

			if ((glyph_byte & 0x80)) {
  400af4:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400af8:	2b00      	cmp	r3, #0
  400afa:	da05      	bge.n	400b08 <gfx_mono_draw_char_progmem+0xa4>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400afc:	7bf9      	ldrb	r1, [r7, #15]
  400afe:	7c3b      	ldrb	r3, [r7, #16]
  400b00:	2201      	movs	r2, #1
  400b02:	4618      	mov	r0, r3
  400b04:	4b0e      	ldr	r3, [pc, #56]	; (400b40 <gfx_mono_draw_char_progmem+0xdc>)
  400b06:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
  400b08:	7c3b      	ldrb	r3, [r7, #16]
  400b0a:	3301      	adds	r3, #1
  400b0c:	743b      	strb	r3, [r7, #16]
			glyph_byte <<= 1;
  400b0e:	7bbb      	ldrb	r3, [r7, #14]
  400b10:	005b      	lsls	r3, r3, #1
  400b12:	73bb      	strb	r3, [r7, #14]
		for (i = 0; i < pixelsToDraw; i++) {
  400b14:	7c7b      	ldrb	r3, [r7, #17]
  400b16:	3301      	adds	r3, #1
  400b18:	747b      	strb	r3, [r7, #17]
  400b1a:	7c7a      	ldrb	r2, [r7, #17]
  400b1c:	7afb      	ldrb	r3, [r7, #11]
  400b1e:	429a      	cmp	r2, r3
  400b20:	d3dc      	bcc.n	400adc <gfx_mono_draw_char_progmem+0x78>
		}

		inc_y += 1;
  400b22:	7bfb      	ldrb	r3, [r7, #15]
  400b24:	3301      	adds	r3, #1
  400b26:	73fb      	strb	r3, [r7, #15]
		inc_x = x;
  400b28:	79bb      	ldrb	r3, [r7, #6]
  400b2a:	743b      	strb	r3, [r7, #16]
		rows_left--;
  400b2c:	7cbb      	ldrb	r3, [r7, #18]
  400b2e:	3b01      	subs	r3, #1
  400b30:	74bb      	strb	r3, [r7, #18]
	} while (rows_left > 0);
  400b32:	7cbb      	ldrb	r3, [r7, #18]
  400b34:	2b00      	cmp	r3, #0
  400b36:	d1c9      	bne.n	400acc <gfx_mono_draw_char_progmem+0x68>
}
  400b38:	bf00      	nop
  400b3a:	3718      	adds	r7, #24
  400b3c:	46bd      	mov	sp, r7
  400b3e:	bd80      	pop	{r7, pc}
  400b40:	00400d01 	.word	0x00400d01

00400b44 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400b44:	b590      	push	{r4, r7, lr}
  400b46:	b085      	sub	sp, #20
  400b48:	af02      	add	r7, sp, #8
  400b4a:	603b      	str	r3, [r7, #0]
  400b4c:	4603      	mov	r3, r0
  400b4e:	71fb      	strb	r3, [r7, #7]
  400b50:	460b      	mov	r3, r1
  400b52:	71bb      	strb	r3, [r7, #6]
  400b54:	4613      	mov	r3, r2
  400b56:	717b      	strb	r3, [r7, #5]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  400b58:	683b      	ldr	r3, [r7, #0]
  400b5a:	7a1a      	ldrb	r2, [r3, #8]
  400b5c:	683b      	ldr	r3, [r7, #0]
  400b5e:	7a5c      	ldrb	r4, [r3, #9]
  400b60:	7979      	ldrb	r1, [r7, #5]
  400b62:	79b8      	ldrb	r0, [r7, #6]
  400b64:	2300      	movs	r3, #0
  400b66:	9300      	str	r3, [sp, #0]
  400b68:	4623      	mov	r3, r4
  400b6a:	4c09      	ldr	r4, [pc, #36]	; (400b90 <gfx_mono_draw_char+0x4c>)
  400b6c:	47a0      	blx	r4
			GFX_PIXEL_CLR);

	switch (font->type) {
  400b6e:	683b      	ldr	r3, [r7, #0]
  400b70:	781b      	ldrb	r3, [r3, #0]
  400b72:	2b00      	cmp	r3, #0
  400b74:	d000      	beq.n	400b78 <gfx_mono_draw_char+0x34>

#endif
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
  400b76:	e006      	b.n	400b86 <gfx_mono_draw_char+0x42>
		gfx_mono_draw_char_progmem(c, x, y, font);
  400b78:	797a      	ldrb	r2, [r7, #5]
  400b7a:	79b9      	ldrb	r1, [r7, #6]
  400b7c:	79f8      	ldrb	r0, [r7, #7]
  400b7e:	683b      	ldr	r3, [r7, #0]
  400b80:	4c04      	ldr	r4, [pc, #16]	; (400b94 <gfx_mono_draw_char+0x50>)
  400b82:	47a0      	blx	r4
		break;
  400b84:	bf00      	nop
	}
}
  400b86:	bf00      	nop
  400b88:	370c      	adds	r7, #12
  400b8a:	46bd      	mov	sp, r7
  400b8c:	bd90      	pop	{r4, r7, pc}
  400b8e:	bf00      	nop
  400b90:	00400a15 	.word	0x00400a15
  400b94:	00400a65 	.word	0x00400a65

00400b98 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400b98:	b590      	push	{r4, r7, lr}
  400b9a:	b087      	sub	sp, #28
  400b9c:	af00      	add	r7, sp, #0
  400b9e:	60f8      	str	r0, [r7, #12]
  400ba0:	607b      	str	r3, [r7, #4]
  400ba2:	460b      	mov	r3, r1
  400ba4:	72fb      	strb	r3, [r7, #11]
  400ba6:	4613      	mov	r3, r2
  400ba8:	72bb      	strb	r3, [r7, #10]
	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;
  400baa:	7afb      	ldrb	r3, [r7, #11]
  400bac:	75fb      	strb	r3, [r7, #23]
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
  400bae:	68fb      	ldr	r3, [r7, #12]
  400bb0:	781b      	ldrb	r3, [r3, #0]
  400bb2:	2b0a      	cmp	r3, #10
  400bb4:	d109      	bne.n	400bca <gfx_mono_draw_string+0x32>
			x = start_of_string_position_x;
  400bb6:	7dfb      	ldrb	r3, [r7, #23]
  400bb8:	72fb      	strb	r3, [r7, #11]
			y += font->height + 1;
  400bba:	687b      	ldr	r3, [r7, #4]
  400bbc:	7a5a      	ldrb	r2, [r3, #9]
  400bbe:	7abb      	ldrb	r3, [r7, #10]
  400bc0:	4413      	add	r3, r2
  400bc2:	b2db      	uxtb	r3, r3
  400bc4:	3301      	adds	r3, #1
  400bc6:	72bb      	strb	r3, [r7, #10]
  400bc8:	e00f      	b.n	400bea <gfx_mono_draw_string+0x52>
		} else if (*str == '\r') {
  400bca:	68fb      	ldr	r3, [r7, #12]
  400bcc:	781b      	ldrb	r3, [r3, #0]
  400bce:	2b0d      	cmp	r3, #13
  400bd0:	d00b      	beq.n	400bea <gfx_mono_draw_string+0x52>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400bd2:	68fb      	ldr	r3, [r7, #12]
  400bd4:	7818      	ldrb	r0, [r3, #0]
  400bd6:	7aba      	ldrb	r2, [r7, #10]
  400bd8:	7af9      	ldrb	r1, [r7, #11]
  400bda:	687b      	ldr	r3, [r7, #4]
  400bdc:	4c08      	ldr	r4, [pc, #32]	; (400c00 <gfx_mono_draw_string+0x68>)
  400bde:	47a0      	blx	r4
			x += font->width;
  400be0:	687b      	ldr	r3, [r7, #4]
  400be2:	7a1a      	ldrb	r2, [r3, #8]
  400be4:	7afb      	ldrb	r3, [r7, #11]
  400be6:	4413      	add	r3, r2
  400be8:	72fb      	strb	r3, [r7, #11]
		}
	} while (*(++str));
  400bea:	68fb      	ldr	r3, [r7, #12]
  400bec:	3301      	adds	r3, #1
  400bee:	60fb      	str	r3, [r7, #12]
  400bf0:	68fb      	ldr	r3, [r7, #12]
  400bf2:	781b      	ldrb	r3, [r3, #0]
  400bf4:	2b00      	cmp	r3, #0
  400bf6:	d1da      	bne.n	400bae <gfx_mono_draw_string+0x16>
}
  400bf8:	bf00      	nop
  400bfa:	371c      	adds	r7, #28
  400bfc:	46bd      	mov	sp, r7
  400bfe:	bd90      	pop	{r4, r7, pc}
  400c00:	00400b45 	.word	0x00400b45

00400c04 <ssd1306_set_page_address>:
 * RAM.
 *
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
  400c04:	b580      	push	{r7, lr}
  400c06:	b082      	sub	sp, #8
  400c08:	af00      	add	r7, sp, #0
  400c0a:	4603      	mov	r3, r0
  400c0c:	71fb      	strb	r3, [r7, #7]
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  400c0e:	79fb      	ldrb	r3, [r7, #7]
  400c10:	f003 030f 	and.w	r3, r3, #15
  400c14:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  400c16:	79fb      	ldrb	r3, [r7, #7]
  400c18:	f063 034f 	orn	r3, r3, #79	; 0x4f
  400c1c:	b2db      	uxtb	r3, r3
  400c1e:	4618      	mov	r0, r3
  400c20:	4b02      	ldr	r3, [pc, #8]	; (400c2c <ssd1306_set_page_address+0x28>)
  400c22:	4798      	blx	r3
	
}
  400c24:	bf00      	nop
  400c26:	3708      	adds	r7, #8
  400c28:	46bd      	mov	sp, r7
  400c2a:	bd80      	pop	{r7, pc}
  400c2c:	00401509 	.word	0x00401509

00400c30 <ssd1306_set_column_address>:
 * \brief Set current column in display RAM
 *
 * \param address the column address
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
  400c30:	b580      	push	{r7, lr}
  400c32:	b082      	sub	sp, #8
  400c34:	af00      	add	r7, sp, #0
  400c36:	4603      	mov	r3, r0
  400c38:	71fb      	strb	r3, [r7, #7]
	// Make sure the address is 7 bits
	address &= 0x7F;
  400c3a:	79fb      	ldrb	r3, [r7, #7]
  400c3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  400c40:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  400c42:	79fb      	ldrb	r3, [r7, #7]
  400c44:	091b      	lsrs	r3, r3, #4
  400c46:	b2db      	uxtb	r3, r3
  400c48:	f043 0310 	orr.w	r3, r3, #16
  400c4c:	b2db      	uxtb	r3, r3
  400c4e:	4618      	mov	r0, r3
  400c50:	4b06      	ldr	r3, [pc, #24]	; (400c6c <ssd1306_set_column_address+0x3c>)
  400c52:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  400c54:	79fb      	ldrb	r3, [r7, #7]
  400c56:	f003 030f 	and.w	r3, r3, #15
  400c5a:	b2db      	uxtb	r3, r3
  400c5c:	4618      	mov	r0, r3
  400c5e:	4b03      	ldr	r3, [pc, #12]	; (400c6c <ssd1306_set_column_address+0x3c>)
  400c60:	4798      	blx	r3
}
  400c62:	bf00      	nop
  400c64:	3708      	adds	r7, #8
  400c66:	46bd      	mov	sp, r7
  400c68:	bd80      	pop	{r7, pc}
  400c6a:	bf00      	nop
  400c6c:	00401509 	.word	0x00401509

00400c70 <ssd1306_set_display_start_line_address>:
 * \brief Set the display start draw line address
 *
 * This function will set which line should be the start draw line for the OLED.
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
  400c70:	b580      	push	{r7, lr}
  400c72:	b082      	sub	sp, #8
  400c74:	af00      	add	r7, sp, #0
  400c76:	4603      	mov	r3, r0
  400c78:	71fb      	strb	r3, [r7, #7]
	// Make sure address is 6 bits
	address &= 0x3F;
  400c7a:	79fb      	ldrb	r3, [r7, #7]
  400c7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  400c80:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  400c82:	79fb      	ldrb	r3, [r7, #7]
  400c84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  400c88:	b2db      	uxtb	r3, r3
  400c8a:	4618      	mov	r0, r3
  400c8c:	4b02      	ldr	r3, [pc, #8]	; (400c98 <ssd1306_set_display_start_line_address+0x28>)
  400c8e:	4798      	blx	r3
}
  400c90:	bf00      	nop
  400c92:	3708      	adds	r7, #8
  400c94:	46bd      	mov	sp, r7
  400c96:	bd80      	pop	{r7, pc}
  400c98:	00401509 	.word	0x00401509

00400c9c <gfx_mono_ssd1306_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_ssd1306_init(void)
{
  400c9c:	b590      	push	{r4, r7, lr}
  400c9e:	b083      	sub	sp, #12
  400ca0:	af00      	add	r7, sp, #0
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_SSD1306_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
  400ca2:	4812      	ldr	r0, [pc, #72]	; (400cec <gfx_mono_ssd1306_init+0x50>)
  400ca4:	4b12      	ldr	r3, [pc, #72]	; (400cf0 <gfx_mono_ssd1306_init+0x54>)
  400ca6:	4798      	blx	r3
#endif

	/* Initialize the low-level display controller. */
	ssd1306_init();
  400ca8:	4b12      	ldr	r3, [pc, #72]	; (400cf4 <gfx_mono_ssd1306_init+0x58>)
  400caa:	4798      	blx	r3

	/* Set display to output data from line 0 */
	ssd1306_set_display_start_line_address(0);
  400cac:	2000      	movs	r0, #0
  400cae:	4b12      	ldr	r3, [pc, #72]	; (400cf8 <gfx_mono_ssd1306_init+0x5c>)
  400cb0:	4798      	blx	r3

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400cb2:	2300      	movs	r3, #0
  400cb4:	71fb      	strb	r3, [r7, #7]
  400cb6:	e012      	b.n	400cde <gfx_mono_ssd1306_init+0x42>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400cb8:	2300      	movs	r3, #0
  400cba:	71bb      	strb	r3, [r7, #6]
  400cbc:	e008      	b.n	400cd0 <gfx_mono_ssd1306_init+0x34>
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  400cbe:	79b9      	ldrb	r1, [r7, #6]
  400cc0:	79f8      	ldrb	r0, [r7, #7]
  400cc2:	2301      	movs	r3, #1
  400cc4:	2200      	movs	r2, #0
  400cc6:	4c0d      	ldr	r4, [pc, #52]	; (400cfc <gfx_mono_ssd1306_init+0x60>)
  400cc8:	47a0      	blx	r4
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400cca:	79bb      	ldrb	r3, [r7, #6]
  400ccc:	3301      	adds	r3, #1
  400cce:	71bb      	strb	r3, [r7, #6]
  400cd0:	f997 3006 	ldrsb.w	r3, [r7, #6]
  400cd4:	2b00      	cmp	r3, #0
  400cd6:	daf2      	bge.n	400cbe <gfx_mono_ssd1306_init+0x22>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400cd8:	79fb      	ldrb	r3, [r7, #7]
  400cda:	3301      	adds	r3, #1
  400cdc:	71fb      	strb	r3, [r7, #7]
  400cde:	79fb      	ldrb	r3, [r7, #7]
  400ce0:	2b03      	cmp	r3, #3
  400ce2:	d9e9      	bls.n	400cb8 <gfx_mono_ssd1306_init+0x1c>
		}
	}
}
  400ce4:	bf00      	nop
  400ce6:	370c      	adds	r7, #12
  400ce8:	46bd      	mov	sp, r7
  400cea:	bd90      	pop	{r4, r7, pc}
  400cec:	20400490 	.word	0x20400490
  400cf0:	00400859 	.word	0x00400859
  400cf4:	00401459 	.word	0x00401459
  400cf8:	00400c71 	.word	0x00400c71
  400cfc:	00400d9d 	.word	0x00400d9d

00400d00 <gfx_mono_ssd1306_draw_pixel>:
	gfx_mono_ssd1306_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
  400d00:	b590      	push	{r4, r7, lr}
  400d02:	b085      	sub	sp, #20
  400d04:	af00      	add	r7, sp, #0
  400d06:	4603      	mov	r3, r0
  400d08:	71fb      	strb	r3, [r7, #7]
  400d0a:	460b      	mov	r3, r1
  400d0c:	71bb      	strb	r3, [r7, #6]
  400d0e:	4613      	mov	r3, r2
  400d10:	717b      	strb	r3, [r7, #5]
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400d12:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400d16:	2b00      	cmp	r3, #0
  400d18:	db38      	blt.n	400d8c <gfx_mono_ssd1306_draw_pixel+0x8c>
  400d1a:	79bb      	ldrb	r3, [r7, #6]
  400d1c:	2b1f      	cmp	r3, #31
  400d1e:	d835      	bhi.n	400d8c <gfx_mono_ssd1306_draw_pixel+0x8c>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400d20:	79bb      	ldrb	r3, [r7, #6]
  400d22:	08db      	lsrs	r3, r3, #3
  400d24:	73bb      	strb	r3, [r7, #14]
	pixel_mask = (1 << (y - (page * 8)));
  400d26:	79ba      	ldrb	r2, [r7, #6]
  400d28:	7bbb      	ldrb	r3, [r7, #14]
  400d2a:	00db      	lsls	r3, r3, #3
  400d2c:	1ad3      	subs	r3, r2, r3
  400d2e:	2201      	movs	r2, #1
  400d30:	fa02 f303 	lsl.w	r3, r2, r3
  400d34:	737b      	strb	r3, [r7, #13]
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);
  400d36:	79fa      	ldrb	r2, [r7, #7]
  400d38:	7bbb      	ldrb	r3, [r7, #14]
  400d3a:	4611      	mov	r1, r2
  400d3c:	4618      	mov	r0, r3
  400d3e:	4b15      	ldr	r3, [pc, #84]	; (400d94 <gfx_mono_ssd1306_draw_pixel+0x94>)
  400d40:	4798      	blx	r3
  400d42:	4603      	mov	r3, r0
  400d44:	73fb      	strb	r3, [r7, #15]

	switch (color) {
  400d46:	797b      	ldrb	r3, [r7, #5]
  400d48:	2b01      	cmp	r3, #1
  400d4a:	d004      	beq.n	400d56 <gfx_mono_ssd1306_draw_pixel+0x56>
  400d4c:	2b02      	cmp	r3, #2
  400d4e:	d011      	beq.n	400d74 <gfx_mono_ssd1306_draw_pixel+0x74>
  400d50:	2b00      	cmp	r3, #0
  400d52:	d005      	beq.n	400d60 <gfx_mono_ssd1306_draw_pixel+0x60>
	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
		break;

	default:
		break;
  400d54:	e013      	b.n	400d7e <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value |= pixel_mask;
  400d56:	7bfa      	ldrb	r2, [r7, #15]
  400d58:	7b7b      	ldrb	r3, [r7, #13]
  400d5a:	4313      	orrs	r3, r2
  400d5c:	73fb      	strb	r3, [r7, #15]
		break;
  400d5e:	e00e      	b.n	400d7e <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value &= ~pixel_mask;
  400d60:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400d64:	43db      	mvns	r3, r3
  400d66:	b25a      	sxtb	r2, r3
  400d68:	f997 300f 	ldrsb.w	r3, [r7, #15]
  400d6c:	4013      	ands	r3, r2
  400d6e:	b25b      	sxtb	r3, r3
  400d70:	73fb      	strb	r3, [r7, #15]
		break;
  400d72:	e004      	b.n	400d7e <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value ^= pixel_mask;
  400d74:	7bfa      	ldrb	r2, [r7, #15]
  400d76:	7b7b      	ldrb	r3, [r7, #13]
  400d78:	4053      	eors	r3, r2
  400d7a:	73fb      	strb	r3, [r7, #15]
		break;
  400d7c:	bf00      	nop
	}

	gfx_mono_put_byte(page, x, pixel_value);
  400d7e:	7bfa      	ldrb	r2, [r7, #15]
  400d80:	79f9      	ldrb	r1, [r7, #7]
  400d82:	7bb8      	ldrb	r0, [r7, #14]
  400d84:	2300      	movs	r3, #0
  400d86:	4c04      	ldr	r4, [pc, #16]	; (400d98 <gfx_mono_ssd1306_draw_pixel+0x98>)
  400d88:	47a0      	blx	r4
  400d8a:	e000      	b.n	400d8e <gfx_mono_ssd1306_draw_pixel+0x8e>
		return;
  400d8c:	bf00      	nop
}
  400d8e:	3714      	adds	r7, #20
  400d90:	46bd      	mov	sp, r7
  400d92:	bd90      	pop	{r4, r7, pc}
  400d94:	00400e21 	.word	0x00400e21
  400d98:	00400d9d 	.word	0x00400d9d

00400d9c <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400d9c:	b590      	push	{r4, r7, lr}
  400d9e:	b083      	sub	sp, #12
  400da0:	af00      	add	r7, sp, #0
  400da2:	4604      	mov	r4, r0
  400da4:	4608      	mov	r0, r1
  400da6:	4611      	mov	r1, r2
  400da8:	461a      	mov	r2, r3
  400daa:	4623      	mov	r3, r4
  400dac:	71fb      	strb	r3, [r7, #7]
  400dae:	4603      	mov	r3, r0
  400db0:	71bb      	strb	r3, [r7, #6]
  400db2:	460b      	mov	r3, r1
  400db4:	717b      	strb	r3, [r7, #5]
  400db6:	4613      	mov	r3, r2
  400db8:	713b      	strb	r3, [r7, #4]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400dba:	793b      	ldrb	r3, [r7, #4]
  400dbc:	f083 0301 	eor.w	r3, r3, #1
  400dc0:	b2db      	uxtb	r3, r3
  400dc2:	2b00      	cmp	r3, #0
  400dc4:	d00a      	beq.n	400ddc <gfx_mono_ssd1306_put_byte+0x40>
  400dc6:	79ba      	ldrb	r2, [r7, #6]
  400dc8:	79fb      	ldrb	r3, [r7, #7]
  400dca:	4611      	mov	r1, r2
  400dcc:	4618      	mov	r0, r3
  400dce:	4b0f      	ldr	r3, [pc, #60]	; (400e0c <gfx_mono_ssd1306_put_byte+0x70>)
  400dd0:	4798      	blx	r3
  400dd2:	4603      	mov	r3, r0
  400dd4:	461a      	mov	r2, r3
  400dd6:	797b      	ldrb	r3, [r7, #5]
  400dd8:	4293      	cmp	r3, r2
  400dda:	d012      	beq.n	400e02 <gfx_mono_ssd1306_put_byte+0x66>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400ddc:	797a      	ldrb	r2, [r7, #5]
  400dde:	79b9      	ldrb	r1, [r7, #6]
  400de0:	79fb      	ldrb	r3, [r7, #7]
  400de2:	4618      	mov	r0, r3
  400de4:	4b0a      	ldr	r3, [pc, #40]	; (400e10 <gfx_mono_ssd1306_put_byte+0x74>)
  400de6:	4798      	blx	r3
#endif

	ssd1306_set_page_address(page);
  400de8:	79fb      	ldrb	r3, [r7, #7]
  400dea:	4618      	mov	r0, r3
  400dec:	4b09      	ldr	r3, [pc, #36]	; (400e14 <gfx_mono_ssd1306_put_byte+0x78>)
  400dee:	4798      	blx	r3
	ssd1306_set_column_address(column);
  400df0:	79bb      	ldrb	r3, [r7, #6]
  400df2:	4618      	mov	r0, r3
  400df4:	4b08      	ldr	r3, [pc, #32]	; (400e18 <gfx_mono_ssd1306_put_byte+0x7c>)
  400df6:	4798      	blx	r3

	ssd1306_write_data(data);
  400df8:	797b      	ldrb	r3, [r7, #5]
  400dfa:	4618      	mov	r0, r3
  400dfc:	4b07      	ldr	r3, [pc, #28]	; (400e1c <gfx_mono_ssd1306_put_byte+0x80>)
  400dfe:	4798      	blx	r3
  400e00:	e000      	b.n	400e04 <gfx_mono_ssd1306_put_byte+0x68>
		return;
  400e02:	bf00      	nop
}
  400e04:	370c      	adds	r7, #12
  400e06:	46bd      	mov	sp, r7
  400e08:	bd90      	pop	{r4, r7, pc}
  400e0a:	bf00      	nop
  400e0c:	004008b1 	.word	0x004008b1
  400e10:	00400879 	.word	0x00400879
  400e14:	00400c05 	.word	0x00400c05
  400e18:	00400c31 	.word	0x00400c31
  400e1c:	004015ad 	.word	0x004015ad

00400e20 <gfx_mono_ssd1306_get_byte>:
 * \code
	data = gfx_mono_ssd1306_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400e20:	b580      	push	{r7, lr}
  400e22:	b082      	sub	sp, #8
  400e24:	af00      	add	r7, sp, #0
  400e26:	4603      	mov	r3, r0
  400e28:	460a      	mov	r2, r1
  400e2a:	71fb      	strb	r3, [r7, #7]
  400e2c:	4613      	mov	r3, r2
  400e2e:	71bb      	strb	r3, [r7, #6]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400e30:	79ba      	ldrb	r2, [r7, #6]
  400e32:	79fb      	ldrb	r3, [r7, #7]
  400e34:	4611      	mov	r1, r2
  400e36:	4618      	mov	r0, r3
  400e38:	4b03      	ldr	r3, [pc, #12]	; (400e48 <gfx_mono_ssd1306_get_byte+0x28>)
  400e3a:	4798      	blx	r3
  400e3c:	4603      	mov	r3, r0
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400e3e:	4618      	mov	r0, r3
  400e40:	3708      	adds	r7, #8
  400e42:	46bd      	mov	sp, r7
  400e44:	bd80      	pop	{r7, pc}
  400e46:	bf00      	nop
  400e48:	004008b1 	.word	0x004008b1

00400e4c <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400e4c:	b480      	push	{r7}
  400e4e:	b083      	sub	sp, #12
  400e50:	af00      	add	r7, sp, #0
  400e52:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400e54:	687b      	ldr	r3, [r7, #4]
  400e56:	2b07      	cmp	r3, #7
  400e58:	d825      	bhi.n	400ea6 <osc_get_rate+0x5a>
  400e5a:	a201      	add	r2, pc, #4	; (adr r2, 400e60 <osc_get_rate+0x14>)
  400e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400e60:	00400e81 	.word	0x00400e81
  400e64:	00400e87 	.word	0x00400e87
  400e68:	00400e8d 	.word	0x00400e8d
  400e6c:	00400e93 	.word	0x00400e93
  400e70:	00400e97 	.word	0x00400e97
  400e74:	00400e9b 	.word	0x00400e9b
  400e78:	00400e9f 	.word	0x00400e9f
  400e7c:	00400ea3 	.word	0x00400ea3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400e80:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400e84:	e010      	b.n	400ea8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400e86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400e8a:	e00d      	b.n	400ea8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400e8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400e90:	e00a      	b.n	400ea8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400e92:	4b08      	ldr	r3, [pc, #32]	; (400eb4 <osc_get_rate+0x68>)
  400e94:	e008      	b.n	400ea8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400e96:	4b08      	ldr	r3, [pc, #32]	; (400eb8 <osc_get_rate+0x6c>)
  400e98:	e006      	b.n	400ea8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400e9a:	4b08      	ldr	r3, [pc, #32]	; (400ebc <osc_get_rate+0x70>)
  400e9c:	e004      	b.n	400ea8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400e9e:	4b07      	ldr	r3, [pc, #28]	; (400ebc <osc_get_rate+0x70>)
  400ea0:	e002      	b.n	400ea8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400ea2:	4b06      	ldr	r3, [pc, #24]	; (400ebc <osc_get_rate+0x70>)
  400ea4:	e000      	b.n	400ea8 <osc_get_rate+0x5c>
	}

	return 0;
  400ea6:	2300      	movs	r3, #0
}
  400ea8:	4618      	mov	r0, r3
  400eaa:	370c      	adds	r7, #12
  400eac:	46bd      	mov	sp, r7
  400eae:	f85d 7b04 	ldr.w	r7, [sp], #4
  400eb2:	4770      	bx	lr
  400eb4:	003d0900 	.word	0x003d0900
  400eb8:	007a1200 	.word	0x007a1200
  400ebc:	00b71b00 	.word	0x00b71b00

00400ec0 <sysclk_get_main_hz>:
{
  400ec0:	b580      	push	{r7, lr}
  400ec2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400ec4:	2006      	movs	r0, #6
  400ec6:	4b05      	ldr	r3, [pc, #20]	; (400edc <sysclk_get_main_hz+0x1c>)
  400ec8:	4798      	blx	r3
  400eca:	4602      	mov	r2, r0
  400ecc:	4613      	mov	r3, r2
  400ece:	009b      	lsls	r3, r3, #2
  400ed0:	4413      	add	r3, r2
  400ed2:	009a      	lsls	r2, r3, #2
  400ed4:	4413      	add	r3, r2
}
  400ed6:	4618      	mov	r0, r3
  400ed8:	bd80      	pop	{r7, pc}
  400eda:	bf00      	nop
  400edc:	00400e4d 	.word	0x00400e4d

00400ee0 <sysclk_get_cpu_hz>:
{
  400ee0:	b580      	push	{r7, lr}
  400ee2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400ee4:	4b02      	ldr	r3, [pc, #8]	; (400ef0 <sysclk_get_cpu_hz+0x10>)
  400ee6:	4798      	blx	r3
  400ee8:	4603      	mov	r3, r0
}
  400eea:	4618      	mov	r0, r3
  400eec:	bd80      	pop	{r7, pc}
  400eee:	bf00      	nop
  400ef0:	00400ec1 	.word	0x00400ec1

00400ef4 <sysclk_get_peripheral_hz>:
{
  400ef4:	b580      	push	{r7, lr}
  400ef6:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400ef8:	4b02      	ldr	r3, [pc, #8]	; (400f04 <sysclk_get_peripheral_hz+0x10>)
  400efa:	4798      	blx	r3
  400efc:	4603      	mov	r3, r0
  400efe:	085b      	lsrs	r3, r3, #1
}
  400f00:	4618      	mov	r0, r3
  400f02:	bd80      	pop	{r7, pc}
  400f04:	00400ec1 	.word	0x00400ec1

00400f08 <ioport_enable_pin>:
 * IOPORT_CREATE_PIN().
 *
 * \param pin  IOPORT pin to enable
 */
static inline void ioport_enable_pin(ioport_pin_t pin)
{
  400f08:	b480      	push	{r7}
  400f0a:	b089      	sub	sp, #36	; 0x24
  400f0c:	af00      	add	r7, sp, #0
  400f0e:	6078      	str	r0, [r7, #4]
  400f10:	687b      	ldr	r3, [r7, #4]
  400f12:	61fb      	str	r3, [r7, #28]
  400f14:	69fb      	ldr	r3, [r7, #28]
  400f16:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  400f18:	69bb      	ldr	r3, [r7, #24]
  400f1a:	095a      	lsrs	r2, r3, #5
  400f1c:	69fb      	ldr	r3, [r7, #28]
  400f1e:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400f20:	697b      	ldr	r3, [r7, #20]
  400f22:	f003 031f 	and.w	r3, r3, #31
  400f26:	2101      	movs	r1, #1
  400f28:	fa01 f303 	lsl.w	r3, r1, r3
  400f2c:	613a      	str	r2, [r7, #16]
  400f2e:	60fb      	str	r3, [r7, #12]
  400f30:	693b      	ldr	r3, [r7, #16]
  400f32:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f34:	68ba      	ldr	r2, [r7, #8]
  400f36:	4b06      	ldr	r3, [pc, #24]	; (400f50 <ioport_enable_pin+0x48>)
  400f38:	4413      	add	r3, r2
  400f3a:	025b      	lsls	r3, r3, #9
  400f3c:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  400f3e:	68fb      	ldr	r3, [r7, #12]
  400f40:	6013      	str	r3, [r2, #0]
	arch_ioport_enable_pin(pin);
}
  400f42:	bf00      	nop
  400f44:	3724      	adds	r7, #36	; 0x24
  400f46:	46bd      	mov	sp, r7
  400f48:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f4c:	4770      	bx	lr
  400f4e:	bf00      	nop
  400f50:	00200707 	.word	0x00200707

00400f54 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400f54:	b480      	push	{r7}
  400f56:	b08d      	sub	sp, #52	; 0x34
  400f58:	af00      	add	r7, sp, #0
  400f5a:	6078      	str	r0, [r7, #4]
  400f5c:	6039      	str	r1, [r7, #0]
  400f5e:	687b      	ldr	r3, [r7, #4]
  400f60:	62fb      	str	r3, [r7, #44]	; 0x2c
  400f62:	683b      	ldr	r3, [r7, #0]
  400f64:	62bb      	str	r3, [r7, #40]	; 0x28
  400f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f68:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f6c:	095a      	lsrs	r2, r3, #5
  400f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f70:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400f72:	6a3b      	ldr	r3, [r7, #32]
  400f74:	f003 031f 	and.w	r3, r3, #31
  400f78:	2101      	movs	r1, #1
  400f7a:	fa01 f303 	lsl.w	r3, r1, r3
  400f7e:	61fa      	str	r2, [r7, #28]
  400f80:	61bb      	str	r3, [r7, #24]
  400f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400f84:	617b      	str	r3, [r7, #20]
  400f86:	69fb      	ldr	r3, [r7, #28]
  400f88:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f8a:	693a      	ldr	r2, [r7, #16]
  400f8c:	4b37      	ldr	r3, [pc, #220]	; (40106c <ioport_set_pin_mode+0x118>)
  400f8e:	4413      	add	r3, r2
  400f90:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400f92:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400f94:	697b      	ldr	r3, [r7, #20]
  400f96:	f003 0308 	and.w	r3, r3, #8
  400f9a:	2b00      	cmp	r3, #0
  400f9c:	d003      	beq.n	400fa6 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400f9e:	68fb      	ldr	r3, [r7, #12]
  400fa0:	69ba      	ldr	r2, [r7, #24]
  400fa2:	665a      	str	r2, [r3, #100]	; 0x64
  400fa4:	e002      	b.n	400fac <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400fa6:	68fb      	ldr	r3, [r7, #12]
  400fa8:	69ba      	ldr	r2, [r7, #24]
  400faa:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400fac:	697b      	ldr	r3, [r7, #20]
  400fae:	f003 0310 	and.w	r3, r3, #16
  400fb2:	2b00      	cmp	r3, #0
  400fb4:	d004      	beq.n	400fc0 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400fb6:	68fb      	ldr	r3, [r7, #12]
  400fb8:	69ba      	ldr	r2, [r7, #24]
  400fba:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400fbe:	e003      	b.n	400fc8 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400fc0:	68fb      	ldr	r3, [r7, #12]
  400fc2:	69ba      	ldr	r2, [r7, #24]
  400fc4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400fc8:	697b      	ldr	r3, [r7, #20]
  400fca:	f003 0320 	and.w	r3, r3, #32
  400fce:	2b00      	cmp	r3, #0
  400fd0:	d003      	beq.n	400fda <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400fd2:	68fb      	ldr	r3, [r7, #12]
  400fd4:	69ba      	ldr	r2, [r7, #24]
  400fd6:	651a      	str	r2, [r3, #80]	; 0x50
  400fd8:	e002      	b.n	400fe0 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400fda:	68fb      	ldr	r3, [r7, #12]
  400fdc:	69ba      	ldr	r2, [r7, #24]
  400fde:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400fe0:	697b      	ldr	r3, [r7, #20]
  400fe2:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400fe6:	2b00      	cmp	r3, #0
  400fe8:	d003      	beq.n	400ff2 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400fea:	68fb      	ldr	r3, [r7, #12]
  400fec:	69ba      	ldr	r2, [r7, #24]
  400fee:	621a      	str	r2, [r3, #32]
  400ff0:	e002      	b.n	400ff8 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400ff2:	68fb      	ldr	r3, [r7, #12]
  400ff4:	69ba      	ldr	r2, [r7, #24]
  400ff6:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400ff8:	697b      	ldr	r3, [r7, #20]
  400ffa:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400ffe:	2b00      	cmp	r3, #0
  401000:	d004      	beq.n	40100c <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  401002:	68fb      	ldr	r3, [r7, #12]
  401004:	69ba      	ldr	r2, [r7, #24]
  401006:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40100a:	e003      	b.n	401014 <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40100c:	68fb      	ldr	r3, [r7, #12]
  40100e:	69ba      	ldr	r2, [r7, #24]
  401010:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401014:	697b      	ldr	r3, [r7, #20]
  401016:	f003 0301 	and.w	r3, r3, #1
  40101a:	2b00      	cmp	r3, #0
  40101c:	d006      	beq.n	40102c <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  40101e:	68fb      	ldr	r3, [r7, #12]
  401020:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401022:	69bb      	ldr	r3, [r7, #24]
  401024:	431a      	orrs	r2, r3
  401026:	68fb      	ldr	r3, [r7, #12]
  401028:	671a      	str	r2, [r3, #112]	; 0x70
  40102a:	e006      	b.n	40103a <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  40102c:	68fb      	ldr	r3, [r7, #12]
  40102e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401030:	69bb      	ldr	r3, [r7, #24]
  401032:	43db      	mvns	r3, r3
  401034:	401a      	ands	r2, r3
  401036:	68fb      	ldr	r3, [r7, #12]
  401038:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  40103a:	697b      	ldr	r3, [r7, #20]
  40103c:	f003 0302 	and.w	r3, r3, #2
  401040:	2b00      	cmp	r3, #0
  401042:	d006      	beq.n	401052 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401044:	68fb      	ldr	r3, [r7, #12]
  401046:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401048:	69bb      	ldr	r3, [r7, #24]
  40104a:	431a      	orrs	r2, r3
  40104c:	68fb      	ldr	r3, [r7, #12]
  40104e:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  401050:	e006      	b.n	401060 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  401052:	68fb      	ldr	r3, [r7, #12]
  401054:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401056:	69bb      	ldr	r3, [r7, #24]
  401058:	43db      	mvns	r3, r3
  40105a:	401a      	ands	r2, r3
  40105c:	68fb      	ldr	r3, [r7, #12]
  40105e:	675a      	str	r2, [r3, #116]	; 0x74
  401060:	bf00      	nop
  401062:	3734      	adds	r7, #52	; 0x34
  401064:	46bd      	mov	sp, r7
  401066:	f85d 7b04 	ldr.w	r7, [sp], #4
  40106a:	4770      	bx	lr
  40106c:	00200707 	.word	0x00200707

00401070 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  401070:	b480      	push	{r7}
  401072:	b08d      	sub	sp, #52	; 0x34
  401074:	af00      	add	r7, sp, #0
  401076:	6078      	str	r0, [r7, #4]
  401078:	460b      	mov	r3, r1
  40107a:	70fb      	strb	r3, [r7, #3]
  40107c:	687b      	ldr	r3, [r7, #4]
  40107e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401080:	78fb      	ldrb	r3, [r7, #3]
  401082:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401088:	627b      	str	r3, [r7, #36]	; 0x24
  40108a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40108c:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  40108e:	6a3b      	ldr	r3, [r7, #32]
  401090:	095b      	lsrs	r3, r3, #5
  401092:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401094:	69fa      	ldr	r2, [r7, #28]
  401096:	4b17      	ldr	r3, [pc, #92]	; (4010f4 <ioport_set_pin_dir+0x84>)
  401098:	4413      	add	r3, r2
  40109a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  40109c:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  40109e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4010a2:	2b01      	cmp	r3, #1
  4010a4:	d109      	bne.n	4010ba <ioport_set_pin_dir+0x4a>
  4010a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010a8:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4010aa:	697b      	ldr	r3, [r7, #20]
  4010ac:	f003 031f 	and.w	r3, r3, #31
  4010b0:	2201      	movs	r2, #1
  4010b2:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4010b4:	69bb      	ldr	r3, [r7, #24]
  4010b6:	611a      	str	r2, [r3, #16]
  4010b8:	e00c      	b.n	4010d4 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4010ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4010be:	2b00      	cmp	r3, #0
  4010c0:	d108      	bne.n	4010d4 <ioport_set_pin_dir+0x64>
  4010c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010c4:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4010c6:	693b      	ldr	r3, [r7, #16]
  4010c8:	f003 031f 	and.w	r3, r3, #31
  4010cc:	2201      	movs	r2, #1
  4010ce:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4010d0:	69bb      	ldr	r3, [r7, #24]
  4010d2:	615a      	str	r2, [r3, #20]
  4010d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4010d6:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4010d8:	68fb      	ldr	r3, [r7, #12]
  4010da:	f003 031f 	and.w	r3, r3, #31
  4010de:	2201      	movs	r2, #1
  4010e0:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4010e2:	69bb      	ldr	r3, [r7, #24]
  4010e4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  4010e8:	bf00      	nop
  4010ea:	3734      	adds	r7, #52	; 0x34
  4010ec:	46bd      	mov	sp, r7
  4010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010f2:	4770      	bx	lr
  4010f4:	00200707 	.word	0x00200707

004010f8 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  4010f8:	b480      	push	{r7}
  4010fa:	b08b      	sub	sp, #44	; 0x2c
  4010fc:	af00      	add	r7, sp, #0
  4010fe:	6078      	str	r0, [r7, #4]
  401100:	460b      	mov	r3, r1
  401102:	70fb      	strb	r3, [r7, #3]
  401104:	687b      	ldr	r3, [r7, #4]
  401106:	627b      	str	r3, [r7, #36]	; 0x24
  401108:	78fb      	ldrb	r3, [r7, #3]
  40110a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40110e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401110:	61fb      	str	r3, [r7, #28]
  401112:	69fb      	ldr	r3, [r7, #28]
  401114:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401116:	69bb      	ldr	r3, [r7, #24]
  401118:	095b      	lsrs	r3, r3, #5
  40111a:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40111c:	697a      	ldr	r2, [r7, #20]
  40111e:	4b10      	ldr	r3, [pc, #64]	; (401160 <ioport_set_pin_level+0x68>)
  401120:	4413      	add	r3, r2
  401122:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401124:	613b      	str	r3, [r7, #16]

	if (level) {
  401126:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40112a:	2b00      	cmp	r3, #0
  40112c:	d009      	beq.n	401142 <ioport_set_pin_level+0x4a>
  40112e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401130:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401132:	68fb      	ldr	r3, [r7, #12]
  401134:	f003 031f 	and.w	r3, r3, #31
  401138:	2201      	movs	r2, #1
  40113a:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40113c:	693b      	ldr	r3, [r7, #16]
  40113e:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  401140:	e008      	b.n	401154 <ioport_set_pin_level+0x5c>
  401142:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401144:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401146:	68bb      	ldr	r3, [r7, #8]
  401148:	f003 031f 	and.w	r3, r3, #31
  40114c:	2201      	movs	r2, #1
  40114e:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401150:	693b      	ldr	r3, [r7, #16]
  401152:	635a      	str	r2, [r3, #52]	; 0x34
  401154:	bf00      	nop
  401156:	372c      	adds	r7, #44	; 0x2c
  401158:	46bd      	mov	sp, r7
  40115a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40115e:	4770      	bx	lr
  401160:	00200707 	.word	0x00200707

00401164 <spi_reset>:
{
  401164:	b480      	push	{r7}
  401166:	b083      	sub	sp, #12
  401168:	af00      	add	r7, sp, #0
  40116a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40116c:	687b      	ldr	r3, [r7, #4]
  40116e:	2280      	movs	r2, #128	; 0x80
  401170:	601a      	str	r2, [r3, #0]
}
  401172:	bf00      	nop
  401174:	370c      	adds	r7, #12
  401176:	46bd      	mov	sp, r7
  401178:	f85d 7b04 	ldr.w	r7, [sp], #4
  40117c:	4770      	bx	lr

0040117e <spi_enable>:
{
  40117e:	b480      	push	{r7}
  401180:	b083      	sub	sp, #12
  401182:	af00      	add	r7, sp, #0
  401184:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  401186:	687b      	ldr	r3, [r7, #4]
  401188:	2201      	movs	r2, #1
  40118a:	601a      	str	r2, [r3, #0]
}
  40118c:	bf00      	nop
  40118e:	370c      	adds	r7, #12
  401190:	46bd      	mov	sp, r7
  401192:	f85d 7b04 	ldr.w	r7, [sp], #4
  401196:	4770      	bx	lr

00401198 <spi_disable>:
{
  401198:	b480      	push	{r7}
  40119a:	b083      	sub	sp, #12
  40119c:	af00      	add	r7, sp, #0
  40119e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4011a0:	687b      	ldr	r3, [r7, #4]
  4011a2:	2202      	movs	r2, #2
  4011a4:	601a      	str	r2, [r3, #0]
}
  4011a6:	bf00      	nop
  4011a8:	370c      	adds	r7, #12
  4011aa:	46bd      	mov	sp, r7
  4011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011b0:	4770      	bx	lr

004011b2 <spi_set_master_mode>:
{
  4011b2:	b480      	push	{r7}
  4011b4:	b083      	sub	sp, #12
  4011b6:	af00      	add	r7, sp, #0
  4011b8:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4011ba:	687b      	ldr	r3, [r7, #4]
  4011bc:	685b      	ldr	r3, [r3, #4]
  4011be:	f043 0201 	orr.w	r2, r3, #1
  4011c2:	687b      	ldr	r3, [r7, #4]
  4011c4:	605a      	str	r2, [r3, #4]
}
  4011c6:	bf00      	nop
  4011c8:	370c      	adds	r7, #12
  4011ca:	46bd      	mov	sp, r7
  4011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011d0:	4770      	bx	lr

004011d2 <spi_set_fixed_peripheral_select>:
{
  4011d2:	b480      	push	{r7}
  4011d4:	b083      	sub	sp, #12
  4011d6:	af00      	add	r7, sp, #0
  4011d8:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4011da:	687b      	ldr	r3, [r7, #4]
  4011dc:	685b      	ldr	r3, [r3, #4]
  4011de:	f023 0202 	bic.w	r2, r3, #2
  4011e2:	687b      	ldr	r3, [r7, #4]
  4011e4:	605a      	str	r2, [r3, #4]
}
  4011e6:	bf00      	nop
  4011e8:	370c      	adds	r7, #12
  4011ea:	46bd      	mov	sp, r7
  4011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011f0:	4770      	bx	lr

004011f2 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  4011f2:	b480      	push	{r7}
  4011f4:	b083      	sub	sp, #12
  4011f6:	af00      	add	r7, sp, #0
  4011f8:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4011fa:	687b      	ldr	r3, [r7, #4]
  4011fc:	685b      	ldr	r3, [r3, #4]
  4011fe:	f043 0210 	orr.w	r2, r3, #16
  401202:	687b      	ldr	r3, [r7, #4]
  401204:	605a      	str	r2, [r3, #4]
}
  401206:	bf00      	nop
  401208:	370c      	adds	r7, #12
  40120a:	46bd      	mov	sp, r7
  40120c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401210:	4770      	bx	lr

00401212 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  401212:	b480      	push	{r7}
  401214:	b083      	sub	sp, #12
  401216:	af00      	add	r7, sp, #0
  401218:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  40121a:	687b      	ldr	r3, [r7, #4]
  40121c:	685b      	ldr	r3, [r3, #4]
  40121e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  401222:	687b      	ldr	r3, [r7, #4]
  401224:	605a      	str	r2, [r3, #4]
}
  401226:	bf00      	nop
  401228:	370c      	adds	r7, #12
  40122a:	46bd      	mov	sp, r7
  40122c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401230:	4770      	bx	lr
	...

00401234 <ssd1306_hard_reset>:
{
  401234:	b580      	push	{r7, lr}
  401236:	b082      	sub	sp, #8
  401238:	af00      	add	r7, sp, #0
	uint32_t delay_10us = 10 * (sysclk_get_cpu_hz()/1000000);
  40123a:	4b0f      	ldr	r3, [pc, #60]	; (401278 <ssd1306_hard_reset+0x44>)
  40123c:	4798      	blx	r3
  40123e:	4602      	mov	r2, r0
  401240:	4b0e      	ldr	r3, [pc, #56]	; (40127c <ssd1306_hard_reset+0x48>)
  401242:	fba3 2302 	umull	r2, r3, r3, r2
  401246:	0c9a      	lsrs	r2, r3, #18
  401248:	4613      	mov	r3, r2
  40124a:	009b      	lsls	r3, r3, #2
  40124c:	4413      	add	r3, r2
  40124e:	005b      	lsls	r3, r3, #1
  401250:	607b      	str	r3, [r7, #4]
	ioport_set_pin_level(SSD1306_RES_PIN, false);
  401252:	2100      	movs	r1, #0
  401254:	2051      	movs	r0, #81	; 0x51
  401256:	4b0a      	ldr	r3, [pc, #40]	; (401280 <ssd1306_hard_reset+0x4c>)
  401258:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  40125a:	6878      	ldr	r0, [r7, #4]
  40125c:	4b09      	ldr	r3, [pc, #36]	; (401284 <ssd1306_hard_reset+0x50>)
  40125e:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  401260:	2101      	movs	r1, #1
  401262:	2051      	movs	r0, #81	; 0x51
  401264:	4b06      	ldr	r3, [pc, #24]	; (401280 <ssd1306_hard_reset+0x4c>)
  401266:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  401268:	6878      	ldr	r0, [r7, #4]
  40126a:	4b06      	ldr	r3, [pc, #24]	; (401284 <ssd1306_hard_reset+0x50>)
  40126c:	4798      	blx	r3
}
  40126e:	bf00      	nop
  401270:	3708      	adds	r7, #8
  401272:	46bd      	mov	sp, r7
  401274:	bd80      	pop	{r7, pc}
  401276:	bf00      	nop
  401278:	00400ee1 	.word	0x00400ee1
  40127c:	431bde83 	.word	0x431bde83
  401280:	004010f9 	.word	0x004010f9
  401284:	20400001 	.word	0x20400001

00401288 <ssd1306_display_on>:
 * \brief Turn the OLED display on
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
  401288:	b580      	push	{r7, lr}
  40128a:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  40128c:	20af      	movs	r0, #175	; 0xaf
  40128e:	4b02      	ldr	r3, [pc, #8]	; (401298 <ssd1306_display_on+0x10>)
  401290:	4798      	blx	r3
}
  401292:	bf00      	nop
  401294:	bd80      	pop	{r7, pc}
  401296:	bf00      	nop
  401298:	00401509 	.word	0x00401509

0040129c <ssd1306_set_contrast>:
 * \param contrast a number between 0 and 0xFF
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
  40129c:	b580      	push	{r7, lr}
  40129e:	b082      	sub	sp, #8
  4012a0:	af00      	add	r7, sp, #0
  4012a2:	4603      	mov	r3, r0
  4012a4:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  4012a6:	2081      	movs	r0, #129	; 0x81
  4012a8:	4b05      	ldr	r3, [pc, #20]	; (4012c0 <ssd1306_set_contrast+0x24>)
  4012aa:	4798      	blx	r3
	ssd1306_write_command(contrast);
  4012ac:	79fb      	ldrb	r3, [r7, #7]
  4012ae:	4618      	mov	r0, r3
  4012b0:	4b03      	ldr	r3, [pc, #12]	; (4012c0 <ssd1306_set_contrast+0x24>)
  4012b2:	4798      	blx	r3
	return contrast;
  4012b4:	79fb      	ldrb	r3, [r7, #7]
}
  4012b6:	4618      	mov	r0, r3
  4012b8:	3708      	adds	r7, #8
  4012ba:	46bd      	mov	sp, r7
  4012bc:	bd80      	pop	{r7, pc}
  4012be:	bf00      	nop
  4012c0:	00401509 	.word	0x00401509

004012c4 <ssd1306_display_invert_disable>:
 *
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
  4012c4:	b580      	push	{r7, lr}
  4012c6:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  4012c8:	20a6      	movs	r0, #166	; 0xa6
  4012ca:	4b02      	ldr	r3, [pc, #8]	; (4012d4 <ssd1306_display_invert_disable+0x10>)
  4012cc:	4798      	blx	r3
}
  4012ce:	bf00      	nop
  4012d0:	bd80      	pop	{r7, pc}
  4012d2:	bf00      	nop
  4012d4:	00401509 	.word	0x00401509

004012d8 <ssd1306_interface_init>:
#define SPI_MOSI_MASK 21
#define SPI_CLK_MASK 22


static void ssd1306_interface_init(void)
{
  4012d8:	b590      	push	{r4, r7, lr}
  4012da:	b083      	sub	sp, #12
  4012dc:	af00      	add	r7, sp, #0
	
	ioport_set_pin_dir(SSD1306_RES_PIN, IOPORT_DIR_OUTPUT);
  4012de:	2101      	movs	r1, #1
  4012e0:	2051      	movs	r0, #81	; 0x51
  4012e2:	4b46      	ldr	r3, [pc, #280]	; (4013fc <ssd1306_interface_init+0x124>)
  4012e4:	4798      	blx	r3
	ioport_set_pin_dir(SSD1306_DC_PIN, IOPORT_DIR_OUTPUT);
  4012e6:	2101      	movs	r1, #1
  4012e8:	2023      	movs	r0, #35	; 0x23
  4012ea:	4b44      	ldr	r3, [pc, #272]	; (4013fc <ssd1306_interface_init+0x124>)
  4012ec:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_RES_PIN, IOPORT_MODE_PULLUP);
  4012ee:	2108      	movs	r1, #8
  4012f0:	2051      	movs	r0, #81	; 0x51
  4012f2:	4b43      	ldr	r3, [pc, #268]	; (401400 <ssd1306_interface_init+0x128>)
  4012f4:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_DC_PIN, IOPORT_MODE_PULLUP);
  4012f6:	2108      	movs	r1, #8
  4012f8:	2023      	movs	r0, #35	; 0x23
  4012fa:	4b41      	ldr	r3, [pc, #260]	; (401400 <ssd1306_interface_init+0x128>)
  4012fc:	4798      	blx	r3
	ioport_enable_pin(SSD1306_DC_PIN);
  4012fe:	2023      	movs	r0, #35	; 0x23
  401300:	4b40      	ldr	r3, [pc, #256]	; (401404 <ssd1306_interface_init+0x12c>)
  401302:	4798      	blx	r3
	ioport_enable_pin(SSD1306_RES_PIN);
  401304:	2051      	movs	r0, #81	; 0x51
  401306:	4b3f      	ldr	r3, [pc, #252]	; (401404 <ssd1306_interface_init+0x12c>)
  401308:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  40130a:	2101      	movs	r1, #1
  40130c:	2023      	movs	r0, #35	; 0x23
  40130e:	4b3e      	ldr	r3, [pc, #248]	; (401408 <ssd1306_interface_init+0x130>)
  401310:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  401312:	2101      	movs	r1, #1
  401314:	2051      	movs	r0, #81	; 0x51
  401316:	4b3c      	ldr	r3, [pc, #240]	; (401408 <ssd1306_interface_init+0x130>)
  401318:	4798      	blx	r3
	
	
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40131a:	2300      	movs	r3, #0
  40131c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401320:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401324:	4839      	ldr	r0, [pc, #228]	; (40140c <ssd1306_interface_init+0x134>)
  401326:	4c3a      	ldr	r4, [pc, #232]	; (401410 <ssd1306_interface_init+0x138>)
  401328:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40132a:	2300      	movs	r3, #0
  40132c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401330:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401334:	4835      	ldr	r0, [pc, #212]	; (40140c <ssd1306_interface_init+0x134>)
  401336:	4c36      	ldr	r4, [pc, #216]	; (401410 <ssd1306_interface_init+0x138>)
  401338:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40133a:	2300      	movs	r3, #0
  40133c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401340:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401344:	4831      	ldr	r0, [pc, #196]	; (40140c <ssd1306_interface_init+0x134>)
  401346:	4c32      	ldr	r4, [pc, #200]	; (401410 <ssd1306_interface_init+0x138>)
  401348:	47a0      	blx	r4
	
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  40134a:	2300      	movs	r3, #0
  40134c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401350:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401354:	482d      	ldr	r0, [pc, #180]	; (40140c <ssd1306_interface_init+0x134>)
  401356:	4c2e      	ldr	r4, [pc, #184]	; (401410 <ssd1306_interface_init+0x138>)
  401358:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40135a:	2300      	movs	r3, #0
  40135c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401360:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401364:	4829      	ldr	r0, [pc, #164]	; (40140c <ssd1306_interface_init+0x134>)
  401366:	4c2a      	ldr	r4, [pc, #168]	; (401410 <ssd1306_interface_init+0x138>)
  401368:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  40136a:	2300      	movs	r3, #0
  40136c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  401370:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401374:	4825      	ldr	r0, [pc, #148]	; (40140c <ssd1306_interface_init+0x134>)
  401376:	4c26      	ldr	r4, [pc, #152]	; (401410 <ssd1306_interface_init+0x138>)
  401378:	47a0      	blx	r4
		
		spi_disable(SPI0);
  40137a:	4826      	ldr	r0, [pc, #152]	; (401414 <ssd1306_interface_init+0x13c>)
  40137c:	4b26      	ldr	r3, [pc, #152]	; (401418 <ssd1306_interface_init+0x140>)
  40137e:	4798      	blx	r3
		spi_reset(SPI0);
  401380:	4824      	ldr	r0, [pc, #144]	; (401414 <ssd1306_interface_init+0x13c>)
  401382:	4b26      	ldr	r3, [pc, #152]	; (40141c <ssd1306_interface_init+0x144>)
  401384:	4798      	blx	r3
		spi_set_master_mode(SPI0);
  401386:	4823      	ldr	r0, [pc, #140]	; (401414 <ssd1306_interface_init+0x13c>)
  401388:	4b25      	ldr	r3, [pc, #148]	; (401420 <ssd1306_interface_init+0x148>)
  40138a:	4798      	blx	r3
		//spi_set_transfer_delay(SPI0, 1, 40, 30);
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  40138c:	2208      	movs	r2, #8
  40138e:	2101      	movs	r1, #1
  401390:	4820      	ldr	r0, [pc, #128]	; (401414 <ssd1306_interface_init+0x13c>)
  401392:	4b24      	ldr	r3, [pc, #144]	; (401424 <ssd1306_interface_init+0x14c>)
  401394:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  401396:	2200      	movs	r2, #0
  401398:	2101      	movs	r1, #1
  40139a:	481e      	ldr	r0, [pc, #120]	; (401414 <ssd1306_interface_init+0x13c>)
  40139c:	4b22      	ldr	r3, [pc, #136]	; (401428 <ssd1306_interface_init+0x150>)
  40139e:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4013a0:	2200      	movs	r2, #0
  4013a2:	2101      	movs	r1, #1
  4013a4:	481b      	ldr	r0, [pc, #108]	; (401414 <ssd1306_interface_init+0x13c>)
  4013a6:	4b21      	ldr	r3, [pc, #132]	; (40142c <ssd1306_interface_init+0x154>)
  4013a8:	4798      	blx	r3
		spi_set_fixed_peripheral_select(SPI0);
  4013aa:	481a      	ldr	r0, [pc, #104]	; (401414 <ssd1306_interface_init+0x13c>)
  4013ac:	4b20      	ldr	r3, [pc, #128]	; (401430 <ssd1306_interface_init+0x158>)
  4013ae:	4798      	blx	r3
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4013b0:	2200      	movs	r2, #0
  4013b2:	2101      	movs	r1, #1
  4013b4:	4817      	ldr	r0, [pc, #92]	; (401414 <ssd1306_interface_init+0x13c>)
  4013b6:	4b1f      	ldr	r3, [pc, #124]	; (401434 <ssd1306_interface_init+0x15c>)
  4013b8:	4798      	blx	r3
		spi_disable_loopback(SPI0);
  4013ba:	4816      	ldr	r0, [pc, #88]	; (401414 <ssd1306_interface_init+0x13c>)
  4013bc:	4b1e      	ldr	r3, [pc, #120]	; (401438 <ssd1306_interface_init+0x160>)
  4013be:	4798      	blx	r3

		spi_disable_mode_fault_detect(SPI0);
  4013c0:	4814      	ldr	r0, [pc, #80]	; (401414 <ssd1306_interface_init+0x13c>)
  4013c2:	4b1e      	ldr	r3, [pc, #120]	; (40143c <ssd1306_interface_init+0x164>)
  4013c4:	4798      	blx	r3
		int div = spi_calc_baudrate_div(1000000, sysclk_get_peripheral_hz());
  4013c6:	4b1e      	ldr	r3, [pc, #120]	; (401440 <ssd1306_interface_init+0x168>)
  4013c8:	4798      	blx	r3
  4013ca:	4603      	mov	r3, r0
  4013cc:	4619      	mov	r1, r3
  4013ce:	481d      	ldr	r0, [pc, #116]	; (401444 <ssd1306_interface_init+0x16c>)
  4013d0:	4b1d      	ldr	r3, [pc, #116]	; (401448 <ssd1306_interface_init+0x170>)
  4013d2:	4798      	blx	r3
  4013d4:	4603      	mov	r3, r0
  4013d6:	607b      	str	r3, [r7, #4]
		spi_set_baudrate_div(SPI0,1, div);
  4013d8:	687b      	ldr	r3, [r7, #4]
  4013da:	b2db      	uxtb	r3, r3
  4013dc:	461a      	mov	r2, r3
  4013de:	2101      	movs	r1, #1
  4013e0:	480c      	ldr	r0, [pc, #48]	; (401414 <ssd1306_interface_init+0x13c>)
  4013e2:	4b1a      	ldr	r3, [pc, #104]	; (40144c <ssd1306_interface_init+0x174>)
  4013e4:	4798      	blx	r3
		spi_enable_clock(SPI0);
  4013e6:	480b      	ldr	r0, [pc, #44]	; (401414 <ssd1306_interface_init+0x13c>)
  4013e8:	4b19      	ldr	r3, [pc, #100]	; (401450 <ssd1306_interface_init+0x178>)
  4013ea:	4798      	blx	r3
		
		spi_enable(SPI0);
  4013ec:	4809      	ldr	r0, [pc, #36]	; (401414 <ssd1306_interface_init+0x13c>)
  4013ee:	4b19      	ldr	r3, [pc, #100]	; (401454 <ssd1306_interface_init+0x17c>)
  4013f0:	4798      	blx	r3
}
  4013f2:	bf00      	nop
  4013f4:	370c      	adds	r7, #12
  4013f6:	46bd      	mov	sp, r7
  4013f8:	bd90      	pop	{r4, r7, pc}
  4013fa:	bf00      	nop
  4013fc:	00401071 	.word	0x00401071
  401400:	00400f55 	.word	0x00400f55
  401404:	00400f09 	.word	0x00400f09
  401408:	004010f9 	.word	0x004010f9
  40140c:	400e1400 	.word	0x400e1400
  401410:	004020f1 	.word	0x004020f1
  401414:	40008000 	.word	0x40008000
  401418:	00401199 	.word	0x00401199
  40141c:	00401165 	.word	0x00401165
  401420:	004011b3 	.word	0x004011b3
  401424:	00400559 	.word	0x00400559
  401428:	004004b9 	.word	0x004004b9
  40142c:	00400509 	.word	0x00400509
  401430:	004011d3 	.word	0x004011d3
  401434:	004005ff 	.word	0x004005ff
  401438:	00401213 	.word	0x00401213
  40143c:	004011f3 	.word	0x004011f3
  401440:	00400ef5 	.word	0x00400ef5
  401444:	000f4240 	.word	0x000f4240
  401448:	00400649 	.word	0x00400649
  40144c:	00400685 	.word	0x00400685
  401450:	004003c9 	.word	0x004003c9
  401454:	0040117f 	.word	0x0040117f

00401458 <ssd1306_init>:
 a
 a
 a
 */
void ssd1306_init(void)
{
  401458:	b580      	push	{r7, lr}
  40145a:	af00      	add	r7, sp, #0
	// Initialize delay routine
	delay_init();

	// Initialize the interface
	ssd1306_interface_init();
  40145c:	4b23      	ldr	r3, [pc, #140]	; (4014ec <ssd1306_init+0x94>)
  40145e:	4798      	blx	r3

	// Do a hard reset of the OLED display controller
	ssd1306_hard_reset();
  401460:	4b23      	ldr	r3, [pc, #140]	; (4014f0 <ssd1306_init+0x98>)
  401462:	4798      	blx	r3

	// Set the reset pin to the default state
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  401464:	2101      	movs	r1, #1
  401466:	2051      	movs	r0, #81	; 0x51
  401468:	4b22      	ldr	r3, [pc, #136]	; (4014f4 <ssd1306_init+0x9c>)
  40146a:	4798      	blx	r3
	
	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  40146c:	20a8      	movs	r0, #168	; 0xa8
  40146e:	4b22      	ldr	r3, [pc, #136]	; (4014f8 <ssd1306_init+0xa0>)
  401470:	4798      	blx	r3
	ssd1306_write_command(0x1F);
  401472:	201f      	movs	r0, #31
  401474:	4b20      	ldr	r3, [pc, #128]	; (4014f8 <ssd1306_init+0xa0>)
  401476:	4798      	blx	r3

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  401478:	20d3      	movs	r0, #211	; 0xd3
  40147a:	4b1f      	ldr	r3, [pc, #124]	; (4014f8 <ssd1306_init+0xa0>)
  40147c:	4798      	blx	r3
	ssd1306_write_command(0x00);
  40147e:	2000      	movs	r0, #0
  401480:	4b1d      	ldr	r3, [pc, #116]	; (4014f8 <ssd1306_init+0xa0>)
  401482:	4798      	blx	r3

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  401484:	2040      	movs	r0, #64	; 0x40
  401486:	4b1c      	ldr	r3, [pc, #112]	; (4014f8 <ssd1306_init+0xa0>)
  401488:	4798      	blx	r3

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  40148a:	20a1      	movs	r0, #161	; 0xa1
  40148c:	4b1a      	ldr	r3, [pc, #104]	; (4014f8 <ssd1306_init+0xa0>)
  40148e:	4798      	blx	r3

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  401490:	20c8      	movs	r0, #200	; 0xc8
  401492:	4b19      	ldr	r3, [pc, #100]	; (4014f8 <ssd1306_init+0xa0>)
  401494:	4798      	blx	r3

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  401496:	20da      	movs	r0, #218	; 0xda
  401498:	4b17      	ldr	r3, [pc, #92]	; (4014f8 <ssd1306_init+0xa0>)
  40149a:	4798      	blx	r3
	ssd1306_write_command(0x02);
  40149c:	2002      	movs	r0, #2
  40149e:	4b16      	ldr	r3, [pc, #88]	; (4014f8 <ssd1306_init+0xa0>)
  4014a0:	4798      	blx	r3

	ssd1306_set_contrast(0x8F);
  4014a2:	208f      	movs	r0, #143	; 0x8f
  4014a4:	4b15      	ldr	r3, [pc, #84]	; (4014fc <ssd1306_init+0xa4>)
  4014a6:	4798      	blx	r3

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  4014a8:	20a4      	movs	r0, #164	; 0xa4
  4014aa:	4b13      	ldr	r3, [pc, #76]	; (4014f8 <ssd1306_init+0xa0>)
  4014ac:	4798      	blx	r3

	ssd1306_display_invert_disable();
  4014ae:	4b14      	ldr	r3, [pc, #80]	; (401500 <ssd1306_init+0xa8>)
  4014b0:	4798      	blx	r3

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  4014b2:	20d5      	movs	r0, #213	; 0xd5
  4014b4:	4b10      	ldr	r3, [pc, #64]	; (4014f8 <ssd1306_init+0xa0>)
  4014b6:	4798      	blx	r3
	ssd1306_write_command(0x80);
  4014b8:	2080      	movs	r0, #128	; 0x80
  4014ba:	4b0f      	ldr	r3, [pc, #60]	; (4014f8 <ssd1306_init+0xa0>)
  4014bc:	4798      	blx	r3

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  4014be:	208d      	movs	r0, #141	; 0x8d
  4014c0:	4b0d      	ldr	r3, [pc, #52]	; (4014f8 <ssd1306_init+0xa0>)
  4014c2:	4798      	blx	r3
	ssd1306_write_command(0x14);
  4014c4:	2014      	movs	r0, #20
  4014c6:	4b0c      	ldr	r3, [pc, #48]	; (4014f8 <ssd1306_init+0xa0>)
  4014c8:	4798      	blx	r3

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  4014ca:	20db      	movs	r0, #219	; 0xdb
  4014cc:	4b0a      	ldr	r3, [pc, #40]	; (4014f8 <ssd1306_init+0xa0>)
  4014ce:	4798      	blx	r3
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  4014d0:	2040      	movs	r0, #64	; 0x40
  4014d2:	4b09      	ldr	r3, [pc, #36]	; (4014f8 <ssd1306_init+0xa0>)
  4014d4:	4798      	blx	r3

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  4014d6:	20d9      	movs	r0, #217	; 0xd9
  4014d8:	4b07      	ldr	r3, [pc, #28]	; (4014f8 <ssd1306_init+0xa0>)
  4014da:	4798      	blx	r3
	ssd1306_write_command(0xF1);
  4014dc:	20f1      	movs	r0, #241	; 0xf1
  4014de:	4b06      	ldr	r3, [pc, #24]	; (4014f8 <ssd1306_init+0xa0>)
  4014e0:	4798      	blx	r3

	
	ssd1306_display_on();
  4014e2:	4b08      	ldr	r3, [pc, #32]	; (401504 <ssd1306_init+0xac>)
  4014e4:	4798      	blx	r3
}
  4014e6:	bf00      	nop
  4014e8:	bd80      	pop	{r7, pc}
  4014ea:	bf00      	nop
  4014ec:	004012d9 	.word	0x004012d9
  4014f0:	00401235 	.word	0x00401235
  4014f4:	004010f9 	.word	0x004010f9
  4014f8:	00401509 	.word	0x00401509
  4014fc:	0040129d 	.word	0x0040129d
  401500:	004012c5 	.word	0x004012c5
  401504:	00401289 	.word	0x00401289

00401508 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  401508:	b5f0      	push	{r4, r5, r6, r7, lr}
  40150a:	b083      	sub	sp, #12
  40150c:	af00      	add	r7, sp, #0
  40150e:	4603      	mov	r3, r0
  401510:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, false);
  401512:	2100      	movs	r1, #0
  401514:	2023      	movs	r0, #35	; 0x23
  401516:	4b1c      	ldr	r3, [pc, #112]	; (401588 <ssd1306_write_command+0x80>)
  401518:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  40151a:	2101      	movs	r1, #1
  40151c:	481b      	ldr	r0, [pc, #108]	; (40158c <ssd1306_write_command+0x84>)
  40151e:	4b1c      	ldr	r3, [pc, #112]	; (401590 <ssd1306_write_command+0x88>)
  401520:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  401522:	79fb      	ldrb	r3, [r7, #7]
  401524:	b299      	uxth	r1, r3
  401526:	2301      	movs	r3, #1
  401528:	2201      	movs	r2, #1
  40152a:	4818      	ldr	r0, [pc, #96]	; (40158c <ssd1306_write_command+0x84>)
  40152c:	4c19      	ldr	r4, [pc, #100]	; (401594 <ssd1306_write_command+0x8c>)
  40152e:	47a0      	blx	r4
	delay_us(10);
  401530:	4b19      	ldr	r3, [pc, #100]	; (401598 <ssd1306_write_command+0x90>)
  401532:	4798      	blx	r3
  401534:	4603      	mov	r3, r0
  401536:	4619      	mov	r1, r3
  401538:	f04f 0200 	mov.w	r2, #0
  40153c:	460b      	mov	r3, r1
  40153e:	4614      	mov	r4, r2
  401540:	00a6      	lsls	r6, r4, #2
  401542:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  401546:	009d      	lsls	r5, r3, #2
  401548:	462b      	mov	r3, r5
  40154a:	4634      	mov	r4, r6
  40154c:	185b      	adds	r3, r3, r1
  40154e:	eb44 0402 	adc.w	r4, r4, r2
  401552:	18db      	adds	r3, r3, r3
  401554:	eb44 0404 	adc.w	r4, r4, r4
  401558:	4619      	mov	r1, r3
  40155a:	4622      	mov	r2, r4
  40155c:	4b0f      	ldr	r3, [pc, #60]	; (40159c <ssd1306_write_command+0x94>)
  40155e:	f04f 0400 	mov.w	r4, #0
  401562:	18cd      	adds	r5, r1, r3
  401564:	eb42 0604 	adc.w	r6, r2, r4
  401568:	4628      	mov	r0, r5
  40156a:	4631      	mov	r1, r6
  40156c:	4c0c      	ldr	r4, [pc, #48]	; (4015a0 <ssd1306_write_command+0x98>)
  40156e:	4a0d      	ldr	r2, [pc, #52]	; (4015a4 <ssd1306_write_command+0x9c>)
  401570:	f04f 0300 	mov.w	r3, #0
  401574:	47a0      	blx	r4
  401576:	4603      	mov	r3, r0
  401578:	460c      	mov	r4, r1
  40157a:	4618      	mov	r0, r3
  40157c:	4b0a      	ldr	r3, [pc, #40]	; (4015a8 <ssd1306_write_command+0xa0>)
  40157e:	4798      	blx	r3
}
  401580:	bf00      	nop
  401582:	370c      	adds	r7, #12
  401584:	46bd      	mov	sp, r7
  401586:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401588:	004010f9 	.word	0x004010f9
  40158c:	40008000 	.word	0x40008000
  401590:	00400405 	.word	0x00400405
  401594:	00400439 	.word	0x00400439
  401598:	00400ee1 	.word	0x00400ee1
  40159c:	005a83df 	.word	0x005a83df
  4015a0:	004039f9 	.word	0x004039f9
  4015a4:	005a83e0 	.word	0x005a83e0
  4015a8:	20400001 	.word	0x20400001

004015ac <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4015ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  4015ae:	b083      	sub	sp, #12
  4015b0:	af00      	add	r7, sp, #0
  4015b2:	4603      	mov	r3, r0
  4015b4:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  4015b6:	2101      	movs	r1, #1
  4015b8:	2023      	movs	r0, #35	; 0x23
  4015ba:	4b1c      	ldr	r3, [pc, #112]	; (40162c <ssd1306_write_data+0x80>)
  4015bc:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4015be:	2101      	movs	r1, #1
  4015c0:	481b      	ldr	r0, [pc, #108]	; (401630 <ssd1306_write_data+0x84>)
  4015c2:	4b1c      	ldr	r3, [pc, #112]	; (401634 <ssd1306_write_data+0x88>)
  4015c4:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  4015c6:	79fb      	ldrb	r3, [r7, #7]
  4015c8:	b299      	uxth	r1, r3
  4015ca:	2301      	movs	r3, #1
  4015cc:	2201      	movs	r2, #1
  4015ce:	4818      	ldr	r0, [pc, #96]	; (401630 <ssd1306_write_data+0x84>)
  4015d0:	4c19      	ldr	r4, [pc, #100]	; (401638 <ssd1306_write_data+0x8c>)
  4015d2:	47a0      	blx	r4
	delay_us(10);
  4015d4:	4b19      	ldr	r3, [pc, #100]	; (40163c <ssd1306_write_data+0x90>)
  4015d6:	4798      	blx	r3
  4015d8:	4603      	mov	r3, r0
  4015da:	4619      	mov	r1, r3
  4015dc:	f04f 0200 	mov.w	r2, #0
  4015e0:	460b      	mov	r3, r1
  4015e2:	4614      	mov	r4, r2
  4015e4:	00a6      	lsls	r6, r4, #2
  4015e6:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  4015ea:	009d      	lsls	r5, r3, #2
  4015ec:	462b      	mov	r3, r5
  4015ee:	4634      	mov	r4, r6
  4015f0:	185b      	adds	r3, r3, r1
  4015f2:	eb44 0402 	adc.w	r4, r4, r2
  4015f6:	18db      	adds	r3, r3, r3
  4015f8:	eb44 0404 	adc.w	r4, r4, r4
  4015fc:	4619      	mov	r1, r3
  4015fe:	4622      	mov	r2, r4
  401600:	4b0f      	ldr	r3, [pc, #60]	; (401640 <ssd1306_write_data+0x94>)
  401602:	f04f 0400 	mov.w	r4, #0
  401606:	18cd      	adds	r5, r1, r3
  401608:	eb42 0604 	adc.w	r6, r2, r4
  40160c:	4628      	mov	r0, r5
  40160e:	4631      	mov	r1, r6
  401610:	4c0c      	ldr	r4, [pc, #48]	; (401644 <ssd1306_write_data+0x98>)
  401612:	4a0d      	ldr	r2, [pc, #52]	; (401648 <ssd1306_write_data+0x9c>)
  401614:	f04f 0300 	mov.w	r3, #0
  401618:	47a0      	blx	r4
  40161a:	4603      	mov	r3, r0
  40161c:	460c      	mov	r4, r1
  40161e:	4618      	mov	r0, r3
  401620:	4b0a      	ldr	r3, [pc, #40]	; (40164c <ssd1306_write_data+0xa0>)
  401622:	4798      	blx	r3
}
  401624:	bf00      	nop
  401626:	370c      	adds	r7, #12
  401628:	46bd      	mov	sp, r7
  40162a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40162c:	004010f9 	.word	0x004010f9
  401630:	40008000 	.word	0x40008000
  401634:	00400405 	.word	0x00400405
  401638:	00400439 	.word	0x00400439
  40163c:	00400ee1 	.word	0x00400ee1
  401640:	005a83df 	.word	0x005a83df
  401644:	004039f9 	.word	0x004039f9
  401648:	005a83e0 	.word	0x005a83e0
  40164c:	20400001 	.word	0x20400001

00401650 <osc_enable>:
{
  401650:	b580      	push	{r7, lr}
  401652:	b082      	sub	sp, #8
  401654:	af00      	add	r7, sp, #0
  401656:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401658:	687b      	ldr	r3, [r7, #4]
  40165a:	2b07      	cmp	r3, #7
  40165c:	d831      	bhi.n	4016c2 <osc_enable+0x72>
  40165e:	a201      	add	r2, pc, #4	; (adr r2, 401664 <osc_enable+0x14>)
  401660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401664:	004016c1 	.word	0x004016c1
  401668:	00401685 	.word	0x00401685
  40166c:	0040168d 	.word	0x0040168d
  401670:	00401695 	.word	0x00401695
  401674:	0040169d 	.word	0x0040169d
  401678:	004016a5 	.word	0x004016a5
  40167c:	004016ad 	.word	0x004016ad
  401680:	004016b7 	.word	0x004016b7
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401684:	2000      	movs	r0, #0
  401686:	4b11      	ldr	r3, [pc, #68]	; (4016cc <osc_enable+0x7c>)
  401688:	4798      	blx	r3
		break;
  40168a:	e01a      	b.n	4016c2 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  40168c:	2001      	movs	r0, #1
  40168e:	4b0f      	ldr	r3, [pc, #60]	; (4016cc <osc_enable+0x7c>)
  401690:	4798      	blx	r3
		break;
  401692:	e016      	b.n	4016c2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401694:	2000      	movs	r0, #0
  401696:	4b0e      	ldr	r3, [pc, #56]	; (4016d0 <osc_enable+0x80>)
  401698:	4798      	blx	r3
		break;
  40169a:	e012      	b.n	4016c2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  40169c:	2010      	movs	r0, #16
  40169e:	4b0c      	ldr	r3, [pc, #48]	; (4016d0 <osc_enable+0x80>)
  4016a0:	4798      	blx	r3
		break;
  4016a2:	e00e      	b.n	4016c2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4016a4:	2020      	movs	r0, #32
  4016a6:	4b0a      	ldr	r3, [pc, #40]	; (4016d0 <osc_enable+0x80>)
  4016a8:	4798      	blx	r3
		break;
  4016aa:	e00a      	b.n	4016c2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4016ac:	213e      	movs	r1, #62	; 0x3e
  4016ae:	2000      	movs	r0, #0
  4016b0:	4b08      	ldr	r3, [pc, #32]	; (4016d4 <osc_enable+0x84>)
  4016b2:	4798      	blx	r3
		break;
  4016b4:	e005      	b.n	4016c2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4016b6:	213e      	movs	r1, #62	; 0x3e
  4016b8:	2001      	movs	r0, #1
  4016ba:	4b06      	ldr	r3, [pc, #24]	; (4016d4 <osc_enable+0x84>)
  4016bc:	4798      	blx	r3
		break;
  4016be:	e000      	b.n	4016c2 <osc_enable+0x72>
		break;
  4016c0:	bf00      	nop
}
  4016c2:	bf00      	nop
  4016c4:	3708      	adds	r7, #8
  4016c6:	46bd      	mov	sp, r7
  4016c8:	bd80      	pop	{r7, pc}
  4016ca:	bf00      	nop
  4016cc:	00402585 	.word	0x00402585
  4016d0:	004025f1 	.word	0x004025f1
  4016d4:	00402661 	.word	0x00402661

004016d8 <osc_is_ready>:
{
  4016d8:	b580      	push	{r7, lr}
  4016da:	b082      	sub	sp, #8
  4016dc:	af00      	add	r7, sp, #0
  4016de:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4016e0:	687b      	ldr	r3, [r7, #4]
  4016e2:	2b07      	cmp	r3, #7
  4016e4:	d826      	bhi.n	401734 <osc_is_ready+0x5c>
  4016e6:	a201      	add	r2, pc, #4	; (adr r2, 4016ec <osc_is_ready+0x14>)
  4016e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4016ec:	0040170d 	.word	0x0040170d
  4016f0:	00401711 	.word	0x00401711
  4016f4:	00401711 	.word	0x00401711
  4016f8:	00401723 	.word	0x00401723
  4016fc:	00401723 	.word	0x00401723
  401700:	00401723 	.word	0x00401723
  401704:	00401723 	.word	0x00401723
  401708:	00401723 	.word	0x00401723
		return 1;
  40170c:	2301      	movs	r3, #1
  40170e:	e012      	b.n	401736 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  401710:	4b0b      	ldr	r3, [pc, #44]	; (401740 <osc_is_ready+0x68>)
  401712:	4798      	blx	r3
  401714:	4603      	mov	r3, r0
  401716:	2b00      	cmp	r3, #0
  401718:	bf14      	ite	ne
  40171a:	2301      	movne	r3, #1
  40171c:	2300      	moveq	r3, #0
  40171e:	b2db      	uxtb	r3, r3
  401720:	e009      	b.n	401736 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  401722:	4b08      	ldr	r3, [pc, #32]	; (401744 <osc_is_ready+0x6c>)
  401724:	4798      	blx	r3
  401726:	4603      	mov	r3, r0
  401728:	2b00      	cmp	r3, #0
  40172a:	bf14      	ite	ne
  40172c:	2301      	movne	r3, #1
  40172e:	2300      	moveq	r3, #0
  401730:	b2db      	uxtb	r3, r3
  401732:	e000      	b.n	401736 <osc_is_ready+0x5e>
	return 0;
  401734:	2300      	movs	r3, #0
}
  401736:	4618      	mov	r0, r3
  401738:	3708      	adds	r7, #8
  40173a:	46bd      	mov	sp, r7
  40173c:	bd80      	pop	{r7, pc}
  40173e:	bf00      	nop
  401740:	004025bd 	.word	0x004025bd
  401744:	004026d9 	.word	0x004026d9

00401748 <osc_get_rate>:
{
  401748:	b480      	push	{r7}
  40174a:	b083      	sub	sp, #12
  40174c:	af00      	add	r7, sp, #0
  40174e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401750:	687b      	ldr	r3, [r7, #4]
  401752:	2b07      	cmp	r3, #7
  401754:	d825      	bhi.n	4017a2 <osc_get_rate+0x5a>
  401756:	a201      	add	r2, pc, #4	; (adr r2, 40175c <osc_get_rate+0x14>)
  401758:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40175c:	0040177d 	.word	0x0040177d
  401760:	00401783 	.word	0x00401783
  401764:	00401789 	.word	0x00401789
  401768:	0040178f 	.word	0x0040178f
  40176c:	00401793 	.word	0x00401793
  401770:	00401797 	.word	0x00401797
  401774:	0040179b 	.word	0x0040179b
  401778:	0040179f 	.word	0x0040179f
		return OSC_SLCK_32K_RC_HZ;
  40177c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401780:	e010      	b.n	4017a4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401782:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401786:	e00d      	b.n	4017a4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401788:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40178c:	e00a      	b.n	4017a4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40178e:	4b08      	ldr	r3, [pc, #32]	; (4017b0 <osc_get_rate+0x68>)
  401790:	e008      	b.n	4017a4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401792:	4b08      	ldr	r3, [pc, #32]	; (4017b4 <osc_get_rate+0x6c>)
  401794:	e006      	b.n	4017a4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401796:	4b08      	ldr	r3, [pc, #32]	; (4017b8 <osc_get_rate+0x70>)
  401798:	e004      	b.n	4017a4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40179a:	4b07      	ldr	r3, [pc, #28]	; (4017b8 <osc_get_rate+0x70>)
  40179c:	e002      	b.n	4017a4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40179e:	4b06      	ldr	r3, [pc, #24]	; (4017b8 <osc_get_rate+0x70>)
  4017a0:	e000      	b.n	4017a4 <osc_get_rate+0x5c>
	return 0;
  4017a2:	2300      	movs	r3, #0
}
  4017a4:	4618      	mov	r0, r3
  4017a6:	370c      	adds	r7, #12
  4017a8:	46bd      	mov	sp, r7
  4017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017ae:	4770      	bx	lr
  4017b0:	003d0900 	.word	0x003d0900
  4017b4:	007a1200 	.word	0x007a1200
  4017b8:	00b71b00 	.word	0x00b71b00

004017bc <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4017bc:	b580      	push	{r7, lr}
  4017be:	b082      	sub	sp, #8
  4017c0:	af00      	add	r7, sp, #0
  4017c2:	4603      	mov	r3, r0
  4017c4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4017c6:	bf00      	nop
  4017c8:	79fb      	ldrb	r3, [r7, #7]
  4017ca:	4618      	mov	r0, r3
  4017cc:	4b05      	ldr	r3, [pc, #20]	; (4017e4 <osc_wait_ready+0x28>)
  4017ce:	4798      	blx	r3
  4017d0:	4603      	mov	r3, r0
  4017d2:	f083 0301 	eor.w	r3, r3, #1
  4017d6:	b2db      	uxtb	r3, r3
  4017d8:	2b00      	cmp	r3, #0
  4017da:	d1f5      	bne.n	4017c8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4017dc:	bf00      	nop
  4017de:	3708      	adds	r7, #8
  4017e0:	46bd      	mov	sp, r7
  4017e2:	bd80      	pop	{r7, pc}
  4017e4:	004016d9 	.word	0x004016d9

004017e8 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4017e8:	b580      	push	{r7, lr}
  4017ea:	b086      	sub	sp, #24
  4017ec:	af00      	add	r7, sp, #0
  4017ee:	60f8      	str	r0, [r7, #12]
  4017f0:	607a      	str	r2, [r7, #4]
  4017f2:	603b      	str	r3, [r7, #0]
  4017f4:	460b      	mov	r3, r1
  4017f6:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  4017f8:	687b      	ldr	r3, [r7, #4]
  4017fa:	2b00      	cmp	r3, #0
  4017fc:	d107      	bne.n	40180e <pll_config_init+0x26>
  4017fe:	683b      	ldr	r3, [r7, #0]
  401800:	2b00      	cmp	r3, #0
  401802:	d104      	bne.n	40180e <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  401804:	68fb      	ldr	r3, [r7, #12]
  401806:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  40180a:	601a      	str	r2, [r3, #0]
  40180c:	e019      	b.n	401842 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40180e:	7afb      	ldrb	r3, [r7, #11]
  401810:	4618      	mov	r0, r3
  401812:	4b0e      	ldr	r3, [pc, #56]	; (40184c <pll_config_init+0x64>)
  401814:	4798      	blx	r3
  401816:	4602      	mov	r2, r0
  401818:	687b      	ldr	r3, [r7, #4]
  40181a:	fbb2 f3f3 	udiv	r3, r2, r3
  40181e:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  401820:	697b      	ldr	r3, [r7, #20]
  401822:	683a      	ldr	r2, [r7, #0]
  401824:	fb02 f303 	mul.w	r3, r2, r3
  401828:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40182a:	683b      	ldr	r3, [r7, #0]
  40182c:	3b01      	subs	r3, #1
  40182e:	041a      	lsls	r2, r3, #16
  401830:	4b07      	ldr	r3, [pc, #28]	; (401850 <pll_config_init+0x68>)
  401832:	4013      	ands	r3, r2
  401834:	687a      	ldr	r2, [r7, #4]
  401836:	b2d2      	uxtb	r2, r2
  401838:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40183a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40183e:	68fb      	ldr	r3, [r7, #12]
  401840:	601a      	str	r2, [r3, #0]
	}
}
  401842:	bf00      	nop
  401844:	3718      	adds	r7, #24
  401846:	46bd      	mov	sp, r7
  401848:	bd80      	pop	{r7, pc}
  40184a:	bf00      	nop
  40184c:	00401749 	.word	0x00401749
  401850:	07ff0000 	.word	0x07ff0000

00401854 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401854:	b580      	push	{r7, lr}
  401856:	b082      	sub	sp, #8
  401858:	af00      	add	r7, sp, #0
  40185a:	6078      	str	r0, [r7, #4]
  40185c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40185e:	683b      	ldr	r3, [r7, #0]
  401860:	2b00      	cmp	r3, #0
  401862:	d108      	bne.n	401876 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401864:	4b09      	ldr	r3, [pc, #36]	; (40188c <pll_enable+0x38>)
  401866:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401868:	4a09      	ldr	r2, [pc, #36]	; (401890 <pll_enable+0x3c>)
  40186a:	687b      	ldr	r3, [r7, #4]
  40186c:	681b      	ldr	r3, [r3, #0]
  40186e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401872:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  401874:	e005      	b.n	401882 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  401876:	4a06      	ldr	r2, [pc, #24]	; (401890 <pll_enable+0x3c>)
  401878:	687b      	ldr	r3, [r7, #4]
  40187a:	681b      	ldr	r3, [r3, #0]
  40187c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401880:	61d3      	str	r3, [r2, #28]
}
  401882:	bf00      	nop
  401884:	3708      	adds	r7, #8
  401886:	46bd      	mov	sp, r7
  401888:	bd80      	pop	{r7, pc}
  40188a:	bf00      	nop
  40188c:	004026f5 	.word	0x004026f5
  401890:	400e0600 	.word	0x400e0600

00401894 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401894:	b580      	push	{r7, lr}
  401896:	b082      	sub	sp, #8
  401898:	af00      	add	r7, sp, #0
  40189a:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40189c:	687b      	ldr	r3, [r7, #4]
  40189e:	2b00      	cmp	r3, #0
  4018a0:	d103      	bne.n	4018aa <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4018a2:	4b05      	ldr	r3, [pc, #20]	; (4018b8 <pll_is_locked+0x24>)
  4018a4:	4798      	blx	r3
  4018a6:	4603      	mov	r3, r0
  4018a8:	e002      	b.n	4018b0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4018aa:	4b04      	ldr	r3, [pc, #16]	; (4018bc <pll_is_locked+0x28>)
  4018ac:	4798      	blx	r3
  4018ae:	4603      	mov	r3, r0
	}
}
  4018b0:	4618      	mov	r0, r3
  4018b2:	3708      	adds	r7, #8
  4018b4:	46bd      	mov	sp, r7
  4018b6:	bd80      	pop	{r7, pc}
  4018b8:	00402711 	.word	0x00402711
  4018bc:	0040272d 	.word	0x0040272d

004018c0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4018c0:	b580      	push	{r7, lr}
  4018c2:	b082      	sub	sp, #8
  4018c4:	af00      	add	r7, sp, #0
  4018c6:	4603      	mov	r3, r0
  4018c8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4018ca:	79fb      	ldrb	r3, [r7, #7]
  4018cc:	3b03      	subs	r3, #3
  4018ce:	2b04      	cmp	r3, #4
  4018d0:	d808      	bhi.n	4018e4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4018d2:	79fb      	ldrb	r3, [r7, #7]
  4018d4:	4618      	mov	r0, r3
  4018d6:	4b06      	ldr	r3, [pc, #24]	; (4018f0 <pll_enable_source+0x30>)
  4018d8:	4798      	blx	r3
		osc_wait_ready(e_src);
  4018da:	79fb      	ldrb	r3, [r7, #7]
  4018dc:	4618      	mov	r0, r3
  4018de:	4b05      	ldr	r3, [pc, #20]	; (4018f4 <pll_enable_source+0x34>)
  4018e0:	4798      	blx	r3
		break;
  4018e2:	e000      	b.n	4018e6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4018e4:	bf00      	nop
	}
}
  4018e6:	bf00      	nop
  4018e8:	3708      	adds	r7, #8
  4018ea:	46bd      	mov	sp, r7
  4018ec:	bd80      	pop	{r7, pc}
  4018ee:	bf00      	nop
  4018f0:	00401651 	.word	0x00401651
  4018f4:	004017bd 	.word	0x004017bd

004018f8 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4018f8:	b580      	push	{r7, lr}
  4018fa:	b082      	sub	sp, #8
  4018fc:	af00      	add	r7, sp, #0
  4018fe:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401900:	bf00      	nop
  401902:	6878      	ldr	r0, [r7, #4]
  401904:	4b04      	ldr	r3, [pc, #16]	; (401918 <pll_wait_for_lock+0x20>)
  401906:	4798      	blx	r3
  401908:	4603      	mov	r3, r0
  40190a:	2b00      	cmp	r3, #0
  40190c:	d0f9      	beq.n	401902 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40190e:	2300      	movs	r3, #0
}
  401910:	4618      	mov	r0, r3
  401912:	3708      	adds	r7, #8
  401914:	46bd      	mov	sp, r7
  401916:	bd80      	pop	{r7, pc}
  401918:	00401895 	.word	0x00401895

0040191c <sysclk_get_main_hz>:
{
  40191c:	b580      	push	{r7, lr}
  40191e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401920:	2006      	movs	r0, #6
  401922:	4b05      	ldr	r3, [pc, #20]	; (401938 <sysclk_get_main_hz+0x1c>)
  401924:	4798      	blx	r3
  401926:	4602      	mov	r2, r0
  401928:	4613      	mov	r3, r2
  40192a:	009b      	lsls	r3, r3, #2
  40192c:	4413      	add	r3, r2
  40192e:	009a      	lsls	r2, r3, #2
  401930:	4413      	add	r3, r2
}
  401932:	4618      	mov	r0, r3
  401934:	bd80      	pop	{r7, pc}
  401936:	bf00      	nop
  401938:	00401749 	.word	0x00401749

0040193c <sysclk_get_cpu_hz>:
{
  40193c:	b580      	push	{r7, lr}
  40193e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401940:	4b02      	ldr	r3, [pc, #8]	; (40194c <sysclk_get_cpu_hz+0x10>)
  401942:	4798      	blx	r3
  401944:	4603      	mov	r3, r0
}
  401946:	4618      	mov	r0, r3
  401948:	bd80      	pop	{r7, pc}
  40194a:	bf00      	nop
  40194c:	0040191d 	.word	0x0040191d

00401950 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401950:	b590      	push	{r4, r7, lr}
  401952:	b083      	sub	sp, #12
  401954:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401956:	4813      	ldr	r0, [pc, #76]	; (4019a4 <sysclk_init+0x54>)
  401958:	4b13      	ldr	r3, [pc, #76]	; (4019a8 <sysclk_init+0x58>)
  40195a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  40195c:	2006      	movs	r0, #6
  40195e:	4b13      	ldr	r3, [pc, #76]	; (4019ac <sysclk_init+0x5c>)
  401960:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401962:	1d38      	adds	r0, r7, #4
  401964:	2319      	movs	r3, #25
  401966:	2201      	movs	r2, #1
  401968:	2106      	movs	r1, #6
  40196a:	4c11      	ldr	r4, [pc, #68]	; (4019b0 <sysclk_init+0x60>)
  40196c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  40196e:	1d3b      	adds	r3, r7, #4
  401970:	2100      	movs	r1, #0
  401972:	4618      	mov	r0, r3
  401974:	4b0f      	ldr	r3, [pc, #60]	; (4019b4 <sysclk_init+0x64>)
  401976:	4798      	blx	r3
		pll_wait_for_lock(0);
  401978:	2000      	movs	r0, #0
  40197a:	4b0f      	ldr	r3, [pc, #60]	; (4019b8 <sysclk_init+0x68>)
  40197c:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40197e:	2002      	movs	r0, #2
  401980:	4b0e      	ldr	r3, [pc, #56]	; (4019bc <sysclk_init+0x6c>)
  401982:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401984:	2000      	movs	r0, #0
  401986:	4b0e      	ldr	r3, [pc, #56]	; (4019c0 <sysclk_init+0x70>)
  401988:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40198a:	4b0e      	ldr	r3, [pc, #56]	; (4019c4 <sysclk_init+0x74>)
  40198c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40198e:	4b0e      	ldr	r3, [pc, #56]	; (4019c8 <sysclk_init+0x78>)
  401990:	4798      	blx	r3
  401992:	4603      	mov	r3, r0
  401994:	4618      	mov	r0, r3
  401996:	4b04      	ldr	r3, [pc, #16]	; (4019a8 <sysclk_init+0x58>)
  401998:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40199a:	bf00      	nop
  40199c:	370c      	adds	r7, #12
  40199e:	46bd      	mov	sp, r7
  4019a0:	bd90      	pop	{r4, r7, pc}
  4019a2:	bf00      	nop
  4019a4:	11e1a300 	.word	0x11e1a300
  4019a8:	00402ebd 	.word	0x00402ebd
  4019ac:	004018c1 	.word	0x004018c1
  4019b0:	004017e9 	.word	0x004017e9
  4019b4:	00401855 	.word	0x00401855
  4019b8:	004018f9 	.word	0x004018f9
  4019bc:	00402485 	.word	0x00402485
  4019c0:	00402501 	.word	0x00402501
  4019c4:	00402d55 	.word	0x00402d55
  4019c8:	0040193d 	.word	0x0040193d

004019cc <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  4019cc:	b480      	push	{r7}
  4019ce:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  4019d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4019d4:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  4019d8:	4b09      	ldr	r3, [pc, #36]	; (401a00 <SCB_EnableICache+0x34>)
  4019da:	2200      	movs	r2, #0
  4019dc:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  4019e0:	4a07      	ldr	r2, [pc, #28]	; (401a00 <SCB_EnableICache+0x34>)
  4019e2:	4b07      	ldr	r3, [pc, #28]	; (401a00 <SCB_EnableICache+0x34>)
  4019e4:	695b      	ldr	r3, [r3, #20]
  4019e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  4019ea:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  4019ec:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4019f0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  4019f4:	bf00      	nop
  4019f6:	46bd      	mov	sp, r7
  4019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019fc:	4770      	bx	lr
  4019fe:	bf00      	nop
  401a00:	e000ed00 	.word	0xe000ed00

00401a04 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  401a04:	b480      	push	{r7}
  401a06:	b08b      	sub	sp, #44	; 0x2c
  401a08:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  401a0a:	4b26      	ldr	r3, [pc, #152]	; (401aa4 <SCB_EnableDCache+0xa0>)
  401a0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  401a10:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  401a12:	69fb      	ldr	r3, [r7, #28]
  401a14:	0b5b      	lsrs	r3, r3, #13
  401a16:	f3c3 030e 	ubfx	r3, r3, #0, #15
  401a1a:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401a1c:	69fb      	ldr	r3, [r7, #28]
  401a1e:	f003 0307 	and.w	r3, r3, #7
  401a22:	3304      	adds	r3, #4
  401a24:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  401a26:	69fb      	ldr	r3, [r7, #28]
  401a28:	08db      	lsrs	r3, r3, #3
  401a2a:	f3c3 0309 	ubfx	r3, r3, #0, #10
  401a2e:	617b      	str	r3, [r7, #20]
  401a30:	697b      	ldr	r3, [r7, #20]
  401a32:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401a34:	68bb      	ldr	r3, [r7, #8]
  401a36:	fab3 f383 	clz	r3, r3
  401a3a:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401a3c:	687b      	ldr	r3, [r7, #4]
  401a3e:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401a40:	f003 031f 	and.w	r3, r3, #31
  401a44:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  401a46:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  401a4a:	697b      	ldr	r3, [r7, #20]
  401a4c:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401a4e:	6a3a      	ldr	r2, [r7, #32]
  401a50:	693b      	ldr	r3, [r7, #16]
  401a52:	fa02 f303 	lsl.w	r3, r2, r3
  401a56:	4619      	mov	r1, r3
  401a58:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401a5a:	69bb      	ldr	r3, [r7, #24]
  401a5c:	fa02 f303 	lsl.w	r3, r2, r3
  401a60:	430b      	orrs	r3, r1
  401a62:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  401a64:	4a0f      	ldr	r2, [pc, #60]	; (401aa4 <SCB_EnableDCache+0xa0>)
  401a66:	68fb      	ldr	r3, [r7, #12]
  401a68:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  401a6c:	6a3b      	ldr	r3, [r7, #32]
  401a6e:	1e5a      	subs	r2, r3, #1
  401a70:	623a      	str	r2, [r7, #32]
  401a72:	2b00      	cmp	r3, #0
  401a74:	d1eb      	bne.n	401a4e <SCB_EnableDCache+0x4a>
        } while(sets--);
  401a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401a78:	1e5a      	subs	r2, r3, #1
  401a7a:	627a      	str	r2, [r7, #36]	; 0x24
  401a7c:	2b00      	cmp	r3, #0
  401a7e:	d1e4      	bne.n	401a4a <SCB_EnableDCache+0x46>
  401a80:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401a84:	4a07      	ldr	r2, [pc, #28]	; (401aa4 <SCB_EnableDCache+0xa0>)
  401a86:	4b07      	ldr	r3, [pc, #28]	; (401aa4 <SCB_EnableDCache+0xa0>)
  401a88:	695b      	ldr	r3, [r3, #20]
  401a8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401a8e:	6153      	str	r3, [r2, #20]
  401a90:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401a94:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  401a98:	bf00      	nop
  401a9a:	372c      	adds	r7, #44	; 0x2c
  401a9c:	46bd      	mov	sp, r7
  401a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401aa2:	4770      	bx	lr
  401aa4:	e000ed00 	.word	0xe000ed00

00401aa8 <sysclk_enable_peripheral_clock>:
{
  401aa8:	b580      	push	{r7, lr}
  401aaa:	b082      	sub	sp, #8
  401aac:	af00      	add	r7, sp, #0
  401aae:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401ab0:	6878      	ldr	r0, [r7, #4]
  401ab2:	4b03      	ldr	r3, [pc, #12]	; (401ac0 <sysclk_enable_peripheral_clock+0x18>)
  401ab4:	4798      	blx	r3
}
  401ab6:	bf00      	nop
  401ab8:	3708      	adds	r7, #8
  401aba:	46bd      	mov	sp, r7
  401abc:	bd80      	pop	{r7, pc}
  401abe:	bf00      	nop
  401ac0:	00402749 	.word	0x00402749

00401ac4 <ioport_init>:
{
  401ac4:	b580      	push	{r7, lr}
  401ac6:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  401ac8:	200a      	movs	r0, #10
  401aca:	4b08      	ldr	r3, [pc, #32]	; (401aec <ioport_init+0x28>)
  401acc:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  401ace:	200b      	movs	r0, #11
  401ad0:	4b06      	ldr	r3, [pc, #24]	; (401aec <ioport_init+0x28>)
  401ad2:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  401ad4:	200c      	movs	r0, #12
  401ad6:	4b05      	ldr	r3, [pc, #20]	; (401aec <ioport_init+0x28>)
  401ad8:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  401ada:	2010      	movs	r0, #16
  401adc:	4b03      	ldr	r3, [pc, #12]	; (401aec <ioport_init+0x28>)
  401ade:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  401ae0:	2011      	movs	r0, #17
  401ae2:	4b02      	ldr	r3, [pc, #8]	; (401aec <ioport_init+0x28>)
  401ae4:	4798      	blx	r3
}
  401ae6:	bf00      	nop
  401ae8:	bd80      	pop	{r7, pc}
  401aea:	bf00      	nop
  401aec:	00401aa9 	.word	0x00401aa9

00401af0 <ioport_set_pin_mode>:
{
  401af0:	b480      	push	{r7}
  401af2:	b08d      	sub	sp, #52	; 0x34
  401af4:	af00      	add	r7, sp, #0
  401af6:	6078      	str	r0, [r7, #4]
  401af8:	6039      	str	r1, [r7, #0]
  401afa:	687b      	ldr	r3, [r7, #4]
  401afc:	62fb      	str	r3, [r7, #44]	; 0x2c
  401afe:	683b      	ldr	r3, [r7, #0]
  401b00:	62bb      	str	r3, [r7, #40]	; 0x28
  401b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401b04:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401b08:	095a      	lsrs	r2, r3, #5
  401b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401b0c:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401b0e:	6a3b      	ldr	r3, [r7, #32]
  401b10:	f003 031f 	and.w	r3, r3, #31
  401b14:	2101      	movs	r1, #1
  401b16:	fa01 f303 	lsl.w	r3, r1, r3
  401b1a:	61fa      	str	r2, [r7, #28]
  401b1c:	61bb      	str	r3, [r7, #24]
  401b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401b20:	617b      	str	r3, [r7, #20]
  401b22:	69fb      	ldr	r3, [r7, #28]
  401b24:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401b26:	693a      	ldr	r2, [r7, #16]
  401b28:	4b37      	ldr	r3, [pc, #220]	; (401c08 <ioport_set_pin_mode+0x118>)
  401b2a:	4413      	add	r3, r2
  401b2c:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
  401b2e:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
  401b30:	697b      	ldr	r3, [r7, #20]
  401b32:	f003 0308 	and.w	r3, r3, #8
  401b36:	2b00      	cmp	r3, #0
  401b38:	d003      	beq.n	401b42 <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  401b3a:	68fb      	ldr	r3, [r7, #12]
  401b3c:	69ba      	ldr	r2, [r7, #24]
  401b3e:	665a      	str	r2, [r3, #100]	; 0x64
  401b40:	e002      	b.n	401b48 <ioport_set_pin_mode+0x58>
		base->PIO_PUDR = mask;
  401b42:	68fb      	ldr	r3, [r7, #12]
  401b44:	69ba      	ldr	r2, [r7, #24]
  401b46:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_PULLDOWN) {
  401b48:	697b      	ldr	r3, [r7, #20]
  401b4a:	f003 0310 	and.w	r3, r3, #16
  401b4e:	2b00      	cmp	r3, #0
  401b50:	d004      	beq.n	401b5c <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  401b52:	68fb      	ldr	r3, [r7, #12]
  401b54:	69ba      	ldr	r2, [r7, #24]
  401b56:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  401b5a:	e003      	b.n	401b64 <ioport_set_pin_mode+0x74>
		base->PIO_PPDDR = mask;
  401b5c:	68fb      	ldr	r3, [r7, #12]
  401b5e:	69ba      	ldr	r2, [r7, #24]
  401b60:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  401b64:	697b      	ldr	r3, [r7, #20]
  401b66:	f003 0320 	and.w	r3, r3, #32
  401b6a:	2b00      	cmp	r3, #0
  401b6c:	d003      	beq.n	401b76 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  401b6e:	68fb      	ldr	r3, [r7, #12]
  401b70:	69ba      	ldr	r2, [r7, #24]
  401b72:	651a      	str	r2, [r3, #80]	; 0x50
  401b74:	e002      	b.n	401b7c <ioport_set_pin_mode+0x8c>
		base->PIO_MDDR = mask;
  401b76:	68fb      	ldr	r3, [r7, #12]
  401b78:	69ba      	ldr	r2, [r7, #24]
  401b7a:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  401b7c:	697b      	ldr	r3, [r7, #20]
  401b7e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  401b82:	2b00      	cmp	r3, #0
  401b84:	d003      	beq.n	401b8e <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  401b86:	68fb      	ldr	r3, [r7, #12]
  401b88:	69ba      	ldr	r2, [r7, #24]
  401b8a:	621a      	str	r2, [r3, #32]
  401b8c:	e002      	b.n	401b94 <ioport_set_pin_mode+0xa4>
		base->PIO_IFDR = mask;
  401b8e:	68fb      	ldr	r3, [r7, #12]
  401b90:	69ba      	ldr	r2, [r7, #24]
  401b92:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
  401b94:	697b      	ldr	r3, [r7, #20]
  401b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401b9a:	2b00      	cmp	r3, #0
  401b9c:	d004      	beq.n	401ba8 <ioport_set_pin_mode+0xb8>
		base->PIO_IFSCER = mask;
  401b9e:	68fb      	ldr	r3, [r7, #12]
  401ba0:	69ba      	ldr	r2, [r7, #24]
  401ba2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401ba6:	e003      	b.n	401bb0 <ioport_set_pin_mode+0xc0>
		base->PIO_IFSCDR = mask;
  401ba8:	68fb      	ldr	r3, [r7, #12]
  401baa:	69ba      	ldr	r2, [r7, #24]
  401bac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
  401bb0:	697b      	ldr	r3, [r7, #20]
  401bb2:	f003 0301 	and.w	r3, r3, #1
  401bb6:	2b00      	cmp	r3, #0
  401bb8:	d006      	beq.n	401bc8 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  401bba:	68fb      	ldr	r3, [r7, #12]
  401bbc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401bbe:	69bb      	ldr	r3, [r7, #24]
  401bc0:	431a      	orrs	r2, r3
  401bc2:	68fb      	ldr	r3, [r7, #12]
  401bc4:	671a      	str	r2, [r3, #112]	; 0x70
  401bc6:	e006      	b.n	401bd6 <ioport_set_pin_mode+0xe6>
		base->PIO_ABCDSR[0] &= ~mask;
  401bc8:	68fb      	ldr	r3, [r7, #12]
  401bca:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401bcc:	69bb      	ldr	r3, [r7, #24]
  401bce:	43db      	mvns	r3, r3
  401bd0:	401a      	ands	r2, r3
  401bd2:	68fb      	ldr	r3, [r7, #12]
  401bd4:	671a      	str	r2, [r3, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  401bd6:	697b      	ldr	r3, [r7, #20]
  401bd8:	f003 0302 	and.w	r3, r3, #2
  401bdc:	2b00      	cmp	r3, #0
  401bde:	d006      	beq.n	401bee <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  401be0:	68fb      	ldr	r3, [r7, #12]
  401be2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401be4:	69bb      	ldr	r3, [r7, #24]
  401be6:	431a      	orrs	r2, r3
  401be8:	68fb      	ldr	r3, [r7, #12]
  401bea:	675a      	str	r2, [r3, #116]	; 0x74
}
  401bec:	e006      	b.n	401bfc <ioport_set_pin_mode+0x10c>
		base->PIO_ABCDSR[1] &= ~mask;
  401bee:	68fb      	ldr	r3, [r7, #12]
  401bf0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401bf2:	69bb      	ldr	r3, [r7, #24]
  401bf4:	43db      	mvns	r3, r3
  401bf6:	401a      	ands	r2, r3
  401bf8:	68fb      	ldr	r3, [r7, #12]
  401bfa:	675a      	str	r2, [r3, #116]	; 0x74
  401bfc:	bf00      	nop
  401bfe:	3734      	adds	r7, #52	; 0x34
  401c00:	46bd      	mov	sp, r7
  401c02:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c06:	4770      	bx	lr
  401c08:	00200707 	.word	0x00200707

00401c0c <ioport_set_pin_dir>:
{
  401c0c:	b480      	push	{r7}
  401c0e:	b08d      	sub	sp, #52	; 0x34
  401c10:	af00      	add	r7, sp, #0
  401c12:	6078      	str	r0, [r7, #4]
  401c14:	460b      	mov	r3, r1
  401c16:	70fb      	strb	r3, [r7, #3]
  401c18:	687b      	ldr	r3, [r7, #4]
  401c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  401c1c:	78fb      	ldrb	r3, [r7, #3]
  401c1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c24:	627b      	str	r3, [r7, #36]	; 0x24
  401c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401c28:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  401c2a:	6a3b      	ldr	r3, [r7, #32]
  401c2c:	095b      	lsrs	r3, r3, #5
  401c2e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401c30:	69fa      	ldr	r2, [r7, #28]
  401c32:	4b17      	ldr	r3, [pc, #92]	; (401c90 <ioport_set_pin_dir+0x84>)
  401c34:	4413      	add	r3, r2
  401c36:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401c38:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
  401c3a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401c3e:	2b01      	cmp	r3, #1
  401c40:	d109      	bne.n	401c56 <ioport_set_pin_dir+0x4a>
  401c42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c44:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401c46:	697b      	ldr	r3, [r7, #20]
  401c48:	f003 031f 	and.w	r3, r3, #31
  401c4c:	2201      	movs	r2, #1
  401c4e:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401c50:	69bb      	ldr	r3, [r7, #24]
  401c52:	611a      	str	r2, [r3, #16]
  401c54:	e00c      	b.n	401c70 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  401c56:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401c5a:	2b00      	cmp	r3, #0
  401c5c:	d108      	bne.n	401c70 <ioport_set_pin_dir+0x64>
  401c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c60:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  401c62:	693b      	ldr	r3, [r7, #16]
  401c64:	f003 031f 	and.w	r3, r3, #31
  401c68:	2201      	movs	r2, #1
  401c6a:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401c6c:	69bb      	ldr	r3, [r7, #24]
  401c6e:	615a      	str	r2, [r3, #20]
  401c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401c72:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401c74:	68fb      	ldr	r3, [r7, #12]
  401c76:	f003 031f 	and.w	r3, r3, #31
  401c7a:	2201      	movs	r2, #1
  401c7c:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401c7e:	69bb      	ldr	r3, [r7, #24]
  401c80:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
  401c84:	bf00      	nop
  401c86:	3734      	adds	r7, #52	; 0x34
  401c88:	46bd      	mov	sp, r7
  401c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c8e:	4770      	bx	lr
  401c90:	00200707 	.word	0x00200707

00401c94 <ioport_set_pin_level>:
{
  401c94:	b480      	push	{r7}
  401c96:	b08b      	sub	sp, #44	; 0x2c
  401c98:	af00      	add	r7, sp, #0
  401c9a:	6078      	str	r0, [r7, #4]
  401c9c:	460b      	mov	r3, r1
  401c9e:	70fb      	strb	r3, [r7, #3]
  401ca0:	687b      	ldr	r3, [r7, #4]
  401ca2:	627b      	str	r3, [r7, #36]	; 0x24
  401ca4:	78fb      	ldrb	r3, [r7, #3]
  401ca6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  401caa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401cac:	61fb      	str	r3, [r7, #28]
  401cae:	69fb      	ldr	r3, [r7, #28]
  401cb0:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  401cb2:	69bb      	ldr	r3, [r7, #24]
  401cb4:	095b      	lsrs	r3, r3, #5
  401cb6:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401cb8:	697a      	ldr	r2, [r7, #20]
  401cba:	4b10      	ldr	r3, [pc, #64]	; (401cfc <ioport_set_pin_level+0x68>)
  401cbc:	4413      	add	r3, r2
  401cbe:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  401cc0:	613b      	str	r3, [r7, #16]
	if (level) {
  401cc2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401cc6:	2b00      	cmp	r3, #0
  401cc8:	d009      	beq.n	401cde <ioport_set_pin_level+0x4a>
  401cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401ccc:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401cce:	68fb      	ldr	r3, [r7, #12]
  401cd0:	f003 031f 	and.w	r3, r3, #31
  401cd4:	2201      	movs	r2, #1
  401cd6:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401cd8:	693b      	ldr	r3, [r7, #16]
  401cda:	631a      	str	r2, [r3, #48]	; 0x30
}
  401cdc:	e008      	b.n	401cf0 <ioport_set_pin_level+0x5c>
  401cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401ce0:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  401ce2:	68bb      	ldr	r3, [r7, #8]
  401ce4:	f003 031f 	and.w	r3, r3, #31
  401ce8:	2201      	movs	r2, #1
  401cea:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401cec:	693b      	ldr	r3, [r7, #16]
  401cee:	635a      	str	r2, [r3, #52]	; 0x34
  401cf0:	bf00      	nop
  401cf2:	372c      	adds	r7, #44	; 0x2c
  401cf4:	46bd      	mov	sp, r7
  401cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cfa:	4770      	bx	lr
  401cfc:	00200707 	.word	0x00200707

00401d00 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  401d00:	b480      	push	{r7}
  401d02:	b08d      	sub	sp, #52	; 0x34
  401d04:	af00      	add	r7, sp, #0
  401d06:	6078      	str	r0, [r7, #4]
  401d08:	460b      	mov	r3, r1
  401d0a:	70fb      	strb	r3, [r7, #3]
  401d0c:	687b      	ldr	r3, [r7, #4]
  401d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
  401d10:	78fb      	ldrb	r3, [r7, #3]
  401d12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  401d16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401d18:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401d1c:	095a      	lsrs	r2, r3, #5
  401d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401d20:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401d22:	6a3b      	ldr	r3, [r7, #32]
  401d24:	f003 031f 	and.w	r3, r3, #31
  401d28:	2101      	movs	r1, #1
  401d2a:	fa01 f303 	lsl.w	r3, r1, r3
  401d2e:	61fa      	str	r2, [r7, #28]
  401d30:	61bb      	str	r3, [r7, #24]
  401d32:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401d36:	75fb      	strb	r3, [r7, #23]
  401d38:	69fb      	ldr	r3, [r7, #28]
  401d3a:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401d3c:	693a      	ldr	r2, [r7, #16]
  401d3e:	4b23      	ldr	r3, [pc, #140]	; (401dcc <ioport_set_pin_sense_mode+0xcc>)
  401d40:	4413      	add	r3, r2
  401d42:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  401d44:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  401d46:	7dfb      	ldrb	r3, [r7, #23]
  401d48:	3b01      	subs	r3, #1
  401d4a:	2b03      	cmp	r3, #3
  401d4c:	d82e      	bhi.n	401dac <ioport_set_pin_sense_mode+0xac>
  401d4e:	a201      	add	r2, pc, #4	; (adr r2, 401d54 <ioport_set_pin_sense_mode+0x54>)
  401d50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401d54:	00401d89 	.word	0x00401d89
  401d58:	00401d9b 	.word	0x00401d9b
  401d5c:	00401d65 	.word	0x00401d65
  401d60:	00401d77 	.word	0x00401d77
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  401d64:	68fb      	ldr	r3, [r7, #12]
  401d66:	69ba      	ldr	r2, [r7, #24]
  401d68:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  401d6c:	68fb      	ldr	r3, [r7, #12]
  401d6e:	69ba      	ldr	r2, [r7, #24]
  401d70:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401d74:	e01f      	b.n	401db6 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  401d76:	68fb      	ldr	r3, [r7, #12]
  401d78:	69ba      	ldr	r2, [r7, #24]
  401d7a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  401d7e:	68fb      	ldr	r3, [r7, #12]
  401d80:	69ba      	ldr	r2, [r7, #24]
  401d82:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401d86:	e016      	b.n	401db6 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  401d88:	68fb      	ldr	r3, [r7, #12]
  401d8a:	69ba      	ldr	r2, [r7, #24]
  401d8c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  401d90:	68fb      	ldr	r3, [r7, #12]
  401d92:	69ba      	ldr	r2, [r7, #24]
  401d94:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  401d98:	e00d      	b.n	401db6 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  401d9a:	68fb      	ldr	r3, [r7, #12]
  401d9c:	69ba      	ldr	r2, [r7, #24]
  401d9e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  401da2:	68fb      	ldr	r3, [r7, #12]
  401da4:	69ba      	ldr	r2, [r7, #24]
  401da6:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401daa:	e004      	b.n	401db6 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  401dac:	68fb      	ldr	r3, [r7, #12]
  401dae:	69ba      	ldr	r2, [r7, #24]
  401db0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  401db4:	e003      	b.n	401dbe <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  401db6:	68fb      	ldr	r3, [r7, #12]
  401db8:	69ba      	ldr	r2, [r7, #24]
  401dba:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  401dbe:	bf00      	nop
  401dc0:	3734      	adds	r7, #52	; 0x34
  401dc2:	46bd      	mov	sp, r7
  401dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401dc8:	4770      	bx	lr
  401dca:	bf00      	nop
  401dcc:	00200707 	.word	0x00200707

00401dd0 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  401dd0:	b480      	push	{r7}
  401dd2:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  401dd4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401dd8:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  401ddc:	4a0c      	ldr	r2, [pc, #48]	; (401e10 <tcm_disable+0x40>)
  401dde:	4b0c      	ldr	r3, [pc, #48]	; (401e10 <tcm_disable+0x40>)
  401de0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401de4:	f023 0301 	bic.w	r3, r3, #1
  401de8:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401dec:	4a08      	ldr	r2, [pc, #32]	; (401e10 <tcm_disable+0x40>)
  401dee:	4b08      	ldr	r3, [pc, #32]	; (401e10 <tcm_disable+0x40>)
  401df0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401df4:	f023 0301 	bic.w	r3, r3, #1
  401df8:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  401dfc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401e00:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401e04:	bf00      	nop
  401e06:	46bd      	mov	sp, r7
  401e08:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e0c:	4770      	bx	lr
  401e0e:	bf00      	nop
  401e10:	e000ed00 	.word	0xe000ed00

00401e14 <board_init>:
#endif

void board_init(void)
{
  401e14:	b580      	push	{r7, lr}
  401e16:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401e18:	4b13      	ldr	r3, [pc, #76]	; (401e68 <board_init+0x54>)
  401e1a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401e1e:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  401e20:	4b12      	ldr	r3, [pc, #72]	; (401e6c <board_init+0x58>)
  401e22:	4798      	blx	r3
	SCB_EnableDCache();
  401e24:	4b12      	ldr	r3, [pc, #72]	; (401e70 <board_init+0x5c>)
  401e26:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401e28:	4b12      	ldr	r3, [pc, #72]	; (401e74 <board_init+0x60>)
  401e2a:	4a13      	ldr	r2, [pc, #76]	; (401e78 <board_init+0x64>)
  401e2c:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401e2e:	4b11      	ldr	r3, [pc, #68]	; (401e74 <board_init+0x60>)
  401e30:	4a12      	ldr	r2, [pc, #72]	; (401e7c <board_init+0x68>)
  401e32:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401e34:	4b12      	ldr	r3, [pc, #72]	; (401e80 <board_init+0x6c>)
  401e36:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401e38:	4b12      	ldr	r3, [pc, #72]	; (401e84 <board_init+0x70>)
  401e3a:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401e3c:	2101      	movs	r1, #1
  401e3e:	2048      	movs	r0, #72	; 0x48
  401e40:	4b11      	ldr	r3, [pc, #68]	; (401e88 <board_init+0x74>)
  401e42:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  401e44:	2101      	movs	r1, #1
  401e46:	2048      	movs	r0, #72	; 0x48
  401e48:	4b10      	ldr	r3, [pc, #64]	; (401e8c <board_init+0x78>)
  401e4a:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401e4c:	2100      	movs	r1, #0
  401e4e:	200b      	movs	r0, #11
  401e50:	4b0d      	ldr	r3, [pc, #52]	; (401e88 <board_init+0x74>)
  401e52:	4798      	blx	r3
  401e54:	2188      	movs	r1, #136	; 0x88
  401e56:	200b      	movs	r0, #11
  401e58:	4b0d      	ldr	r3, [pc, #52]	; (401e90 <board_init+0x7c>)
  401e5a:	4798      	blx	r3
  401e5c:	2102      	movs	r1, #2
  401e5e:	200b      	movs	r0, #11
  401e60:	4b0c      	ldr	r3, [pc, #48]	; (401e94 <board_init+0x80>)
  401e62:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  401e64:	bf00      	nop
  401e66:	bd80      	pop	{r7, pc}
  401e68:	400e1850 	.word	0x400e1850
  401e6c:	004019cd 	.word	0x004019cd
  401e70:	00401a05 	.word	0x00401a05
  401e74:	400e0c00 	.word	0x400e0c00
  401e78:	5a00080c 	.word	0x5a00080c
  401e7c:	5a00070c 	.word	0x5a00070c
  401e80:	00401dd1 	.word	0x00401dd1
  401e84:	00401ac5 	.word	0x00401ac5
  401e88:	00401c0d 	.word	0x00401c0d
  401e8c:	00401c95 	.word	0x00401c95
  401e90:	00401af1 	.word	0x00401af1
  401e94:	00401d01 	.word	0x00401d01

00401e98 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401e98:	b480      	push	{r7}
  401e9a:	b085      	sub	sp, #20
  401e9c:	af00      	add	r7, sp, #0
  401e9e:	60f8      	str	r0, [r7, #12]
  401ea0:	60b9      	str	r1, [r7, #8]
  401ea2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401ea4:	687b      	ldr	r3, [r7, #4]
  401ea6:	2b00      	cmp	r3, #0
  401ea8:	d003      	beq.n	401eb2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401eaa:	68fb      	ldr	r3, [r7, #12]
  401eac:	68ba      	ldr	r2, [r7, #8]
  401eae:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401eb0:	e002      	b.n	401eb8 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401eb2:	68fb      	ldr	r3, [r7, #12]
  401eb4:	68ba      	ldr	r2, [r7, #8]
  401eb6:	661a      	str	r2, [r3, #96]	; 0x60
}
  401eb8:	bf00      	nop
  401eba:	3714      	adds	r7, #20
  401ebc:	46bd      	mov	sp, r7
  401ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ec2:	4770      	bx	lr

00401ec4 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  401ec4:	b480      	push	{r7}
  401ec6:	b083      	sub	sp, #12
  401ec8:	af00      	add	r7, sp, #0
  401eca:	6078      	str	r0, [r7, #4]
  401ecc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  401ece:	687b      	ldr	r3, [r7, #4]
  401ed0:	683a      	ldr	r2, [r7, #0]
  401ed2:	631a      	str	r2, [r3, #48]	; 0x30
}
  401ed4:	bf00      	nop
  401ed6:	370c      	adds	r7, #12
  401ed8:	46bd      	mov	sp, r7
  401eda:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ede:	4770      	bx	lr

00401ee0 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  401ee0:	b480      	push	{r7}
  401ee2:	b083      	sub	sp, #12
  401ee4:	af00      	add	r7, sp, #0
  401ee6:	6078      	str	r0, [r7, #4]
  401ee8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  401eea:	687b      	ldr	r3, [r7, #4]
  401eec:	683a      	ldr	r2, [r7, #0]
  401eee:	635a      	str	r2, [r3, #52]	; 0x34
}
  401ef0:	bf00      	nop
  401ef2:	370c      	adds	r7, #12
  401ef4:	46bd      	mov	sp, r7
  401ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401efa:	4770      	bx	lr

00401efc <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401efc:	b480      	push	{r7}
  401efe:	b087      	sub	sp, #28
  401f00:	af00      	add	r7, sp, #0
  401f02:	60f8      	str	r0, [r7, #12]
  401f04:	60b9      	str	r1, [r7, #8]
  401f06:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401f08:	68fb      	ldr	r3, [r7, #12]
  401f0a:	687a      	ldr	r2, [r7, #4]
  401f0c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401f0e:	68bb      	ldr	r3, [r7, #8]
  401f10:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401f14:	d04a      	beq.n	401fac <pio_set_peripheral+0xb0>
  401f16:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401f1a:	d808      	bhi.n	401f2e <pio_set_peripheral+0x32>
  401f1c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401f20:	d016      	beq.n	401f50 <pio_set_peripheral+0x54>
  401f22:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401f26:	d02c      	beq.n	401f82 <pio_set_peripheral+0x86>
  401f28:	2b00      	cmp	r3, #0
  401f2a:	d069      	beq.n	402000 <pio_set_peripheral+0x104>
  401f2c:	e064      	b.n	401ff8 <pio_set_peripheral+0xfc>
  401f2e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401f32:	d065      	beq.n	402000 <pio_set_peripheral+0x104>
  401f34:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401f38:	d803      	bhi.n	401f42 <pio_set_peripheral+0x46>
  401f3a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401f3e:	d04a      	beq.n	401fd6 <pio_set_peripheral+0xda>
  401f40:	e05a      	b.n	401ff8 <pio_set_peripheral+0xfc>
  401f42:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401f46:	d05b      	beq.n	402000 <pio_set_peripheral+0x104>
  401f48:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401f4c:	d058      	beq.n	402000 <pio_set_peripheral+0x104>
  401f4e:	e053      	b.n	401ff8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401f50:	68fb      	ldr	r3, [r7, #12]
  401f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401f54:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401f56:	68fb      	ldr	r3, [r7, #12]
  401f58:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401f5a:	687b      	ldr	r3, [r7, #4]
  401f5c:	43d9      	mvns	r1, r3
  401f5e:	697b      	ldr	r3, [r7, #20]
  401f60:	400b      	ands	r3, r1
  401f62:	401a      	ands	r2, r3
  401f64:	68fb      	ldr	r3, [r7, #12]
  401f66:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401f68:	68fb      	ldr	r3, [r7, #12]
  401f6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401f6c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401f6e:	68fb      	ldr	r3, [r7, #12]
  401f70:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401f72:	687b      	ldr	r3, [r7, #4]
  401f74:	43d9      	mvns	r1, r3
  401f76:	697b      	ldr	r3, [r7, #20]
  401f78:	400b      	ands	r3, r1
  401f7a:	401a      	ands	r2, r3
  401f7c:	68fb      	ldr	r3, [r7, #12]
  401f7e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401f80:	e03a      	b.n	401ff8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401f82:	68fb      	ldr	r3, [r7, #12]
  401f84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401f86:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401f88:	687a      	ldr	r2, [r7, #4]
  401f8a:	697b      	ldr	r3, [r7, #20]
  401f8c:	431a      	orrs	r2, r3
  401f8e:	68fb      	ldr	r3, [r7, #12]
  401f90:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401f92:	68fb      	ldr	r3, [r7, #12]
  401f94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401f96:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401f98:	68fb      	ldr	r3, [r7, #12]
  401f9a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401f9c:	687b      	ldr	r3, [r7, #4]
  401f9e:	43d9      	mvns	r1, r3
  401fa0:	697b      	ldr	r3, [r7, #20]
  401fa2:	400b      	ands	r3, r1
  401fa4:	401a      	ands	r2, r3
  401fa6:	68fb      	ldr	r3, [r7, #12]
  401fa8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401faa:	e025      	b.n	401ff8 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401fac:	68fb      	ldr	r3, [r7, #12]
  401fae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401fb0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401fb2:	68fb      	ldr	r3, [r7, #12]
  401fb4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401fb6:	687b      	ldr	r3, [r7, #4]
  401fb8:	43d9      	mvns	r1, r3
  401fba:	697b      	ldr	r3, [r7, #20]
  401fbc:	400b      	ands	r3, r1
  401fbe:	401a      	ands	r2, r3
  401fc0:	68fb      	ldr	r3, [r7, #12]
  401fc2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401fc4:	68fb      	ldr	r3, [r7, #12]
  401fc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401fc8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401fca:	687a      	ldr	r2, [r7, #4]
  401fcc:	697b      	ldr	r3, [r7, #20]
  401fce:	431a      	orrs	r2, r3
  401fd0:	68fb      	ldr	r3, [r7, #12]
  401fd2:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401fd4:	e010      	b.n	401ff8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401fd6:	68fb      	ldr	r3, [r7, #12]
  401fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401fda:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401fdc:	687a      	ldr	r2, [r7, #4]
  401fde:	697b      	ldr	r3, [r7, #20]
  401fe0:	431a      	orrs	r2, r3
  401fe2:	68fb      	ldr	r3, [r7, #12]
  401fe4:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401fe6:	68fb      	ldr	r3, [r7, #12]
  401fe8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401fea:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401fec:	687a      	ldr	r2, [r7, #4]
  401fee:	697b      	ldr	r3, [r7, #20]
  401ff0:	431a      	orrs	r2, r3
  401ff2:	68fb      	ldr	r3, [r7, #12]
  401ff4:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401ff6:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401ff8:	68fb      	ldr	r3, [r7, #12]
  401ffa:	687a      	ldr	r2, [r7, #4]
  401ffc:	605a      	str	r2, [r3, #4]
  401ffe:	e000      	b.n	402002 <pio_set_peripheral+0x106>
		return;
  402000:	bf00      	nop
}
  402002:	371c      	adds	r7, #28
  402004:	46bd      	mov	sp, r7
  402006:	f85d 7b04 	ldr.w	r7, [sp], #4
  40200a:	4770      	bx	lr

0040200c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40200c:	b580      	push	{r7, lr}
  40200e:	b084      	sub	sp, #16
  402010:	af00      	add	r7, sp, #0
  402012:	60f8      	str	r0, [r7, #12]
  402014:	60b9      	str	r1, [r7, #8]
  402016:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  402018:	68b9      	ldr	r1, [r7, #8]
  40201a:	68f8      	ldr	r0, [r7, #12]
  40201c:	4b19      	ldr	r3, [pc, #100]	; (402084 <pio_set_input+0x78>)
  40201e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  402020:	687b      	ldr	r3, [r7, #4]
  402022:	f003 0301 	and.w	r3, r3, #1
  402026:	461a      	mov	r2, r3
  402028:	68b9      	ldr	r1, [r7, #8]
  40202a:	68f8      	ldr	r0, [r7, #12]
  40202c:	4b16      	ldr	r3, [pc, #88]	; (402088 <pio_set_input+0x7c>)
  40202e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  402030:	687b      	ldr	r3, [r7, #4]
  402032:	f003 030a 	and.w	r3, r3, #10
  402036:	2b00      	cmp	r3, #0
  402038:	d003      	beq.n	402042 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40203a:	68fb      	ldr	r3, [r7, #12]
  40203c:	68ba      	ldr	r2, [r7, #8]
  40203e:	621a      	str	r2, [r3, #32]
  402040:	e002      	b.n	402048 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  402042:	68fb      	ldr	r3, [r7, #12]
  402044:	68ba      	ldr	r2, [r7, #8]
  402046:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  402048:	687b      	ldr	r3, [r7, #4]
  40204a:	f003 0302 	and.w	r3, r3, #2
  40204e:	2b00      	cmp	r3, #0
  402050:	d004      	beq.n	40205c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  402052:	68fb      	ldr	r3, [r7, #12]
  402054:	68ba      	ldr	r2, [r7, #8]
  402056:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40205a:	e008      	b.n	40206e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40205c:	687b      	ldr	r3, [r7, #4]
  40205e:	f003 0308 	and.w	r3, r3, #8
  402062:	2b00      	cmp	r3, #0
  402064:	d003      	beq.n	40206e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  402066:	68fb      	ldr	r3, [r7, #12]
  402068:	68ba      	ldr	r2, [r7, #8]
  40206a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40206e:	68fb      	ldr	r3, [r7, #12]
  402070:	68ba      	ldr	r2, [r7, #8]
  402072:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  402074:	68fb      	ldr	r3, [r7, #12]
  402076:	68ba      	ldr	r2, [r7, #8]
  402078:	601a      	str	r2, [r3, #0]
}
  40207a:	bf00      	nop
  40207c:	3710      	adds	r7, #16
  40207e:	46bd      	mov	sp, r7
  402080:	bd80      	pop	{r7, pc}
  402082:	bf00      	nop
  402084:	0040226d 	.word	0x0040226d
  402088:	00401e99 	.word	0x00401e99

0040208c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40208c:	b580      	push	{r7, lr}
  40208e:	b084      	sub	sp, #16
  402090:	af00      	add	r7, sp, #0
  402092:	60f8      	str	r0, [r7, #12]
  402094:	60b9      	str	r1, [r7, #8]
  402096:	607a      	str	r2, [r7, #4]
  402098:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40209a:	68b9      	ldr	r1, [r7, #8]
  40209c:	68f8      	ldr	r0, [r7, #12]
  40209e:	4b12      	ldr	r3, [pc, #72]	; (4020e8 <pio_set_output+0x5c>)
  4020a0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4020a2:	69ba      	ldr	r2, [r7, #24]
  4020a4:	68b9      	ldr	r1, [r7, #8]
  4020a6:	68f8      	ldr	r0, [r7, #12]
  4020a8:	4b10      	ldr	r3, [pc, #64]	; (4020ec <pio_set_output+0x60>)
  4020aa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4020ac:	683b      	ldr	r3, [r7, #0]
  4020ae:	2b00      	cmp	r3, #0
  4020b0:	d003      	beq.n	4020ba <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4020b2:	68fb      	ldr	r3, [r7, #12]
  4020b4:	68ba      	ldr	r2, [r7, #8]
  4020b6:	651a      	str	r2, [r3, #80]	; 0x50
  4020b8:	e002      	b.n	4020c0 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4020ba:	68fb      	ldr	r3, [r7, #12]
  4020bc:	68ba      	ldr	r2, [r7, #8]
  4020be:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4020c0:	687b      	ldr	r3, [r7, #4]
  4020c2:	2b00      	cmp	r3, #0
  4020c4:	d003      	beq.n	4020ce <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4020c6:	68fb      	ldr	r3, [r7, #12]
  4020c8:	68ba      	ldr	r2, [r7, #8]
  4020ca:	631a      	str	r2, [r3, #48]	; 0x30
  4020cc:	e002      	b.n	4020d4 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4020ce:	68fb      	ldr	r3, [r7, #12]
  4020d0:	68ba      	ldr	r2, [r7, #8]
  4020d2:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4020d4:	68fb      	ldr	r3, [r7, #12]
  4020d6:	68ba      	ldr	r2, [r7, #8]
  4020d8:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4020da:	68fb      	ldr	r3, [r7, #12]
  4020dc:	68ba      	ldr	r2, [r7, #8]
  4020de:	601a      	str	r2, [r3, #0]
}
  4020e0:	bf00      	nop
  4020e2:	3710      	adds	r7, #16
  4020e4:	46bd      	mov	sp, r7
  4020e6:	bd80      	pop	{r7, pc}
  4020e8:	0040226d 	.word	0x0040226d
  4020ec:	00401e99 	.word	0x00401e99

004020f0 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  4020f0:	b590      	push	{r4, r7, lr}
  4020f2:	b087      	sub	sp, #28
  4020f4:	af02      	add	r7, sp, #8
  4020f6:	60f8      	str	r0, [r7, #12]
  4020f8:	60b9      	str	r1, [r7, #8]
  4020fa:	607a      	str	r2, [r7, #4]
  4020fc:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  4020fe:	68bb      	ldr	r3, [r7, #8]
  402100:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402104:	d016      	beq.n	402134 <pio_configure+0x44>
  402106:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40210a:	d809      	bhi.n	402120 <pio_configure+0x30>
  40210c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402110:	d010      	beq.n	402134 <pio_configure+0x44>
  402112:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402116:	d00d      	beq.n	402134 <pio_configure+0x44>
  402118:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40211c:	d00a      	beq.n	402134 <pio_configure+0x44>
  40211e:	e03d      	b.n	40219c <pio_configure+0xac>
  402120:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402124:	d01a      	beq.n	40215c <pio_configure+0x6c>
  402126:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40212a:	d017      	beq.n	40215c <pio_configure+0x6c>
  40212c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402130:	d00e      	beq.n	402150 <pio_configure+0x60>
  402132:	e033      	b.n	40219c <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  402134:	687a      	ldr	r2, [r7, #4]
  402136:	68b9      	ldr	r1, [r7, #8]
  402138:	68f8      	ldr	r0, [r7, #12]
  40213a:	4b1c      	ldr	r3, [pc, #112]	; (4021ac <pio_configure+0xbc>)
  40213c:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  40213e:	683b      	ldr	r3, [r7, #0]
  402140:	f003 0301 	and.w	r3, r3, #1
  402144:	461a      	mov	r2, r3
  402146:	6879      	ldr	r1, [r7, #4]
  402148:	68f8      	ldr	r0, [r7, #12]
  40214a:	4b19      	ldr	r3, [pc, #100]	; (4021b0 <pio_configure+0xc0>)
  40214c:	4798      	blx	r3
		break;
  40214e:	e027      	b.n	4021a0 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  402150:	683a      	ldr	r2, [r7, #0]
  402152:	6879      	ldr	r1, [r7, #4]
  402154:	68f8      	ldr	r0, [r7, #12]
  402156:	4b17      	ldr	r3, [pc, #92]	; (4021b4 <pio_configure+0xc4>)
  402158:	4798      	blx	r3
		break;
  40215a:	e021      	b.n	4021a0 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  40215c:	68bb      	ldr	r3, [r7, #8]
  40215e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402162:	bf0c      	ite	eq
  402164:	2301      	moveq	r3, #1
  402166:	2300      	movne	r3, #0
  402168:	b2db      	uxtb	r3, r3
  40216a:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  40216c:	683b      	ldr	r3, [r7, #0]
  40216e:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  402172:	2b00      	cmp	r3, #0
  402174:	bf14      	ite	ne
  402176:	2301      	movne	r3, #1
  402178:	2300      	moveq	r3, #0
  40217a:	b2db      	uxtb	r3, r3
  40217c:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  40217e:	683b      	ldr	r3, [r7, #0]
  402180:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  402184:	2b00      	cmp	r3, #0
  402186:	bf14      	ite	ne
  402188:	2301      	movne	r3, #1
  40218a:	2300      	moveq	r3, #0
  40218c:	b2db      	uxtb	r3, r3
  40218e:	9300      	str	r3, [sp, #0]
  402190:	460b      	mov	r3, r1
  402192:	6879      	ldr	r1, [r7, #4]
  402194:	68f8      	ldr	r0, [r7, #12]
  402196:	4c08      	ldr	r4, [pc, #32]	; (4021b8 <pio_configure+0xc8>)
  402198:	47a0      	blx	r4
		break;
  40219a:	e001      	b.n	4021a0 <pio_configure+0xb0>

	default:
		return 0;
  40219c:	2300      	movs	r3, #0
  40219e:	e000      	b.n	4021a2 <pio_configure+0xb2>
	}

	return 1;
  4021a0:	2301      	movs	r3, #1
}
  4021a2:	4618      	mov	r0, r3
  4021a4:	3714      	adds	r7, #20
  4021a6:	46bd      	mov	sp, r7
  4021a8:	bd90      	pop	{r4, r7, pc}
  4021aa:	bf00      	nop
  4021ac:	00401efd 	.word	0x00401efd
  4021b0:	00401e99 	.word	0x00401e99
  4021b4:	0040200d 	.word	0x0040200d
  4021b8:	0040208d 	.word	0x0040208d

004021bc <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  4021bc:	b480      	push	{r7}
  4021be:	b083      	sub	sp, #12
  4021c0:	af00      	add	r7, sp, #0
  4021c2:	6078      	str	r0, [r7, #4]
  4021c4:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  4021c6:	687b      	ldr	r3, [r7, #4]
  4021c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4021ca:	683b      	ldr	r3, [r7, #0]
  4021cc:	4013      	ands	r3, r2
  4021ce:	2b00      	cmp	r3, #0
  4021d0:	d101      	bne.n	4021d6 <pio_get_output_data_status+0x1a>
		return 0;
  4021d2:	2300      	movs	r3, #0
  4021d4:	e000      	b.n	4021d8 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  4021d6:	2301      	movs	r3, #1
	}
}
  4021d8:	4618      	mov	r0, r3
  4021da:	370c      	adds	r7, #12
  4021dc:	46bd      	mov	sp, r7
  4021de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021e2:	4770      	bx	lr

004021e4 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4021e4:	b480      	push	{r7}
  4021e6:	b085      	sub	sp, #20
  4021e8:	af00      	add	r7, sp, #0
  4021ea:	60f8      	str	r0, [r7, #12]
  4021ec:	60b9      	str	r1, [r7, #8]
  4021ee:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4021f0:	687b      	ldr	r3, [r7, #4]
  4021f2:	f003 0310 	and.w	r3, r3, #16
  4021f6:	2b00      	cmp	r3, #0
  4021f8:	d020      	beq.n	40223c <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4021fa:	68fb      	ldr	r3, [r7, #12]
  4021fc:	68ba      	ldr	r2, [r7, #8]
  4021fe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  402202:	687b      	ldr	r3, [r7, #4]
  402204:	f003 0320 	and.w	r3, r3, #32
  402208:	2b00      	cmp	r3, #0
  40220a:	d004      	beq.n	402216 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40220c:	68fb      	ldr	r3, [r7, #12]
  40220e:	68ba      	ldr	r2, [r7, #8]
  402210:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  402214:	e003      	b.n	40221e <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  402216:	68fb      	ldr	r3, [r7, #12]
  402218:	68ba      	ldr	r2, [r7, #8]
  40221a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40221e:	687b      	ldr	r3, [r7, #4]
  402220:	f003 0340 	and.w	r3, r3, #64	; 0x40
  402224:	2b00      	cmp	r3, #0
  402226:	d004      	beq.n	402232 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  402228:	68fb      	ldr	r3, [r7, #12]
  40222a:	68ba      	ldr	r2, [r7, #8]
  40222c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  402230:	e008      	b.n	402244 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  402232:	68fb      	ldr	r3, [r7, #12]
  402234:	68ba      	ldr	r2, [r7, #8]
  402236:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  40223a:	e003      	b.n	402244 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  40223c:	68fb      	ldr	r3, [r7, #12]
  40223e:	68ba      	ldr	r2, [r7, #8]
  402240:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  402244:	bf00      	nop
  402246:	3714      	adds	r7, #20
  402248:	46bd      	mov	sp, r7
  40224a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40224e:	4770      	bx	lr

00402250 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  402250:	b480      	push	{r7}
  402252:	b083      	sub	sp, #12
  402254:	af00      	add	r7, sp, #0
  402256:	6078      	str	r0, [r7, #4]
  402258:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  40225a:	687b      	ldr	r3, [r7, #4]
  40225c:	683a      	ldr	r2, [r7, #0]
  40225e:	641a      	str	r2, [r3, #64]	; 0x40
}
  402260:	bf00      	nop
  402262:	370c      	adds	r7, #12
  402264:	46bd      	mov	sp, r7
  402266:	f85d 7b04 	ldr.w	r7, [sp], #4
  40226a:	4770      	bx	lr

0040226c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40226c:	b480      	push	{r7}
  40226e:	b083      	sub	sp, #12
  402270:	af00      	add	r7, sp, #0
  402272:	6078      	str	r0, [r7, #4]
  402274:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  402276:	687b      	ldr	r3, [r7, #4]
  402278:	683a      	ldr	r2, [r7, #0]
  40227a:	645a      	str	r2, [r3, #68]	; 0x44
}
  40227c:	bf00      	nop
  40227e:	370c      	adds	r7, #12
  402280:	46bd      	mov	sp, r7
  402282:	f85d 7b04 	ldr.w	r7, [sp], #4
  402286:	4770      	bx	lr

00402288 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  402288:	b480      	push	{r7}
  40228a:	b083      	sub	sp, #12
  40228c:	af00      	add	r7, sp, #0
  40228e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  402290:	687b      	ldr	r3, [r7, #4]
  402292:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  402294:	4618      	mov	r0, r3
  402296:	370c      	adds	r7, #12
  402298:	46bd      	mov	sp, r7
  40229a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40229e:	4770      	bx	lr

004022a0 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4022a0:	b480      	push	{r7}
  4022a2:	b083      	sub	sp, #12
  4022a4:	af00      	add	r7, sp, #0
  4022a6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4022a8:	687b      	ldr	r3, [r7, #4]
  4022aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4022ac:	4618      	mov	r0, r3
  4022ae:	370c      	adds	r7, #12
  4022b0:	46bd      	mov	sp, r7
  4022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022b6:	4770      	bx	lr

004022b8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4022b8:	b580      	push	{r7, lr}
  4022ba:	b084      	sub	sp, #16
  4022bc:	af00      	add	r7, sp, #0
  4022be:	6078      	str	r0, [r7, #4]
  4022c0:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4022c2:	6878      	ldr	r0, [r7, #4]
  4022c4:	4b26      	ldr	r3, [pc, #152]	; (402360 <pio_handler_process+0xa8>)
  4022c6:	4798      	blx	r3
  4022c8:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4022ca:	6878      	ldr	r0, [r7, #4]
  4022cc:	4b25      	ldr	r3, [pc, #148]	; (402364 <pio_handler_process+0xac>)
  4022ce:	4798      	blx	r3
  4022d0:	4602      	mov	r2, r0
  4022d2:	68fb      	ldr	r3, [r7, #12]
  4022d4:	4013      	ands	r3, r2
  4022d6:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4022d8:	68fb      	ldr	r3, [r7, #12]
  4022da:	2b00      	cmp	r3, #0
  4022dc:	d03c      	beq.n	402358 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4022de:	2300      	movs	r3, #0
  4022e0:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4022e2:	e034      	b.n	40234e <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4022e4:	4a20      	ldr	r2, [pc, #128]	; (402368 <pio_handler_process+0xb0>)
  4022e6:	68bb      	ldr	r3, [r7, #8]
  4022e8:	011b      	lsls	r3, r3, #4
  4022ea:	4413      	add	r3, r2
  4022ec:	681a      	ldr	r2, [r3, #0]
  4022ee:	683b      	ldr	r3, [r7, #0]
  4022f0:	429a      	cmp	r2, r3
  4022f2:	d126      	bne.n	402342 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4022f4:	4a1c      	ldr	r2, [pc, #112]	; (402368 <pio_handler_process+0xb0>)
  4022f6:	68bb      	ldr	r3, [r7, #8]
  4022f8:	011b      	lsls	r3, r3, #4
  4022fa:	4413      	add	r3, r2
  4022fc:	3304      	adds	r3, #4
  4022fe:	681a      	ldr	r2, [r3, #0]
  402300:	68fb      	ldr	r3, [r7, #12]
  402302:	4013      	ands	r3, r2
  402304:	2b00      	cmp	r3, #0
  402306:	d01c      	beq.n	402342 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402308:	4a17      	ldr	r2, [pc, #92]	; (402368 <pio_handler_process+0xb0>)
  40230a:	68bb      	ldr	r3, [r7, #8]
  40230c:	011b      	lsls	r3, r3, #4
  40230e:	4413      	add	r3, r2
  402310:	330c      	adds	r3, #12
  402312:	681b      	ldr	r3, [r3, #0]
  402314:	4914      	ldr	r1, [pc, #80]	; (402368 <pio_handler_process+0xb0>)
  402316:	68ba      	ldr	r2, [r7, #8]
  402318:	0112      	lsls	r2, r2, #4
  40231a:	440a      	add	r2, r1
  40231c:	6810      	ldr	r0, [r2, #0]
  40231e:	4912      	ldr	r1, [pc, #72]	; (402368 <pio_handler_process+0xb0>)
  402320:	68ba      	ldr	r2, [r7, #8]
  402322:	0112      	lsls	r2, r2, #4
  402324:	440a      	add	r2, r1
  402326:	3204      	adds	r2, #4
  402328:	6812      	ldr	r2, [r2, #0]
  40232a:	4611      	mov	r1, r2
  40232c:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  40232e:	4a0e      	ldr	r2, [pc, #56]	; (402368 <pio_handler_process+0xb0>)
  402330:	68bb      	ldr	r3, [r7, #8]
  402332:	011b      	lsls	r3, r3, #4
  402334:	4413      	add	r3, r2
  402336:	3304      	adds	r3, #4
  402338:	681b      	ldr	r3, [r3, #0]
  40233a:	43db      	mvns	r3, r3
  40233c:	68fa      	ldr	r2, [r7, #12]
  40233e:	4013      	ands	r3, r2
  402340:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  402342:	68bb      	ldr	r3, [r7, #8]
  402344:	3301      	adds	r3, #1
  402346:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  402348:	68bb      	ldr	r3, [r7, #8]
  40234a:	2b06      	cmp	r3, #6
  40234c:	d803      	bhi.n	402356 <pio_handler_process+0x9e>
		while (status != 0) {
  40234e:	68fb      	ldr	r3, [r7, #12]
  402350:	2b00      	cmp	r3, #0
  402352:	d1c7      	bne.n	4022e4 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  402354:	e000      	b.n	402358 <pio_handler_process+0xa0>
				break;
  402356:	bf00      	nop
}
  402358:	bf00      	nop
  40235a:	3710      	adds	r7, #16
  40235c:	46bd      	mov	sp, r7
  40235e:	bd80      	pop	{r7, pc}
  402360:	00402289 	.word	0x00402289
  402364:	004022a1 	.word	0x004022a1
  402368:	20400690 	.word	0x20400690

0040236c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40236c:	b580      	push	{r7, lr}
  40236e:	b086      	sub	sp, #24
  402370:	af00      	add	r7, sp, #0
  402372:	60f8      	str	r0, [r7, #12]
  402374:	60b9      	str	r1, [r7, #8]
  402376:	607a      	str	r2, [r7, #4]
  402378:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40237a:	4b21      	ldr	r3, [pc, #132]	; (402400 <pio_handler_set+0x94>)
  40237c:	681b      	ldr	r3, [r3, #0]
  40237e:	2b06      	cmp	r3, #6
  402380:	d901      	bls.n	402386 <pio_handler_set+0x1a>
		return 1;
  402382:	2301      	movs	r3, #1
  402384:	e038      	b.n	4023f8 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  402386:	2300      	movs	r3, #0
  402388:	75fb      	strb	r3, [r7, #23]
  40238a:	e011      	b.n	4023b0 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  40238c:	7dfb      	ldrb	r3, [r7, #23]
  40238e:	011b      	lsls	r3, r3, #4
  402390:	4a1c      	ldr	r2, [pc, #112]	; (402404 <pio_handler_set+0x98>)
  402392:	4413      	add	r3, r2
  402394:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  402396:	693b      	ldr	r3, [r7, #16]
  402398:	681a      	ldr	r2, [r3, #0]
  40239a:	68bb      	ldr	r3, [r7, #8]
  40239c:	429a      	cmp	r2, r3
  40239e:	d104      	bne.n	4023aa <pio_handler_set+0x3e>
  4023a0:	693b      	ldr	r3, [r7, #16]
  4023a2:	685a      	ldr	r2, [r3, #4]
  4023a4:	687b      	ldr	r3, [r7, #4]
  4023a6:	429a      	cmp	r2, r3
  4023a8:	d008      	beq.n	4023bc <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4023aa:	7dfb      	ldrb	r3, [r7, #23]
  4023ac:	3301      	adds	r3, #1
  4023ae:	75fb      	strb	r3, [r7, #23]
  4023b0:	7dfa      	ldrb	r2, [r7, #23]
  4023b2:	4b13      	ldr	r3, [pc, #76]	; (402400 <pio_handler_set+0x94>)
  4023b4:	681b      	ldr	r3, [r3, #0]
  4023b6:	429a      	cmp	r2, r3
  4023b8:	d9e8      	bls.n	40238c <pio_handler_set+0x20>
  4023ba:	e000      	b.n	4023be <pio_handler_set+0x52>
			break;
  4023bc:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4023be:	693b      	ldr	r3, [r7, #16]
  4023c0:	68ba      	ldr	r2, [r7, #8]
  4023c2:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  4023c4:	693b      	ldr	r3, [r7, #16]
  4023c6:	687a      	ldr	r2, [r7, #4]
  4023c8:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  4023ca:	693b      	ldr	r3, [r7, #16]
  4023cc:	683a      	ldr	r2, [r7, #0]
  4023ce:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  4023d0:	693b      	ldr	r3, [r7, #16]
  4023d2:	6a3a      	ldr	r2, [r7, #32]
  4023d4:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  4023d6:	7dfa      	ldrb	r2, [r7, #23]
  4023d8:	4b09      	ldr	r3, [pc, #36]	; (402400 <pio_handler_set+0x94>)
  4023da:	681b      	ldr	r3, [r3, #0]
  4023dc:	3301      	adds	r3, #1
  4023de:	429a      	cmp	r2, r3
  4023e0:	d104      	bne.n	4023ec <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  4023e2:	4b07      	ldr	r3, [pc, #28]	; (402400 <pio_handler_set+0x94>)
  4023e4:	681b      	ldr	r3, [r3, #0]
  4023e6:	3301      	adds	r3, #1
  4023e8:	4a05      	ldr	r2, [pc, #20]	; (402400 <pio_handler_set+0x94>)
  4023ea:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4023ec:	683a      	ldr	r2, [r7, #0]
  4023ee:	6879      	ldr	r1, [r7, #4]
  4023f0:	68f8      	ldr	r0, [r7, #12]
  4023f2:	4b05      	ldr	r3, [pc, #20]	; (402408 <pio_handler_set+0x9c>)
  4023f4:	4798      	blx	r3

	return 0;
  4023f6:	2300      	movs	r3, #0
}
  4023f8:	4618      	mov	r0, r3
  4023fa:	3718      	adds	r7, #24
  4023fc:	46bd      	mov	sp, r7
  4023fe:	bd80      	pop	{r7, pc}
  402400:	20400700 	.word	0x20400700
  402404:	20400690 	.word	0x20400690
  402408:	004021e5 	.word	0x004021e5

0040240c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40240c:	b580      	push	{r7, lr}
  40240e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  402410:	210a      	movs	r1, #10
  402412:	4802      	ldr	r0, [pc, #8]	; (40241c <PIOA_Handler+0x10>)
  402414:	4b02      	ldr	r3, [pc, #8]	; (402420 <PIOA_Handler+0x14>)
  402416:	4798      	blx	r3
}
  402418:	bf00      	nop
  40241a:	bd80      	pop	{r7, pc}
  40241c:	400e0e00 	.word	0x400e0e00
  402420:	004022b9 	.word	0x004022b9

00402424 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  402424:	b580      	push	{r7, lr}
  402426:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  402428:	210b      	movs	r1, #11
  40242a:	4802      	ldr	r0, [pc, #8]	; (402434 <PIOB_Handler+0x10>)
  40242c:	4b02      	ldr	r3, [pc, #8]	; (402438 <PIOB_Handler+0x14>)
  40242e:	4798      	blx	r3
}
  402430:	bf00      	nop
  402432:	bd80      	pop	{r7, pc}
  402434:	400e1000 	.word	0x400e1000
  402438:	004022b9 	.word	0x004022b9

0040243c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40243c:	b580      	push	{r7, lr}
  40243e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  402440:	210c      	movs	r1, #12
  402442:	4802      	ldr	r0, [pc, #8]	; (40244c <PIOC_Handler+0x10>)
  402444:	4b02      	ldr	r3, [pc, #8]	; (402450 <PIOC_Handler+0x14>)
  402446:	4798      	blx	r3
}
  402448:	bf00      	nop
  40244a:	bd80      	pop	{r7, pc}
  40244c:	400e1200 	.word	0x400e1200
  402450:	004022b9 	.word	0x004022b9

00402454 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  402454:	b580      	push	{r7, lr}
  402456:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  402458:	2110      	movs	r1, #16
  40245a:	4802      	ldr	r0, [pc, #8]	; (402464 <PIOD_Handler+0x10>)
  40245c:	4b02      	ldr	r3, [pc, #8]	; (402468 <PIOD_Handler+0x14>)
  40245e:	4798      	blx	r3
}
  402460:	bf00      	nop
  402462:	bd80      	pop	{r7, pc}
  402464:	400e1400 	.word	0x400e1400
  402468:	004022b9 	.word	0x004022b9

0040246c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40246c:	b580      	push	{r7, lr}
  40246e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  402470:	2111      	movs	r1, #17
  402472:	4802      	ldr	r0, [pc, #8]	; (40247c <PIOE_Handler+0x10>)
  402474:	4b02      	ldr	r3, [pc, #8]	; (402480 <PIOE_Handler+0x14>)
  402476:	4798      	blx	r3
}
  402478:	bf00      	nop
  40247a:	bd80      	pop	{r7, pc}
  40247c:	400e1600 	.word	0x400e1600
  402480:	004022b9 	.word	0x004022b9

00402484 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  402484:	b480      	push	{r7}
  402486:	b083      	sub	sp, #12
  402488:	af00      	add	r7, sp, #0
  40248a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40248c:	687b      	ldr	r3, [r7, #4]
  40248e:	3b01      	subs	r3, #1
  402490:	2b03      	cmp	r3, #3
  402492:	d81a      	bhi.n	4024ca <pmc_mck_set_division+0x46>
  402494:	a201      	add	r2, pc, #4	; (adr r2, 40249c <pmc_mck_set_division+0x18>)
  402496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40249a:	bf00      	nop
  40249c:	004024ad 	.word	0x004024ad
  4024a0:	004024b3 	.word	0x004024b3
  4024a4:	004024bb 	.word	0x004024bb
  4024a8:	004024c3 	.word	0x004024c3
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4024ac:	2300      	movs	r3, #0
  4024ae:	607b      	str	r3, [r7, #4]
			break;
  4024b0:	e00e      	b.n	4024d0 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  4024b2:	f44f 7380 	mov.w	r3, #256	; 0x100
  4024b6:	607b      	str	r3, [r7, #4]
			break;
  4024b8:	e00a      	b.n	4024d0 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  4024ba:	f44f 7340 	mov.w	r3, #768	; 0x300
  4024be:	607b      	str	r3, [r7, #4]
			break;
  4024c0:	e006      	b.n	4024d0 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  4024c2:	f44f 7300 	mov.w	r3, #512	; 0x200
  4024c6:	607b      	str	r3, [r7, #4]
			break;
  4024c8:	e002      	b.n	4024d0 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  4024ca:	2300      	movs	r3, #0
  4024cc:	607b      	str	r3, [r7, #4]
			break;
  4024ce:	bf00      	nop
	}
	PMC->PMC_MCKR =
  4024d0:	490a      	ldr	r1, [pc, #40]	; (4024fc <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  4024d2:	4b0a      	ldr	r3, [pc, #40]	; (4024fc <pmc_mck_set_division+0x78>)
  4024d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4024d6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  4024da:	687b      	ldr	r3, [r7, #4]
  4024dc:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  4024de:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4024e0:	bf00      	nop
  4024e2:	4b06      	ldr	r3, [pc, #24]	; (4024fc <pmc_mck_set_division+0x78>)
  4024e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4024e6:	f003 0308 	and.w	r3, r3, #8
  4024ea:	2b00      	cmp	r3, #0
  4024ec:	d0f9      	beq.n	4024e2 <pmc_mck_set_division+0x5e>
}
  4024ee:	bf00      	nop
  4024f0:	370c      	adds	r7, #12
  4024f2:	46bd      	mov	sp, r7
  4024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024f8:	4770      	bx	lr
  4024fa:	bf00      	nop
  4024fc:	400e0600 	.word	0x400e0600

00402500 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  402500:	b480      	push	{r7}
  402502:	b085      	sub	sp, #20
  402504:	af00      	add	r7, sp, #0
  402506:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  402508:	491d      	ldr	r1, [pc, #116]	; (402580 <pmc_switch_mck_to_pllack+0x80>)
  40250a:	4b1d      	ldr	r3, [pc, #116]	; (402580 <pmc_switch_mck_to_pllack+0x80>)
  40250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40250e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  402512:	687b      	ldr	r3, [r7, #4]
  402514:	4313      	orrs	r3, r2
  402516:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402518:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40251c:	60fb      	str	r3, [r7, #12]
  40251e:	e007      	b.n	402530 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402520:	68fb      	ldr	r3, [r7, #12]
  402522:	2b00      	cmp	r3, #0
  402524:	d101      	bne.n	40252a <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  402526:	2301      	movs	r3, #1
  402528:	e023      	b.n	402572 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40252a:	68fb      	ldr	r3, [r7, #12]
  40252c:	3b01      	subs	r3, #1
  40252e:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402530:	4b13      	ldr	r3, [pc, #76]	; (402580 <pmc_switch_mck_to_pllack+0x80>)
  402532:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402534:	f003 0308 	and.w	r3, r3, #8
  402538:	2b00      	cmp	r3, #0
  40253a:	d0f1      	beq.n	402520 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40253c:	4a10      	ldr	r2, [pc, #64]	; (402580 <pmc_switch_mck_to_pllack+0x80>)
  40253e:	4b10      	ldr	r3, [pc, #64]	; (402580 <pmc_switch_mck_to_pllack+0x80>)
  402540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402542:	f023 0303 	bic.w	r3, r3, #3
  402546:	f043 0302 	orr.w	r3, r3, #2
  40254a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40254c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  402550:	60fb      	str	r3, [r7, #12]
  402552:	e007      	b.n	402564 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402554:	68fb      	ldr	r3, [r7, #12]
  402556:	2b00      	cmp	r3, #0
  402558:	d101      	bne.n	40255e <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  40255a:	2301      	movs	r3, #1
  40255c:	e009      	b.n	402572 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40255e:	68fb      	ldr	r3, [r7, #12]
  402560:	3b01      	subs	r3, #1
  402562:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402564:	4b06      	ldr	r3, [pc, #24]	; (402580 <pmc_switch_mck_to_pllack+0x80>)
  402566:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402568:	f003 0308 	and.w	r3, r3, #8
  40256c:	2b00      	cmp	r3, #0
  40256e:	d0f1      	beq.n	402554 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  402570:	2300      	movs	r3, #0
}
  402572:	4618      	mov	r0, r3
  402574:	3714      	adds	r7, #20
  402576:	46bd      	mov	sp, r7
  402578:	f85d 7b04 	ldr.w	r7, [sp], #4
  40257c:	4770      	bx	lr
  40257e:	bf00      	nop
  402580:	400e0600 	.word	0x400e0600

00402584 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  402584:	b480      	push	{r7}
  402586:	b083      	sub	sp, #12
  402588:	af00      	add	r7, sp, #0
  40258a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40258c:	687b      	ldr	r3, [r7, #4]
  40258e:	2b01      	cmp	r3, #1
  402590:	d105      	bne.n	40259e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  402592:	4907      	ldr	r1, [pc, #28]	; (4025b0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402594:	4b06      	ldr	r3, [pc, #24]	; (4025b0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402596:	689a      	ldr	r2, [r3, #8]
  402598:	4b06      	ldr	r3, [pc, #24]	; (4025b4 <pmc_switch_sclk_to_32kxtal+0x30>)
  40259a:	4313      	orrs	r3, r2
  40259c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40259e:	4b04      	ldr	r3, [pc, #16]	; (4025b0 <pmc_switch_sclk_to_32kxtal+0x2c>)
  4025a0:	4a05      	ldr	r2, [pc, #20]	; (4025b8 <pmc_switch_sclk_to_32kxtal+0x34>)
  4025a2:	601a      	str	r2, [r3, #0]
}
  4025a4:	bf00      	nop
  4025a6:	370c      	adds	r7, #12
  4025a8:	46bd      	mov	sp, r7
  4025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025ae:	4770      	bx	lr
  4025b0:	400e1810 	.word	0x400e1810
  4025b4:	a5100000 	.word	0xa5100000
  4025b8:	a5000008 	.word	0xa5000008

004025bc <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4025bc:	b480      	push	{r7}
  4025be:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4025c0:	4b09      	ldr	r3, [pc, #36]	; (4025e8 <pmc_osc_is_ready_32kxtal+0x2c>)
  4025c2:	695b      	ldr	r3, [r3, #20]
  4025c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4025c8:	2b00      	cmp	r3, #0
  4025ca:	d007      	beq.n	4025dc <pmc_osc_is_ready_32kxtal+0x20>
  4025cc:	4b07      	ldr	r3, [pc, #28]	; (4025ec <pmc_osc_is_ready_32kxtal+0x30>)
  4025ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4025d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4025d4:	2b00      	cmp	r3, #0
  4025d6:	d001      	beq.n	4025dc <pmc_osc_is_ready_32kxtal+0x20>
  4025d8:	2301      	movs	r3, #1
  4025da:	e000      	b.n	4025de <pmc_osc_is_ready_32kxtal+0x22>
  4025dc:	2300      	movs	r3, #0
}
  4025de:	4618      	mov	r0, r3
  4025e0:	46bd      	mov	sp, r7
  4025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025e6:	4770      	bx	lr
  4025e8:	400e1810 	.word	0x400e1810
  4025ec:	400e0600 	.word	0x400e0600

004025f0 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4025f0:	b480      	push	{r7}
  4025f2:	b083      	sub	sp, #12
  4025f4:	af00      	add	r7, sp, #0
  4025f6:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4025f8:	4915      	ldr	r1, [pc, #84]	; (402650 <pmc_switch_mainck_to_fastrc+0x60>)
  4025fa:	4b15      	ldr	r3, [pc, #84]	; (402650 <pmc_switch_mainck_to_fastrc+0x60>)
  4025fc:	6a1a      	ldr	r2, [r3, #32]
  4025fe:	4b15      	ldr	r3, [pc, #84]	; (402654 <pmc_switch_mainck_to_fastrc+0x64>)
  402600:	4313      	orrs	r3, r2
  402602:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402604:	bf00      	nop
  402606:	4b12      	ldr	r3, [pc, #72]	; (402650 <pmc_switch_mainck_to_fastrc+0x60>)
  402608:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40260a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40260e:	2b00      	cmp	r3, #0
  402610:	d0f9      	beq.n	402606 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402612:	490f      	ldr	r1, [pc, #60]	; (402650 <pmc_switch_mainck_to_fastrc+0x60>)
  402614:	4b0e      	ldr	r3, [pc, #56]	; (402650 <pmc_switch_mainck_to_fastrc+0x60>)
  402616:	6a1a      	ldr	r2, [r3, #32]
  402618:	4b0f      	ldr	r3, [pc, #60]	; (402658 <pmc_switch_mainck_to_fastrc+0x68>)
  40261a:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  40261c:	687a      	ldr	r2, [r7, #4]
  40261e:	4313      	orrs	r3, r2
  402620:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402624:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402626:	bf00      	nop
  402628:	4b09      	ldr	r3, [pc, #36]	; (402650 <pmc_switch_mainck_to_fastrc+0x60>)
  40262a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40262c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402630:	2b00      	cmp	r3, #0
  402632:	d0f9      	beq.n	402628 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402634:	4906      	ldr	r1, [pc, #24]	; (402650 <pmc_switch_mainck_to_fastrc+0x60>)
  402636:	4b06      	ldr	r3, [pc, #24]	; (402650 <pmc_switch_mainck_to_fastrc+0x60>)
  402638:	6a1a      	ldr	r2, [r3, #32]
  40263a:	4b08      	ldr	r3, [pc, #32]	; (40265c <pmc_switch_mainck_to_fastrc+0x6c>)
  40263c:	4013      	ands	r3, r2
  40263e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402642:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  402644:	bf00      	nop
  402646:	370c      	adds	r7, #12
  402648:	46bd      	mov	sp, r7
  40264a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40264e:	4770      	bx	lr
  402650:	400e0600 	.word	0x400e0600
  402654:	00370008 	.word	0x00370008
  402658:	ffc8ff8f 	.word	0xffc8ff8f
  40265c:	fec8ffff 	.word	0xfec8ffff

00402660 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  402660:	b480      	push	{r7}
  402662:	b083      	sub	sp, #12
  402664:	af00      	add	r7, sp, #0
  402666:	6078      	str	r0, [r7, #4]
  402668:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40266a:	687b      	ldr	r3, [r7, #4]
  40266c:	2b00      	cmp	r3, #0
  40266e:	d008      	beq.n	402682 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402670:	4913      	ldr	r1, [pc, #76]	; (4026c0 <pmc_switch_mainck_to_xtal+0x60>)
  402672:	4b13      	ldr	r3, [pc, #76]	; (4026c0 <pmc_switch_mainck_to_xtal+0x60>)
  402674:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402676:	4a13      	ldr	r2, [pc, #76]	; (4026c4 <pmc_switch_mainck_to_xtal+0x64>)
  402678:	401a      	ands	r2, r3
  40267a:	4b13      	ldr	r3, [pc, #76]	; (4026c8 <pmc_switch_mainck_to_xtal+0x68>)
  40267c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40267e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  402680:	e018      	b.n	4026b4 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402682:	490f      	ldr	r1, [pc, #60]	; (4026c0 <pmc_switch_mainck_to_xtal+0x60>)
  402684:	4b0e      	ldr	r3, [pc, #56]	; (4026c0 <pmc_switch_mainck_to_xtal+0x60>)
  402686:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402688:	4b10      	ldr	r3, [pc, #64]	; (4026cc <pmc_switch_mainck_to_xtal+0x6c>)
  40268a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40268c:	683a      	ldr	r2, [r7, #0]
  40268e:	0212      	lsls	r2, r2, #8
  402690:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402692:	431a      	orrs	r2, r3
  402694:	4b0e      	ldr	r3, [pc, #56]	; (4026d0 <pmc_switch_mainck_to_xtal+0x70>)
  402696:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402698:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40269a:	bf00      	nop
  40269c:	4b08      	ldr	r3, [pc, #32]	; (4026c0 <pmc_switch_mainck_to_xtal+0x60>)
  40269e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026a0:	f003 0301 	and.w	r3, r3, #1
  4026a4:	2b00      	cmp	r3, #0
  4026a6:	d0f9      	beq.n	40269c <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4026a8:	4905      	ldr	r1, [pc, #20]	; (4026c0 <pmc_switch_mainck_to_xtal+0x60>)
  4026aa:	4b05      	ldr	r3, [pc, #20]	; (4026c0 <pmc_switch_mainck_to_xtal+0x60>)
  4026ac:	6a1a      	ldr	r2, [r3, #32]
  4026ae:	4b09      	ldr	r3, [pc, #36]	; (4026d4 <pmc_switch_mainck_to_xtal+0x74>)
  4026b0:	4313      	orrs	r3, r2
  4026b2:	620b      	str	r3, [r1, #32]
}
  4026b4:	bf00      	nop
  4026b6:	370c      	adds	r7, #12
  4026b8:	46bd      	mov	sp, r7
  4026ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026be:	4770      	bx	lr
  4026c0:	400e0600 	.word	0x400e0600
  4026c4:	fec8fffc 	.word	0xfec8fffc
  4026c8:	01370002 	.word	0x01370002
  4026cc:	ffc8fffc 	.word	0xffc8fffc
  4026d0:	00370001 	.word	0x00370001
  4026d4:	01370000 	.word	0x01370000

004026d8 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4026d8:	b480      	push	{r7}
  4026da:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4026dc:	4b04      	ldr	r3, [pc, #16]	; (4026f0 <pmc_osc_is_ready_mainck+0x18>)
  4026de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4026e4:	4618      	mov	r0, r3
  4026e6:	46bd      	mov	sp, r7
  4026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026ec:	4770      	bx	lr
  4026ee:	bf00      	nop
  4026f0:	400e0600 	.word	0x400e0600

004026f4 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4026f4:	b480      	push	{r7}
  4026f6:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4026f8:	4b04      	ldr	r3, [pc, #16]	; (40270c <pmc_disable_pllack+0x18>)
  4026fa:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4026fe:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402700:	bf00      	nop
  402702:	46bd      	mov	sp, r7
  402704:	f85d 7b04 	ldr.w	r7, [sp], #4
  402708:	4770      	bx	lr
  40270a:	bf00      	nop
  40270c:	400e0600 	.word	0x400e0600

00402710 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402710:	b480      	push	{r7}
  402712:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402714:	4b04      	ldr	r3, [pc, #16]	; (402728 <pmc_is_locked_pllack+0x18>)
  402716:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402718:	f003 0302 	and.w	r3, r3, #2
}
  40271c:	4618      	mov	r0, r3
  40271e:	46bd      	mov	sp, r7
  402720:	f85d 7b04 	ldr.w	r7, [sp], #4
  402724:	4770      	bx	lr
  402726:	bf00      	nop
  402728:	400e0600 	.word	0x400e0600

0040272c <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  40272c:	b480      	push	{r7}
  40272e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  402730:	4b04      	ldr	r3, [pc, #16]	; (402744 <pmc_is_locked_upll+0x18>)
  402732:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402734:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  402738:	4618      	mov	r0, r3
  40273a:	46bd      	mov	sp, r7
  40273c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402740:	4770      	bx	lr
  402742:	bf00      	nop
  402744:	400e0600 	.word	0x400e0600

00402748 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  402748:	b480      	push	{r7}
  40274a:	b083      	sub	sp, #12
  40274c:	af00      	add	r7, sp, #0
  40274e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  402750:	687b      	ldr	r3, [r7, #4]
  402752:	2b3f      	cmp	r3, #63	; 0x3f
  402754:	d901      	bls.n	40275a <pmc_enable_periph_clk+0x12>
		return 1;
  402756:	2301      	movs	r3, #1
  402758:	e02f      	b.n	4027ba <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  40275a:	687b      	ldr	r3, [r7, #4]
  40275c:	2b1f      	cmp	r3, #31
  40275e:	d813      	bhi.n	402788 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402760:	4b19      	ldr	r3, [pc, #100]	; (4027c8 <pmc_enable_periph_clk+0x80>)
  402762:	699a      	ldr	r2, [r3, #24]
  402764:	2101      	movs	r1, #1
  402766:	687b      	ldr	r3, [r7, #4]
  402768:	fa01 f303 	lsl.w	r3, r1, r3
  40276c:	401a      	ands	r2, r3
  40276e:	2101      	movs	r1, #1
  402770:	687b      	ldr	r3, [r7, #4]
  402772:	fa01 f303 	lsl.w	r3, r1, r3
  402776:	429a      	cmp	r2, r3
  402778:	d01e      	beq.n	4027b8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40277a:	4a13      	ldr	r2, [pc, #76]	; (4027c8 <pmc_enable_periph_clk+0x80>)
  40277c:	2101      	movs	r1, #1
  40277e:	687b      	ldr	r3, [r7, #4]
  402780:	fa01 f303 	lsl.w	r3, r1, r3
  402784:	6113      	str	r3, [r2, #16]
  402786:	e017      	b.n	4027b8 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402788:	687b      	ldr	r3, [r7, #4]
  40278a:	3b20      	subs	r3, #32
  40278c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40278e:	4b0e      	ldr	r3, [pc, #56]	; (4027c8 <pmc_enable_periph_clk+0x80>)
  402790:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402794:	2101      	movs	r1, #1
  402796:	687b      	ldr	r3, [r7, #4]
  402798:	fa01 f303 	lsl.w	r3, r1, r3
  40279c:	401a      	ands	r2, r3
  40279e:	2101      	movs	r1, #1
  4027a0:	687b      	ldr	r3, [r7, #4]
  4027a2:	fa01 f303 	lsl.w	r3, r1, r3
  4027a6:	429a      	cmp	r2, r3
  4027a8:	d006      	beq.n	4027b8 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  4027aa:	4a07      	ldr	r2, [pc, #28]	; (4027c8 <pmc_enable_periph_clk+0x80>)
  4027ac:	2101      	movs	r1, #1
  4027ae:	687b      	ldr	r3, [r7, #4]
  4027b0:	fa01 f303 	lsl.w	r3, r1, r3
  4027b4:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  4027b8:	2300      	movs	r3, #0
}
  4027ba:	4618      	mov	r0, r3
  4027bc:	370c      	adds	r7, #12
  4027be:	46bd      	mov	sp, r7
  4027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027c4:	4770      	bx	lr
  4027c6:	bf00      	nop
  4027c8:	400e0600 	.word	0x400e0600

004027cc <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  4027cc:	b480      	push	{r7}
  4027ce:	b083      	sub	sp, #12
  4027d0:	af00      	add	r7, sp, #0
  4027d2:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  4027d4:	4a04      	ldr	r2, [pc, #16]	; (4027e8 <pmc_set_flash_in_wait_mode+0x1c>)
  4027d6:	687b      	ldr	r3, [r7, #4]
  4027d8:	6013      	str	r3, [r2, #0]
}
  4027da:	bf00      	nop
  4027dc:	370c      	adds	r7, #12
  4027de:	46bd      	mov	sp, r7
  4027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4027e4:	4770      	bx	lr
  4027e6:	bf00      	nop
  4027e8:	2040001c 	.word	0x2040001c

004027ec <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  4027ec:	b480      	push	{r7}
  4027ee:	b083      	sub	sp, #12
  4027f0:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  4027f2:	4b20      	ldr	r3, [pc, #128]	; (402874 <pmc_enable_waitmode+0x88>)
  4027f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4027f6:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  4027f8:	687b      	ldr	r3, [r7, #4]
  4027fa:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  4027fe:	607b      	str	r3, [r7, #4]
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  402800:	687b      	ldr	r3, [r7, #4]
  402802:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  402806:	607b      	str	r3, [r7, #4]
#endif
	PMC->PMC_FSMR = i;
  402808:	4a1a      	ldr	r2, [pc, #104]	; (402874 <pmc_enable_waitmode+0x88>)
  40280a:	687b      	ldr	r3, [r7, #4]
  40280c:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  40280e:	4919      	ldr	r1, [pc, #100]	; (402874 <pmc_enable_waitmode+0x88>)
  402810:	4b18      	ldr	r3, [pc, #96]	; (402874 <pmc_enable_waitmode+0x88>)
  402812:	6a1a      	ldr	r2, [r3, #32]
  402814:	4b18      	ldr	r3, [pc, #96]	; (402878 <pmc_enable_waitmode+0x8c>)
  402816:	4313      	orrs	r3, r2
  402818:	620b      	str	r3, [r1, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40281a:	bf00      	nop
  40281c:	4b15      	ldr	r3, [pc, #84]	; (402874 <pmc_enable_waitmode+0x88>)
  40281e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402820:	f003 0308 	and.w	r3, r3, #8
  402824:	2b00      	cmp	r3, #0
  402826:	d0f9      	beq.n	40281c <pmc_enable_waitmode+0x30>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  402828:	2300      	movs	r3, #0
  40282a:	607b      	str	r3, [r7, #4]
  40282c:	e003      	b.n	402836 <pmc_enable_waitmode+0x4a>
  __ASM volatile ("nop");
  40282e:	bf00      	nop
  402830:	687b      	ldr	r3, [r7, #4]
  402832:	3301      	adds	r3, #1
  402834:	607b      	str	r3, [r7, #4]
  402836:	687b      	ldr	r3, [r7, #4]
  402838:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  40283c:	d3f7      	bcc.n	40282e <pmc_enable_waitmode+0x42>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  40283e:	bf00      	nop
  402840:	4b0c      	ldr	r3, [pc, #48]	; (402874 <pmc_enable_waitmode+0x88>)
  402842:	6a1b      	ldr	r3, [r3, #32]
  402844:	f003 0308 	and.w	r3, r3, #8
  402848:	2b00      	cmp	r3, #0
  40284a:	d0f9      	beq.n	402840 <pmc_enable_waitmode+0x54>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40284c:	4b09      	ldr	r3, [pc, #36]	; (402874 <pmc_enable_waitmode+0x88>)
  40284e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402850:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  402852:	687b      	ldr	r3, [r7, #4]
  402854:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  402858:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  40285a:	687b      	ldr	r3, [r7, #4]
  40285c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  402860:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  402862:	4a04      	ldr	r2, [pc, #16]	; (402874 <pmc_enable_waitmode+0x88>)
  402864:	687b      	ldr	r3, [r7, #4]
  402866:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  402868:	bf00      	nop
  40286a:	370c      	adds	r7, #12
  40286c:	46bd      	mov	sp, r7
  40286e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402872:	4770      	bx	lr
  402874:	400e0600 	.word	0x400e0600
  402878:	00370004 	.word	0x00370004

0040287c <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  40287c:	b590      	push	{r4, r7, lr}
  40287e:	b099      	sub	sp, #100	; 0x64
  402880:	af00      	add	r7, sp, #0
  402882:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  402884:	687b      	ldr	r3, [r7, #4]
  402886:	3b01      	subs	r3, #1
  402888:	2b04      	cmp	r3, #4
  40288a:	f200 81a5 	bhi.w	402bd8 <pmc_sleep+0x35c>
  40288e:	a201      	add	r2, pc, #4	; (adr r2, 402894 <pmc_sleep+0x18>)
  402890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402894:	004028a9 	.word	0x004028a9
  402898:	004028a9 	.word	0x004028a9
  40289c:	004028c9 	.word	0x004028c9
  4028a0:	004028c9 	.word	0x004028c9
  4028a4:	00402bb7 	.word	0x00402bb7
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  4028a8:	4a72      	ldr	r2, [pc, #456]	; (402a74 <pmc_sleep+0x1f8>)
  4028aa:	4b72      	ldr	r3, [pc, #456]	; (402a74 <pmc_sleep+0x1f8>)
  4028ac:	691b      	ldr	r3, [r3, #16]
  4028ae:	f023 0304 	bic.w	r3, r3, #4
  4028b2:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  4028b4:	4b70      	ldr	r3, [pc, #448]	; (402a78 <pmc_sleep+0x1fc>)
  4028b6:	2201      	movs	r2, #1
  4028b8:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4028ba:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  4028be:	b662      	cpsie	i
  __ASM volatile ("dsb");
  4028c0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  4028c4:	bf30      	wfi
		__DSB();
		__WFI();
		break;
  4028c6:	e187      	b.n	402bd8 <pmc_sleep+0x35c>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  4028c8:	687b      	ldr	r3, [r7, #4]
  4028ca:	2b03      	cmp	r3, #3
  4028cc:	d103      	bne.n	4028d6 <pmc_sleep+0x5a>
  4028ce:	2000      	movs	r0, #0
  4028d0:	4b6a      	ldr	r3, [pc, #424]	; (402a7c <pmc_sleep+0x200>)
  4028d2:	4798      	blx	r3
  4028d4:	e003      	b.n	4028de <pmc_sleep+0x62>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  4028d6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  4028da:	4b68      	ldr	r3, [pc, #416]	; (402a7c <pmc_sleep+0x200>)
  4028dc:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  4028de:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4028e0:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  4028e4:	4b64      	ldr	r3, [pc, #400]	; (402a78 <pmc_sleep+0x1fc>)
  4028e6:	2200      	movs	r2, #0
  4028e8:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  4028ea:	4b65      	ldr	r3, [pc, #404]	; (402a80 <pmc_sleep+0x204>)
  4028ec:	2201      	movs	r2, #1
  4028ee:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  4028f0:	687b      	ldr	r3, [r7, #4]
  4028f2:	2b04      	cmp	r3, #4
  4028f4:	bf0c      	ite	eq
  4028f6:	2301      	moveq	r3, #1
  4028f8:	2300      	movne	r3, #0
  4028fa:	b2da      	uxtb	r2, r3
  4028fc:	f107 031c 	add.w	r3, r7, #28
  402900:	643b      	str	r3, [r7, #64]	; 0x40
  402902:	f107 0318 	add.w	r3, r7, #24
  402906:	63fb      	str	r3, [r7, #60]	; 0x3c
  402908:	f107 0314 	add.w	r3, r7, #20
  40290c:	63bb      	str	r3, [r7, #56]	; 0x38
  40290e:	f107 0310 	add.w	r3, r7, #16
  402912:	637b      	str	r3, [r7, #52]	; 0x34
  402914:	f107 030c 	add.w	r3, r7, #12
  402918:	633b      	str	r3, [r7, #48]	; 0x30
  40291a:	4613      	mov	r3, r2
  40291c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t mor  = PMC->CKGR_MOR;
  402920:	4b58      	ldr	r3, [pc, #352]	; (402a84 <pmc_sleep+0x208>)
  402922:	6a1b      	ldr	r3, [r3, #32]
  402924:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t mckr = PMC->PMC_MCKR;
  402926:	4b57      	ldr	r3, [pc, #348]	; (402a84 <pmc_sleep+0x208>)
  402928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40292a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fmr  = EFC0->EEFC_FMR;
  40292c:	4b56      	ldr	r3, [pc, #344]	; (402a88 <pmc_sleep+0x20c>)
  40292e:	681b      	ldr	r3, [r3, #0]
  402930:	623b      	str	r3, [r7, #32]
	if (p_osc_setting) {
  402932:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  402934:	2b00      	cmp	r3, #0
  402936:	d002      	beq.n	40293e <pmc_sleep+0xc2>
		*p_osc_setting = mor;
  402938:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  40293a:	6aba      	ldr	r2, [r7, #40]	; 0x28
  40293c:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
  40293e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402940:	2b00      	cmp	r3, #0
  402942:	d003      	beq.n	40294c <pmc_sleep+0xd0>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  402944:	4b4f      	ldr	r3, [pc, #316]	; (402a84 <pmc_sleep+0x208>)
  402946:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402948:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40294a:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
  40294c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40294e:	2b00      	cmp	r3, #0
  402950:	d002      	beq.n	402958 <pmc_sleep+0xdc>
		*p_pll1_setting = 0;
  402952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402954:	2200      	movs	r2, #0
  402956:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
  402958:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  40295a:	2b00      	cmp	r3, #0
  40295c:	d002      	beq.n	402964 <pmc_sleep+0xe8>
		*p_mck_setting  = mckr;
  40295e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402960:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  402962:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
  402964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402966:	2b00      	cmp	r3, #0
  402968:	d002      	beq.n	402970 <pmc_sleep+0xf4>
		*p_fmr_setting  = fmr;
  40296a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40296c:	6a3a      	ldr	r2, [r7, #32]
  40296e:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  402970:	4944      	ldr	r1, [pc, #272]	; (402a84 <pmc_sleep+0x208>)
  402972:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402974:	4b45      	ldr	r3, [pc, #276]	; (402a8c <pmc_sleep+0x210>)
  402976:	4313      	orrs	r3, r2
  402978:	620b      	str	r3, [r1, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  40297a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40297c:	f003 0303 	and.w	r3, r3, #3
  402980:	2b01      	cmp	r3, #1
  402982:	d90e      	bls.n	4029a2 <pmc_sleep+0x126>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  402984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402986:	f023 0303 	bic.w	r3, r3, #3
  40298a:	f043 0301 	orr.w	r3, r3, #1
  40298e:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  402990:	4a3c      	ldr	r2, [pc, #240]	; (402a84 <pmc_sleep+0x208>)
  402992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402994:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402996:	4b3b      	ldr	r3, [pc, #236]	; (402a84 <pmc_sleep+0x208>)
  402998:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40299a:	f003 0308 	and.w	r3, r3, #8
  40299e:	2b00      	cmp	r3, #0
  4029a0:	d0f9      	beq.n	402996 <pmc_sleep+0x11a>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4029a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029a4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4029a8:	2b00      	cmp	r3, #0
  4029aa:	d00c      	beq.n	4029c6 <pmc_sleep+0x14a>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4029ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4029b2:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  4029b4:	4a33      	ldr	r2, [pc, #204]	; (402a84 <pmc_sleep+0x208>)
  4029b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029b8:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4029ba:	4b32      	ldr	r3, [pc, #200]	; (402a84 <pmc_sleep+0x208>)
  4029bc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4029be:	f003 0308 	and.w	r3, r3, #8
  4029c2:	2b00      	cmp	r3, #0
  4029c4:	d0f9      	beq.n	4029ba <pmc_sleep+0x13e>
	pmc_disable_pllack();
  4029c6:	4b32      	ldr	r3, [pc, #200]	; (402a90 <pmc_sleep+0x214>)
  4029c8:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4029ca:	4b2e      	ldr	r3, [pc, #184]	; (402a84 <pmc_sleep+0x208>)
  4029cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4029ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4029d2:	2b00      	cmp	r3, #0
  4029d4:	d0f9      	beq.n	4029ca <pmc_sleep+0x14e>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4029d6:	492b      	ldr	r1, [pc, #172]	; (402a84 <pmc_sleep+0x208>)
  4029d8:	4b2a      	ldr	r3, [pc, #168]	; (402a84 <pmc_sleep+0x208>)
  4029da:	6a1a      	ldr	r2, [r3, #32]
  4029dc:	4b2d      	ldr	r3, [pc, #180]	; (402a94 <pmc_sleep+0x218>)
  4029de:	4013      	ands	r3, r2
  4029e0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4029e4:	620b      	str	r3, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4029e6:	4b27      	ldr	r3, [pc, #156]	; (402a84 <pmc_sleep+0x208>)
  4029e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4029ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  4029ee:	2b00      	cmp	r3, #0
  4029f0:	d0f9      	beq.n	4029e6 <pmc_sleep+0x16a>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  4029f2:	4a25      	ldr	r2, [pc, #148]	; (402a88 <pmc_sleep+0x20c>)
  4029f4:	6a3b      	ldr	r3, [r7, #32]
  4029f6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  4029fa:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  4029fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  402a00:	2b00      	cmp	r3, #0
  402a02:	d007      	beq.n	402a14 <pmc_sleep+0x198>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402a04:	491f      	ldr	r1, [pc, #124]	; (402a84 <pmc_sleep+0x208>)
  402a06:	4b1f      	ldr	r3, [pc, #124]	; (402a84 <pmc_sleep+0x208>)
  402a08:	6a1a      	ldr	r2, [r3, #32]
  402a0a:	4b23      	ldr	r3, [pc, #140]	; (402a98 <pmc_sleep+0x21c>)
  402a0c:	4013      	ands	r3, r2
  402a0e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402a12:	620b      	str	r3, [r1, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  402a14:	4b18      	ldr	r3, [pc, #96]	; (402a78 <pmc_sleep+0x1fc>)
  402a16:	2201      	movs	r2, #1
  402a18:	701a      	strb	r2, [r3, #0]
  402a1a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402a1e:	b662      	cpsie	i

		pmc_enable_waitmode();
  402a20:	4b1e      	ldr	r3, [pc, #120]	; (402a9c <pmc_sleep+0x220>)
  402a22:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  402a24:	b672      	cpsid	i
  402a26:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  402a2a:	4b13      	ldr	r3, [pc, #76]	; (402a78 <pmc_sleep+0x1fc>)
  402a2c:	2200      	movs	r2, #0
  402a2e:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  402a30:	69fc      	ldr	r4, [r7, #28]
  402a32:	69b8      	ldr	r0, [r7, #24]
  402a34:	6979      	ldr	r1, [r7, #20]
  402a36:	693a      	ldr	r2, [r7, #16]
  402a38:	68fb      	ldr	r3, [r7, #12]
  402a3a:	65fc      	str	r4, [r7, #92]	; 0x5c
  402a3c:	65b8      	str	r0, [r7, #88]	; 0x58
  402a3e:	6579      	str	r1, [r7, #84]	; 0x54
  402a40:	653a      	str	r2, [r7, #80]	; 0x50
  402a42:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t pll_sr = 0;
  402a44:	2300      	movs	r3, #0
  402a46:	64bb      	str	r3, [r7, #72]	; 0x48
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  402a48:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402a4a:	f003 0302 	and.w	r3, r3, #2
  402a4e:	2b00      	cmp	r3, #0
  402a50:	d02c      	beq.n	402aac <pmc_sleep+0x230>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402a52:	490c      	ldr	r1, [pc, #48]	; (402a84 <pmc_sleep+0x208>)
  402a54:	4b0b      	ldr	r3, [pc, #44]	; (402a84 <pmc_sleep+0x208>)
  402a56:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402a58:	4a11      	ldr	r2, [pc, #68]	; (402aa0 <pmc_sleep+0x224>)
  402a5a:	401a      	ands	r2, r3
  402a5c:	4b11      	ldr	r3, [pc, #68]	; (402aa4 <pmc_sleep+0x228>)
  402a5e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402a60:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402a62:	4908      	ldr	r1, [pc, #32]	; (402a84 <pmc_sleep+0x208>)
  402a64:	4b07      	ldr	r3, [pc, #28]	; (402a84 <pmc_sleep+0x208>)
  402a66:	6a1a      	ldr	r2, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
  402a68:	4b0f      	ldr	r3, [pc, #60]	; (402aa8 <pmc_sleep+0x22c>)
  402a6a:	4013      	ands	r3, r2
  402a6c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402a70:	620b      	str	r3, [r1, #32]
  402a72:	e04e      	b.n	402b12 <pmc_sleep+0x296>
  402a74:	e000ed00 	.word	0xe000ed00
  402a78:	20400018 	.word	0x20400018
  402a7c:	004027cd 	.word	0x004027cd
  402a80:	20400704 	.word	0x20400704
  402a84:	400e0600 	.word	0x400e0600
  402a88:	400e0c00 	.word	0x400e0c00
  402a8c:	00370008 	.word	0x00370008
  402a90:	004026f5 	.word	0x004026f5
  402a94:	fec8ffff 	.word	0xfec8ffff
  402a98:	ffc8fffe 	.word	0xffc8fffe
  402a9c:	004027ed 	.word	0x004027ed
  402aa0:	fec8fffc 	.word	0xfec8fffc
  402aa4:	01370002 	.word	0x01370002
  402aa8:	ffc8ff87 	.word	0xffc8ff87
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  402aac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402aae:	f003 0301 	and.w	r3, r3, #1
  402ab2:	2b00      	cmp	r3, #0
  402ab4:	d02d      	beq.n	402b12 <pmc_sleep+0x296>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  402ab6:	4b4a      	ldr	r3, [pc, #296]	; (402be0 <pmc_sleep+0x364>)
  402ab8:	6a1b      	ldr	r3, [r3, #32]
  402aba:	f003 0301 	and.w	r3, r3, #1
  402abe:	2b00      	cmp	r3, #0
  402ac0:	d10d      	bne.n	402ade <pmc_sleep+0x262>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402ac2:	4947      	ldr	r1, [pc, #284]	; (402be0 <pmc_sleep+0x364>)
  402ac4:	4b46      	ldr	r3, [pc, #280]	; (402be0 <pmc_sleep+0x364>)
  402ac6:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  402ac8:	4a46      	ldr	r2, [pc, #280]	; (402be4 <pmc_sleep+0x368>)
  402aca:	401a      	ands	r2, r3
  402acc:	4b46      	ldr	r3, [pc, #280]	; (402be8 <pmc_sleep+0x36c>)
  402ace:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402ad0:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402ad2:	4b43      	ldr	r3, [pc, #268]	; (402be0 <pmc_sleep+0x364>)
  402ad4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402ad6:	f003 0301 	and.w	r3, r3, #1
  402ada:	2b00      	cmp	r3, #0
  402adc:	d0f9      	beq.n	402ad2 <pmc_sleep+0x256>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  402ade:	4b40      	ldr	r3, [pc, #256]	; (402be0 <pmc_sleep+0x364>)
  402ae0:	6a1b      	ldr	r3, [r3, #32]
  402ae2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402ae6:	2b00      	cmp	r3, #0
  402ae8:	d10b      	bne.n	402b02 <pmc_sleep+0x286>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402aea:	493d      	ldr	r1, [pc, #244]	; (402be0 <pmc_sleep+0x364>)
  402aec:	4b3c      	ldr	r3, [pc, #240]	; (402be0 <pmc_sleep+0x364>)
  402aee:	6a1a      	ldr	r2, [r3, #32]
  402af0:	4b3e      	ldr	r3, [pc, #248]	; (402bec <pmc_sleep+0x370>)
  402af2:	4313      	orrs	r3, r2
  402af4:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402af6:	4b3a      	ldr	r3, [pc, #232]	; (402be0 <pmc_sleep+0x364>)
  402af8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402afa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  402afe:	2b00      	cmp	r3, #0
  402b00:	d0f9      	beq.n	402af6 <pmc_sleep+0x27a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402b02:	4937      	ldr	r1, [pc, #220]	; (402be0 <pmc_sleep+0x364>)
  402b04:	4b36      	ldr	r3, [pc, #216]	; (402be0 <pmc_sleep+0x364>)
  402b06:	6a1a      	ldr	r2, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
  402b08:	4b39      	ldr	r3, [pc, #228]	; (402bf0 <pmc_sleep+0x374>)
  402b0a:	4013      	ands	r3, r2
  402b0c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402b10:	620b      	str	r3, [r1, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  402b12:	6dba      	ldr	r2, [r7, #88]	; 0x58
  402b14:	4b37      	ldr	r3, [pc, #220]	; (402bf4 <pmc_sleep+0x378>)
  402b16:	4013      	ands	r3, r2
  402b18:	2b00      	cmp	r3, #0
  402b1a:	d008      	beq.n	402b2e <pmc_sleep+0x2b2>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  402b1c:	4a30      	ldr	r2, [pc, #192]	; (402be0 <pmc_sleep+0x364>)
  402b1e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  402b20:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  402b24:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  402b26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402b28:	f043 0302 	orr.w	r3, r3, #2
  402b2c:	64bb      	str	r3, [r7, #72]	; 0x48
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  402b2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402b30:	f003 0303 	and.w	r3, r3, #3
  402b34:	2b02      	cmp	r3, #2
  402b36:	d105      	bne.n	402b44 <pmc_sleep+0x2c8>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  402b38:	4b29      	ldr	r3, [pc, #164]	; (402be0 <pmc_sleep+0x364>)
  402b3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b3c:	f003 0302 	and.w	r3, r3, #2
  402b40:	2b00      	cmp	r3, #0
  402b42:	d0f9      	beq.n	402b38 <pmc_sleep+0x2bc>
	mckr = PMC->PMC_MCKR;
  402b44:	4b26      	ldr	r3, [pc, #152]	; (402be0 <pmc_sleep+0x364>)
  402b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402b48:	647b      	str	r3, [r7, #68]	; 0x44
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402b4a:	4925      	ldr	r1, [pc, #148]	; (402be0 <pmc_sleep+0x364>)
  402b4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  402b4e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  402b52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402b54:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402b58:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402b5a:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402b5c:	4b20      	ldr	r3, [pc, #128]	; (402be0 <pmc_sleep+0x364>)
  402b5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b60:	f003 0308 	and.w	r3, r3, #8
  402b64:	2b00      	cmp	r3, #0
  402b66:	d0f9      	beq.n	402b5c <pmc_sleep+0x2e0>
	EFC0->EEFC_FMR = fmr_setting;
  402b68:	4a23      	ldr	r2, [pc, #140]	; (402bf8 <pmc_sleep+0x37c>)
  402b6a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  402b6c:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
  402b6e:	4a1c      	ldr	r2, [pc, #112]	; (402be0 <pmc_sleep+0x364>)
  402b70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402b72:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402b74:	4b1a      	ldr	r3, [pc, #104]	; (402be0 <pmc_sleep+0x364>)
  402b76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b78:	f003 0308 	and.w	r3, r3, #8
  402b7c:	2b00      	cmp	r3, #0
  402b7e:	d0f9      	beq.n	402b74 <pmc_sleep+0x2f8>
	while (!(PMC->PMC_SR & pll_sr));
  402b80:	4b17      	ldr	r3, [pc, #92]	; (402be0 <pmc_sleep+0x364>)
  402b82:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  402b84:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402b86:	4013      	ands	r3, r2
  402b88:	2b00      	cmp	r3, #0
  402b8a:	d0f9      	beq.n	402b80 <pmc_sleep+0x304>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  402b8c:	4b1b      	ldr	r3, [pc, #108]	; (402bfc <pmc_sleep+0x380>)
  402b8e:	2200      	movs	r2, #0
  402b90:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  402b92:	4b1b      	ldr	r3, [pc, #108]	; (402c00 <pmc_sleep+0x384>)
  402b94:	681b      	ldr	r3, [r3, #0]
  402b96:	2b00      	cmp	r3, #0
  402b98:	d005      	beq.n	402ba6 <pmc_sleep+0x32a>
			callback_clocks_restored();
  402b9a:	4b19      	ldr	r3, [pc, #100]	; (402c00 <pmc_sleep+0x384>)
  402b9c:	681b      	ldr	r3, [r3, #0]
  402b9e:	4798      	blx	r3
			callback_clocks_restored = NULL;
  402ba0:	4b17      	ldr	r3, [pc, #92]	; (402c00 <pmc_sleep+0x384>)
  402ba2:	2200      	movs	r2, #0
  402ba4:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  402ba6:	4b17      	ldr	r3, [pc, #92]	; (402c04 <pmc_sleep+0x388>)
  402ba8:	2201      	movs	r2, #1
  402baa:	701a      	strb	r2, [r3, #0]
  402bac:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402bb0:	b662      	cpsie	i

		break;
  402bb2:	bf00      	nop
  402bb4:	e010      	b.n	402bd8 <pmc_sleep+0x35c>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  402bb6:	4a14      	ldr	r2, [pc, #80]	; (402c08 <pmc_sleep+0x38c>)
  402bb8:	4b13      	ldr	r3, [pc, #76]	; (402c08 <pmc_sleep+0x38c>)
  402bba:	691b      	ldr	r3, [r3, #16]
  402bbc:	f043 0304 	orr.w	r3, r3, #4
  402bc0:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  402bc2:	4b12      	ldr	r3, [pc, #72]	; (402c0c <pmc_sleep+0x390>)
  402bc4:	4a12      	ldr	r2, [pc, #72]	; (402c10 <pmc_sleep+0x394>)
  402bc6:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  402bc8:	4b0e      	ldr	r3, [pc, #56]	; (402c04 <pmc_sleep+0x388>)
  402bca:	2201      	movs	r2, #1
  402bcc:	701a      	strb	r2, [r3, #0]
  402bce:	f3bf 8f5f 	dmb	sy
  402bd2:	b662      	cpsie	i
  __ASM volatile ("wfi");
  402bd4:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  402bd6:	bf00      	nop
#endif
	}
}
  402bd8:	bf00      	nop
  402bda:	3764      	adds	r7, #100	; 0x64
  402bdc:	46bd      	mov	sp, r7
  402bde:	bd90      	pop	{r4, r7, pc}
  402be0:	400e0600 	.word	0x400e0600
  402be4:	ffc8fffc 	.word	0xffc8fffc
  402be8:	00370001 	.word	0x00370001
  402bec:	01370000 	.word	0x01370000
  402bf0:	ffc8ff87 	.word	0xffc8ff87
  402bf4:	07ff0000 	.word	0x07ff0000
  402bf8:	400e0c00 	.word	0x400e0c00
  402bfc:	20400704 	.word	0x20400704
  402c00:	20400708 	.word	0x20400708
  402c04:	20400018 	.word	0x20400018
  402c08:	e000ed00 	.word	0xe000ed00
  402c0c:	400e1810 	.word	0x400e1810
  402c10:	a5000004 	.word	0xa5000004

00402c14 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  402c14:	b480      	push	{r7}
  402c16:	b083      	sub	sp, #12
  402c18:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  402c1a:	f3ef 8310 	mrs	r3, PRIMASK
  402c1e:	607b      	str	r3, [r7, #4]
  return(result);
  402c20:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  402c22:	2b00      	cmp	r3, #0
  402c24:	bf0c      	ite	eq
  402c26:	2301      	moveq	r3, #1
  402c28:	2300      	movne	r3, #0
  402c2a:	b2db      	uxtb	r3, r3
  402c2c:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  402c2e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402c30:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402c34:	4b04      	ldr	r3, [pc, #16]	; (402c48 <cpu_irq_save+0x34>)
  402c36:	2200      	movs	r2, #0
  402c38:	701a      	strb	r2, [r3, #0]
	return flags;
  402c3a:	683b      	ldr	r3, [r7, #0]
}
  402c3c:	4618      	mov	r0, r3
  402c3e:	370c      	adds	r7, #12
  402c40:	46bd      	mov	sp, r7
  402c42:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c46:	4770      	bx	lr
  402c48:	20400018 	.word	0x20400018

00402c4c <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  402c4c:	b480      	push	{r7}
  402c4e:	b083      	sub	sp, #12
  402c50:	af00      	add	r7, sp, #0
  402c52:	6078      	str	r0, [r7, #4]
	return (flags);
  402c54:	687b      	ldr	r3, [r7, #4]
  402c56:	2b00      	cmp	r3, #0
  402c58:	bf14      	ite	ne
  402c5a:	2301      	movne	r3, #1
  402c5c:	2300      	moveq	r3, #0
  402c5e:	b2db      	uxtb	r3, r3
}
  402c60:	4618      	mov	r0, r3
  402c62:	370c      	adds	r7, #12
  402c64:	46bd      	mov	sp, r7
  402c66:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c6a:	4770      	bx	lr

00402c6c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  402c6c:	b580      	push	{r7, lr}
  402c6e:	b082      	sub	sp, #8
  402c70:	af00      	add	r7, sp, #0
  402c72:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402c74:	6878      	ldr	r0, [r7, #4]
  402c76:	4b07      	ldr	r3, [pc, #28]	; (402c94 <cpu_irq_restore+0x28>)
  402c78:	4798      	blx	r3
  402c7a:	4603      	mov	r3, r0
  402c7c:	2b00      	cmp	r3, #0
  402c7e:	d005      	beq.n	402c8c <cpu_irq_restore+0x20>
		cpu_irq_enable();
  402c80:	4b05      	ldr	r3, [pc, #20]	; (402c98 <cpu_irq_restore+0x2c>)
  402c82:	2201      	movs	r2, #1
  402c84:	701a      	strb	r2, [r3, #0]
  402c86:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402c8a:	b662      	cpsie	i
}
  402c8c:	bf00      	nop
  402c8e:	3708      	adds	r7, #8
  402c90:	46bd      	mov	sp, r7
  402c92:	bd80      	pop	{r7, pc}
  402c94:	00402c4d 	.word	0x00402c4d
  402c98:	20400018 	.word	0x20400018

00402c9c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402c9c:	b580      	push	{r7, lr}
  402c9e:	b084      	sub	sp, #16
  402ca0:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  402ca2:	4b1e      	ldr	r3, [pc, #120]	; (402d1c <Reset_Handler+0x80>)
  402ca4:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  402ca6:	4b1e      	ldr	r3, [pc, #120]	; (402d20 <Reset_Handler+0x84>)
  402ca8:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  402caa:	68fa      	ldr	r2, [r7, #12]
  402cac:	68bb      	ldr	r3, [r7, #8]
  402cae:	429a      	cmp	r2, r3
  402cb0:	d00c      	beq.n	402ccc <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  402cb2:	e007      	b.n	402cc4 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402cb4:	68bb      	ldr	r3, [r7, #8]
  402cb6:	1d1a      	adds	r2, r3, #4
  402cb8:	60ba      	str	r2, [r7, #8]
  402cba:	68fa      	ldr	r2, [r7, #12]
  402cbc:	1d11      	adds	r1, r2, #4
  402cbe:	60f9      	str	r1, [r7, #12]
  402cc0:	6812      	ldr	r2, [r2, #0]
  402cc2:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  402cc4:	68bb      	ldr	r3, [r7, #8]
  402cc6:	4a17      	ldr	r2, [pc, #92]	; (402d24 <Reset_Handler+0x88>)
  402cc8:	4293      	cmp	r3, r2
  402cca:	d3f3      	bcc.n	402cb4 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  402ccc:	4b16      	ldr	r3, [pc, #88]	; (402d28 <Reset_Handler+0x8c>)
  402cce:	60bb      	str	r3, [r7, #8]
  402cd0:	e004      	b.n	402cdc <Reset_Handler+0x40>
                *pDest++ = 0;
  402cd2:	68bb      	ldr	r3, [r7, #8]
  402cd4:	1d1a      	adds	r2, r3, #4
  402cd6:	60ba      	str	r2, [r7, #8]
  402cd8:	2200      	movs	r2, #0
  402cda:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  402cdc:	68bb      	ldr	r3, [r7, #8]
  402cde:	4a13      	ldr	r2, [pc, #76]	; (402d2c <Reset_Handler+0x90>)
  402ce0:	4293      	cmp	r3, r2
  402ce2:	d3f6      	bcc.n	402cd2 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  402ce4:	4b12      	ldr	r3, [pc, #72]	; (402d30 <Reset_Handler+0x94>)
  402ce6:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  402ce8:	4a12      	ldr	r2, [pc, #72]	; (402d34 <Reset_Handler+0x98>)
  402cea:	68fb      	ldr	r3, [r7, #12]
  402cec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  402cf0:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  402cf2:	4b11      	ldr	r3, [pc, #68]	; (402d38 <Reset_Handler+0x9c>)
  402cf4:	4798      	blx	r3
  402cf6:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  402cf8:	4a10      	ldr	r2, [pc, #64]	; (402d3c <Reset_Handler+0xa0>)
  402cfa:	4b10      	ldr	r3, [pc, #64]	; (402d3c <Reset_Handler+0xa0>)
  402cfc:	681b      	ldr	r3, [r3, #0]
  402cfe:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  402d02:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  402d04:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402d08:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  402d0c:	6878      	ldr	r0, [r7, #4]
  402d0e:	4b0c      	ldr	r3, [pc, #48]	; (402d40 <Reset_Handler+0xa4>)
  402d10:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  402d12:	4b0c      	ldr	r3, [pc, #48]	; (402d44 <Reset_Handler+0xa8>)
  402d14:	4798      	blx	r3

        /* Branch to main function */
        main();
  402d16:	4b0c      	ldr	r3, [pc, #48]	; (402d48 <Reset_Handler+0xac>)
  402d18:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  402d1a:	e7fe      	b.n	402d1a <Reset_Handler+0x7e>
  402d1c:	00404994 	.word	0x00404994
  402d20:	20400000 	.word	0x20400000
  402d24:	2040046c 	.word	0x2040046c
  402d28:	2040046c 	.word	0x2040046c
  402d2c:	2040075c 	.word	0x2040075c
  402d30:	00400000 	.word	0x00400000
  402d34:	e000ed00 	.word	0xe000ed00
  402d38:	00402c15 	.word	0x00402c15
  402d3c:	e000ed88 	.word	0xe000ed88
  402d40:	00402c6d 	.word	0x00402c6d
  402d44:	00403d09 	.word	0x00403d09
  402d48:	0040374d 	.word	0x0040374d

00402d4c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402d4c:	b480      	push	{r7}
  402d4e:	af00      	add	r7, sp, #0
        while (1) {
  402d50:	e7fe      	b.n	402d50 <Dummy_Handler+0x4>
	...

00402d54 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  402d54:	b480      	push	{r7}
  402d56:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402d58:	4b52      	ldr	r3, [pc, #328]	; (402ea4 <SystemCoreClockUpdate+0x150>)
  402d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d5c:	f003 0303 	and.w	r3, r3, #3
  402d60:	2b01      	cmp	r3, #1
  402d62:	d014      	beq.n	402d8e <SystemCoreClockUpdate+0x3a>
  402d64:	2b01      	cmp	r3, #1
  402d66:	d302      	bcc.n	402d6e <SystemCoreClockUpdate+0x1a>
  402d68:	2b02      	cmp	r3, #2
  402d6a:	d038      	beq.n	402dde <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402d6c:	e07a      	b.n	402e64 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  402d6e:	4b4e      	ldr	r3, [pc, #312]	; (402ea8 <SystemCoreClockUpdate+0x154>)
  402d70:	695b      	ldr	r3, [r3, #20]
  402d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402d76:	2b00      	cmp	r3, #0
  402d78:	d004      	beq.n	402d84 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402d7a:	4b4c      	ldr	r3, [pc, #304]	; (402eac <SystemCoreClockUpdate+0x158>)
  402d7c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402d80:	601a      	str	r2, [r3, #0]
    break;
  402d82:	e06f      	b.n	402e64 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402d84:	4b49      	ldr	r3, [pc, #292]	; (402eac <SystemCoreClockUpdate+0x158>)
  402d86:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402d8a:	601a      	str	r2, [r3, #0]
    break;
  402d8c:	e06a      	b.n	402e64 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402d8e:	4b45      	ldr	r3, [pc, #276]	; (402ea4 <SystemCoreClockUpdate+0x150>)
  402d90:	6a1b      	ldr	r3, [r3, #32]
  402d92:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402d96:	2b00      	cmp	r3, #0
  402d98:	d003      	beq.n	402da2 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402d9a:	4b44      	ldr	r3, [pc, #272]	; (402eac <SystemCoreClockUpdate+0x158>)
  402d9c:	4a44      	ldr	r2, [pc, #272]	; (402eb0 <SystemCoreClockUpdate+0x15c>)
  402d9e:	601a      	str	r2, [r3, #0]
    break;
  402da0:	e060      	b.n	402e64 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402da2:	4b42      	ldr	r3, [pc, #264]	; (402eac <SystemCoreClockUpdate+0x158>)
  402da4:	4a43      	ldr	r2, [pc, #268]	; (402eb4 <SystemCoreClockUpdate+0x160>)
  402da6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402da8:	4b3e      	ldr	r3, [pc, #248]	; (402ea4 <SystemCoreClockUpdate+0x150>)
  402daa:	6a1b      	ldr	r3, [r3, #32]
  402dac:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402db0:	2b10      	cmp	r3, #16
  402db2:	d004      	beq.n	402dbe <SystemCoreClockUpdate+0x6a>
  402db4:	2b20      	cmp	r3, #32
  402db6:	d008      	beq.n	402dca <SystemCoreClockUpdate+0x76>
  402db8:	2b00      	cmp	r3, #0
  402dba:	d00e      	beq.n	402dda <SystemCoreClockUpdate+0x86>
          break;
  402dbc:	e00e      	b.n	402ddc <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  402dbe:	4b3b      	ldr	r3, [pc, #236]	; (402eac <SystemCoreClockUpdate+0x158>)
  402dc0:	681b      	ldr	r3, [r3, #0]
  402dc2:	005b      	lsls	r3, r3, #1
  402dc4:	4a39      	ldr	r2, [pc, #228]	; (402eac <SystemCoreClockUpdate+0x158>)
  402dc6:	6013      	str	r3, [r2, #0]
          break;
  402dc8:	e008      	b.n	402ddc <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  402dca:	4b38      	ldr	r3, [pc, #224]	; (402eac <SystemCoreClockUpdate+0x158>)
  402dcc:	681a      	ldr	r2, [r3, #0]
  402dce:	4613      	mov	r3, r2
  402dd0:	005b      	lsls	r3, r3, #1
  402dd2:	4413      	add	r3, r2
  402dd4:	4a35      	ldr	r2, [pc, #212]	; (402eac <SystemCoreClockUpdate+0x158>)
  402dd6:	6013      	str	r3, [r2, #0]
          break;
  402dd8:	e000      	b.n	402ddc <SystemCoreClockUpdate+0x88>
          break;
  402dda:	bf00      	nop
    break;
  402ddc:	e042      	b.n	402e64 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  402dde:	4b31      	ldr	r3, [pc, #196]	; (402ea4 <SystemCoreClockUpdate+0x150>)
  402de0:	6a1b      	ldr	r3, [r3, #32]
  402de2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402de6:	2b00      	cmp	r3, #0
  402de8:	d003      	beq.n	402df2 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  402dea:	4b30      	ldr	r3, [pc, #192]	; (402eac <SystemCoreClockUpdate+0x158>)
  402dec:	4a30      	ldr	r2, [pc, #192]	; (402eb0 <SystemCoreClockUpdate+0x15c>)
  402dee:	601a      	str	r2, [r3, #0]
  402df0:	e01c      	b.n	402e2c <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402df2:	4b2e      	ldr	r3, [pc, #184]	; (402eac <SystemCoreClockUpdate+0x158>)
  402df4:	4a2f      	ldr	r2, [pc, #188]	; (402eb4 <SystemCoreClockUpdate+0x160>)
  402df6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402df8:	4b2a      	ldr	r3, [pc, #168]	; (402ea4 <SystemCoreClockUpdate+0x150>)
  402dfa:	6a1b      	ldr	r3, [r3, #32]
  402dfc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402e00:	2b10      	cmp	r3, #16
  402e02:	d004      	beq.n	402e0e <SystemCoreClockUpdate+0xba>
  402e04:	2b20      	cmp	r3, #32
  402e06:	d008      	beq.n	402e1a <SystemCoreClockUpdate+0xc6>
  402e08:	2b00      	cmp	r3, #0
  402e0a:	d00e      	beq.n	402e2a <SystemCoreClockUpdate+0xd6>
          break;
  402e0c:	e00e      	b.n	402e2c <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  402e0e:	4b27      	ldr	r3, [pc, #156]	; (402eac <SystemCoreClockUpdate+0x158>)
  402e10:	681b      	ldr	r3, [r3, #0]
  402e12:	005b      	lsls	r3, r3, #1
  402e14:	4a25      	ldr	r2, [pc, #148]	; (402eac <SystemCoreClockUpdate+0x158>)
  402e16:	6013      	str	r3, [r2, #0]
          break;
  402e18:	e008      	b.n	402e2c <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  402e1a:	4b24      	ldr	r3, [pc, #144]	; (402eac <SystemCoreClockUpdate+0x158>)
  402e1c:	681a      	ldr	r2, [r3, #0]
  402e1e:	4613      	mov	r3, r2
  402e20:	005b      	lsls	r3, r3, #1
  402e22:	4413      	add	r3, r2
  402e24:	4a21      	ldr	r2, [pc, #132]	; (402eac <SystemCoreClockUpdate+0x158>)
  402e26:	6013      	str	r3, [r2, #0]
          break;
  402e28:	e000      	b.n	402e2c <SystemCoreClockUpdate+0xd8>
          break;
  402e2a:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402e2c:	4b1d      	ldr	r3, [pc, #116]	; (402ea4 <SystemCoreClockUpdate+0x150>)
  402e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e30:	f003 0303 	and.w	r3, r3, #3
  402e34:	2b02      	cmp	r3, #2
  402e36:	d114      	bne.n	402e62 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402e38:	4b1a      	ldr	r3, [pc, #104]	; (402ea4 <SystemCoreClockUpdate+0x150>)
  402e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402e3c:	0c1b      	lsrs	r3, r3, #16
  402e3e:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402e42:	3301      	adds	r3, #1
  402e44:	4a19      	ldr	r2, [pc, #100]	; (402eac <SystemCoreClockUpdate+0x158>)
  402e46:	6812      	ldr	r2, [r2, #0]
  402e48:	fb02 f303 	mul.w	r3, r2, r3
  402e4c:	4a17      	ldr	r2, [pc, #92]	; (402eac <SystemCoreClockUpdate+0x158>)
  402e4e:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  402e50:	4b14      	ldr	r3, [pc, #80]	; (402ea4 <SystemCoreClockUpdate+0x150>)
  402e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402e54:	b2db      	uxtb	r3, r3
  402e56:	4a15      	ldr	r2, [pc, #84]	; (402eac <SystemCoreClockUpdate+0x158>)
  402e58:	6812      	ldr	r2, [r2, #0]
  402e5a:	fbb2 f3f3 	udiv	r3, r2, r3
  402e5e:	4a13      	ldr	r2, [pc, #76]	; (402eac <SystemCoreClockUpdate+0x158>)
  402e60:	6013      	str	r3, [r2, #0]
    break;
  402e62:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402e64:	4b0f      	ldr	r3, [pc, #60]	; (402ea4 <SystemCoreClockUpdate+0x150>)
  402e66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e68:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402e6c:	2b70      	cmp	r3, #112	; 0x70
  402e6e:	d108      	bne.n	402e82 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  402e70:	4b0e      	ldr	r3, [pc, #56]	; (402eac <SystemCoreClockUpdate+0x158>)
  402e72:	681b      	ldr	r3, [r3, #0]
  402e74:	4a10      	ldr	r2, [pc, #64]	; (402eb8 <SystemCoreClockUpdate+0x164>)
  402e76:	fba2 2303 	umull	r2, r3, r2, r3
  402e7a:	085b      	lsrs	r3, r3, #1
  402e7c:	4a0b      	ldr	r2, [pc, #44]	; (402eac <SystemCoreClockUpdate+0x158>)
  402e7e:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  402e80:	e00a      	b.n	402e98 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402e82:	4b08      	ldr	r3, [pc, #32]	; (402ea4 <SystemCoreClockUpdate+0x150>)
  402e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e86:	091b      	lsrs	r3, r3, #4
  402e88:	f003 0307 	and.w	r3, r3, #7
  402e8c:	4a07      	ldr	r2, [pc, #28]	; (402eac <SystemCoreClockUpdate+0x158>)
  402e8e:	6812      	ldr	r2, [r2, #0]
  402e90:	fa22 f303 	lsr.w	r3, r2, r3
  402e94:	4a05      	ldr	r2, [pc, #20]	; (402eac <SystemCoreClockUpdate+0x158>)
  402e96:	6013      	str	r3, [r2, #0]
}
  402e98:	bf00      	nop
  402e9a:	46bd      	mov	sp, r7
  402e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402ea0:	4770      	bx	lr
  402ea2:	bf00      	nop
  402ea4:	400e0600 	.word	0x400e0600
  402ea8:	400e1810 	.word	0x400e1810
  402eac:	20400020 	.word	0x20400020
  402eb0:	00b71b00 	.word	0x00b71b00
  402eb4:	003d0900 	.word	0x003d0900
  402eb8:	aaaaaaab 	.word	0xaaaaaaab

00402ebc <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402ebc:	b480      	push	{r7}
  402ebe:	b083      	sub	sp, #12
  402ec0:	af00      	add	r7, sp, #0
  402ec2:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  402ec4:	687b      	ldr	r3, [r7, #4]
  402ec6:	4a1d      	ldr	r2, [pc, #116]	; (402f3c <system_init_flash+0x80>)
  402ec8:	4293      	cmp	r3, r2
  402eca:	d804      	bhi.n	402ed6 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402ecc:	4b1c      	ldr	r3, [pc, #112]	; (402f40 <system_init_flash+0x84>)
  402ece:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402ed2:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  402ed4:	e02b      	b.n	402f2e <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  402ed6:	687b      	ldr	r3, [r7, #4]
  402ed8:	4a1a      	ldr	r2, [pc, #104]	; (402f44 <system_init_flash+0x88>)
  402eda:	4293      	cmp	r3, r2
  402edc:	d803      	bhi.n	402ee6 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402ede:	4b18      	ldr	r3, [pc, #96]	; (402f40 <system_init_flash+0x84>)
  402ee0:	4a19      	ldr	r2, [pc, #100]	; (402f48 <system_init_flash+0x8c>)
  402ee2:	601a      	str	r2, [r3, #0]
}
  402ee4:	e023      	b.n	402f2e <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  402ee6:	687b      	ldr	r3, [r7, #4]
  402ee8:	4a18      	ldr	r2, [pc, #96]	; (402f4c <system_init_flash+0x90>)
  402eea:	4293      	cmp	r3, r2
  402eec:	d803      	bhi.n	402ef6 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402eee:	4b14      	ldr	r3, [pc, #80]	; (402f40 <system_init_flash+0x84>)
  402ef0:	4a17      	ldr	r2, [pc, #92]	; (402f50 <system_init_flash+0x94>)
  402ef2:	601a      	str	r2, [r3, #0]
}
  402ef4:	e01b      	b.n	402f2e <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  402ef6:	687b      	ldr	r3, [r7, #4]
  402ef8:	4a16      	ldr	r2, [pc, #88]	; (402f54 <system_init_flash+0x98>)
  402efa:	4293      	cmp	r3, r2
  402efc:	d803      	bhi.n	402f06 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402efe:	4b10      	ldr	r3, [pc, #64]	; (402f40 <system_init_flash+0x84>)
  402f00:	4a15      	ldr	r2, [pc, #84]	; (402f58 <system_init_flash+0x9c>)
  402f02:	601a      	str	r2, [r3, #0]
}
  402f04:	e013      	b.n	402f2e <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  402f06:	687b      	ldr	r3, [r7, #4]
  402f08:	4a14      	ldr	r2, [pc, #80]	; (402f5c <system_init_flash+0xa0>)
  402f0a:	4293      	cmp	r3, r2
  402f0c:	d804      	bhi.n	402f18 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402f0e:	4b0c      	ldr	r3, [pc, #48]	; (402f40 <system_init_flash+0x84>)
  402f10:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402f14:	601a      	str	r2, [r3, #0]
}
  402f16:	e00a      	b.n	402f2e <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  402f18:	687b      	ldr	r3, [r7, #4]
  402f1a:	4a11      	ldr	r2, [pc, #68]	; (402f60 <system_init_flash+0xa4>)
  402f1c:	4293      	cmp	r3, r2
  402f1e:	d803      	bhi.n	402f28 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402f20:	4b07      	ldr	r3, [pc, #28]	; (402f40 <system_init_flash+0x84>)
  402f22:	4a10      	ldr	r2, [pc, #64]	; (402f64 <system_init_flash+0xa8>)
  402f24:	601a      	str	r2, [r3, #0]
}
  402f26:	e002      	b.n	402f2e <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  402f28:	4b05      	ldr	r3, [pc, #20]	; (402f40 <system_init_flash+0x84>)
  402f2a:	4a0f      	ldr	r2, [pc, #60]	; (402f68 <system_init_flash+0xac>)
  402f2c:	601a      	str	r2, [r3, #0]
}
  402f2e:	bf00      	nop
  402f30:	370c      	adds	r7, #12
  402f32:	46bd      	mov	sp, r7
  402f34:	f85d 7b04 	ldr.w	r7, [sp], #4
  402f38:	4770      	bx	lr
  402f3a:	bf00      	nop
  402f3c:	015ef3bf 	.word	0x015ef3bf
  402f40:	400e0c00 	.word	0x400e0c00
  402f44:	02bde77f 	.word	0x02bde77f
  402f48:	04000100 	.word	0x04000100
  402f4c:	041cdb3f 	.word	0x041cdb3f
  402f50:	04000200 	.word	0x04000200
  402f54:	057bceff 	.word	0x057bceff
  402f58:	04000300 	.word	0x04000300
  402f5c:	06dac2bf 	.word	0x06dac2bf
  402f60:	0839b67f 	.word	0x0839b67f
  402f64:	04000500 	.word	0x04000500
  402f68:	04000600 	.word	0x04000600

00402f6c <NVIC_EnableIRQ>:
{
  402f6c:	b480      	push	{r7}
  402f6e:	b083      	sub	sp, #12
  402f70:	af00      	add	r7, sp, #0
  402f72:	4603      	mov	r3, r0
  402f74:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402f76:	4909      	ldr	r1, [pc, #36]	; (402f9c <NVIC_EnableIRQ+0x30>)
  402f78:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402f7c:	095b      	lsrs	r3, r3, #5
  402f7e:	79fa      	ldrb	r2, [r7, #7]
  402f80:	f002 021f 	and.w	r2, r2, #31
  402f84:	2001      	movs	r0, #1
  402f86:	fa00 f202 	lsl.w	r2, r0, r2
  402f8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402f8e:	bf00      	nop
  402f90:	370c      	adds	r7, #12
  402f92:	46bd      	mov	sp, r7
  402f94:	f85d 7b04 	ldr.w	r7, [sp], #4
  402f98:	4770      	bx	lr
  402f9a:	bf00      	nop
  402f9c:	e000e100 	.word	0xe000e100

00402fa0 <NVIC_DisableIRQ>:
{
  402fa0:	b480      	push	{r7}
  402fa2:	b083      	sub	sp, #12
  402fa4:	af00      	add	r7, sp, #0
  402fa6:	4603      	mov	r3, r0
  402fa8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  402faa:	4909      	ldr	r1, [pc, #36]	; (402fd0 <NVIC_DisableIRQ+0x30>)
  402fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402fb0:	095b      	lsrs	r3, r3, #5
  402fb2:	79fa      	ldrb	r2, [r7, #7]
  402fb4:	f002 021f 	and.w	r2, r2, #31
  402fb8:	2001      	movs	r0, #1
  402fba:	fa00 f202 	lsl.w	r2, r0, r2
  402fbe:	3320      	adds	r3, #32
  402fc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402fc4:	bf00      	nop
  402fc6:	370c      	adds	r7, #12
  402fc8:	46bd      	mov	sp, r7
  402fca:	f85d 7b04 	ldr.w	r7, [sp], #4
  402fce:	4770      	bx	lr
  402fd0:	e000e100 	.word	0xe000e100

00402fd4 <NVIC_ClearPendingIRQ>:
{
  402fd4:	b480      	push	{r7}
  402fd6:	b083      	sub	sp, #12
  402fd8:	af00      	add	r7, sp, #0
  402fda:	4603      	mov	r3, r0
  402fdc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  402fde:	4909      	ldr	r1, [pc, #36]	; (403004 <NVIC_ClearPendingIRQ+0x30>)
  402fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402fe4:	095b      	lsrs	r3, r3, #5
  402fe6:	79fa      	ldrb	r2, [r7, #7]
  402fe8:	f002 021f 	and.w	r2, r2, #31
  402fec:	2001      	movs	r0, #1
  402fee:	fa00 f202 	lsl.w	r2, r0, r2
  402ff2:	3360      	adds	r3, #96	; 0x60
  402ff4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402ff8:	bf00      	nop
  402ffa:	370c      	adds	r7, #12
  402ffc:	46bd      	mov	sp, r7
  402ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
  403002:	4770      	bx	lr
  403004:	e000e100 	.word	0xe000e100

00403008 <NVIC_SetPriority>:
{
  403008:	b480      	push	{r7}
  40300a:	b083      	sub	sp, #12
  40300c:	af00      	add	r7, sp, #0
  40300e:	4603      	mov	r3, r0
  403010:	6039      	str	r1, [r7, #0]
  403012:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  403014:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403018:	2b00      	cmp	r3, #0
  40301a:	da0b      	bge.n	403034 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40301c:	490d      	ldr	r1, [pc, #52]	; (403054 <NVIC_SetPriority+0x4c>)
  40301e:	79fb      	ldrb	r3, [r7, #7]
  403020:	f003 030f 	and.w	r3, r3, #15
  403024:	3b04      	subs	r3, #4
  403026:	683a      	ldr	r2, [r7, #0]
  403028:	b2d2      	uxtb	r2, r2
  40302a:	0152      	lsls	r2, r2, #5
  40302c:	b2d2      	uxtb	r2, r2
  40302e:	440b      	add	r3, r1
  403030:	761a      	strb	r2, [r3, #24]
}
  403032:	e009      	b.n	403048 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403034:	4908      	ldr	r1, [pc, #32]	; (403058 <NVIC_SetPriority+0x50>)
  403036:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40303a:	683a      	ldr	r2, [r7, #0]
  40303c:	b2d2      	uxtb	r2, r2
  40303e:	0152      	lsls	r2, r2, #5
  403040:	b2d2      	uxtb	r2, r2
  403042:	440b      	add	r3, r1
  403044:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  403048:	bf00      	nop
  40304a:	370c      	adds	r7, #12
  40304c:	46bd      	mov	sp, r7
  40304e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403052:	4770      	bx	lr
  403054:	e000ed00 	.word	0xe000ed00
  403058:	e000e100 	.word	0xe000e100

0040305c <osc_get_rate>:
{
  40305c:	b480      	push	{r7}
  40305e:	b083      	sub	sp, #12
  403060:	af00      	add	r7, sp, #0
  403062:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  403064:	687b      	ldr	r3, [r7, #4]
  403066:	2b07      	cmp	r3, #7
  403068:	d825      	bhi.n	4030b6 <osc_get_rate+0x5a>
  40306a:	a201      	add	r2, pc, #4	; (adr r2, 403070 <osc_get_rate+0x14>)
  40306c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403070:	00403091 	.word	0x00403091
  403074:	00403097 	.word	0x00403097
  403078:	0040309d 	.word	0x0040309d
  40307c:	004030a3 	.word	0x004030a3
  403080:	004030a7 	.word	0x004030a7
  403084:	004030ab 	.word	0x004030ab
  403088:	004030af 	.word	0x004030af
  40308c:	004030b3 	.word	0x004030b3
		return OSC_SLCK_32K_RC_HZ;
  403090:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  403094:	e010      	b.n	4030b8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  403096:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40309a:	e00d      	b.n	4030b8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40309c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4030a0:	e00a      	b.n	4030b8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4030a2:	4b08      	ldr	r3, [pc, #32]	; (4030c4 <osc_get_rate+0x68>)
  4030a4:	e008      	b.n	4030b8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4030a6:	4b08      	ldr	r3, [pc, #32]	; (4030c8 <osc_get_rate+0x6c>)
  4030a8:	e006      	b.n	4030b8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4030aa:	4b08      	ldr	r3, [pc, #32]	; (4030cc <osc_get_rate+0x70>)
  4030ac:	e004      	b.n	4030b8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4030ae:	4b07      	ldr	r3, [pc, #28]	; (4030cc <osc_get_rate+0x70>)
  4030b0:	e002      	b.n	4030b8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4030b2:	4b06      	ldr	r3, [pc, #24]	; (4030cc <osc_get_rate+0x70>)
  4030b4:	e000      	b.n	4030b8 <osc_get_rate+0x5c>
	return 0;
  4030b6:	2300      	movs	r3, #0
}
  4030b8:	4618      	mov	r0, r3
  4030ba:	370c      	adds	r7, #12
  4030bc:	46bd      	mov	sp, r7
  4030be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4030c2:	4770      	bx	lr
  4030c4:	003d0900 	.word	0x003d0900
  4030c8:	007a1200 	.word	0x007a1200
  4030cc:	00b71b00 	.word	0x00b71b00

004030d0 <sysclk_get_main_hz>:
{
  4030d0:	b580      	push	{r7, lr}
  4030d2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4030d4:	2006      	movs	r0, #6
  4030d6:	4b05      	ldr	r3, [pc, #20]	; (4030ec <sysclk_get_main_hz+0x1c>)
  4030d8:	4798      	blx	r3
  4030da:	4602      	mov	r2, r0
  4030dc:	4613      	mov	r3, r2
  4030de:	009b      	lsls	r3, r3, #2
  4030e0:	4413      	add	r3, r2
  4030e2:	009a      	lsls	r2, r3, #2
  4030e4:	4413      	add	r3, r2
}
  4030e6:	4618      	mov	r0, r3
  4030e8:	bd80      	pop	{r7, pc}
  4030ea:	bf00      	nop
  4030ec:	0040305d 	.word	0x0040305d

004030f0 <sysclk_get_cpu_hz>:
{
  4030f0:	b580      	push	{r7, lr}
  4030f2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4030f4:	4b02      	ldr	r3, [pc, #8]	; (403100 <sysclk_get_cpu_hz+0x10>)
  4030f6:	4798      	blx	r3
  4030f8:	4603      	mov	r3, r0
}
  4030fa:	4618      	mov	r0, r3
  4030fc:	bd80      	pop	{r7, pc}
  4030fe:	bf00      	nop
  403100:	004030d1 	.word	0x004030d1

00403104 <pin_toggle>:


void pin_toggle(Pio *pio, uint32_t mask) {
  403104:	b580      	push	{r7, lr}
  403106:	b082      	sub	sp, #8
  403108:	af00      	add	r7, sp, #0
  40310a:	6078      	str	r0, [r7, #4]
  40310c:	6039      	str	r1, [r7, #0]
	if(pio_get_output_data_status(pio, mask))
  40310e:	6839      	ldr	r1, [r7, #0]
  403110:	6878      	ldr	r0, [r7, #4]
  403112:	4b09      	ldr	r3, [pc, #36]	; (403138 <pin_toggle+0x34>)
  403114:	4798      	blx	r3
  403116:	4603      	mov	r3, r0
  403118:	2b00      	cmp	r3, #0
  40311a:	d004      	beq.n	403126 <pin_toggle+0x22>
	pio_clear(pio, mask);
  40311c:	6839      	ldr	r1, [r7, #0]
  40311e:	6878      	ldr	r0, [r7, #4]
  403120:	4b06      	ldr	r3, [pc, #24]	; (40313c <pin_toggle+0x38>)
  403122:	4798      	blx	r3
	else
	pio_set(pio,mask);
}
  403124:	e003      	b.n	40312e <pin_toggle+0x2a>
	pio_set(pio,mask);
  403126:	6839      	ldr	r1, [r7, #0]
  403128:	6878      	ldr	r0, [r7, #4]
  40312a:	4b05      	ldr	r3, [pc, #20]	; (403140 <pin_toggle+0x3c>)
  40312c:	4798      	blx	r3
}
  40312e:	bf00      	nop
  403130:	3708      	adds	r7, #8
  403132:	46bd      	mov	sp, r7
  403134:	bd80      	pop	{r7, pc}
  403136:	bf00      	nop
  403138:	004021bd 	.word	0x004021bd
  40313c:	00401ee1 	.word	0x00401ee1
  403140:	00401ec5 	.word	0x00401ec5

00403144 <RTT_init>:

uint32_t current_hour, current_min, current_sec;
uint32_t current_year, current_month, current_day, current_week;


static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {
  403144:	b580      	push	{r7, lr}
  403146:	b086      	sub	sp, #24
  403148:	af00      	add	r7, sp, #0
  40314a:	60f8      	str	r0, [r7, #12]
  40314c:	60b9      	str	r1, [r7, #8]
  40314e:	607a      	str	r2, [r7, #4]

	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  403150:	eddf 6a26 	vldr	s13, [pc, #152]	; 4031ec <RTT_init+0xa8>
  403154:	ed97 7a03 	vldr	s14, [r7, #12]
  403158:	eec6 7a87 	vdiv.f32	s15, s13, s14
  40315c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  403160:	edc7 7a00 	vstr	s15, [r7]
  403164:	883b      	ldrh	r3, [r7, #0]
  403166:	82fb      	strh	r3, [r7, #22]
	
	rtt_sel_source(RTT, false);
  403168:	2100      	movs	r1, #0
  40316a:	4821      	ldr	r0, [pc, #132]	; (4031f0 <RTT_init+0xac>)
  40316c:	4b21      	ldr	r3, [pc, #132]	; (4031f4 <RTT_init+0xb0>)
  40316e:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  403170:	8afb      	ldrh	r3, [r7, #22]
  403172:	4619      	mov	r1, r3
  403174:	481e      	ldr	r0, [pc, #120]	; (4031f0 <RTT_init+0xac>)
  403176:	4b20      	ldr	r3, [pc, #128]	; (4031f8 <RTT_init+0xb4>)
  403178:	4798      	blx	r3
	
	if (rttIRQSource & RTT_MR_ALMIEN) {
  40317a:	687b      	ldr	r3, [r7, #4]
  40317c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  403180:	2b00      	cmp	r3, #0
  403182:	d012      	beq.n	4031aa <RTT_init+0x66>
		uint32_t ul_previous_time;
		ul_previous_time = rtt_read_timer_value(RTT);
  403184:	481a      	ldr	r0, [pc, #104]	; (4031f0 <RTT_init+0xac>)
  403186:	4b1d      	ldr	r3, [pc, #116]	; (4031fc <RTT_init+0xb8>)
  403188:	4798      	blx	r3
  40318a:	6138      	str	r0, [r7, #16]
		while (ul_previous_time == rtt_read_timer_value(RTT));
  40318c:	bf00      	nop
  40318e:	4818      	ldr	r0, [pc, #96]	; (4031f0 <RTT_init+0xac>)
  403190:	4b1a      	ldr	r3, [pc, #104]	; (4031fc <RTT_init+0xb8>)
  403192:	4798      	blx	r3
  403194:	4602      	mov	r2, r0
  403196:	693b      	ldr	r3, [r7, #16]
  403198:	429a      	cmp	r2, r3
  40319a:	d0f8      	beq.n	40318e <RTT_init+0x4a>
		rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  40319c:	68ba      	ldr	r2, [r7, #8]
  40319e:	693b      	ldr	r3, [r7, #16]
  4031a0:	4413      	add	r3, r2
  4031a2:	4619      	mov	r1, r3
  4031a4:	4812      	ldr	r0, [pc, #72]	; (4031f0 <RTT_init+0xac>)
  4031a6:	4b16      	ldr	r3, [pc, #88]	; (403200 <RTT_init+0xbc>)
  4031a8:	4798      	blx	r3
	}

	/* config NVIC */
	NVIC_DisableIRQ(RTT_IRQn);
  4031aa:	2003      	movs	r0, #3
  4031ac:	4b15      	ldr	r3, [pc, #84]	; (403204 <RTT_init+0xc0>)
  4031ae:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTT_IRQn);
  4031b0:	2003      	movs	r0, #3
  4031b2:	4b15      	ldr	r3, [pc, #84]	; (403208 <RTT_init+0xc4>)
  4031b4:	4798      	blx	r3
	NVIC_SetPriority(RTT_IRQn, 4);
  4031b6:	2104      	movs	r1, #4
  4031b8:	2003      	movs	r0, #3
  4031ba:	4b14      	ldr	r3, [pc, #80]	; (40320c <RTT_init+0xc8>)
  4031bc:	4798      	blx	r3
	NVIC_EnableIRQ(RTT_IRQn);
  4031be:	2003      	movs	r0, #3
  4031c0:	4b13      	ldr	r3, [pc, #76]	; (403210 <RTT_init+0xcc>)
  4031c2:	4798      	blx	r3

	/* Enable RTT interrupt */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
  4031c4:	687b      	ldr	r3, [r7, #4]
  4031c6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  4031ca:	2b00      	cmp	r3, #0
  4031cc:	d004      	beq.n	4031d8 <RTT_init+0x94>
	rtt_enable_interrupt(RTT, rttIRQSource);
  4031ce:	6879      	ldr	r1, [r7, #4]
  4031d0:	4807      	ldr	r0, [pc, #28]	; (4031f0 <RTT_init+0xac>)
  4031d2:	4b10      	ldr	r3, [pc, #64]	; (403214 <RTT_init+0xd0>)
  4031d4:	4798      	blx	r3
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
	
}
  4031d6:	e004      	b.n	4031e2 <RTT_init+0x9e>
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  4031d8:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  4031dc:	4804      	ldr	r0, [pc, #16]	; (4031f0 <RTT_init+0xac>)
  4031de:	4b0e      	ldr	r3, [pc, #56]	; (403218 <RTT_init+0xd4>)
  4031e0:	4798      	blx	r3
}
  4031e2:	bf00      	nop
  4031e4:	3718      	adds	r7, #24
  4031e6:	46bd      	mov	sp, r7
  4031e8:	bd80      	pop	{r7, pc}
  4031ea:	bf00      	nop
  4031ec:	47000000 	.word	0x47000000
  4031f0:	400e1830 	.word	0x400e1830
  4031f4:	00400211 	.word	0x00400211
  4031f8:	004001e1 	.word	0x004001e1
  4031fc:	004002e1 	.word	0x004002e1
  403200:	00400329 	.word	0x00400329
  403204:	00402fa1 	.word	0x00402fa1
  403208:	00402fd5 	.word	0x00402fd5
  40320c:	00403009 	.word	0x00403009
  403210:	00402f6d 	.word	0x00402f6d
  403214:	00400269 	.word	0x00400269
  403218:	004002a1 	.word	0x004002a1

0040321c <RTC_Handler>:

void RTC_Handler(void) {
  40321c:	b580      	push	{r7, lr}
  40321e:	b082      	sub	sp, #8
  403220:	af00      	add	r7, sp, #0
	uint32_t ul_status = rtc_get_status(RTC);
  403222:	4814      	ldr	r0, [pc, #80]	; (403274 <RTC_Handler+0x58>)
  403224:	4b14      	ldr	r3, [pc, #80]	; (403278 <RTC_Handler+0x5c>)
  403226:	4798      	blx	r3
  403228:	6078      	str	r0, [r7, #4]
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
		// o cdigo para irq de segundo vem aqui
	}
	
	/* Time or date alarm */
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  40322a:	687b      	ldr	r3, [r7, #4]
  40322c:	f003 0302 	and.w	r3, r3, #2
  403230:	2b00      	cmp	r3, #0
  403232:	d002      	beq.n	40323a <RTC_Handler+0x1e>
		// o cdigo para irq de alame vem aqui
		flag_rtc_alarm = 1;
  403234:	4b11      	ldr	r3, [pc, #68]	; (40327c <RTC_Handler+0x60>)
  403236:	2201      	movs	r2, #1
  403238:	701a      	strb	r2, [r3, #0]
	}

	rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  40323a:	2104      	movs	r1, #4
  40323c:	480d      	ldr	r0, [pc, #52]	; (403274 <RTC_Handler+0x58>)
  40323e:	4b10      	ldr	r3, [pc, #64]	; (403280 <RTC_Handler+0x64>)
  403240:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  403242:	2102      	movs	r1, #2
  403244:	480b      	ldr	r0, [pc, #44]	; (403274 <RTC_Handler+0x58>)
  403246:	4b0e      	ldr	r3, [pc, #56]	; (403280 <RTC_Handler+0x64>)
  403248:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  40324a:	2101      	movs	r1, #1
  40324c:	4809      	ldr	r0, [pc, #36]	; (403274 <RTC_Handler+0x58>)
  40324e:	4b0c      	ldr	r3, [pc, #48]	; (403280 <RTC_Handler+0x64>)
  403250:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  403252:	2108      	movs	r1, #8
  403254:	4807      	ldr	r0, [pc, #28]	; (403274 <RTC_Handler+0x58>)
  403256:	4b0a      	ldr	r3, [pc, #40]	; (403280 <RTC_Handler+0x64>)
  403258:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  40325a:	2110      	movs	r1, #16
  40325c:	4805      	ldr	r0, [pc, #20]	; (403274 <RTC_Handler+0x58>)
  40325e:	4b08      	ldr	r3, [pc, #32]	; (403280 <RTC_Handler+0x64>)
  403260:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  403262:	2120      	movs	r1, #32
  403264:	4803      	ldr	r0, [pc, #12]	; (403274 <RTC_Handler+0x58>)
  403266:	4b06      	ldr	r3, [pc, #24]	; (403280 <RTC_Handler+0x64>)
  403268:	4798      	blx	r3
}
  40326a:	bf00      	nop
  40326c:	3708      	adds	r7, #8
  40326e:	46bd      	mov	sp, r7
  403270:	bd80      	pop	{r7, pc}
  403272:	bf00      	nop
  403274:	400e1860 	.word	0x400e1860
  403278:	004001ad 	.word	0x004001ad
  40327c:	2040070c 	.word	0x2040070c
  403280:	004001c5 	.word	0x004001c5

00403284 <TC_init>:

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(rtc,  irq_type);
}

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  403284:	b590      	push	{r4, r7, lr}
  403286:	b08b      	sub	sp, #44	; 0x2c
  403288:	af02      	add	r7, sp, #8
  40328a:	60f8      	str	r0, [r7, #12]
  40328c:	60b9      	str	r1, [r7, #8]
  40328e:	607a      	str	r2, [r7, #4]
  403290:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  403292:	4b1d      	ldr	r3, [pc, #116]	; (403308 <TC_init+0x84>)
  403294:	4798      	blx	r3
  403296:	61f8      	str	r0, [r7, #28]

	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC);
  403298:	68bb      	ldr	r3, [r7, #8]
  40329a:	4618      	mov	r0, r3
  40329c:	4b1b      	ldr	r3, [pc, #108]	; (40330c <TC_init+0x88>)
  40329e:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4032a0:	6838      	ldr	r0, [r7, #0]
  4032a2:	f107 0114 	add.w	r1, r7, #20
  4032a6:	f107 0218 	add.w	r2, r7, #24
  4032aa:	69fb      	ldr	r3, [r7, #28]
  4032ac:	9300      	str	r3, [sp, #0]
  4032ae:	460b      	mov	r3, r1
  4032b0:	69f9      	ldr	r1, [r7, #28]
  4032b2:	4c17      	ldr	r4, [pc, #92]	; (403310 <TC_init+0x8c>)
  4032b4:	47a0      	blx	r4
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4032b6:	6879      	ldr	r1, [r7, #4]
  4032b8:	697b      	ldr	r3, [r7, #20]
  4032ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  4032be:	461a      	mov	r2, r3
  4032c0:	68f8      	ldr	r0, [r7, #12]
  4032c2:	4b14      	ldr	r3, [pc, #80]	; (403314 <TC_init+0x90>)
  4032c4:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  4032c6:	6879      	ldr	r1, [r7, #4]
  4032c8:	69bb      	ldr	r3, [r7, #24]
  4032ca:	69fa      	ldr	r2, [r7, #28]
  4032cc:	fbb2 f2f3 	udiv	r2, r2, r3
  4032d0:	683b      	ldr	r3, [r7, #0]
  4032d2:	fbb2 f3f3 	udiv	r3, r2, r3
  4032d6:	461a      	mov	r2, r3
  4032d8:	68f8      	ldr	r0, [r7, #12]
  4032da:	4b0f      	ldr	r3, [pc, #60]	; (403318 <TC_init+0x94>)
  4032dc:	4798      	blx	r3

	/* Configura NVIC*/
	NVIC_SetPriority(ID_TC, 4);
  4032de:	68bb      	ldr	r3, [r7, #8]
  4032e0:	b25b      	sxtb	r3, r3
  4032e2:	2104      	movs	r1, #4
  4032e4:	4618      	mov	r0, r3
  4032e6:	4b0d      	ldr	r3, [pc, #52]	; (40331c <TC_init+0x98>)
  4032e8:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
  4032ea:	68bb      	ldr	r3, [r7, #8]
  4032ec:	b25b      	sxtb	r3, r3
  4032ee:	4618      	mov	r0, r3
  4032f0:	4b0b      	ldr	r3, [pc, #44]	; (403320 <TC_init+0x9c>)
  4032f2:	4798      	blx	r3
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4032f4:	687b      	ldr	r3, [r7, #4]
  4032f6:	2210      	movs	r2, #16
  4032f8:	4619      	mov	r1, r3
  4032fa:	68f8      	ldr	r0, [r7, #12]
  4032fc:	4b09      	ldr	r3, [pc, #36]	; (403324 <TC_init+0xa0>)
  4032fe:	4798      	blx	r3
  403300:	bf00      	nop
  403302:	3724      	adds	r7, #36	; 0x24
  403304:	46bd      	mov	sp, r7
  403306:	bd90      	pop	{r4, r7, pc}
  403308:	004030f1 	.word	0x004030f1
  40330c:	00402749 	.word	0x00402749
  403310:	004007b1 	.word	0x004007b1
  403314:	004006e3 	.word	0x004006e3
  403318:	0040073f 	.word	0x0040073f
  40331c:	00403009 	.word	0x00403009
  403320:	00402f6d 	.word	0x00402f6d
  403324:	00400765 	.word	0x00400765

00403328 <but1_callback>:
int gabarito[] = {1, 1, 2, 2, 3, 1};
	

int contador = 0;

void but1_callback(void) {
  403328:	b480      	push	{r7}
  40332a:	af00      	add	r7, sp, #0
	flag_but1 = 1;
  40332c:	4b03      	ldr	r3, [pc, #12]	; (40333c <but1_callback+0x14>)
  40332e:	2201      	movs	r2, #1
  403330:	701a      	strb	r2, [r3, #0]
}
  403332:	bf00      	nop
  403334:	46bd      	mov	sp, r7
  403336:	f85d 7b04 	ldr.w	r7, [sp], #4
  40333a:	4770      	bx	lr
  40333c:	2040070d 	.word	0x2040070d

00403340 <but2_callback>:

void but2_callback(void) {
  403340:	b480      	push	{r7}
  403342:	af00      	add	r7, sp, #0
	flag_but2 = 1;
  403344:	4b03      	ldr	r3, [pc, #12]	; (403354 <but2_callback+0x14>)
  403346:	2201      	movs	r2, #1
  403348:	701a      	strb	r2, [r3, #0]
}
  40334a:	bf00      	nop
  40334c:	46bd      	mov	sp, r7
  40334e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403352:	4770      	bx	lr
  403354:	2040070e 	.word	0x2040070e

00403358 <but3_callback>:

void but3_callback(void) {
  403358:	b480      	push	{r7}
  40335a:	af00      	add	r7, sp, #0
	flag_but3 = 1;
  40335c:	4b03      	ldr	r3, [pc, #12]	; (40336c <but3_callback+0x14>)
  40335e:	2201      	movs	r2, #1
  403360:	701a      	strb	r2, [r3, #0]
}
  403362:	bf00      	nop
  403364:	46bd      	mov	sp, r7
  403366:	f85d 7b04 	ldr.w	r7, [sp], #4
  40336a:	4770      	bx	lr
  40336c:	2040070f 	.word	0x2040070f

00403370 <RTT_Handler>:

void RTT_Handler(void) {
  403370:	b590      	push	{r4, r7, lr}
  403372:	b083      	sub	sp, #12
  403374:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  403376:	480f      	ldr	r0, [pc, #60]	; (4033b4 <RTT_Handler+0x44>)
  403378:	4b0f      	ldr	r3, [pc, #60]	; (4033b8 <RTT_Handler+0x48>)
  40337a:	4798      	blx	r3
  40337c:	6078      	str	r0, [r7, #4]

	/* IRQ due to Time has changed */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  40337e:	687b      	ldr	r3, [r7, #4]
  403380:	f003 0301 	and.w	r3, r3, #1
  403384:	2b00      	cmp	r3, #0
  403386:	d011      	beq.n	4033ac <RTT_Handler+0x3c>
		rtt_flag = 0;
  403388:	4b0c      	ldr	r3, [pc, #48]	; (4033bc <RTT_Handler+0x4c>)
  40338a:	2200      	movs	r2, #0
  40338c:	701a      	strb	r2, [r3, #0]
		gfx_mono_draw_string("Cofre fechado", 0,0, &sysfont);
  40338e:	4b0c      	ldr	r3, [pc, #48]	; (4033c0 <RTT_Handler+0x50>)
  403390:	2200      	movs	r2, #0
  403392:	2100      	movs	r1, #0
  403394:	480b      	ldr	r0, [pc, #44]	; (4033c4 <RTT_Handler+0x54>)
  403396:	4c0c      	ldr	r4, [pc, #48]	; (4033c8 <RTT_Handler+0x58>)
  403398:	47a0      	blx	r4
		gfx_mono_draw_string("         ", 0,18, &sysfont);
  40339a:	4b09      	ldr	r3, [pc, #36]	; (4033c0 <RTT_Handler+0x50>)
  40339c:	2212      	movs	r2, #18
  40339e:	2100      	movs	r1, #0
  4033a0:	480a      	ldr	r0, [pc, #40]	; (4033cc <RTT_Handler+0x5c>)
  4033a2:	4c09      	ldr	r4, [pc, #36]	; (4033c8 <RTT_Handler+0x58>)
  4033a4:	47a0      	blx	r4
		contador = 0;	
  4033a6:	4b0a      	ldr	r3, [pc, #40]	; (4033d0 <RTT_Handler+0x60>)
  4033a8:	2200      	movs	r2, #0
  4033aa:	601a      	str	r2, [r3, #0]
	}
}
  4033ac:	bf00      	nop
  4033ae:	370c      	adds	r7, #12
  4033b0:	46bd      	mov	sp, r7
  4033b2:	bd90      	pop	{r4, r7, pc}
  4033b4:	400e1830 	.word	0x400e1830
  4033b8:	0040030f 	.word	0x0040030f
  4033bc:	20400710 	.word	0x20400710
  4033c0:	2040000c 	.word	0x2040000c
  4033c4:	004048c0 	.word	0x004048c0
  4033c8:	00400b99 	.word	0x00400b99
  4033cc:	004048d0 	.word	0x004048d0
  4033d0:	20400734 	.word	0x20400734

004033d4 <TC3_Handler>:

void TC3_Handler(void) {
  4033d4:	b580      	push	{r7, lr}
  4033d6:	b082      	sub	sp, #8
  4033d8:	af00      	add	r7, sp, #0
	/**
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	* Isso  realizado pela leitura do status do perifrico
	**/
	volatile uint32_t status = tc_get_status(TC1, 0);
  4033da:	2100      	movs	r1, #0
  4033dc:	4805      	ldr	r0, [pc, #20]	; (4033f4 <TC3_Handler+0x20>)
  4033de:	4b06      	ldr	r3, [pc, #24]	; (4033f8 <TC3_Handler+0x24>)
  4033e0:	4798      	blx	r3
  4033e2:	4603      	mov	r3, r0
  4033e4:	607b      	str	r3, [r7, #4]

	/** Muda o estado do LED (pisca) **/
	flag_tc_led = 1;
  4033e6:	4b05      	ldr	r3, [pc, #20]	; (4033fc <TC3_Handler+0x28>)
  4033e8:	2201      	movs	r2, #1
  4033ea:	701a      	strb	r2, [r3, #0]
}
  4033ec:	bf00      	nop
  4033ee:	3708      	adds	r7, #8
  4033f0:	46bd      	mov	sp, r7
  4033f2:	bd80      	pop	{r7, pc}
  4033f4:	40010000 	.word	0x40010000
  4033f8:	0040078d 	.word	0x0040078d
  4033fc:	20400712 	.word	0x20400712

00403400 <verifica_senhas>:

void verifica_senhas(void) {
  403400:	b590      	push	{r4, r7, lr}
  403402:	b083      	sub	sp, #12
  403404:	af00      	add	r7, sp, #0
	for (int i = 0; i < 6; i++){
  403406:	2300      	movs	r3, #0
  403408:	607b      	str	r3, [r7, #4]
  40340a:	e034      	b.n	403476 <verifica_senhas+0x76>
		if (senha[i] != gabarito[i]) {
  40340c:	4a2e      	ldr	r2, [pc, #184]	; (4034c8 <verifica_senhas+0xc8>)
  40340e:	687b      	ldr	r3, [r7, #4]
  403410:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  403414:	492d      	ldr	r1, [pc, #180]	; (4034cc <verifica_senhas+0xcc>)
  403416:	687b      	ldr	r3, [r7, #4]
  403418:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  40341c:	429a      	cmp	r2, r3
  40341e:	d027      	beq.n	403470 <verifica_senhas+0x70>
			if (conta_erros > 2) {
  403420:	4b2b      	ldr	r3, [pc, #172]	; (4034d0 <verifica_senhas+0xd0>)
  403422:	681b      	ldr	r3, [r3, #0]
  403424:	2b02      	cmp	r3, #2
  403426:	dd07      	ble.n	403438 <verifica_senhas+0x38>
				RTT_init(4, 40, RTT_MR_ALMIEN);	
  403428:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  40342c:	2128      	movs	r1, #40	; 0x28
  40342e:	f04f 4081 	mov.w	r0, #1082130432	; 0x40800000
  403432:	4b28      	ldr	r3, [pc, #160]	; (4034d4 <verifica_senhas+0xd4>)
  403434:	4798      	blx	r3
  403436:	e006      	b.n	403446 <verifica_senhas+0x46>
			} else {
				RTT_init(4, 16, RTT_MR_ALMIEN);
  403438:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  40343c:	2110      	movs	r1, #16
  40343e:	f04f 4081 	mov.w	r0, #1082130432	; 0x40800000
  403442:	4b24      	ldr	r3, [pc, #144]	; (4034d4 <verifica_senhas+0xd4>)
  403444:	4798      	blx	r3
			}
			rtt_flag = 1;
  403446:	4b24      	ldr	r3, [pc, #144]	; (4034d8 <verifica_senhas+0xd8>)
  403448:	2201      	movs	r2, #1
  40344a:	701a      	strb	r2, [r3, #0]
			gfx_mono_draw_string("Senha errada ", 0,0, &sysfont);
  40344c:	4b23      	ldr	r3, [pc, #140]	; (4034dc <verifica_senhas+0xdc>)
  40344e:	2200      	movs	r2, #0
  403450:	2100      	movs	r1, #0
  403452:	4823      	ldr	r0, [pc, #140]	; (4034e0 <verifica_senhas+0xe0>)
  403454:	4c23      	ldr	r4, [pc, #140]	; (4034e4 <verifica_senhas+0xe4>)
  403456:	47a0      	blx	r4
			gfx_mono_draw_string("Bloqueado", 0,18, &sysfont);
  403458:	4b20      	ldr	r3, [pc, #128]	; (4034dc <verifica_senhas+0xdc>)
  40345a:	2212      	movs	r2, #18
  40345c:	2100      	movs	r1, #0
  40345e:	4822      	ldr	r0, [pc, #136]	; (4034e8 <verifica_senhas+0xe8>)
  403460:	4c20      	ldr	r4, [pc, #128]	; (4034e4 <verifica_senhas+0xe4>)
  403462:	47a0      	blx	r4
			conta_erros += 1;
  403464:	4b1a      	ldr	r3, [pc, #104]	; (4034d0 <verifica_senhas+0xd0>)
  403466:	681b      	ldr	r3, [r3, #0]
  403468:	3301      	adds	r3, #1
  40346a:	4a19      	ldr	r2, [pc, #100]	; (4034d0 <verifica_senhas+0xd0>)
  40346c:	6013      	str	r3, [r2, #0]
			return;
  40346e:	e027      	b.n	4034c0 <verifica_senhas+0xc0>
	for (int i = 0; i < 6; i++){
  403470:	687b      	ldr	r3, [r7, #4]
  403472:	3301      	adds	r3, #1
  403474:	607b      	str	r3, [r7, #4]
  403476:	687b      	ldr	r3, [r7, #4]
  403478:	2b05      	cmp	r3, #5
  40347a:	ddc7      	ble.n	40340c <verifica_senhas+0xc>
		}
	}
	gfx_mono_draw_string("Cofre aberto ", 0,0, &sysfont);
  40347c:	4b17      	ldr	r3, [pc, #92]	; (4034dc <verifica_senhas+0xdc>)
  40347e:	2200      	movs	r2, #0
  403480:	2100      	movs	r1, #0
  403482:	481a      	ldr	r0, [pc, #104]	; (4034ec <verifica_senhas+0xec>)
  403484:	4c17      	ldr	r4, [pc, #92]	; (4034e4 <verifica_senhas+0xe4>)
  403486:	47a0      	blx	r4
	gfx_mono_draw_string("         ", 0,18, &sysfont);
  403488:	4b14      	ldr	r3, [pc, #80]	; (4034dc <verifica_senhas+0xdc>)
  40348a:	2212      	movs	r2, #18
  40348c:	2100      	movs	r1, #0
  40348e:	4818      	ldr	r0, [pc, #96]	; (4034f0 <verifica_senhas+0xf0>)
  403490:	4c14      	ldr	r4, [pc, #80]	; (4034e4 <verifica_senhas+0xe4>)
  403492:	47a0      	blx	r4
	pin_toggle(LED_1_PIO, LED_1_IDX_MASK);
  403494:	2101      	movs	r1, #1
  403496:	4817      	ldr	r0, [pc, #92]	; (4034f4 <verifica_senhas+0xf4>)
  403498:	4b17      	ldr	r3, [pc, #92]	; (4034f8 <verifica_senhas+0xf8>)
  40349a:	4798      	blx	r3
	pin_toggle(LED_2_PIO, LED_2_IDX_MASK);
  40349c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4034a0:	4816      	ldr	r0, [pc, #88]	; (4034fc <verifica_senhas+0xfc>)
  4034a2:	4b15      	ldr	r3, [pc, #84]	; (4034f8 <verifica_senhas+0xf8>)
  4034a4:	4798      	blx	r3
	pin_toggle(LED_3_PIO, LED_3_IDX_MASK);
  4034a6:	2104      	movs	r1, #4
  4034a8:	4815      	ldr	r0, [pc, #84]	; (403500 <verifica_senhas+0x100>)
  4034aa:	4b13      	ldr	r3, [pc, #76]	; (4034f8 <verifica_senhas+0xf8>)
  4034ac:	4798      	blx	r3
	contador = 0;
  4034ae:	4b15      	ldr	r3, [pc, #84]	; (403504 <verifica_senhas+0x104>)
  4034b0:	2200      	movs	r2, #0
  4034b2:	601a      	str	r2, [r3, #0]
	cofre_aberto = 1;
  4034b4:	4b14      	ldr	r3, [pc, #80]	; (403508 <verifica_senhas+0x108>)
  4034b6:	2201      	movs	r2, #1
  4034b8:	701a      	strb	r2, [r3, #0]
	conta_erros = 0;
  4034ba:	4b05      	ldr	r3, [pc, #20]	; (4034d0 <verifica_senhas+0xd0>)
  4034bc:	2200      	movs	r2, #0
  4034be:	601a      	str	r2, [r3, #0]
	
}
  4034c0:	370c      	adds	r7, #12
  4034c2:	46bd      	mov	sp, r7
  4034c4:	bd90      	pop	{r4, r7, pc}
  4034c6:	bf00      	nop
  4034c8:	2040071c 	.word	0x2040071c
  4034cc:	20400024 	.word	0x20400024
  4034d0:	20400714 	.word	0x20400714
  4034d4:	00403145 	.word	0x00403145
  4034d8:	20400710 	.word	0x20400710
  4034dc:	2040000c 	.word	0x2040000c
  4034e0:	004048dc 	.word	0x004048dc
  4034e4:	00400b99 	.word	0x00400b99
  4034e8:	004048ec 	.word	0x004048ec
  4034ec:	004048f8 	.word	0x004048f8
  4034f0:	004048d0 	.word	0x004048d0
  4034f4:	400e0e00 	.word	0x400e0e00
  4034f8:	00403105 	.word	0x00403105
  4034fc:	400e1200 	.word	0x400e1200
  403500:	400e1000 	.word	0x400e1000
  403504:	20400734 	.word	0x20400734
  403508:	20400711 	.word	0x20400711

0040350c <desenha_asterisco>:

void desenha_asterisco(void) {
  40350c:	b598      	push	{r3, r4, r7, lr}
  40350e:	af00      	add	r7, sp, #0
	if (senha_criada) {
  403510:	4b2c      	ldr	r3, [pc, #176]	; (4035c4 <desenha_asterisco+0xb8>)
  403512:	781b      	ldrb	r3, [r3, #0]
  403514:	b2db      	uxtb	r3, r3
  403516:	2b00      	cmp	r3, #0
  403518:	d005      	beq.n	403526 <desenha_asterisco+0x1a>
		gfx_mono_draw_string("Cofre fechado", 0,0, &sysfont);
  40351a:	4b2b      	ldr	r3, [pc, #172]	; (4035c8 <desenha_asterisco+0xbc>)
  40351c:	2200      	movs	r2, #0
  40351e:	2100      	movs	r1, #0
  403520:	482a      	ldr	r0, [pc, #168]	; (4035cc <desenha_asterisco+0xc0>)
  403522:	4c2b      	ldr	r4, [pc, #172]	; (4035d0 <desenha_asterisco+0xc4>)
  403524:	47a0      	blx	r4
	}
	
	if (contador == 0) {
  403526:	4b2b      	ldr	r3, [pc, #172]	; (4035d4 <desenha_asterisco+0xc8>)
  403528:	681b      	ldr	r3, [r3, #0]
  40352a:	2b00      	cmp	r3, #0
  40352c:	d106      	bne.n	40353c <desenha_asterisco+0x30>
		gfx_mono_draw_string("      ", 0,18, &sysfont);
  40352e:	4b26      	ldr	r3, [pc, #152]	; (4035c8 <desenha_asterisco+0xbc>)
  403530:	2212      	movs	r2, #18
  403532:	2100      	movs	r1, #0
  403534:	4828      	ldr	r0, [pc, #160]	; (4035d8 <desenha_asterisco+0xcc>)
  403536:	4c26      	ldr	r4, [pc, #152]	; (4035d0 <desenha_asterisco+0xc4>)
  403538:	47a0      	blx	r4
		gfx_mono_draw_string("*****   ", 0,18, &sysfont);
	} else if (contador == 6) {
		gfx_mono_draw_string("******  ", 0,18, &sysfont);
	}
	
}
  40353a:	e040      	b.n	4035be <desenha_asterisco+0xb2>
	} else if (contador == 1) {
  40353c:	4b25      	ldr	r3, [pc, #148]	; (4035d4 <desenha_asterisco+0xc8>)
  40353e:	681b      	ldr	r3, [r3, #0]
  403540:	2b01      	cmp	r3, #1
  403542:	d106      	bne.n	403552 <desenha_asterisco+0x46>
		 gfx_mono_draw_string("*     ", 0,18, &sysfont);
  403544:	4b20      	ldr	r3, [pc, #128]	; (4035c8 <desenha_asterisco+0xbc>)
  403546:	2212      	movs	r2, #18
  403548:	2100      	movs	r1, #0
  40354a:	4824      	ldr	r0, [pc, #144]	; (4035dc <desenha_asterisco+0xd0>)
  40354c:	4c20      	ldr	r4, [pc, #128]	; (4035d0 <desenha_asterisco+0xc4>)
  40354e:	47a0      	blx	r4
}
  403550:	e035      	b.n	4035be <desenha_asterisco+0xb2>
	} else if (contador == 2) {
  403552:	4b20      	ldr	r3, [pc, #128]	; (4035d4 <desenha_asterisco+0xc8>)
  403554:	681b      	ldr	r3, [r3, #0]
  403556:	2b02      	cmp	r3, #2
  403558:	d106      	bne.n	403568 <desenha_asterisco+0x5c>
		 gfx_mono_draw_string("**      ", 0,18, &sysfont);
  40355a:	4b1b      	ldr	r3, [pc, #108]	; (4035c8 <desenha_asterisco+0xbc>)
  40355c:	2212      	movs	r2, #18
  40355e:	2100      	movs	r1, #0
  403560:	481f      	ldr	r0, [pc, #124]	; (4035e0 <desenha_asterisco+0xd4>)
  403562:	4c1b      	ldr	r4, [pc, #108]	; (4035d0 <desenha_asterisco+0xc4>)
  403564:	47a0      	blx	r4
}
  403566:	e02a      	b.n	4035be <desenha_asterisco+0xb2>
	} else if (contador == 3) {
  403568:	4b1a      	ldr	r3, [pc, #104]	; (4035d4 <desenha_asterisco+0xc8>)
  40356a:	681b      	ldr	r3, [r3, #0]
  40356c:	2b03      	cmp	r3, #3
  40356e:	d106      	bne.n	40357e <desenha_asterisco+0x72>
		 gfx_mono_draw_string("***     ", 0,18, &sysfont);
  403570:	4b15      	ldr	r3, [pc, #84]	; (4035c8 <desenha_asterisco+0xbc>)
  403572:	2212      	movs	r2, #18
  403574:	2100      	movs	r1, #0
  403576:	481b      	ldr	r0, [pc, #108]	; (4035e4 <desenha_asterisco+0xd8>)
  403578:	4c15      	ldr	r4, [pc, #84]	; (4035d0 <desenha_asterisco+0xc4>)
  40357a:	47a0      	blx	r4
}
  40357c:	e01f      	b.n	4035be <desenha_asterisco+0xb2>
	} else if (contador == 4) {
  40357e:	4b15      	ldr	r3, [pc, #84]	; (4035d4 <desenha_asterisco+0xc8>)
  403580:	681b      	ldr	r3, [r3, #0]
  403582:	2b04      	cmp	r3, #4
  403584:	d106      	bne.n	403594 <desenha_asterisco+0x88>
		 gfx_mono_draw_string("****    ", 0,18, &sysfont);
  403586:	4b10      	ldr	r3, [pc, #64]	; (4035c8 <desenha_asterisco+0xbc>)
  403588:	2212      	movs	r2, #18
  40358a:	2100      	movs	r1, #0
  40358c:	4816      	ldr	r0, [pc, #88]	; (4035e8 <desenha_asterisco+0xdc>)
  40358e:	4c10      	ldr	r4, [pc, #64]	; (4035d0 <desenha_asterisco+0xc4>)
  403590:	47a0      	blx	r4
}
  403592:	e014      	b.n	4035be <desenha_asterisco+0xb2>
	} else if (contador == 5) {
  403594:	4b0f      	ldr	r3, [pc, #60]	; (4035d4 <desenha_asterisco+0xc8>)
  403596:	681b      	ldr	r3, [r3, #0]
  403598:	2b05      	cmp	r3, #5
  40359a:	d106      	bne.n	4035aa <desenha_asterisco+0x9e>
		gfx_mono_draw_string("*****   ", 0,18, &sysfont);
  40359c:	4b0a      	ldr	r3, [pc, #40]	; (4035c8 <desenha_asterisco+0xbc>)
  40359e:	2212      	movs	r2, #18
  4035a0:	2100      	movs	r1, #0
  4035a2:	4812      	ldr	r0, [pc, #72]	; (4035ec <desenha_asterisco+0xe0>)
  4035a4:	4c0a      	ldr	r4, [pc, #40]	; (4035d0 <desenha_asterisco+0xc4>)
  4035a6:	47a0      	blx	r4
}
  4035a8:	e009      	b.n	4035be <desenha_asterisco+0xb2>
	} else if (contador == 6) {
  4035aa:	4b0a      	ldr	r3, [pc, #40]	; (4035d4 <desenha_asterisco+0xc8>)
  4035ac:	681b      	ldr	r3, [r3, #0]
  4035ae:	2b06      	cmp	r3, #6
  4035b0:	d105      	bne.n	4035be <desenha_asterisco+0xb2>
		gfx_mono_draw_string("******  ", 0,18, &sysfont);
  4035b2:	4b05      	ldr	r3, [pc, #20]	; (4035c8 <desenha_asterisco+0xbc>)
  4035b4:	2212      	movs	r2, #18
  4035b6:	2100      	movs	r1, #0
  4035b8:	480d      	ldr	r0, [pc, #52]	; (4035f0 <desenha_asterisco+0xe4>)
  4035ba:	4c05      	ldr	r4, [pc, #20]	; (4035d0 <desenha_asterisco+0xc4>)
  4035bc:	47a0      	blx	r4
}
  4035be:	bf00      	nop
  4035c0:	bd98      	pop	{r3, r4, r7, pc}
  4035c2:	bf00      	nop
  4035c4:	20400718 	.word	0x20400718
  4035c8:	2040000c 	.word	0x2040000c
  4035cc:	004048c0 	.word	0x004048c0
  4035d0:	00400b99 	.word	0x00400b99
  4035d4:	20400734 	.word	0x20400734
  4035d8:	00404908 	.word	0x00404908
  4035dc:	00404910 	.word	0x00404910
  4035e0:	00404918 	.word	0x00404918
  4035e4:	00404924 	.word	0x00404924
  4035e8:	00404930 	.word	0x00404930
  4035ec:	0040493c 	.word	0x0040493c
  4035f0:	00404948 	.word	0x00404948

004035f4 <io_init>:

void io_init(void) {
  4035f4:	b590      	push	{r4, r7, lr}
  4035f6:	b083      	sub	sp, #12
  4035f8:	af02      	add	r7, sp, #8
  pmc_enable_periph_clk(LED_1_PIO_ID);
  4035fa:	200a      	movs	r0, #10
  4035fc:	4b45      	ldr	r3, [pc, #276]	; (403714 <io_init+0x120>)
  4035fe:	4798      	blx	r3
  pmc_enable_periph_clk(LED_2_PIO_ID);
  403600:	200c      	movs	r0, #12
  403602:	4b44      	ldr	r3, [pc, #272]	; (403714 <io_init+0x120>)
  403604:	4798      	blx	r3
  pmc_enable_periph_clk(LED_3_PIO_ID);
  403606:	200b      	movs	r0, #11
  403608:	4b42      	ldr	r3, [pc, #264]	; (403714 <io_init+0x120>)
  40360a:	4798      	blx	r3
  pmc_enable_periph_clk(BUT_1_PIO_ID);
  40360c:	2010      	movs	r0, #16
  40360e:	4b41      	ldr	r3, [pc, #260]	; (403714 <io_init+0x120>)
  403610:	4798      	blx	r3
  pmc_enable_periph_clk(BUT_2_PIO_ID);
  403612:	200c      	movs	r0, #12
  403614:	4b3f      	ldr	r3, [pc, #252]	; (403714 <io_init+0x120>)
  403616:	4798      	blx	r3
  pmc_enable_periph_clk(BUT_3_PIO_ID);
  403618:	200a      	movs	r0, #10
  40361a:	4b3e      	ldr	r3, [pc, #248]	; (403714 <io_init+0x120>)
  40361c:	4798      	blx	r3

  pio_configure(LED_1_PIO, PIO_OUTPUT_0, LED_1_IDX_MASK, PIO_DEFAULT);
  40361e:	2300      	movs	r3, #0
  403620:	2201      	movs	r2, #1
  403622:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403626:	483c      	ldr	r0, [pc, #240]	; (403718 <io_init+0x124>)
  403628:	4c3c      	ldr	r4, [pc, #240]	; (40371c <io_init+0x128>)
  40362a:	47a0      	blx	r4
  pio_configure(LED_2_PIO, PIO_OUTPUT_0, LED_2_IDX_MASK, PIO_DEFAULT);
  40362c:	2300      	movs	r3, #0
  40362e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  403632:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403636:	483a      	ldr	r0, [pc, #232]	; (403720 <io_init+0x12c>)
  403638:	4c38      	ldr	r4, [pc, #224]	; (40371c <io_init+0x128>)
  40363a:	47a0      	blx	r4
  pio_configure(LED_3_PIO, PIO_OUTPUT_0, LED_3_IDX_MASK, PIO_DEFAULT);
  40363c:	2300      	movs	r3, #0
  40363e:	2204      	movs	r2, #4
  403640:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  403644:	4837      	ldr	r0, [pc, #220]	; (403724 <io_init+0x130>)
  403646:	4c35      	ldr	r4, [pc, #212]	; (40371c <io_init+0x128>)
  403648:	47a0      	blx	r4

  pio_configure(BUT_1_PIO, PIO_INPUT, BUT_1_IDX_MASK, PIO_PULLUP| PIO_DEBOUNCE);
  40364a:	2309      	movs	r3, #9
  40364c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403650:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403654:	4834      	ldr	r0, [pc, #208]	; (403728 <io_init+0x134>)
  403656:	4c31      	ldr	r4, [pc, #196]	; (40371c <io_init+0x128>)
  403658:	47a0      	blx	r4
  pio_configure(BUT_2_PIO, PIO_INPUT, BUT_2_IDX_MASK, PIO_PULLUP| PIO_DEBOUNCE);
  40365a:	2309      	movs	r3, #9
  40365c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  403660:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403664:	482e      	ldr	r0, [pc, #184]	; (403720 <io_init+0x12c>)
  403666:	4c2d      	ldr	r4, [pc, #180]	; (40371c <io_init+0x128>)
  403668:	47a0      	blx	r4
  pio_configure(BUT_3_PIO, PIO_INPUT, BUT_3_IDX_MASK, PIO_PULLUP| PIO_DEBOUNCE);
  40366a:	2309      	movs	r3, #9
  40366c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  403670:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403674:	4828      	ldr	r0, [pc, #160]	; (403718 <io_init+0x124>)
  403676:	4c29      	ldr	r4, [pc, #164]	; (40371c <io_init+0x128>)
  403678:	47a0      	blx	r4

  pio_handler_set(BUT_1_PIO, BUT_1_PIO_ID, BUT_1_IDX_MASK, PIO_IT_FALL_EDGE,
  40367a:	4b2c      	ldr	r3, [pc, #176]	; (40372c <io_init+0x138>)
  40367c:	9300      	str	r3, [sp, #0]
  40367e:	2350      	movs	r3, #80	; 0x50
  403680:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403684:	2110      	movs	r1, #16
  403686:	4828      	ldr	r0, [pc, #160]	; (403728 <io_init+0x134>)
  403688:	4c29      	ldr	r4, [pc, #164]	; (403730 <io_init+0x13c>)
  40368a:	47a0      	blx	r4
  but1_callback);
  pio_handler_set(BUT_2_PIO, BUT_2_PIO_ID, BUT_2_IDX_MASK, PIO_IT_FALL_EDGE,
  40368c:	4b29      	ldr	r3, [pc, #164]	; (403734 <io_init+0x140>)
  40368e:	9300      	str	r3, [sp, #0]
  403690:	2350      	movs	r3, #80	; 0x50
  403692:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  403696:	210c      	movs	r1, #12
  403698:	4821      	ldr	r0, [pc, #132]	; (403720 <io_init+0x12c>)
  40369a:	4c25      	ldr	r4, [pc, #148]	; (403730 <io_init+0x13c>)
  40369c:	47a0      	blx	r4
  but2_callback);
  pio_handler_set(BUT_3_PIO, BUT_3_PIO_ID, BUT_3_IDX_MASK, PIO_IT_FALL_EDGE,
  40369e:	4b26      	ldr	r3, [pc, #152]	; (403738 <io_init+0x144>)
  4036a0:	9300      	str	r3, [sp, #0]
  4036a2:	2350      	movs	r3, #80	; 0x50
  4036a4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4036a8:	210a      	movs	r1, #10
  4036aa:	481b      	ldr	r0, [pc, #108]	; (403718 <io_init+0x124>)
  4036ac:	4c20      	ldr	r4, [pc, #128]	; (403730 <io_init+0x13c>)
  4036ae:	47a0      	blx	r4
  but3_callback);

  pio_enable_interrupt(BUT_1_PIO, BUT_1_IDX_MASK);
  4036b0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4036b4:	481c      	ldr	r0, [pc, #112]	; (403728 <io_init+0x134>)
  4036b6:	4b21      	ldr	r3, [pc, #132]	; (40373c <io_init+0x148>)
  4036b8:	4798      	blx	r3
  pio_enable_interrupt(BUT_2_PIO, BUT_2_IDX_MASK);
  4036ba:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4036be:	4818      	ldr	r0, [pc, #96]	; (403720 <io_init+0x12c>)
  4036c0:	4b1e      	ldr	r3, [pc, #120]	; (40373c <io_init+0x148>)
  4036c2:	4798      	blx	r3
  pio_enable_interrupt(BUT_3_PIO, BUT_3_IDX_MASK);
  4036c4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4036c8:	4813      	ldr	r0, [pc, #76]	; (403718 <io_init+0x124>)
  4036ca:	4b1c      	ldr	r3, [pc, #112]	; (40373c <io_init+0x148>)
  4036cc:	4798      	blx	r3

  pio_get_interrupt_status(BUT_1_PIO);
  4036ce:	4816      	ldr	r0, [pc, #88]	; (403728 <io_init+0x134>)
  4036d0:	4b1b      	ldr	r3, [pc, #108]	; (403740 <io_init+0x14c>)
  4036d2:	4798      	blx	r3
  pio_get_interrupt_status(BUT_2_PIO);
  4036d4:	4812      	ldr	r0, [pc, #72]	; (403720 <io_init+0x12c>)
  4036d6:	4b1a      	ldr	r3, [pc, #104]	; (403740 <io_init+0x14c>)
  4036d8:	4798      	blx	r3
  pio_get_interrupt_status(BUT_3_PIO);
  4036da:	480f      	ldr	r0, [pc, #60]	; (403718 <io_init+0x124>)
  4036dc:	4b18      	ldr	r3, [pc, #96]	; (403740 <io_init+0x14c>)
  4036de:	4798      	blx	r3

  NVIC_EnableIRQ(BUT_1_PIO_ID);
  4036e0:	2010      	movs	r0, #16
  4036e2:	4b18      	ldr	r3, [pc, #96]	; (403744 <io_init+0x150>)
  4036e4:	4798      	blx	r3
  NVIC_SetPriority(BUT_1_PIO_ID, 4);
  4036e6:	2104      	movs	r1, #4
  4036e8:	2010      	movs	r0, #16
  4036ea:	4b17      	ldr	r3, [pc, #92]	; (403748 <io_init+0x154>)
  4036ec:	4798      	blx	r3

  NVIC_EnableIRQ(BUT_2_PIO_ID);
  4036ee:	200c      	movs	r0, #12
  4036f0:	4b14      	ldr	r3, [pc, #80]	; (403744 <io_init+0x150>)
  4036f2:	4798      	blx	r3
  NVIC_SetPriority(BUT_2_PIO_ID, 4);
  4036f4:	2104      	movs	r1, #4
  4036f6:	200c      	movs	r0, #12
  4036f8:	4b13      	ldr	r3, [pc, #76]	; (403748 <io_init+0x154>)
  4036fa:	4798      	blx	r3

  NVIC_EnableIRQ(BUT_3_PIO_ID);
  4036fc:	200a      	movs	r0, #10
  4036fe:	4b11      	ldr	r3, [pc, #68]	; (403744 <io_init+0x150>)
  403700:	4798      	blx	r3
  NVIC_SetPriority(BUT_3_PIO_ID, 4);
  403702:	2104      	movs	r1, #4
  403704:	200a      	movs	r0, #10
  403706:	4b10      	ldr	r3, [pc, #64]	; (403748 <io_init+0x154>)
  403708:	4798      	blx	r3
}
  40370a:	bf00      	nop
  40370c:	3704      	adds	r7, #4
  40370e:	46bd      	mov	sp, r7
  403710:	bd90      	pop	{r4, r7, pc}
  403712:	bf00      	nop
  403714:	00402749 	.word	0x00402749
  403718:	400e0e00 	.word	0x400e0e00
  40371c:	004020f1 	.word	0x004020f1
  403720:	400e1200 	.word	0x400e1200
  403724:	400e1000 	.word	0x400e1000
  403728:	400e1400 	.word	0x400e1400
  40372c:	00403329 	.word	0x00403329
  403730:	0040236d 	.word	0x0040236d
  403734:	00403341 	.word	0x00403341
  403738:	00403359 	.word	0x00403359
  40373c:	00402251 	.word	0x00402251
  403740:	00402289 	.word	0x00402289
  403744:	00402f6d 	.word	0x00402f6d
  403748:	00403009 	.word	0x00403009

0040374c <main>:

int main(void) {
  40374c:	b598      	push	{r3, r4, r7, lr}
  40374e:	af00      	add	r7, sp, #0
  board_init();
  403750:	4b8b      	ldr	r3, [pc, #556]	; (403980 <main+0x234>)
  403752:	4798      	blx	r3
  sysclk_init();
  403754:	4b8b      	ldr	r3, [pc, #556]	; (403984 <main+0x238>)
  403756:	4798      	blx	r3
  delay_init();
  io_init();
  403758:	4b8b      	ldr	r3, [pc, #556]	; (403988 <main+0x23c>)
  40375a:	4798      	blx	r3
  gfx_mono_ssd1306_init();
  40375c:	4b8b      	ldr	r3, [pc, #556]	; (40398c <main+0x240>)
  40375e:	4798      	blx	r3
  gfx_mono_draw_string("Crie a senha", 0,0, &sysfont);
  403760:	4b8b      	ldr	r3, [pc, #556]	; (403990 <main+0x244>)
  403762:	2200      	movs	r2, #0
  403764:	2100      	movs	r1, #0
  403766:	488b      	ldr	r0, [pc, #556]	; (403994 <main+0x248>)
  403768:	4c8b      	ldr	r4, [pc, #556]	; (403998 <main+0x24c>)
  40376a:	47a0      	blx	r4
  TC_init(TC1, ID_TC3, 0, 4);
  40376c:	2304      	movs	r3, #4
  40376e:	2200      	movs	r2, #0
  403770:	211a      	movs	r1, #26
  403772:	488a      	ldr	r0, [pc, #552]	; (40399c <main+0x250>)
  403774:	4c8a      	ldr	r4, [pc, #552]	; (4039a0 <main+0x254>)
  403776:	47a0      	blx	r4
  tc_start(TC1, 0);
  403778:	2100      	movs	r1, #0
  40377a:	4888      	ldr	r0, [pc, #544]	; (40399c <main+0x250>)
  40377c:	4b89      	ldr	r3, [pc, #548]	; (4039a4 <main+0x258>)
  40377e:	4798      	blx	r3
  while (1) {
	  
	  
	  if (!rtt_flag && !cofre_aberto && senha_criada) {
  403780:	4b89      	ldr	r3, [pc, #548]	; (4039a8 <main+0x25c>)
  403782:	781b      	ldrb	r3, [r3, #0]
  403784:	b2db      	uxtb	r3, r3
  403786:	2b00      	cmp	r3, #0
  403788:	d15d      	bne.n	403846 <main+0xfa>
  40378a:	4b88      	ldr	r3, [pc, #544]	; (4039ac <main+0x260>)
  40378c:	781b      	ldrb	r3, [r3, #0]
  40378e:	b2db      	uxtb	r3, r3
  403790:	2b00      	cmp	r3, #0
  403792:	d158      	bne.n	403846 <main+0xfa>
  403794:	4b86      	ldr	r3, [pc, #536]	; (4039b0 <main+0x264>)
  403796:	781b      	ldrb	r3, [r3, #0]
  403798:	b2db      	uxtb	r3, r3
  40379a:	2b00      	cmp	r3, #0
  40379c:	d053      	beq.n	403846 <main+0xfa>
		  gfx_mono_draw_string("Cofre fechado", 0,0, &sysfont);
  40379e:	4b7c      	ldr	r3, [pc, #496]	; (403990 <main+0x244>)
  4037a0:	2200      	movs	r2, #0
  4037a2:	2100      	movs	r1, #0
  4037a4:	4883      	ldr	r0, [pc, #524]	; (4039b4 <main+0x268>)
  4037a6:	4c7c      	ldr	r4, [pc, #496]	; (403998 <main+0x24c>)
  4037a8:	47a0      	blx	r4
		  pio_clear(LED_1_PIO, LED_1_IDX_MASK);
  4037aa:	2101      	movs	r1, #1
  4037ac:	4882      	ldr	r0, [pc, #520]	; (4039b8 <main+0x26c>)
  4037ae:	4b83      	ldr	r3, [pc, #524]	; (4039bc <main+0x270>)
  4037b0:	4798      	blx	r3
		  pio_clear(LED_2_PIO, LED_2_IDX_MASK);
  4037b2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4037b6:	4882      	ldr	r0, [pc, #520]	; (4039c0 <main+0x274>)
  4037b8:	4b80      	ldr	r3, [pc, #512]	; (4039bc <main+0x270>)
  4037ba:	4798      	blx	r3
		  pio_clear(LED_3_PIO, LED_3_IDX_MASK);
  4037bc:	2104      	movs	r1, #4
  4037be:	4881      	ldr	r0, [pc, #516]	; (4039c4 <main+0x278>)
  4037c0:	4b7e      	ldr	r3, [pc, #504]	; (4039bc <main+0x270>)
  4037c2:	4798      	blx	r3
		  
		  if (flag_but1) {
  4037c4:	4b80      	ldr	r3, [pc, #512]	; (4039c8 <main+0x27c>)
  4037c6:	781b      	ldrb	r3, [r3, #0]
  4037c8:	b2db      	uxtb	r3, r3
  4037ca:	2b00      	cmp	r3, #0
  4037cc:	d00d      	beq.n	4037ea <main+0x9e>
			  senha[contador] = 1;
  4037ce:	4b7f      	ldr	r3, [pc, #508]	; (4039cc <main+0x280>)
  4037d0:	681b      	ldr	r3, [r3, #0]
  4037d2:	4a7f      	ldr	r2, [pc, #508]	; (4039d0 <main+0x284>)
  4037d4:	2101      	movs	r1, #1
  4037d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			  contador += 1;
  4037da:	4b7c      	ldr	r3, [pc, #496]	; (4039cc <main+0x280>)
  4037dc:	681b      	ldr	r3, [r3, #0]
  4037de:	3301      	adds	r3, #1
  4037e0:	4a7a      	ldr	r2, [pc, #488]	; (4039cc <main+0x280>)
  4037e2:	6013      	str	r3, [r2, #0]
			  
			  flag_but1 = 0;
  4037e4:	4b78      	ldr	r3, [pc, #480]	; (4039c8 <main+0x27c>)
  4037e6:	2200      	movs	r2, #0
  4037e8:	701a      	strb	r2, [r3, #0]
			  
		  }
		  
		  if (flag_but2) {
  4037ea:	4b7a      	ldr	r3, [pc, #488]	; (4039d4 <main+0x288>)
  4037ec:	781b      	ldrb	r3, [r3, #0]
  4037ee:	b2db      	uxtb	r3, r3
  4037f0:	2b00      	cmp	r3, #0
  4037f2:	d00d      	beq.n	403810 <main+0xc4>
			  senha[contador] = 2;
  4037f4:	4b75      	ldr	r3, [pc, #468]	; (4039cc <main+0x280>)
  4037f6:	681b      	ldr	r3, [r3, #0]
  4037f8:	4a75      	ldr	r2, [pc, #468]	; (4039d0 <main+0x284>)
  4037fa:	2102      	movs	r1, #2
  4037fc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			  contador += 1;
  403800:	4b72      	ldr	r3, [pc, #456]	; (4039cc <main+0x280>)
  403802:	681b      	ldr	r3, [r3, #0]
  403804:	3301      	adds	r3, #1
  403806:	4a71      	ldr	r2, [pc, #452]	; (4039cc <main+0x280>)
  403808:	6013      	str	r3, [r2, #0]
			  
			  flag_but2 = 0;
  40380a:	4b72      	ldr	r3, [pc, #456]	; (4039d4 <main+0x288>)
  40380c:	2200      	movs	r2, #0
  40380e:	701a      	strb	r2, [r3, #0]
		  }
		  
		  if (flag_but3) {
  403810:	4b71      	ldr	r3, [pc, #452]	; (4039d8 <main+0x28c>)
  403812:	781b      	ldrb	r3, [r3, #0]
  403814:	b2db      	uxtb	r3, r3
  403816:	2b00      	cmp	r3, #0
  403818:	d00d      	beq.n	403836 <main+0xea>
			  senha[contador] = 3;
  40381a:	4b6c      	ldr	r3, [pc, #432]	; (4039cc <main+0x280>)
  40381c:	681b      	ldr	r3, [r3, #0]
  40381e:	4a6c      	ldr	r2, [pc, #432]	; (4039d0 <main+0x284>)
  403820:	2103      	movs	r1, #3
  403822:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			  contador += 1;
  403826:	4b69      	ldr	r3, [pc, #420]	; (4039cc <main+0x280>)
  403828:	681b      	ldr	r3, [r3, #0]
  40382a:	3301      	adds	r3, #1
  40382c:	4a67      	ldr	r2, [pc, #412]	; (4039cc <main+0x280>)
  40382e:	6013      	str	r3, [r2, #0]
			  
			  flag_but3 = 0;
  403830:	4b69      	ldr	r3, [pc, #420]	; (4039d8 <main+0x28c>)
  403832:	2200      	movs	r2, #0
  403834:	701a      	strb	r2, [r3, #0]
		  }
		  
		  desenha_asterisco();
  403836:	4b69      	ldr	r3, [pc, #420]	; (4039dc <main+0x290>)
  403838:	4798      	blx	r3
		  if (contador == 6) {
  40383a:	4b64      	ldr	r3, [pc, #400]	; (4039cc <main+0x280>)
  40383c:	681b      	ldr	r3, [r3, #0]
  40383e:	2b06      	cmp	r3, #6
  403840:	d101      	bne.n	403846 <main+0xfa>
			  verifica_senhas();
  403842:	4b67      	ldr	r3, [pc, #412]	; (4039e0 <main+0x294>)
  403844:	4798      	blx	r3
		  }
		  
	  }
	  
	  if (!senha_criada) {
  403846:	4b5a      	ldr	r3, [pc, #360]	; (4039b0 <main+0x264>)
  403848:	781b      	ldrb	r3, [r3, #0]
  40384a:	b2db      	uxtb	r3, r3
  40384c:	2b00      	cmp	r3, #0
  40384e:	d151      	bne.n	4038f4 <main+0x1a8>
		  
		  if (flag_tc_led) {
  403850:	4b64      	ldr	r3, [pc, #400]	; (4039e4 <main+0x298>)
  403852:	781b      	ldrb	r3, [r3, #0]
  403854:	b2db      	uxtb	r3, r3
  403856:	2b00      	cmp	r3, #0
  403858:	d00a      	beq.n	403870 <main+0x124>
			  pin_toggle(LED_1_PIO, LED_1_IDX_MASK);
  40385a:	2101      	movs	r1, #1
  40385c:	4856      	ldr	r0, [pc, #344]	; (4039b8 <main+0x26c>)
  40385e:	4b62      	ldr	r3, [pc, #392]	; (4039e8 <main+0x29c>)
  403860:	4798      	blx	r3
			  pin_toggle(LED_3_PIO, LED_3_IDX_MASK);
  403862:	2104      	movs	r1, #4
  403864:	4857      	ldr	r0, [pc, #348]	; (4039c4 <main+0x278>)
  403866:	4b60      	ldr	r3, [pc, #384]	; (4039e8 <main+0x29c>)
  403868:	4798      	blx	r3
			  flag_tc_led = 0;
  40386a:	4b5e      	ldr	r3, [pc, #376]	; (4039e4 <main+0x298>)
  40386c:	2200      	movs	r2, #0
  40386e:	701a      	strb	r2, [r3, #0]
		  }
		  
		  if (flag_but1) {
  403870:	4b55      	ldr	r3, [pc, #340]	; (4039c8 <main+0x27c>)
  403872:	781b      	ldrb	r3, [r3, #0]
  403874:	b2db      	uxtb	r3, r3
  403876:	2b00      	cmp	r3, #0
  403878:	d00d      	beq.n	403896 <main+0x14a>
			  gabarito[contador] = 1;
  40387a:	4b54      	ldr	r3, [pc, #336]	; (4039cc <main+0x280>)
  40387c:	681b      	ldr	r3, [r3, #0]
  40387e:	4a5b      	ldr	r2, [pc, #364]	; (4039ec <main+0x2a0>)
  403880:	2101      	movs	r1, #1
  403882:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			  contador += 1;
  403886:	4b51      	ldr	r3, [pc, #324]	; (4039cc <main+0x280>)
  403888:	681b      	ldr	r3, [r3, #0]
  40388a:	3301      	adds	r3, #1
  40388c:	4a4f      	ldr	r2, [pc, #316]	; (4039cc <main+0x280>)
  40388e:	6013      	str	r3, [r2, #0]
			  
			  flag_but1 = 0;
  403890:	4b4d      	ldr	r3, [pc, #308]	; (4039c8 <main+0x27c>)
  403892:	2200      	movs	r2, #0
  403894:	701a      	strb	r2, [r3, #0]
			  
		  }
		  
		  if (flag_but2) {
  403896:	4b4f      	ldr	r3, [pc, #316]	; (4039d4 <main+0x288>)
  403898:	781b      	ldrb	r3, [r3, #0]
  40389a:	b2db      	uxtb	r3, r3
  40389c:	2b00      	cmp	r3, #0
  40389e:	d00d      	beq.n	4038bc <main+0x170>
			  gabarito[contador] = 2;
  4038a0:	4b4a      	ldr	r3, [pc, #296]	; (4039cc <main+0x280>)
  4038a2:	681b      	ldr	r3, [r3, #0]
  4038a4:	4a51      	ldr	r2, [pc, #324]	; (4039ec <main+0x2a0>)
  4038a6:	2102      	movs	r1, #2
  4038a8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			  contador += 1;
  4038ac:	4b47      	ldr	r3, [pc, #284]	; (4039cc <main+0x280>)
  4038ae:	681b      	ldr	r3, [r3, #0]
  4038b0:	3301      	adds	r3, #1
  4038b2:	4a46      	ldr	r2, [pc, #280]	; (4039cc <main+0x280>)
  4038b4:	6013      	str	r3, [r2, #0]
			  
			  flag_but2 = 0;
  4038b6:	4b47      	ldr	r3, [pc, #284]	; (4039d4 <main+0x288>)
  4038b8:	2200      	movs	r2, #0
  4038ba:	701a      	strb	r2, [r3, #0]
		  }
		  
		  if (flag_but3) {
  4038bc:	4b46      	ldr	r3, [pc, #280]	; (4039d8 <main+0x28c>)
  4038be:	781b      	ldrb	r3, [r3, #0]
  4038c0:	b2db      	uxtb	r3, r3
  4038c2:	2b00      	cmp	r3, #0
  4038c4:	d00d      	beq.n	4038e2 <main+0x196>
			  gabarito[contador] = 3;
  4038c6:	4b41      	ldr	r3, [pc, #260]	; (4039cc <main+0x280>)
  4038c8:	681b      	ldr	r3, [r3, #0]
  4038ca:	4a48      	ldr	r2, [pc, #288]	; (4039ec <main+0x2a0>)
  4038cc:	2103      	movs	r1, #3
  4038ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			  contador += 1;
  4038d2:	4b3e      	ldr	r3, [pc, #248]	; (4039cc <main+0x280>)
  4038d4:	681b      	ldr	r3, [r3, #0]
  4038d6:	3301      	adds	r3, #1
  4038d8:	4a3c      	ldr	r2, [pc, #240]	; (4039cc <main+0x280>)
  4038da:	6013      	str	r3, [r2, #0]
			  
			  flag_but3 = 0;
  4038dc:	4b3e      	ldr	r3, [pc, #248]	; (4039d8 <main+0x28c>)
  4038de:	2200      	movs	r2, #0
  4038e0:	701a      	strb	r2, [r3, #0]
		  }
		  
		  desenha_asterisco();
  4038e2:	4b3e      	ldr	r3, [pc, #248]	; (4039dc <main+0x290>)
  4038e4:	4798      	blx	r3
		  if (contador == 6) {
  4038e6:	4b39      	ldr	r3, [pc, #228]	; (4039cc <main+0x280>)
  4038e8:	681b      	ldr	r3, [r3, #0]
  4038ea:	2b06      	cmp	r3, #6
  4038ec:	d102      	bne.n	4038f4 <main+0x1a8>
			  senha_criada = 1;
  4038ee:	4b30      	ldr	r3, [pc, #192]	; (4039b0 <main+0x264>)
  4038f0:	2201      	movs	r2, #1
  4038f2:	701a      	strb	r2, [r3, #0]
		  
		  
		  
	  }
	  
	  if (rtt_flag) {
  4038f4:	4b2c      	ldr	r3, [pc, #176]	; (4039a8 <main+0x25c>)
  4038f6:	781b      	ldrb	r3, [r3, #0]
  4038f8:	b2db      	uxtb	r3, r3
  4038fa:	2b00      	cmp	r3, #0
  4038fc:	d014      	beq.n	403928 <main+0x1dc>
		  if (flag_tc_led) {
  4038fe:	4b39      	ldr	r3, [pc, #228]	; (4039e4 <main+0x298>)
  403900:	781b      	ldrb	r3, [r3, #0]
  403902:	b2db      	uxtb	r3, r3
  403904:	2b00      	cmp	r3, #0
  403906:	d00f      	beq.n	403928 <main+0x1dc>
			  pin_toggle(LED_1_PIO, LED_1_IDX_MASK);
  403908:	2101      	movs	r1, #1
  40390a:	482b      	ldr	r0, [pc, #172]	; (4039b8 <main+0x26c>)
  40390c:	4b36      	ldr	r3, [pc, #216]	; (4039e8 <main+0x29c>)
  40390e:	4798      	blx	r3
			  pin_toggle(LED_2_PIO, LED_2_IDX_MASK);
  403910:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403914:	482a      	ldr	r0, [pc, #168]	; (4039c0 <main+0x274>)
  403916:	4b34      	ldr	r3, [pc, #208]	; (4039e8 <main+0x29c>)
  403918:	4798      	blx	r3
			  pin_toggle(LED_3_PIO, LED_3_IDX_MASK);
  40391a:	2104      	movs	r1, #4
  40391c:	4829      	ldr	r0, [pc, #164]	; (4039c4 <main+0x278>)
  40391e:	4b32      	ldr	r3, [pc, #200]	; (4039e8 <main+0x29c>)
  403920:	4798      	blx	r3
			  flag_tc_led = 0;
  403922:	4b30      	ldr	r3, [pc, #192]	; (4039e4 <main+0x298>)
  403924:	2200      	movs	r2, #0
  403926:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  
	  if (cofre_aberto && senha_criada) {
  403928:	4b20      	ldr	r3, [pc, #128]	; (4039ac <main+0x260>)
  40392a:	781b      	ldrb	r3, [r3, #0]
  40392c:	b2db      	uxtb	r3, r3
  40392e:	2b00      	cmp	r3, #0
  403930:	d022      	beq.n	403978 <main+0x22c>
  403932:	4b1f      	ldr	r3, [pc, #124]	; (4039b0 <main+0x264>)
  403934:	781b      	ldrb	r3, [r3, #0]
  403936:	b2db      	uxtb	r3, r3
  403938:	2b00      	cmp	r3, #0
  40393a:	d01d      	beq.n	403978 <main+0x22c>
		  if (flag_but1) {
  40393c:	4b22      	ldr	r3, [pc, #136]	; (4039c8 <main+0x27c>)
  40393e:	781b      	ldrb	r3, [r3, #0]
  403940:	b2db      	uxtb	r3, r3
  403942:	2b00      	cmp	r3, #0
  403944:	d018      	beq.n	403978 <main+0x22c>
			  cofre_aberto = 0;		
  403946:	4b19      	ldr	r3, [pc, #100]	; (4039ac <main+0x260>)
  403948:	2200      	movs	r2, #0
  40394a:	701a      	strb	r2, [r3, #0]
			  pio_set(LED_1_PIO, LED_1_IDX_MASK);
  40394c:	2101      	movs	r1, #1
  40394e:	481a      	ldr	r0, [pc, #104]	; (4039b8 <main+0x26c>)
  403950:	4b27      	ldr	r3, [pc, #156]	; (4039f0 <main+0x2a4>)
  403952:	4798      	blx	r3
			  pio_set(LED_2_PIO, LED_2_IDX_MASK);
  403954:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403958:	4819      	ldr	r0, [pc, #100]	; (4039c0 <main+0x274>)
  40395a:	4b25      	ldr	r3, [pc, #148]	; (4039f0 <main+0x2a4>)
  40395c:	4798      	blx	r3
			  pio_set(LED_3_PIO, LED_3_IDX_MASK);
  40395e:	2104      	movs	r1, #4
  403960:	4818      	ldr	r0, [pc, #96]	; (4039c4 <main+0x278>)
  403962:	4b23      	ldr	r3, [pc, #140]	; (4039f0 <main+0x2a4>)
  403964:	4798      	blx	r3
			  gfx_mono_draw_string("Cofre fechado", 0,0, &sysfont);	  
  403966:	4b0a      	ldr	r3, [pc, #40]	; (403990 <main+0x244>)
  403968:	2200      	movs	r2, #0
  40396a:	2100      	movs	r1, #0
  40396c:	4811      	ldr	r0, [pc, #68]	; (4039b4 <main+0x268>)
  40396e:	4c0a      	ldr	r4, [pc, #40]	; (403998 <main+0x24c>)
  403970:	47a0      	blx	r4
			  flag_but1 = 0;
  403972:	4b15      	ldr	r3, [pc, #84]	; (4039c8 <main+0x27c>)
  403974:	2200      	movs	r2, #0
  403976:	701a      	strb	r2, [r3, #0]
		  }
	  }
	  pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  403978:	2002      	movs	r0, #2
  40397a:	4b1e      	ldr	r3, [pc, #120]	; (4039f4 <main+0x2a8>)
  40397c:	4798      	blx	r3
	  if (!rtt_flag && !cofre_aberto && senha_criada) {
  40397e:	e6ff      	b.n	403780 <main+0x34>
  403980:	00401e15 	.word	0x00401e15
  403984:	00401951 	.word	0x00401951
  403988:	004035f5 	.word	0x004035f5
  40398c:	00400c9d 	.word	0x00400c9d
  403990:	2040000c 	.word	0x2040000c
  403994:	00404954 	.word	0x00404954
  403998:	00400b99 	.word	0x00400b99
  40399c:	40010000 	.word	0x40010000
  4039a0:	00403285 	.word	0x00403285
  4039a4:	0040071d 	.word	0x0040071d
  4039a8:	20400710 	.word	0x20400710
  4039ac:	20400711 	.word	0x20400711
  4039b0:	20400718 	.word	0x20400718
  4039b4:	004048c0 	.word	0x004048c0
  4039b8:	400e0e00 	.word	0x400e0e00
  4039bc:	00401ee1 	.word	0x00401ee1
  4039c0:	400e1200 	.word	0x400e1200
  4039c4:	400e1000 	.word	0x400e1000
  4039c8:	2040070d 	.word	0x2040070d
  4039cc:	20400734 	.word	0x20400734
  4039d0:	2040071c 	.word	0x2040071c
  4039d4:	2040070e 	.word	0x2040070e
  4039d8:	2040070f 	.word	0x2040070f
  4039dc:	0040350d 	.word	0x0040350d
  4039e0:	00403401 	.word	0x00403401
  4039e4:	20400712 	.word	0x20400712
  4039e8:	00403105 	.word	0x00403105
  4039ec:	20400024 	.word	0x20400024
  4039f0:	00401ec5 	.word	0x00401ec5
  4039f4:	0040287d 	.word	0x0040287d

004039f8 <__aeabi_uldivmod>:
  4039f8:	b953      	cbnz	r3, 403a10 <__aeabi_uldivmod+0x18>
  4039fa:	b94a      	cbnz	r2, 403a10 <__aeabi_uldivmod+0x18>
  4039fc:	2900      	cmp	r1, #0
  4039fe:	bf08      	it	eq
  403a00:	2800      	cmpeq	r0, #0
  403a02:	bf1c      	itt	ne
  403a04:	f04f 31ff 	movne.w	r1, #4294967295
  403a08:	f04f 30ff 	movne.w	r0, #4294967295
  403a0c:	f000 b97a 	b.w	403d04 <__aeabi_idiv0>
  403a10:	f1ad 0c08 	sub.w	ip, sp, #8
  403a14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403a18:	f000 f806 	bl	403a28 <__udivmoddi4>
  403a1c:	f8dd e004 	ldr.w	lr, [sp, #4]
  403a20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403a24:	b004      	add	sp, #16
  403a26:	4770      	bx	lr

00403a28 <__udivmoddi4>:
  403a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403a2c:	468c      	mov	ip, r1
  403a2e:	460d      	mov	r5, r1
  403a30:	4604      	mov	r4, r0
  403a32:	9e08      	ldr	r6, [sp, #32]
  403a34:	2b00      	cmp	r3, #0
  403a36:	d151      	bne.n	403adc <__udivmoddi4+0xb4>
  403a38:	428a      	cmp	r2, r1
  403a3a:	4617      	mov	r7, r2
  403a3c:	d96d      	bls.n	403b1a <__udivmoddi4+0xf2>
  403a3e:	fab2 fe82 	clz	lr, r2
  403a42:	f1be 0f00 	cmp.w	lr, #0
  403a46:	d00b      	beq.n	403a60 <__udivmoddi4+0x38>
  403a48:	f1ce 0c20 	rsb	ip, lr, #32
  403a4c:	fa01 f50e 	lsl.w	r5, r1, lr
  403a50:	fa20 fc0c 	lsr.w	ip, r0, ip
  403a54:	fa02 f70e 	lsl.w	r7, r2, lr
  403a58:	ea4c 0c05 	orr.w	ip, ip, r5
  403a5c:	fa00 f40e 	lsl.w	r4, r0, lr
  403a60:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403a64:	0c25      	lsrs	r5, r4, #16
  403a66:	fbbc f8fa 	udiv	r8, ip, sl
  403a6a:	fa1f f987 	uxth.w	r9, r7
  403a6e:	fb0a cc18 	mls	ip, sl, r8, ip
  403a72:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403a76:	fb08 f309 	mul.w	r3, r8, r9
  403a7a:	42ab      	cmp	r3, r5
  403a7c:	d90a      	bls.n	403a94 <__udivmoddi4+0x6c>
  403a7e:	19ed      	adds	r5, r5, r7
  403a80:	f108 32ff 	add.w	r2, r8, #4294967295
  403a84:	f080 8123 	bcs.w	403cce <__udivmoddi4+0x2a6>
  403a88:	42ab      	cmp	r3, r5
  403a8a:	f240 8120 	bls.w	403cce <__udivmoddi4+0x2a6>
  403a8e:	f1a8 0802 	sub.w	r8, r8, #2
  403a92:	443d      	add	r5, r7
  403a94:	1aed      	subs	r5, r5, r3
  403a96:	b2a4      	uxth	r4, r4
  403a98:	fbb5 f0fa 	udiv	r0, r5, sl
  403a9c:	fb0a 5510 	mls	r5, sl, r0, r5
  403aa0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403aa4:	fb00 f909 	mul.w	r9, r0, r9
  403aa8:	45a1      	cmp	r9, r4
  403aaa:	d909      	bls.n	403ac0 <__udivmoddi4+0x98>
  403aac:	19e4      	adds	r4, r4, r7
  403aae:	f100 33ff 	add.w	r3, r0, #4294967295
  403ab2:	f080 810a 	bcs.w	403cca <__udivmoddi4+0x2a2>
  403ab6:	45a1      	cmp	r9, r4
  403ab8:	f240 8107 	bls.w	403cca <__udivmoddi4+0x2a2>
  403abc:	3802      	subs	r0, #2
  403abe:	443c      	add	r4, r7
  403ac0:	eba4 0409 	sub.w	r4, r4, r9
  403ac4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403ac8:	2100      	movs	r1, #0
  403aca:	2e00      	cmp	r6, #0
  403acc:	d061      	beq.n	403b92 <__udivmoddi4+0x16a>
  403ace:	fa24 f40e 	lsr.w	r4, r4, lr
  403ad2:	2300      	movs	r3, #0
  403ad4:	6034      	str	r4, [r6, #0]
  403ad6:	6073      	str	r3, [r6, #4]
  403ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403adc:	428b      	cmp	r3, r1
  403ade:	d907      	bls.n	403af0 <__udivmoddi4+0xc8>
  403ae0:	2e00      	cmp	r6, #0
  403ae2:	d054      	beq.n	403b8e <__udivmoddi4+0x166>
  403ae4:	2100      	movs	r1, #0
  403ae6:	e886 0021 	stmia.w	r6, {r0, r5}
  403aea:	4608      	mov	r0, r1
  403aec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403af0:	fab3 f183 	clz	r1, r3
  403af4:	2900      	cmp	r1, #0
  403af6:	f040 808e 	bne.w	403c16 <__udivmoddi4+0x1ee>
  403afa:	42ab      	cmp	r3, r5
  403afc:	d302      	bcc.n	403b04 <__udivmoddi4+0xdc>
  403afe:	4282      	cmp	r2, r0
  403b00:	f200 80fa 	bhi.w	403cf8 <__udivmoddi4+0x2d0>
  403b04:	1a84      	subs	r4, r0, r2
  403b06:	eb65 0503 	sbc.w	r5, r5, r3
  403b0a:	2001      	movs	r0, #1
  403b0c:	46ac      	mov	ip, r5
  403b0e:	2e00      	cmp	r6, #0
  403b10:	d03f      	beq.n	403b92 <__udivmoddi4+0x16a>
  403b12:	e886 1010 	stmia.w	r6, {r4, ip}
  403b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b1a:	b912      	cbnz	r2, 403b22 <__udivmoddi4+0xfa>
  403b1c:	2701      	movs	r7, #1
  403b1e:	fbb7 f7f2 	udiv	r7, r7, r2
  403b22:	fab7 fe87 	clz	lr, r7
  403b26:	f1be 0f00 	cmp.w	lr, #0
  403b2a:	d134      	bne.n	403b96 <__udivmoddi4+0x16e>
  403b2c:	1beb      	subs	r3, r5, r7
  403b2e:	0c3a      	lsrs	r2, r7, #16
  403b30:	fa1f fc87 	uxth.w	ip, r7
  403b34:	2101      	movs	r1, #1
  403b36:	fbb3 f8f2 	udiv	r8, r3, r2
  403b3a:	0c25      	lsrs	r5, r4, #16
  403b3c:	fb02 3318 	mls	r3, r2, r8, r3
  403b40:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403b44:	fb0c f308 	mul.w	r3, ip, r8
  403b48:	42ab      	cmp	r3, r5
  403b4a:	d907      	bls.n	403b5c <__udivmoddi4+0x134>
  403b4c:	19ed      	adds	r5, r5, r7
  403b4e:	f108 30ff 	add.w	r0, r8, #4294967295
  403b52:	d202      	bcs.n	403b5a <__udivmoddi4+0x132>
  403b54:	42ab      	cmp	r3, r5
  403b56:	f200 80d1 	bhi.w	403cfc <__udivmoddi4+0x2d4>
  403b5a:	4680      	mov	r8, r0
  403b5c:	1aed      	subs	r5, r5, r3
  403b5e:	b2a3      	uxth	r3, r4
  403b60:	fbb5 f0f2 	udiv	r0, r5, r2
  403b64:	fb02 5510 	mls	r5, r2, r0, r5
  403b68:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403b6c:	fb0c fc00 	mul.w	ip, ip, r0
  403b70:	45a4      	cmp	ip, r4
  403b72:	d907      	bls.n	403b84 <__udivmoddi4+0x15c>
  403b74:	19e4      	adds	r4, r4, r7
  403b76:	f100 33ff 	add.w	r3, r0, #4294967295
  403b7a:	d202      	bcs.n	403b82 <__udivmoddi4+0x15a>
  403b7c:	45a4      	cmp	ip, r4
  403b7e:	f200 80b8 	bhi.w	403cf2 <__udivmoddi4+0x2ca>
  403b82:	4618      	mov	r0, r3
  403b84:	eba4 040c 	sub.w	r4, r4, ip
  403b88:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403b8c:	e79d      	b.n	403aca <__udivmoddi4+0xa2>
  403b8e:	4631      	mov	r1, r6
  403b90:	4630      	mov	r0, r6
  403b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403b96:	f1ce 0420 	rsb	r4, lr, #32
  403b9a:	fa05 f30e 	lsl.w	r3, r5, lr
  403b9e:	fa07 f70e 	lsl.w	r7, r7, lr
  403ba2:	fa20 f804 	lsr.w	r8, r0, r4
  403ba6:	0c3a      	lsrs	r2, r7, #16
  403ba8:	fa25 f404 	lsr.w	r4, r5, r4
  403bac:	ea48 0803 	orr.w	r8, r8, r3
  403bb0:	fbb4 f1f2 	udiv	r1, r4, r2
  403bb4:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403bb8:	fb02 4411 	mls	r4, r2, r1, r4
  403bbc:	fa1f fc87 	uxth.w	ip, r7
  403bc0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403bc4:	fb01 f30c 	mul.w	r3, r1, ip
  403bc8:	42ab      	cmp	r3, r5
  403bca:	fa00 f40e 	lsl.w	r4, r0, lr
  403bce:	d909      	bls.n	403be4 <__udivmoddi4+0x1bc>
  403bd0:	19ed      	adds	r5, r5, r7
  403bd2:	f101 30ff 	add.w	r0, r1, #4294967295
  403bd6:	f080 808a 	bcs.w	403cee <__udivmoddi4+0x2c6>
  403bda:	42ab      	cmp	r3, r5
  403bdc:	f240 8087 	bls.w	403cee <__udivmoddi4+0x2c6>
  403be0:	3902      	subs	r1, #2
  403be2:	443d      	add	r5, r7
  403be4:	1aeb      	subs	r3, r5, r3
  403be6:	fa1f f588 	uxth.w	r5, r8
  403bea:	fbb3 f0f2 	udiv	r0, r3, r2
  403bee:	fb02 3310 	mls	r3, r2, r0, r3
  403bf2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403bf6:	fb00 f30c 	mul.w	r3, r0, ip
  403bfa:	42ab      	cmp	r3, r5
  403bfc:	d907      	bls.n	403c0e <__udivmoddi4+0x1e6>
  403bfe:	19ed      	adds	r5, r5, r7
  403c00:	f100 38ff 	add.w	r8, r0, #4294967295
  403c04:	d26f      	bcs.n	403ce6 <__udivmoddi4+0x2be>
  403c06:	42ab      	cmp	r3, r5
  403c08:	d96d      	bls.n	403ce6 <__udivmoddi4+0x2be>
  403c0a:	3802      	subs	r0, #2
  403c0c:	443d      	add	r5, r7
  403c0e:	1aeb      	subs	r3, r5, r3
  403c10:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403c14:	e78f      	b.n	403b36 <__udivmoddi4+0x10e>
  403c16:	f1c1 0720 	rsb	r7, r1, #32
  403c1a:	fa22 f807 	lsr.w	r8, r2, r7
  403c1e:	408b      	lsls	r3, r1
  403c20:	fa05 f401 	lsl.w	r4, r5, r1
  403c24:	ea48 0303 	orr.w	r3, r8, r3
  403c28:	fa20 fe07 	lsr.w	lr, r0, r7
  403c2c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403c30:	40fd      	lsrs	r5, r7
  403c32:	ea4e 0e04 	orr.w	lr, lr, r4
  403c36:	fbb5 f9fc 	udiv	r9, r5, ip
  403c3a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403c3e:	fb0c 5519 	mls	r5, ip, r9, r5
  403c42:	fa1f f883 	uxth.w	r8, r3
  403c46:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403c4a:	fb09 f408 	mul.w	r4, r9, r8
  403c4e:	42ac      	cmp	r4, r5
  403c50:	fa02 f201 	lsl.w	r2, r2, r1
  403c54:	fa00 fa01 	lsl.w	sl, r0, r1
  403c58:	d908      	bls.n	403c6c <__udivmoddi4+0x244>
  403c5a:	18ed      	adds	r5, r5, r3
  403c5c:	f109 30ff 	add.w	r0, r9, #4294967295
  403c60:	d243      	bcs.n	403cea <__udivmoddi4+0x2c2>
  403c62:	42ac      	cmp	r4, r5
  403c64:	d941      	bls.n	403cea <__udivmoddi4+0x2c2>
  403c66:	f1a9 0902 	sub.w	r9, r9, #2
  403c6a:	441d      	add	r5, r3
  403c6c:	1b2d      	subs	r5, r5, r4
  403c6e:	fa1f fe8e 	uxth.w	lr, lr
  403c72:	fbb5 f0fc 	udiv	r0, r5, ip
  403c76:	fb0c 5510 	mls	r5, ip, r0, r5
  403c7a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403c7e:	fb00 f808 	mul.w	r8, r0, r8
  403c82:	45a0      	cmp	r8, r4
  403c84:	d907      	bls.n	403c96 <__udivmoddi4+0x26e>
  403c86:	18e4      	adds	r4, r4, r3
  403c88:	f100 35ff 	add.w	r5, r0, #4294967295
  403c8c:	d229      	bcs.n	403ce2 <__udivmoddi4+0x2ba>
  403c8e:	45a0      	cmp	r8, r4
  403c90:	d927      	bls.n	403ce2 <__udivmoddi4+0x2ba>
  403c92:	3802      	subs	r0, #2
  403c94:	441c      	add	r4, r3
  403c96:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403c9a:	eba4 0408 	sub.w	r4, r4, r8
  403c9e:	fba0 8902 	umull	r8, r9, r0, r2
  403ca2:	454c      	cmp	r4, r9
  403ca4:	46c6      	mov	lr, r8
  403ca6:	464d      	mov	r5, r9
  403ca8:	d315      	bcc.n	403cd6 <__udivmoddi4+0x2ae>
  403caa:	d012      	beq.n	403cd2 <__udivmoddi4+0x2aa>
  403cac:	b156      	cbz	r6, 403cc4 <__udivmoddi4+0x29c>
  403cae:	ebba 030e 	subs.w	r3, sl, lr
  403cb2:	eb64 0405 	sbc.w	r4, r4, r5
  403cb6:	fa04 f707 	lsl.w	r7, r4, r7
  403cba:	40cb      	lsrs	r3, r1
  403cbc:	431f      	orrs	r7, r3
  403cbe:	40cc      	lsrs	r4, r1
  403cc0:	6037      	str	r7, [r6, #0]
  403cc2:	6074      	str	r4, [r6, #4]
  403cc4:	2100      	movs	r1, #0
  403cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403cca:	4618      	mov	r0, r3
  403ccc:	e6f8      	b.n	403ac0 <__udivmoddi4+0x98>
  403cce:	4690      	mov	r8, r2
  403cd0:	e6e0      	b.n	403a94 <__udivmoddi4+0x6c>
  403cd2:	45c2      	cmp	sl, r8
  403cd4:	d2ea      	bcs.n	403cac <__udivmoddi4+0x284>
  403cd6:	ebb8 0e02 	subs.w	lr, r8, r2
  403cda:	eb69 0503 	sbc.w	r5, r9, r3
  403cde:	3801      	subs	r0, #1
  403ce0:	e7e4      	b.n	403cac <__udivmoddi4+0x284>
  403ce2:	4628      	mov	r0, r5
  403ce4:	e7d7      	b.n	403c96 <__udivmoddi4+0x26e>
  403ce6:	4640      	mov	r0, r8
  403ce8:	e791      	b.n	403c0e <__udivmoddi4+0x1e6>
  403cea:	4681      	mov	r9, r0
  403cec:	e7be      	b.n	403c6c <__udivmoddi4+0x244>
  403cee:	4601      	mov	r1, r0
  403cf0:	e778      	b.n	403be4 <__udivmoddi4+0x1bc>
  403cf2:	3802      	subs	r0, #2
  403cf4:	443c      	add	r4, r7
  403cf6:	e745      	b.n	403b84 <__udivmoddi4+0x15c>
  403cf8:	4608      	mov	r0, r1
  403cfa:	e708      	b.n	403b0e <__udivmoddi4+0xe6>
  403cfc:	f1a8 0802 	sub.w	r8, r8, #2
  403d00:	443d      	add	r5, r7
  403d02:	e72b      	b.n	403b5c <__udivmoddi4+0x134>

00403d04 <__aeabi_idiv0>:
  403d04:	4770      	bx	lr
  403d06:	bf00      	nop

00403d08 <__libc_init_array>:
  403d08:	b570      	push	{r4, r5, r6, lr}
  403d0a:	4e0f      	ldr	r6, [pc, #60]	; (403d48 <__libc_init_array+0x40>)
  403d0c:	4d0f      	ldr	r5, [pc, #60]	; (403d4c <__libc_init_array+0x44>)
  403d0e:	1b76      	subs	r6, r6, r5
  403d10:	10b6      	asrs	r6, r6, #2
  403d12:	bf18      	it	ne
  403d14:	2400      	movne	r4, #0
  403d16:	d005      	beq.n	403d24 <__libc_init_array+0x1c>
  403d18:	3401      	adds	r4, #1
  403d1a:	f855 3b04 	ldr.w	r3, [r5], #4
  403d1e:	4798      	blx	r3
  403d20:	42a6      	cmp	r6, r4
  403d22:	d1f9      	bne.n	403d18 <__libc_init_array+0x10>
  403d24:	4e0a      	ldr	r6, [pc, #40]	; (403d50 <__libc_init_array+0x48>)
  403d26:	4d0b      	ldr	r5, [pc, #44]	; (403d54 <__libc_init_array+0x4c>)
  403d28:	1b76      	subs	r6, r6, r5
  403d2a:	f000 fe1d 	bl	404968 <_init>
  403d2e:	10b6      	asrs	r6, r6, #2
  403d30:	bf18      	it	ne
  403d32:	2400      	movne	r4, #0
  403d34:	d006      	beq.n	403d44 <__libc_init_array+0x3c>
  403d36:	3401      	adds	r4, #1
  403d38:	f855 3b04 	ldr.w	r3, [r5], #4
  403d3c:	4798      	blx	r3
  403d3e:	42a6      	cmp	r6, r4
  403d40:	d1f9      	bne.n	403d36 <__libc_init_array+0x2e>
  403d42:	bd70      	pop	{r4, r5, r6, pc}
  403d44:	bd70      	pop	{r4, r5, r6, pc}
  403d46:	bf00      	nop
  403d48:	00404974 	.word	0x00404974
  403d4c:	00404974 	.word	0x00404974
  403d50:	0040497c 	.word	0x0040497c
  403d54:	00404974 	.word	0x00404974

00403d58 <register_fini>:
  403d58:	4b02      	ldr	r3, [pc, #8]	; (403d64 <register_fini+0xc>)
  403d5a:	b113      	cbz	r3, 403d62 <register_fini+0xa>
  403d5c:	4802      	ldr	r0, [pc, #8]	; (403d68 <register_fini+0x10>)
  403d5e:	f000 b805 	b.w	403d6c <atexit>
  403d62:	4770      	bx	lr
  403d64:	00000000 	.word	0x00000000
  403d68:	00403d79 	.word	0x00403d79

00403d6c <atexit>:
  403d6c:	2300      	movs	r3, #0
  403d6e:	4601      	mov	r1, r0
  403d70:	461a      	mov	r2, r3
  403d72:	4618      	mov	r0, r3
  403d74:	f000 b81e 	b.w	403db4 <__register_exitproc>

00403d78 <__libc_fini_array>:
  403d78:	b538      	push	{r3, r4, r5, lr}
  403d7a:	4c0a      	ldr	r4, [pc, #40]	; (403da4 <__libc_fini_array+0x2c>)
  403d7c:	4d0a      	ldr	r5, [pc, #40]	; (403da8 <__libc_fini_array+0x30>)
  403d7e:	1b64      	subs	r4, r4, r5
  403d80:	10a4      	asrs	r4, r4, #2
  403d82:	d00a      	beq.n	403d9a <__libc_fini_array+0x22>
  403d84:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403d88:	3b01      	subs	r3, #1
  403d8a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403d8e:	3c01      	subs	r4, #1
  403d90:	f855 3904 	ldr.w	r3, [r5], #-4
  403d94:	4798      	blx	r3
  403d96:	2c00      	cmp	r4, #0
  403d98:	d1f9      	bne.n	403d8e <__libc_fini_array+0x16>
  403d9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403d9e:	f000 bded 	b.w	40497c <_fini>
  403da2:	bf00      	nop
  403da4:	0040498c 	.word	0x0040498c
  403da8:	00404988 	.word	0x00404988

00403dac <__retarget_lock_acquire_recursive>:
  403dac:	4770      	bx	lr
  403dae:	bf00      	nop

00403db0 <__retarget_lock_release_recursive>:
  403db0:	4770      	bx	lr
  403db2:	bf00      	nop

00403db4 <__register_exitproc>:
  403db4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403db8:	4d2c      	ldr	r5, [pc, #176]	; (403e6c <__register_exitproc+0xb8>)
  403dba:	4606      	mov	r6, r0
  403dbc:	6828      	ldr	r0, [r5, #0]
  403dbe:	4698      	mov	r8, r3
  403dc0:	460f      	mov	r7, r1
  403dc2:	4691      	mov	r9, r2
  403dc4:	f7ff fff2 	bl	403dac <__retarget_lock_acquire_recursive>
  403dc8:	4b29      	ldr	r3, [pc, #164]	; (403e70 <__register_exitproc+0xbc>)
  403dca:	681c      	ldr	r4, [r3, #0]
  403dcc:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403dd0:	2b00      	cmp	r3, #0
  403dd2:	d03e      	beq.n	403e52 <__register_exitproc+0x9e>
  403dd4:	685a      	ldr	r2, [r3, #4]
  403dd6:	2a1f      	cmp	r2, #31
  403dd8:	dc1c      	bgt.n	403e14 <__register_exitproc+0x60>
  403dda:	f102 0e01 	add.w	lr, r2, #1
  403dde:	b176      	cbz	r6, 403dfe <__register_exitproc+0x4a>
  403de0:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403de4:	2401      	movs	r4, #1
  403de6:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403dea:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403dee:	4094      	lsls	r4, r2
  403df0:	4320      	orrs	r0, r4
  403df2:	2e02      	cmp	r6, #2
  403df4:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403df8:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403dfc:	d023      	beq.n	403e46 <__register_exitproc+0x92>
  403dfe:	3202      	adds	r2, #2
  403e00:	f8c3 e004 	str.w	lr, [r3, #4]
  403e04:	6828      	ldr	r0, [r5, #0]
  403e06:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403e0a:	f7ff ffd1 	bl	403db0 <__retarget_lock_release_recursive>
  403e0e:	2000      	movs	r0, #0
  403e10:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403e14:	4b17      	ldr	r3, [pc, #92]	; (403e74 <__register_exitproc+0xc0>)
  403e16:	b30b      	cbz	r3, 403e5c <__register_exitproc+0xa8>
  403e18:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403e1c:	f3af 8000 	nop.w
  403e20:	4603      	mov	r3, r0
  403e22:	b1d8      	cbz	r0, 403e5c <__register_exitproc+0xa8>
  403e24:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403e28:	6002      	str	r2, [r0, #0]
  403e2a:	2100      	movs	r1, #0
  403e2c:	6041      	str	r1, [r0, #4]
  403e2e:	460a      	mov	r2, r1
  403e30:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403e34:	f04f 0e01 	mov.w	lr, #1
  403e38:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403e3c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403e40:	2e00      	cmp	r6, #0
  403e42:	d0dc      	beq.n	403dfe <__register_exitproc+0x4a>
  403e44:	e7cc      	b.n	403de0 <__register_exitproc+0x2c>
  403e46:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403e4a:	430c      	orrs	r4, r1
  403e4c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403e50:	e7d5      	b.n	403dfe <__register_exitproc+0x4a>
  403e52:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403e56:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403e5a:	e7bb      	b.n	403dd4 <__register_exitproc+0x20>
  403e5c:	6828      	ldr	r0, [r5, #0]
  403e5e:	f7ff ffa7 	bl	403db0 <__retarget_lock_release_recursive>
  403e62:	f04f 30ff 	mov.w	r0, #4294967295
  403e66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403e6a:	bf00      	nop
  403e6c:	20400468 	.word	0x20400468
  403e70:	00404964 	.word	0x00404964
  403e74:	00000000 	.word	0x00000000

00403e78 <sysfont_glyphs>:
	...
  403e98:	00300030 00300030 00300030 00300000     0.0.0.0.0.0...0.
  403ea8:	00000030 00000000 00000000 006c006c     0...........l.l.
  403eb8:	006c006c 00000000 00000000 00000000     l.l.............
	...
  403ed0:	00280000 007c0028 00280028 0028007c     ..(.(.|.(.(.|.(.
  403ee0:	00000028 00000000 00000000 003c0010     (.............<.
  403ef0:	00200040 00080010 00780004 00000010     @. .......x.....
	...
  403f08:	007c0000 00a800a4 00280050 00940054     ..|.....P.(.T...
  403f18:	00000088 00000000 00000000 00900060     ............`...
  403f28:	00900090 00940060 00880088 00000070     ....`.......p...
	...
  403f40:	00100010 00000010 00000000 00000000     ................
	...
  403f5c:	00100008 00200020 00200020 00200020     .... . . . . . .
  403f6c:	00080010 00000000 00000000 00100020     ............ ...
  403f7c:	00080008 00080008 00080008 00200010     .............. .
  403f8c:	00000000 00280000 007c0010 00280010     ......(...|...(.
	...
  403fb4:	00100010 00fe0010 00100010 00000010     ................
	...
  403fdc:	00300010 00000020 00000000 00000000     ..0. ...........
  403fec:	00000000 007c0000 00000000 00000000     ......|.........
	...
  404010:	00300000 00000030 00000000 00000000     ..0.0...........
  404020:	00080000 00100008 00200010 00400020     .......... . .@.
  404030:	00000040 00000000 00000000 00780000     @.............x.
  404040:	008c0084 00a40094 008400c4 00000078     ............x...
	...
  404058:	00100000 00500030 00100010 00100010     ....0.P.........
  404068:	0000007c 00000000 00000000 00700000     |.............p.
  404078:	00080088 00200010 00800040 000000f8     ...... .@.......
	...
  404090:	00700000 00080088 00080030 00880008     ..p.....0.......
  4040a0:	00000070 00000000 00000000 00080000     p...............
  4040b0:	00280018 00880048 000800fc 00000008     ..(.H...........
	...
  4040c8:	00780000 00800080 000800f0 00080008     ..x.............
  4040d8:	000000f0 00000000 00000000 00300000     ..............0.
  4040e8:	00800040 008800f0 00880088 00000070     @...........p...
	...
  404100:	00f80000 00100008 00200010 00400020     .......... . .@.
  404110:	00000040 00000000 00000000 00700000     @.............p.
  404120:	00880088 00880070 00880088 00000070     ....p.......p...
	...
  404138:	00700000 00880088 00780088 00100008     ..p.......x.....
  404148:	00000060 00000000 00000000 00000000     `...............
  404158:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
  404174:	00300000 00000030 00300000 00600030     ..0.0.....0.0.`.
  404184:	00000040 00000000 00000000 00100008     @...............
  404194:	00400020 00100020 00000008 00000000      .@. ...........
	...
  4041b0:	0000007c 0000007c 00000000 00000000     |...|...........
	...
  4041c8:	00200040 00080010 00200010 00000040     @. ....... .@...
	...
  4041e0:	00300000 00080048 00200010 00000000     ..0.H..... .....
  4041f0:	00000020 00000000 00000000 00000000      ...............
  404200:	0042003c 00aa009a 00be00aa 00780080     <.B...........x.
	...
  404218:	00100000 00280028 007c0044 00440044     ....(.(.D.|.D.D.
  404228:	00000044 00000000 00000000 00f80000     D...............
  404238:	00840084 008400f8 00840084 000000f8     ................
	...
  404250:	003c0000 00800040 00800080 00400080     ..<.@.........@.
  404260:	0000003c 00000000 00000000 00f00000     <...............
  404270:	00840088 00840084 00880084 000000f0     ................
	...
  404288:	00f80000 00800080 008000f0 00800080     ................
  404298:	000000f8 00000000 00000000 00f80000     ................
  4042a8:	00800080 008000f8 00800080 00000080     ................
	...
  4042c0:	003c0000 00800040 009c0080 00440084     ..<.@.........D.
  4042d0:	00000038 00000000 00000000 00880000     8...............
  4042e0:	00880088 008800f8 00880088 00000088     ................
	...
  4042f8:	00f80000 00200020 00200020 00200020     .... . . . . . .
  404308:	000000f8 00000000 00000000 00f80000     ................
  404318:	00080008 00080008 00080008 000000f0     ................
	...
  404330:	00840000 00900088 00d000a0 00840088     ................
  404340:	00000084 00000000 00000000 00800000     ................
  404350:	00800080 00800080 00800080 000000fc     ................
	...
  404368:	00840000 00cc00cc 00b400b4 00840084     ................
  404378:	00000084 00000000 00000000 00840000     ................
  404388:	00c400c4 00a400a4 00940094 0000008c     ................
	...
  4043a0:	00780000 00840084 00840084 00840084     ..x.............
  4043b0:	00000078 00000000 00000000 00f80000     x...............
  4043c0:	00840084 00f80084 00800080 00000080     ................
	...
  4043d8:	00780000 00840084 00840084 00840084     ..x.............
  4043e8:	00200078 00000018 00000000 00f80000     x. .............
  4043f8:	00840084 00f80084 00840088 00000084     ................
	...
  404410:	007c0000 00800080 00180060 00040004     ..|.....`.......
  404420:	000000f8 00000000 00000000 00f80000     ................
  404430:	00200020 00200020 00200020 00000020      . . . . . . ...
	...
  404448:	00840000 00840084 00840084 00840084     ................
  404458:	00000078 00000000 00000000 00840000     x...............
  404468:	00840084 00480048 00300048 00000030     ....H.H.H.0.0...
	...
  404480:	00880000 00a800a8 00a800a8 005000a8     ..............P.
  404490:	00000050 00000000 00000000 00880000     P...............
  4044a0:	00500088 00200020 00880050 00000088     ..P. . .P.......
	...
  4044b8:	00880000 00880088 00500050 00200020     ........P.P. . .
  4044c8:	00000020 00000000 00000000 00fc0000      ...............
  4044d8:	00080004 00200010 00800040 000000fc     ...... .@.......
	...
  4044f0:	00400070 00400040 00400040 00400040     p.@.@.@.@.@.@.@.
  404500:	00400040 00000070 00000000 00400040     @.@.p.......@.@.
  404510:	00200020 00100020 00100010 00080008      . . ...........
	...
  404528:	00080038 00080008 00080008 00080008     8...............
  404538:	00080008 00000038 00000000 00280010     ....8.........(.
  404548:	00000044 00000000 00000000 00000000     D...............
	...
  404570:	00000038 00000000 00000000 00200000     8............. .
  404580:	00000010 00000000 00000000 00000000     ................
	...
  40459c:	00700000 00080008 00880078 0000007c     ..p.....x...|...
	...
  4045b4:	00800080 00f80080 00840084 00840084     ................
  4045c4:	000000f8 00000000 00000000 00000000     ................
  4045d4:	00780000 00800080 00800080 00000078     ..x.........x...
	...
  4045ec:	00040004 007c0004 00840084 008c0084     ......|.........
  4045fc:	00000074 00000000 00000000 00000000     t...............
  40460c:	00780000 00fc0084 00800080 0000007c     ..x.........|...
	...
  404624:	0020001c 00fc0020 00200020 00200020     .. . ... . . . .
  404634:	000000fc 00000000 00000000 00000000     ................
  404644:	007c0000 00840084 00840084 0004007c     ..|.........|...
  404654:	00000078 00000000 00800080 00b80080     x...............
  404664:	008400c4 00840084 00000084 00000000     ................
  404674:	00000000 00100000 00700000 00100010     ..........p.....
  404684:	00100010 0000007c 00000000 00000000     ....|...........
  404694:	00080000 00780000 00080008 00080008     ......x.........
  4046a4:	00080008 00700008 00000000 00800080     ......p.........
  4046b4:	00880080 00a00090 008800d0 00000088     ................
	...
  4046cc:	002000e0 00200020 00200020 00200020     .. . . . . . . .
  4046dc:	000000f8 00000000 00000000 00000000     ................
  4046ec:	00a40000 00a400fc 00a400a4 000000a4     ................
	...
  404708:	00b80000 008400c4 00840084 00000084     ................
	...
  404724:	00780000 00840084 00840084 00000078     ..x.........x...
	...
  404740:	00b80000 008400c4 00840084 008000f8     ................
  404750:	00000080 00000000 00000000 007c0000     ..............|.
  404760:	00840084 00840084 0004007c 00000004     ........|.......
	...
  404778:	00d80000 00400060 00400040 000000f0     ....`.@.@.@.....
	...
  404794:	00780000 00400080 00080030 000000f0     ..x...@.0.......
	...
  4047b0:	00fc0020 00200020 00200020 0000001c      ... . . . .....
	...
  4047cc:	00880000 00880088 00880088 0000007c     ............|...
	...
  4047e8:	00840000 00840084 00480048 00000030     ........H.H.0...
	...
  404804:	00880000 00a800a8 00a800a8 00000050     ............P...
	...
  404820:	00880000 00200050 00500020 00000088     ....P. . .P.....
	...
  40483c:	00840000 00480084 00300048 00200010     ......H.H.0... .
  40484c:	00000040 00000000 00000000 00f80000     @...............
  40485c:	00100008 00400020 000000f8 00000000     .... .@.........
  40486c:	00000000 00200010 00100020 00200020     ...... . ... . .
  40487c:	00200010 00100020 00000000 00000000     .. . ...........
  40488c:	00100010 00100010 00000000 00100010     ................
  40489c:	00100010 00000000 00000000 00100020     ............ ...
  4048ac:	00200010 00100010 00100020 00200010     .. ..... ..... .
  4048bc:	00000000 72666f43 65662065 64616863     ....Cofre fechad
  4048cc:	0000006f 20202020 20202020 00000020     o...         ...
  4048dc:	686e6553 72652061 61646172 00000020     Senha errada ...
  4048ec:	716f6c42 64616575 0000006f 72666f43     Bloqueado...Cofr
  4048fc:	62612065 6f747265 00000020 20202020     e aberto ...    
  40490c:	00002020 2020202a 00002020 20202a2a       ..*     ..**  
  40491c:	20202020 00000000 202a2a2a 20202020         ....***     
  40492c:	00000000 2a2a2a2a 20202020 00000000     ....****    ....
  40493c:	2a2a2a2a 2020202a 00000000 2a2a2a2a     *****   ....****
  40494c:	20202a2a 00000000 65697243 73206120     **  ....Crie a s
  40495c:	61686e65 00000000                       enha....

00404964 <_global_impure_ptr>:
  404964:	20400040                                @.@ 

00404968 <_init>:
  404968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40496a:	bf00      	nop
  40496c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40496e:	bc08      	pop	{r3}
  404970:	469e      	mov	lr, r3
  404972:	4770      	bx	lr

00404974 <__init_array_start>:
  404974:	00403d59 	.word	0x00403d59

00404978 <__frame_dummy_init_array_entry>:
  404978:	00400165                                e.@.

0040497c <_fini>:
  40497c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40497e:	bf00      	nop
  404980:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404982:	bc08      	pop	{r3}
  404984:	469e      	mov	lr, r3
  404986:	4770      	bx	lr

00404988 <__fini_array_start>:
  404988:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 3e78 0040 0e0a 7d20               ....x>@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <ul_flash_in_wait_mode>:
2040001c:	0000 0020                                   .. .

20400020 <SystemCoreClock>:
20400020:	0900 003d                                   ..=.

20400024 <gabarito>:
20400024:	0001 0000 0001 0000 0002 0000 0002 0000     ................
20400034:	0003 0000 0001 0000 0000 0000               ............

20400040 <impure_data>:
20400040:	0000 0000 032c 2040 0394 2040 03fc 2040     ....,.@ ..@ ..@ 
	...
204000e8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000f8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400468 <__atexit_recursive_mutex>:
20400468:	0738 2040                                   8.@ 
