Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Jan 29 05:07:12 2022
| Host         : WIN-544SHHHOI8Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file urllc_fifo_receiver_wrapper_control_sets_placed.rpt
| Design       : urllc_fifo_receiver_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   764 |
|    Minimum number of control sets                        |   764 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2372 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   764 |
| >= 0 to < 4        |   159 |
| >= 4 to < 6        |   112 |
| >= 6 to < 8        |    45 |
| >= 8 to < 10       |    54 |
| >= 10 to < 12      |    31 |
| >= 12 to < 14      |    42 |
| >= 14 to < 16      |    19 |
| >= 16              |   302 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3600 |         1075 |
| No           | No                    | Yes                    |             245 |           92 |
| No           | Yes                   | No                     |            1653 |          655 |
| Yes          | No                    | No                     |            4985 |         1342 |
| Yes          | No                    | Yes                    |             131 |           43 |
| Yes          | Yes                   | No                     |            3878 |         1060 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                  Clock Signal                                  |                                                                                                                                Enable Signal                                                                                                                               |                                                                                                                                         Set/Reset Signal                                                                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                            |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                           | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                           | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                    | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                         |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                       |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                        |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                  | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                  | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                    | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                              |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  clk_pl_50M_IBUF_BUFG                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/last_vld                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/last_vld                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/last_vld                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_pl_50M_IBUF_BUFG                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                        |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                              | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                        |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  clk_pl_50M_IBUF_BUFG                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                         |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/last_vld                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/last_vld                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/last_vld                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[7]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/last_vld                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[5]                                                                                                                             |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/last_vld                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                           |                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad[7]_P_i_1_n_0                                                                                                                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                            |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.doutb_reg_reg[5]                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                            |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[5]_0                                                                                                                           |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_1_n_0  |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad[7]_P_i_1_n_0                                                                                                                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.doutb_reg_reg[5]_0                                                                                                                           |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                           |                                                                                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/da_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad[7]_P_i_1_n_0                                                                                                                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad[7]_P_i_1_n_0                                                                                                                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                            |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad[7]_P_i_1_n_0                                                                                                                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[1]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[3]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[7]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[4]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[5]_LDC_i_2_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad[7]_P_i_1_n_0                                                                                                                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[0]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/count_trigger_0/inst/value_i_2_n_0                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad[7]_P_i_1_n_0                                                                                                                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[2]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad[7]_P_i_1_n_0                                                                                                                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/ad_reg[6]_LDC_i_1_n_0                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                         |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                          |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_axis_tlast                                                                                                                                                                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_axis_tdata[7]_i_3_n_0                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                         |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  clk_pl_50M_IBUF_BUFG                                                          |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                          |                1 |              2 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo    |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                     |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                         |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                       |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                         |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                         |                1 |              3 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                     |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                4 |              4 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                                      |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                3 |              4 |         1.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                4 |              4 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                3 |              4 |         1.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                3 |              4 |         1.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__8_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                 | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                                      |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                               |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[6]_0[0]                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_static/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17]_0[0]                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ctl_reg_reg[17][0]                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                           | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                  | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                    | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              4 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              4 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                   | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                           | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__1_n_0                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                           |                3 |              4 |         1.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__9_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                           | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                 | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                                      |                2 |              4 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                 | urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                         |                2 |              4 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                       |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__9_n_0                                                                                                                                                                                |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                           | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                  | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                         |                2 |              4 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                4 |              4 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                           | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                        |                1 |              5 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                2 |              5 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                4 |              5 |         1.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                           |                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                   |                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                   |                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                           |                                                                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                              |                1 |              5 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                         |                4 |              5 |         1.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[s_ready_i]_1[0]                                                                                                                                                | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                              |                1 |              5 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              5 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                1 |              5 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                                           |                2 |              5 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                                           |                1 |              5 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              5 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[8][0]                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                              |                3 |              5 |         1.67 |
|  clk_pl_50M_IBUF_BUFG                                                          |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic | urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/seq_cnt_en                                                                                                                                                                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_dynamic/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                3 |              6 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                3 |              6 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                3 |              6 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                2 |              6 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                              |                2 |              6 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                2 |              6 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                              |                2 |              6 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                3 |              6 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[1]                                                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                                       |                1 |              6 |         6.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/m_sc_req[0]                                                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                                       |                1 |              6 |         6.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_7                                                                                                                                        |                3 |              6 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                               |                2 |              6 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                 |                6 |              6 |         1.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                3 |              6 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/D[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_static/U0/SEQ/seq_cnt_en                                                                                                                                                                                                | urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_static/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg_1[0]                                                                                                                      | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                           |                2 |              6 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                              |                2 |              6 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                2 |              6 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/mm2s_all_idle                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                             |                1 |              7 |         7.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                               |                2 |              7 |         3.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                             |                2 |              7 |         3.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                4 |              7 |         1.75 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                4 |              7 |         1.75 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                              |                3 |              7 |         2.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                              |                3 |              7 |         2.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                4 |              7 |         1.75 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                      | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                4 |              7 |         1.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                              |                3 |              8 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                    |                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/module_/run_reg_n_0                                                                                                                                                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/module_/cnt[7]_i_1_n_0                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt                                                                                                                                                                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/cnt[7]_i_1__0_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg[0]          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0                   |                3 |              8 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                                      |                3 |              8 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                                      |                3 |              8 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                3 |              8 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                    | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                3 |              8 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                          |                2 |              8 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                              | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                    | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                4 |              8 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                   |                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                            |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                               |                                                                                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                          |                1 |              8 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                             |                                                                                                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                           | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                               |                3 |              8 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                   | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                    |                2 |              8 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                              |                2 |              8 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg_1[0]                                                                                                                      | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                            |                2 |              8 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_si_handler/areset_r_0                                                                                                                                                                       |                2 |              8 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                3 |              8 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                5 |              8 |         1.60 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                      |                                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                5 |              9 |         1.80 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                4 |              9 |         2.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                5 |              9 |         1.80 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                3 |              9 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                5 |              9 |         1.80 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |                4 |              9 |         2.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                5 |              9 |         1.80 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                3 |              9 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                3 |              9 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |              9 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                      |                2 |              9 |         4.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                      | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt_reg[8]                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                4 |              9 |         2.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |              9 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                          |                2 |             10 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                              |                8 |             10 |         1.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                          |                6 |             10 |         1.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/dac_0/inst/vld_i_2_n_0                                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                4 |             10 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |             10 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                    | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                              | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                           |                3 |             10 |         3.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/adc_0/inst/vld_i_2_n_0                                                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                |                3 |             10 |         3.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                3 |             10 |         3.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_axis_tdata[7]_i_1_n_0                                                                                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/fifo_read_to_axis_0/inst/reg_axis_tdata[7]_i_3_n_0                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                5 |             10 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                3 |             10 |         3.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                         |                2 |             10 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                           | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                3 |             11 |         3.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                           | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                5 |             11 |         2.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                4 |             11 |         2.75 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                        |                5 |             11 |         2.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                            |                9 |             11 |         1.22 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                4 |             11 |         2.75 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_static/U0/peripheral_reset[0]                                                                                                                                                                                                                |                6 |             11 |         1.83 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                             |                7 |             11 |         1.57 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                        |                4 |             12 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                   | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                        |                5 |             12 |         2.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                        |                3 |             12 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                   | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                        |                6 |             12 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                           | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                         |                5 |             12 |         2.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                        |                4 |             12 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                          |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                          |                2 |             12 |         6.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                              | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                         |                4 |             12 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                           | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                         |                6 |             12 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                        |                4 |             12 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                 |                8 |             12 |         1.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                   | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                        |                5 |             12 |         2.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[1]                                  | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                         |                4 |             12 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                              |                                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                           |                                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                5 |             12 |         2.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                  |                7 |             12 |         1.71 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                 |                7 |             12 |         1.71 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                 |                                                                                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |                5 |             12 |         2.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                              | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                         |                4 |             12 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                 |                                                                                                                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                   | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                        |                4 |             12 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                              |                                                                                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                              | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                         |                5 |             12 |         2.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                   |                4 |             12 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                              | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                         |                3 |             12 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[1]                                  | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                         |                5 |             12 |         2.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                5 |             13 |         2.60 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                4 |             13 |         3.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                        |                                                                                                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb           |                                                                                                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                6 |             13 |         2.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                            |                4 |             13 |         3.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                               |                                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                2 |             14 |         7.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                6 |             14 |         2.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                      | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                           |                4 |             14 |         3.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                           | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                4 |             14 |         3.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[2]                                                                                                                                                                                                 |                7 |             15 |         2.14 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                   | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_0                                                                                                                                                                           |                4 |             15 |         3.75 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt[15]_i_1_n_0                                                                                                                                                                                                           |                6 |             15 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/xsdb_memory_read_inst/data_out_en                                                                                                                                                                  | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_0                                                                                                                                                                          |                4 |             15 |         3.75 |
|  clk_pl_50M_IBUF_BUFG                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E_0                                                                                                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A_0                                                                                                                                           |                4 |             15 |         3.75 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  clk_pl_50M_IBUF_BUFG                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                      | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |                4 |             15 |         3.75 |
|  clk_pl_50M_IBUF_BUFG                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                5 |             15 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |                7 |             15 |         2.14 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[1]                                                                                                                                                                                                 |                8 |             15 |         1.88 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[3]                                                                                                                                                                                                 |                6 |             15 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[3]_0[0]                                                                                                                                                                                                 |                6 |             15 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_3_3                                                                                                                                                                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/module__reset                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/p_1_in                                                                                                                                                                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/cnt[15]_i_1_n_0                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_1_2                                                                                                                                                                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/module__reset                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_2_0                                                                                                                                                                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/module__reset                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/yListMul_4_1                                                                                                                                                                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/adc/DDCWrapper_0/inst/module_/module__reset                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                   |               10 |             16 |         1.60 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                  | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                  |                                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en                                                                                                                                      | urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_static/U0/peripheral_reset[0]                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                   |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                          |                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/cntr_en                                                                                                                                      | urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_static/U0/peripheral_reset[0]                                                                                                                                                                                                                |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                          |                3 |             16 |         5.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                  |                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                          |                3 |             16 |         5.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                8 |             16 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                7 |             16 |         2.29 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/I_YESLUT6.U_SRLC16E_0                                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A_0                                                                                                                                                |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                           | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_b_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                 |                                                                                                                                                                                                                                                                                                 |                3 |             17 |         5.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                  |                                                                                                                                                                                                                                                                                                 |                6 |             17 |         2.83 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                  |                                                                                                                                                                                                                                                                                                 |                5 |             17 |         3.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                8 |             18 |         2.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                          |                5 |             18 |         3.60 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] |                                                                                                                                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                          |                4 |             18 |         4.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                4 |             18 |         4.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/buffer_17_dac_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                2 |             18 |         9.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                       | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                4 |             19 |         4.75 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                    |                                                                                                                                                                                                                                                                                                 |                3 |             19 |         6.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                  |                                                                                                                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo_0                                      |                                                                                                                                                                                                                                                                                                 |                3 |             20 |         6.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                  |                                                                                                                                                                                                                                                                                                 |                5 |             20 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]           | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                        |                4 |             21 |         5.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                        |                5 |             21 |         4.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                  |                                                                                                                                                                                                                                                                                                 |                9 |             21 |         2.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]   | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                6 |             22 |         3.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                6 |             22 |         3.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]           | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                6 |             23 |         3.83 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                     | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                6 |             23 |         3.83 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                 | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                        |                8 |             24 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  |                                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                  | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                         |                8 |             24 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                  | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                         |                8 |             24 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                    |                                                                                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                  |                                                                                                                                                                                                                                                                                                 |                3 |             24 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                 | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                        |                9 |             24 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                  | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                         |               11 |             24 |         2.18 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_si_handler/s_sc_valid                                                                                                                                                  | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_b_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                         |                8 |             24 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                      | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/areset_r                                                                                                                                                                         |                7 |             24 |         3.43 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                6 |             25 |         4.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                7 |             25 |         3.57 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                4 |             25 |         6.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                4 |             25 |         6.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                8 |             25 |         3.12 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                5 |             25 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_dynamic/inst/clk_out_dynamic |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                 |                8 |             26 |         3.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/buffer_17_dac_0                                                                                                                                                                                              | urllc_fifo_receiver_i/urllc_fifo_core_0/dac/DUCWrapper_0/inst/buffer_0_sync_r_i_1_n_0                                                                                                                                                                                                           |                4 |             26 |         6.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                              | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                        |                8 |             26 |         3.25 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |                4 |             28 |         7.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg |                7 |             28 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                |               12 |             29 |         2.42 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                            |                8 |             29 |         3.62 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                 | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |               10 |             30 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                          |                6 |             31 |         5.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                       |                                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                         | urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                       |                                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |               10 |             32 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                         |                                                                                                                                                                                                                                                                                                 |                9 |             32 |         3.56 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                       |                                                                                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                     |                                                                                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                       |                                                                                                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                         |               16 |             32 |         2.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                7 |             33 |         4.71 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                8 |             33 |         4.12 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                 |               11 |             34 |         3.09 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                          |                                                                                                                                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |               13 |             34 |         2.62 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                 |               13 |             34 |         2.62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                     |               10 |             34 |         3.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                 | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                      |                7 |             34 |         4.86 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |               12 |             35 |         2.92 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                                 |               14 |             35 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                                                 |               10 |             35 |         3.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                   | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                                     |                9 |             36 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |               14 |             36 |         2.57 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum24_out                                                                                               |                                                                                                                                                                                                                                                                                                 |               10 |             36 |         3.60 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                     |                                                                                                                                                                                                                                                                                                 |                8 |             36 |         4.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                         |               15 |             37 |         2.47 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                5 |             37 |         7.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |                5 |             37 |         7.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                 |               14 |             39 |         2.79 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                          |               14 |             40 |         2.86 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                    | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               13 |             41 |         3.15 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg_2[0]                                                                                                                      | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               16 |             41 |         2.56 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                      |                                                                                                                                                                                                                                                                                                 |                6 |             43 |         7.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                |                                                                                                                                                                                                                                                                                                 |                6 |             43 |         7.17 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                8 |             44 |         5.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                                 |                9 |             44 |         4.89 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                9 |             44 |         4.89 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                    |               14 |             44 |         3.14 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |                9 |             44 |         4.89 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                        | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                         |               10 |             44 |         4.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                   |               18 |             44 |         2.44 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                 |               10 |             45 |         4.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                9 |             45 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |                9 |             45 |         5.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                                                                                 |               10 |             45 |         4.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                      | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                         |                8 |             46 |         5.75 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                          | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                      |                7 |             46 |         6.57 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                              | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                            |               10 |             47 |         4.70 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                       |               19 |             47 |         2.47 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                 | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                            |                7 |             47 |         6.71 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                               |                                                                                                                                                                                                                                                                                                 |                9 |             47 |         5.22 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                                                                                 |                7 |             47 |         6.71 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                 | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |               14 |             48 |         3.43 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_wr_en                                                                                                                                    | urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_static/U0/peripheral_reset[0]                                                                                                                                                                                                                |               11 |             48 |         4.36 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                 |                                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_rd_en                                                                                                                                    | urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_static/U0/peripheral_reset[0]                                                                                                                                                                                                                |                8 |             48 |         6.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_dac/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_wr_en                                                                                                                                    | urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_static/U0/peripheral_reset[0]                                                                                                                                                                                                                |               11 |             48 |         4.36 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                     | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               12 |             48 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/fifo_adc/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_rd_en                                                                                                                                    | urllc_fifo_receiver_i/urllc_fifo_core_0/core/reset_static/U0/peripheral_reset[0]                                                                                                                                                                                                                |               12 |             48 |         4.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                             |                                                                                                                                                                                                                                                                                                 |               10 |             48 |         4.80 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                             |                                                                                                                                                                                                                                                                                                 |                9 |             48 |         5.33 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                8 |             49 |         6.12 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |               10 |             49 |         4.90 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                9 |             49 |         5.44 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |                8 |             49 |         6.12 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |               12 |             49 |         4.08 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                                                                                 |               10 |             49 |         4.90 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |               11 |             49 |         4.45 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                                                 |                8 |             49 |         6.12 |
|  clk_pl_50M_IBUF_BUFG                                                          |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                     |               21 |             52 |         2.48 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                |               22 |             55 |         2.50 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                     |                                                                                                                                                                                                                                                                                                 |               12 |             55 |         4.58 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                     |                                                                                                                                                                                                                                                                                                 |               13 |             55 |         4.23 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                    |                                                                                                                                                                                                                                                                                                 |               12 |             55 |         4.58 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                |               18 |             55 |         3.06 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                    |                                                                                                                                                                                                                                                                                                 |               13 |             55 |         4.23 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                                                                 |               17 |             55 |         3.24 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                        |                                                                                                                                                                                                                                                                                                 |               14 |             55 |         3.93 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                                                                                                                 |               10 |             58 |         5.80 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                     |                                                                                                                                                                                                                                                                                                 |               12 |             58 |         4.83 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                       |                                                                                                                                                                                                                                                                                                 |               25 |             60 |         2.40 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                       |                                                                                                                                                                                                                                                                                                 |               22 |             60 |         2.73 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                       |                                                                                                                                                                                                                                                                                                 |               20 |             63 |         3.15 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                       |                                                                                                                                                                                                                                                                                                 |               21 |             63 |         3.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/debug_ctrl/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                |               18 |             64 |         3.56 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                 |               13 |             67 |         5.15 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |               11 |             67 |         6.09 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |               12 |             67 |         5.58 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                 |               10 |             67 |         6.70 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                        |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                 |               30 |             69 |         2.30 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               26 |             69 |         2.65 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |               16 |             70 |         4.38 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |               18 |             70 |         3.89 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |               17 |             73 |         4.29 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |               12 |             73 |         6.08 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                              | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |               17 |             73 |         4.29 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                 |               16 |             73 |         4.56 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                 |               13 |             73 |         5.62 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                 |               15 |             73 |         4.87 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |               16 |             75 |         4.69 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                             | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |               14 |             75 |         5.36 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |               17 |             75 |         4.41 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                        |               21 |             77 |         3.67 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |               16 |             78 |         4.88 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |               15 |             78 |         5.20 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[1].inst_opipe_payld/gen_pipe[1].pipe[1][140]_i_1_n_0                                                                                                                                          |               17 |             80 |         4.71 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                    |               15 |             83 |         5.53 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |               15 |             86 |         5.73 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                               | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/m_sc_areset_r                                                                                                                                                                   |               16 |             86 |         5.38 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                                                                                 |               12 |             96 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_in/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                 |               28 |            103 |         3.68 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                 |               29 |            103 |         3.55 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                 |               24 |            103 |         4.29 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/ila_fifo_out/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                 |               26 |            103 |         3.96 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                                                                                 |               13 |            104 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                                                                                 |               13 |            104 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_w_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                                                                                 |               13 |            104 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                                                                                 |               14 |            106 |         7.57 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_r_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                                                                                 |               14 |            106 |         7.57 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                                                                                                                                                 |               14 |            112 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                                                                                                                                                 |               14 |            112 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s00_nodes/s00_ar_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                                                                                                                                                 |               14 |            112 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/s01_nodes/s01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                                                                                                                                                 |               14 |            112 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m00_nodes/m00_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                                                                                                                                                 |               14 |            112 |         8.00 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         | urllc_fifo_receiver_i/urllc_fifo_core_0/core/axi_smc/inst/m01_nodes/m01_aw_node/inst/gen_normal.inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                                                                                                                                                 |               14 |            112 |         8.00 |
|  clk_pl_50M_IBUF_BUFG                                                          |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                 |               43 |            156 |         3.63 |
|  urllc_fifo_receiver_i/urllc_fifo_core_0/core/clk_static/inst/clk_out1         |                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                 |              996 |           3407 |         3.42 |
+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


