
`timescale 1ns / 1ns

module test;


wire  B_, Sub_, Y;

reg  A, B, Clk, Sub;



XOR3_Domino top(Y, A, B, Clk, Sub, B_, Sub_); 
 
