{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677486516230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677486516246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 16:28:35 2023 " "Processing started: Mon Feb 27 16:28:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677486516246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486516246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HDMI_Display -c HDMI_Display " "Command: quartus_map --read_settings_files=on --write_settings_files=off HDMI_Display -c HDMI_Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486516246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677486516689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677486516689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdcard/sd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdcard/sd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 SD_top " "Found entity 1: SD_top" {  } { { "src/SDcard/SD_top.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/SD_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file src/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "src/debounce.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myip_core/pll_ip/mypll.v 1 1 " "Found 1 design units, including 1 entities, in source file myip_core/pll_ip/mypll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyPLL " "Found entity 1: MyPLL" {  } { { "myip_core/PLL_ip/MyPLL.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_ip/MyPLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myip_core/ddio_ip/myddio.v 1 1 " "Found 1 design units, including 1 entities, in source file myip_core/ddio_ip/myddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 Myddio " "Found entity 1: Myddio" {  } { { "myip_core/ddio_ip/Myddio.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/ddio_ip/Myddio.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdmi_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hdmi_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_encoder " "Found entity 1: HDMI_encoder" {  } { { "src/HDMI_encoder.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/HDMI_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/serializer_10_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/serializer_10_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 serializer_10_to_1 " "Found entity 1: serializer_10_to_1" {  } { { "src/serializer_10_to_1.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/serializer_10_to_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdmi_transmitter_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hdmi_transmitter_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_transmitter_top " "Found entity 1: HDMI_transmitter_top" {  } { { "src/HDMI_transmitter_top.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/HDMI_transmitter_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdmi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hdmi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 hdmi_top " "Found entity 1: hdmi_top" {  } { { "src/hdmi_top.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/hdmi_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h_disp H_DISP HDMI_driver.v(15) " "Verilog HDL Declaration information at HDMI_driver.v(15): object \"h_disp\" differs only in case from object \"H_DISP\" in the same scope" {  } { { "src/HDMI_driver.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/HDMI_driver.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677486524622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "v_disp V_DISP HDMI_driver.v(17) " "Verilog HDL Declaration information at HDMI_driver.v(17): object \"v_disp\" differs only in case from object \"V_DISP\" in the same scope" {  } { { "src/HDMI_driver.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/HDMI_driver.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1677486524622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdmi_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hdmi_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_driver " "Found entity 1: HDMI_driver" {  } { { "src/HDMI_driver.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/HDMI_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ov5640/cmos_capture_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ov5640/cmos_capture_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_capture_data " "Found entity 1: cmos_capture_data" {  } { { "src/OV5640/cmos_capture_data.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/cmos_capture_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ov5640/i2c_dri.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ov5640/i2c_dri.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_dri " "Found entity 1: i2c_dri" {  } { { "src/OV5640/i2c_dri.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_dri.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ov5640/i2c_ov5640_rgb565_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ov5640/i2c_ov5640_rgb565_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ov5640_rgb565_cfg " "Found entity 1: i2c_ov5640_rgb565_cfg" {  } { { "src/OV5640/i2c_ov5640_rgb565_cfg.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_ov5640_rgb565_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myip_core/pll_sdram/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file myip_core/pll_sdram/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_PLL " "Found entity 1: sdram_PLL" {  } { { "myip_core/PLL_sdram/sdram_PLL.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_sdram/sdram_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myip_core/rdfifo/rdfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file myip_core/rdfifo/rdfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rdfifo " "Found entity 1: rdfifo" {  } { { "myip_core/rdfifo/rdfifo.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/rdfifo/rdfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myip_core/wrfifo/wrfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file myip_core/wrfifo/wrfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrfifo " "Found entity 1: wrfifo" {  } { { "myip_core/wrfifo/wrfifo.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/wrfifo/wrfifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram/sdram_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_cmd " "Found entity 1: sdram_cmd" {  } { { "src/SDRAM/sdram_cmd.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_cmd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "src/SDRAM/sdram_controller.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "src/SDRAM/sdram_ctrl.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_data.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram/sdram_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_data " "Found entity 1: sdram_data" {  } { { "src/SDRAM/sdram_data.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram/sdram_fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fifo_ctrl " "Found entity 1: sdram_fifo_ctrl" {  } { { "src/SDRAM/sdram_fifo_ctrl.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_fifo_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_para.v 0 0 " "Found 0 design units, including 0 entities, in source file src/sdram/sdram_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdram/sdram_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdram/sdram_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_top " "Found entity 1: sdram_top" {  } { { "src/SDRAM/sdram_top.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ov5640_hdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ov5640_hdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_hdmi " "Found entity 1: ov5640_hdmi" {  } { { "src/ov5640_hdmi.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/display_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/display_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_ctrl " "Found entity 1: display_ctrl" {  } { { "src/display_ctrl.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/display_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "src/uart/uart_rx.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/uart/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/data_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file src/data_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ctrl " "Found entity 1: data_ctrl" {  } { { "src/data_ctrl.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/data_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdcard/sd_init.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdcard/sd_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_init " "Found entity 1: sd_init" {  } { { "src/SDcard/sd_init.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdcard/sd_read.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdcard/sd_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_read " "Found entity 1: sd_read" {  } { { "src/SDcard/sd_read.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdcard/sd_write.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdcard/sd_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_write " "Found entity 1: sd_write" {  } { { "src/SDcard/sd_write.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sdcard/sd_ctrl_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sdcard/sd_ctrl_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_ctrl_top " "Found entity 1: sd_ctrl_top" {  } { { "src/SDcard/sd_ctrl_top.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_ctrl_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myip_core/pll_sd/pll_sd.v 1 1 " "Found 1 design units, including 1 entities, in source file myip_core/pll_sd/pll_sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sd " "Found entity 1: pll_sd" {  } { { "myip_core/PLL_SD/pll_sd.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_SD/pll_sd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myip_core/fiif_sd/fifo_sd.v 1 1 " "Found 1 design units, including 1 entities, in source file myip_core/fiif_sd/fifo_sd.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_sd " "Found entity 1: fifo_sd" {  } { { "myip_core/fiif_sd/fifo_sd.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/fiif_sd/fifo_sd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486524866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486524866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmos_frame_vsync ov5640_hdmi.v(189) " "Verilog HDL Implicit Net warning at ov5640_hdmi.v(189): created implicit net for \"cmos_frame_vsync\"" {  } { { "src/ov5640_hdmi.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486524866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cmos_frame_href ov5640_hdmi.v(190) " "Verilog HDL Implicit Net warning at ov5640_hdmi.v(190): created implicit net for \"cmos_frame_href\"" {  } { { "src/ov5640_hdmi.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486524866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_hdmi " "Elaborating entity \"ov5640_hdmi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677486524939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_PLL sdram_PLL:u_pll " "Elaborating entity \"sdram_PLL\" for hierarchy \"sdram_PLL:u_pll\"" {  } { { "src/ov5640_hdmi.v" "u_pll" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486524972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_PLL:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_PLL:u_pll\|altpll:altpll_component\"" {  } { { "myip_core/PLL_sdram/sdram_PLL.v" "altpll_component" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_sdram/sdram_PLL.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_PLL:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_PLL:u_pll\|altpll:altpll_component\"" {  } { { "myip_core/PLL_sdram/sdram_PLL.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_sdram/sdram_PLL.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525183 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_PLL:u_pll\|altpll:altpll_component " "Instantiated megafunction \"sdram_PLL:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -2083 " "Parameter \"clk1_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sdram_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sdram_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525183 ""}  } { { "myip_core/PLL_sdram/sdram_PLL.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_sdram/sdram_PLL.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677486525183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_PLL_altpll " "Found entity 1: sdram_PLL_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/sdram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486525251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486525251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_PLL_altpll sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated " "Elaborating entity \"sdram_PLL_altpll\" for hierarchy \"sdram_PLL:u_pll\|altpll:altpll_component\|sdram_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyPLL MyPLL:pll_hdmi_inst " "Elaborating entity \"MyPLL\" for hierarchy \"MyPLL:pll_hdmi_inst\"" {  } { { "src/ov5640_hdmi.v" "pll_hdmi_inst" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MyPLL:pll_hdmi_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"MyPLL:pll_hdmi_inst\|altpll:altpll_component\"" {  } { { "myip_core/PLL_ip/MyPLL.v" "altpll_component" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_ip/MyPLL.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyPLL:pll_hdmi_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"MyPLL:pll_hdmi_inst\|altpll:altpll_component\"" {  } { { "myip_core/PLL_ip/MyPLL.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_ip/MyPLL.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyPLL:pll_hdmi_inst\|altpll:altpll_component " "Instantiated megafunction \"MyPLL:pll_hdmi_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift -2083 " "Parameter \"clk3_phase_shift\" = \"-2083\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=MyPLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=MyPLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525338 ""}  } { { "myip_core/PLL_ip/MyPLL.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_ip/MyPLL.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677486525338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mypll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mypll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyPLL_altpll " "Found entity 1: MyPLL_altpll" {  } { { "db/mypll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/mypll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486525374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486525374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyPLL_altpll MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated " "Elaborating entity \"MyPLL_altpll\" for hierarchy \"MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sd pll_sd:pll_sd_inst " "Elaborating entity \"pll_sd\" for hierarchy \"pll_sd:pll_sd_inst\"" {  } { { "src/ov5640_hdmi.v" "pll_sd_inst" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_sd:pll_sd_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_sd:pll_sd_inst\|altpll:altpll_component\"" {  } { { "myip_core/PLL_SD/pll_sd.v" "altpll_component" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_SD/pll_sd.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_sd:pll_sd_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_sd:pll_sd_inst\|altpll:altpll_component\"" {  } { { "myip_core/PLL_SD/pll_sd.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_SD/pll_sd.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_sd:pll_sd_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_sd:pll_sd_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 10000 " "Parameter \"clk1_phase_shift\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_sd " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_sd\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525419 ""}  } { { "myip_core/PLL_SD/pll_sd.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_SD/pll_sd.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677486525419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_sd_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_sd_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_sd_altpll " "Found entity 1: pll_sd_altpll" {  } { { "db/pll_sd_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/pll_sd_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486525454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486525454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_sd_altpll pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated " "Elaborating entity \"pll_sd_altpll\" for hierarchy \"pll_sd:pll_sd_inst\|altpll:altpll_component\|pll_sd_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u_debounce " "Elaborating entity \"debounce\" for hierarchy \"debounce:u_debounce\"" {  } { { "src/ov5640_hdmi.v" "u_debounce" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ov5640_rgb565_cfg i2c_ov5640_rgb565_cfg:u_i2c_cfg " "Elaborating entity \"i2c_ov5640_rgb565_cfg\" for hierarchy \"i2c_ov5640_rgb565_cfg:u_i2c_cfg\"" {  } { { "src/ov5640_hdmi.v" "u_i2c_cfg" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_dri i2c_dri:u_i2c_dr " "Elaborating entity \"i2c_dri\" for hierarchy \"i2c_dri:u_i2c_dr\"" {  } { { "src/ov5640_hdmi.v" "u_i2c_dr" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525491 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "27 9 i2c_dri.v(60) " "Verilog HDL assignment warning at i2c_dri.v(60): truncated value with size 27 to match size of target (9)" {  } { { "src/OV5640/i2c_dri.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_dri.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677486525491 "|ov5640_hdmi|i2c_dri:u_i2c_dr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_capture_data cmos_capture_data:u_cmos_capture_data " "Elaborating entity \"cmos_capture_data\" for hierarchy \"cmos_capture_data:u_cmos_capture_data\"" {  } { { "src/ov5640_hdmi.v" "u_cmos_capture_data" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_top sdram_top:u_sdram_top " "Elaborating entity \"sdram_top\" for hierarchy \"sdram_top:u_sdram_top\"" {  } { { "src/ov5640_hdmi.v" "u_sdram_top" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fifo_ctrl sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl " "Elaborating entity \"sdram_fifo_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\"" {  } { { "src/SDRAM/sdram_top.v" "u_sdram_fifo_ctrl" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo " "Elaborating entity \"wrfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\"" {  } { { "src/SDRAM/sdram_fifo_ctrl.v" "u_wrfifo" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_fifo_ctrl.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "myip_core/wrfifo/wrfifo.v" "dcfifo_component" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/wrfifo/wrfifo.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\"" {  } { { "myip_core/wrfifo/wrfifo.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/wrfifo/wrfifo.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486525984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486525984 ""}  } { { "myip_core/wrfifo/wrfifo.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/wrfifo/wrfifo.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677486525984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_klj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_klj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_klj1 " "Found entity 1: dcfifo_klj1" {  } { { "db/dcfifo_klj1.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_klj1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated " "Elaborating entity \"dcfifo_klj1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_7ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_7ib " "Found entity 1: a_gray2bin_7ib" {  } { { "db/a_gray2bin_7ib.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/a_gray2bin_7ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_7ib sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_7ib\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|a_gray2bin_7ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_klj1.tdf" "rdptr_g_gray2bin" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_677.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_677 " "Found entity 1: a_graycounter_677" {  } { { "db/a_graycounter_677.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/a_graycounter_677.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_677 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|a_graycounter_677:rdptr_g1p " "Elaborating entity \"a_graycounter_677\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|a_graycounter_677:rdptr_g1p\"" {  } { { "db/dcfifo_klj1.tdf" "rdptr_g1p" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_2lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_2lc " "Found entity 1: a_graycounter_2lc" {  } { { "db/a_graycounter_2lc.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/a_graycounter_2lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_2lc sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|a_graycounter_2lc:wrptr_g1p " "Elaborating entity \"a_graycounter_2lc\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|a_graycounter_2lc:wrptr_g1p\"" {  } { { "db/dcfifo_klj1.tdf" "wrptr_g1p" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8271 " "Found entity 1: altsyncram_8271" {  } { { "db/altsyncram_8271.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/altsyncram_8271.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8271 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|altsyncram_8271:fifo_ram " "Elaborating entity \"altsyncram_8271\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|altsyncram_8271:fifo_ram\"" {  } { { "db/dcfifo_klj1.tdf" "fifo_ram" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_klj1.tdf" "rs_brp" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_klj1.tdf" "rs_dgwp" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe13 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_qe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe13" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\"" {  } { { "db/dcfifo_klj1.tdf" "ws_dgrp" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|alt_synch_pipe_apl:ws_dgrp\|dffpipe_re9:dffpipe16\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe16" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o76 " "Found entity 1: cmpr_o76" {  } { { "db/cmpr_o76.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/cmpr_o76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o76 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|cmpr_o76:rdempty_eq_comp " "Elaborating entity \"cmpr_o76\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|wrfifo:u_wrfifo\|dcfifo:dcfifo_component\|dcfifo_klj1:auto_generated\|cmpr_o76:rdempty_eq_comp\"" {  } { { "db/dcfifo_klj1.tdf" "rdempty_eq_comp" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_klj1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo " "Elaborating entity \"rdfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\"" {  } { { "src/SDRAM/sdram_fifo_ctrl.v" "u_rdfifo" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_fifo_ctrl.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "myip_core/rdfifo/rdfifo.v" "dcfifo_component" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/rdfifo/rdfifo.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\"" {  } { { "myip_core/rdfifo/rdfifo.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/rdfifo/rdfifo.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486526630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486526630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486526630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486526630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486526630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486526630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486526630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486526630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486526630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486526630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486526630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486526630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486526630 ""}  } { { "myip_core/rdfifo/rdfifo.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/rdfifo/rdfifo.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677486526630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_7mj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_7mj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_7mj1 " "Found entity 1: dcfifo_7mj1" {  } { { "db/dcfifo_7mj1.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_7mj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_7mj1 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_7mj1:auto_generated " "Elaborating entity \"dcfifo_7mj1\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_7mj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_7mj1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_7mj1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\"" {  } { { "db/dcfifo_7mj1.tdf" "rs_dgwp" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_7mj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_7mj1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe5 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_7mj1:auto_generated\|alt_synch_pipe_bpl:rs_dgwp\|dffpipe_se9:dffpipe5\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe5" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_cpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_7mj1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_7mj1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_7mj1.tdf" "ws_dgrp" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_7mj1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_te9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486526746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_7mj1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe8 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"sdram_top:u_sdram_top\|sdram_fifo_ctrl:u_sdram_fifo_ctrl\|rdfifo:u_rdfifo\|dcfifo:dcfifo_component\|dcfifo_7mj1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_te9:dffpipe8\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe8" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_cpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\"" {  } { { "src/SDRAM/sdram_top.v" "u_sdram_controller" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_top.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\"" {  } { { "src/SDRAM/sdram_controller.v" "u_sdram_ctrl" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_controller.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_cmd sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd " "Elaborating entity \"sdram_cmd\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_cmd:u_sdram_cmd\"" {  } { { "src/SDRAM/sdram_controller.v" "u_sdram_cmd" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_controller.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_data sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data " "Elaborating entity \"sdram_data\" for hierarchy \"sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_data:u_sdram_data\"" {  } { { "src/SDRAM/sdram_controller.v" "u_sdram_data" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_controller.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ctrl data_ctrl:u_data " "Elaborating entity \"data_ctrl\" for hierarchy \"data_ctrl:u_data\"" {  } { { "src/ov5640_hdmi.v" "u_data" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_ctrl display_ctrl:u_display " "Elaborating entity \"display_ctrl\" for hierarchy \"display_ctrl:u_display\"" {  } { { "src/ov5640_hdmi.v" "u_display" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:u_uart " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:u_uart\"" {  } { { "src/ov5640_hdmi.v" "u_uart" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526815 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 uart_rx.v(82) " "Verilog HDL assignment warning at uart_rx.v(82): truncated value with size 4 to match size of target (3)" {  } { { "src/uart/uart_rx.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/uart/uart_rx.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677486526815 "|ov5640_hdmi|uart_rx:u_uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 uart_rx.v(88) " "Verilog HDL assignment warning at uart_rx.v(88): truncated value with size 4 to match size of target (3)" {  } { { "src/uart/uart_rx.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/uart/uart_rx.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677486526815 "|ov5640_hdmi|uart_rx:u_uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SD_top SD_top:u_SD_top " "Elaborating entity \"SD_top\" for hierarchy \"SD_top:u_SD_top\"" {  } { { "src/ov5640_hdmi.v" "u_SD_top" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526825 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_done SD_top.v(68) " "Verilog HDL Always Construct warning at SD_top.v(68): inferring latch(es) for variable \"wr_done\", which holds its previous value in one or more paths through the always construct" {  } { { "src/SDcard/SD_top.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/SD_top.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1677486526825 "|ov5640_hdmi|SD_top:u_SD_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_done SD_top.v(68) " "Inferred latch for \"wr_done\" at SD_top.v(68)" {  } { { "src/SDcard/SD_top.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/SD_top.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486526825 "|ov5640_hdmi|SD_top:u_SD_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_ctrl_top SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top " "Elaborating entity \"sd_ctrl_top\" for hierarchy \"SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\"" {  } { { "src/SDcard/SD_top.v" "u_sd_ctrl_top" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/SD_top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_init SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init " "Elaborating entity \"sd_init\" for hierarchy \"SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_init:u_sd_init\"" {  } { { "src/SDcard/sd_ctrl_top.v" "u_sd_init" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_ctrl_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_write SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_write:u_sd_write " "Elaborating entity \"sd_write\" for hierarchy \"SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_write:u_sd_write\"" {  } { { "src/SDcard/sd_ctrl_top.v" "u_sd_write" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_ctrl_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_read SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_read:u_sd_read " "Elaborating entity \"sd_read\" for hierarchy \"SD_top:u_SD_top\|sd_ctrl_top:u_sd_ctrl_top\|sd_read:u_sd_read\"" {  } { { "src/SDcard/sd_ctrl_top.v" "u_sd_read" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_ctrl_top.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_sd SD_top:u_SD_top\|fifo_sd:fifo_sd_inst " "Elaborating entity \"fifo_sd\" for hierarchy \"SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\"" {  } { { "src/SDcard/SD_top.v" "fifo_sd_inst" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/SD_top.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486526900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component\"" {  } { { "myip_core/fiif_sd/fifo_sd.v" "dcfifo_component" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/fiif_sd/fifo_sd.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component\"" {  } { { "myip_core/fiif_sd/fifo_sd.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/fiif_sd/fifo_sd.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527136 ""}  } { { "myip_core/fiif_sd/fifo_sd.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/fiif_sd/fifo_sd.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677486527136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5fk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5fk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5fk1 " "Found entity 1: dcfifo_5fk1" {  } { { "db/dcfifo_5fk1.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_5fk1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486527174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486527174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5fk1 SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component\|dcfifo_5fk1:auto_generated " "Elaborating entity \"dcfifo_5fk1\" for hierarchy \"SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component\|dcfifo_5fk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_hpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486527204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486527204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component\|dcfifo_5fk1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component\|dcfifo_5fk1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\"" {  } { { "db/dcfifo_5fk1.tdf" "rs_dgwp" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_5fk1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_3f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486527221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486527221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component\|dcfifo_5fk1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_3f9:dffpipe5 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component\|dcfifo_5fk1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_3f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe5" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_hpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ipl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ipl " "Found entity 1: alt_synch_pipe_ipl" {  } { { "db/alt_synch_pipe_ipl.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_ipl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486527248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486527248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ipl SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component\|dcfifo_5fk1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ipl\" for hierarchy \"SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component\|dcfifo_5fk1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\"" {  } { { "db/dcfifo_5fk1.tdf" "ws_dgrp" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dcfifo_5fk1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4f9 " "Found entity 1: dffpipe_4f9" {  } { { "db/dffpipe_4f9.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/dffpipe_4f9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486527268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486527268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4f9 SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component\|dcfifo_5fk1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_4f9:dffpipe8 " "Elaborating entity \"dffpipe_4f9\" for hierarchy \"SD_top:u_SD_top\|fifo_sd:fifo_sd_inst\|dcfifo:dcfifo_component\|dcfifo_5fk1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_4f9:dffpipe8\"" {  } { { "db/alt_synch_pipe_ipl.tdf" "dffpipe8" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/alt_synch_pipe_ipl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdmi_top hdmi_top:u_hdmi_top " "Elaborating entity \"hdmi_top\" for hierarchy \"hdmi_top:u_hdmi_top\"" {  } { { "src/ov5640_hdmi.v" "u_hdmi_top" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_driver hdmi_top:u_hdmi_top\|HDMI_driver:u_video_driver " "Elaborating entity \"HDMI_driver\" for hierarchy \"hdmi_top:u_hdmi_top\|HDMI_driver:u_video_driver\"" {  } { { "src/hdmi_top.v" "u_video_driver" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/hdmi_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_transmitter_top hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0 " "Elaborating entity \"HDMI_transmitter_top\" for hierarchy \"hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\"" {  } { { "src/hdmi_top.v" "u_rgb2dvi_0" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/hdmi_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_encoder hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|HDMI_encoder:encoder_b " "Elaborating entity \"HDMI_encoder\" for hierarchy \"hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|HDMI_encoder:encoder_b\"" {  } { { "src/HDMI_transmitter_top.v" "encoder_b" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/HDMI_transmitter_top.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serializer_10_to_1 hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b " "Elaborating entity \"serializer_10_to_1\" for hierarchy \"hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\"" {  } { { "src/HDMI_transmitter_top.v" "serializer_b" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/HDMI_transmitter_top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Myddio hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|Myddio:u_ddio_out_p " "Elaborating entity \"Myddio\" for hierarchy \"hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|Myddio:u_ddio_out_p\"" {  } { { "src/serializer_10_to_1.v" "u_ddio_out_p" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/serializer_10_to_1.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|Myddio:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|Myddio:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "myip_core/ddio_ip/Myddio.v" "ALTDDIO_OUT_component" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/ddio_ip/Myddio.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|Myddio:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|Myddio:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "myip_core/ddio_ip/Myddio.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/ddio_ip/Myddio.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|Myddio:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|Myddio:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677486527441 ""}  } { { "myip_core/ddio_ip/Myddio.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/ddio_ip/Myddio.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677486527441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_p9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_p9j " "Found entity 1: ddio_out_p9j" {  } { { "db/ddio_out_p9j.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/ddio_out_p9j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486527481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486527481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_p9j hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|Myddio:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated " "Elaborating entity \"ddio_out_p9j\" for hierarchy \"hdmi_top:u_hdmi_top\|HDMI_transmitter_top:u_rgb2dvi_0\|serializer_10_to_1:serializer_b\|Myddio:u_ddio_out_p\|altddio_out:ALTDDIO_OUT_component\|ddio_out_p9j:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486527481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6b24 " "Found entity 1: altsyncram_6b24" {  } { { "db/altsyncram_6b24.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/altsyncram_6b24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486530201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486530201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486530432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486530432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486530539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486530539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/cntr_mgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486530709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486530709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486530762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486530762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486530833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486530833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486530923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486530923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486530999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486530999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486531048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486531048 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486531534 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1677486531672 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.02.27.16:28:54 Progress: Loading sldad65b171/alt_sld_fab_wrapper_hw.tcl " "2023.02.27.16:28:54 Progress: Loading sldad65b171/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486534945 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486539051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486539231 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486541539 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486541799 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486542047 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486542334 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486542344 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486542344 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1677486543027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad65b171/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad65b171/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldad65b171/alt_sld_fab.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486543260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486543260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486543362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486543362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486543372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486543372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486543444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486543444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486543535 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486543535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486543535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/ip/sldad65b171/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677486543605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486543605 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1677486546342 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/OV5640/i2c_dri.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_dri.v" 19 -1 0 } } { "src/SDRAM/sdram_cmd.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDRAM/sdram_cmd.v" 50 -1 0 } } { "src/SDcard/sd_init.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_init.v" 7 -1 0 } } { "src/SDcard/sd_write.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_write.v" 7 -1 0 } } { "src/SDcard/sd_init.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_init.v" 8 -1 0 } } { "src/SDcard/sd_write.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/sd_write.v" 8 -1 0 } } { "src/OV5640/i2c_dri.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_dri.v" 24 -1 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/a_graycounter_677.tdf" 32 2 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/a_graycounter_2lc.tdf" 32 2 0 } } { "db/a_graycounter_677.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/a_graycounter_677.tdf" 46 2 0 } } { "src/OV5640/i2c_dri.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_dri.v" 38 -1 0 } } { "src/OV5640/i2c_dri.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_dri.v" 37 -1 0 } } { "src/OV5640/i2c_ov5640_rgb565_cfg.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/OV5640/i2c_ov5640_rgb565_cfg.v" 14 -1 0 } } { "src/SDcard/SD_top.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/SDcard/SD_top.v" 34 -1 0 } } { "db/a_graycounter_2lc.tdf" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/a_graycounter_2lc.tdf" 46 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1677486546428 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1677486546428 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cam_rst_n VCC " "Pin \"cam_rst_n\" is stuck at VCC" {  } { { "src/ov5640_hdmi.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677486547290 "|ov5640_hdmi|cam_rst_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "cam_pwdn GND " "Pin \"cam_pwdn\" is stuck at GND" {  } { { "src/ov5640_hdmi.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677486547290 "|ov5640_hdmi|cam_pwdn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "src/ov5640_hdmi.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677486547290 "|ov5640_hdmi|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "src/ov5640_hdmi.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677486547290 "|ov5640_hdmi|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677486547290 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486547426 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "98 " "98 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1677486551090 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGAProject/tuxiangxianshi_SD/output_files/HDMI_Display.map.smsg " "Generated suppressed messages file D:/FPGAProject/tuxiangxianshi_SD/output_files/HDMI_Display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486551533 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 87 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 87 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1677486552835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 3 0 0 " "Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677486552886 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677486552886 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"MyPLL:pll_hdmi_inst\|altpll:altpll_component\|MyPLL_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/mypll_altpll.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/db/mypll_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/quartus_17_1/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "myip_core/PLL_ip/MyPLL.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/myip_core/PLL_ip/MyPLL.v" 115 0 0 } } { "src/ov5640_hdmi.v" "" { Text "D:/FPGAProject/tuxiangxianshi_SD/src/ov5640_hdmi.v" 122 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1677486553219 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3648 " "Implemented 3648 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677486553378 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677486553378 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1677486553378 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3493 " "Implemented 3493 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677486553378 ""} { "Info" "ICUT_CUT_TM_RAMS" "67 " "Implemented 67 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1677486553378 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1677486553378 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677486553378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4948 " "Peak virtual memory: 4948 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677486553415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 27 16:29:13 2023 " "Processing ended: Mon Feb 27 16:29:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677486553415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677486553415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677486553415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677486553415 ""}
