#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe946e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe94360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0xebc240 .functor NOT 1, L_0xee7200, C4<0>, C4<0>, C4<0>;
L_0xee6fe0 .functor XOR 2, L_0xee6ea0, L_0xee6f40, C4<00>, C4<00>;
L_0xee70f0 .functor XOR 2, L_0xee6fe0, L_0xee7050, C4<00>, C4<00>;
v0xee3a70_0 .net "Y1_dut", 0 0, L_0xee5dc0;  1 drivers
v0xee3b30_0 .net "Y1_ref", 0 0, L_0xe98a50;  1 drivers
v0xee3bd0_0 .net "Y3_dut", 0 0, L_0xee6c00;  1 drivers
v0xee3ca0_0 .net "Y3_ref", 0 0, L_0xee5100;  1 drivers
v0xee3d70_0 .net *"_ivl_10", 1 0, L_0xee7050;  1 drivers
v0xee3e60_0 .net *"_ivl_12", 1 0, L_0xee70f0;  1 drivers
v0xee3f00_0 .net *"_ivl_2", 1 0, L_0xee6e00;  1 drivers
v0xee3fc0_0 .net *"_ivl_4", 1 0, L_0xee6ea0;  1 drivers
v0xee40a0_0 .net *"_ivl_6", 1 0, L_0xee6f40;  1 drivers
v0xee4180_0 .net *"_ivl_8", 1 0, L_0xee6fe0;  1 drivers
v0xee4260_0 .var "clk", 0 0;
v0xee4300_0 .var/2u "stats1", 223 0;
v0xee43c0_0 .var/2u "strobe", 0 0;
v0xee4480_0 .net "tb_match", 0 0, L_0xee7200;  1 drivers
v0xee4550_0 .net "tb_mismatch", 0 0, L_0xebc240;  1 drivers
v0xee45f0_0 .net "w", 0 0, v0xee1a70_0;  1 drivers
v0xee4690_0 .net "y", 5 0, v0xee1b10_0;  1 drivers
L_0xee6e00 .concat [ 1 1 0 0], L_0xee5100, L_0xe98a50;
L_0xee6ea0 .concat [ 1 1 0 0], L_0xee5100, L_0xe98a50;
L_0xee6f40 .concat [ 1 1 0 0], L_0xee6c00, L_0xee5dc0;
L_0xee7050 .concat [ 1 1 0 0], L_0xee5100, L_0xe98a50;
L_0xee7200 .cmp/eeq 2, L_0xee6e00, L_0xee70f0;
S_0xead1b0 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0xe94360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xe98a50 .functor AND 1, L_0xee48b0, v0xee1a70_0, C4<1>, C4<1>;
L_0xeade80 .functor OR 1, L_0xee4a70, L_0xee4b10, C4<0>, C4<0>;
L_0xebc2b0 .functor OR 1, L_0xeade80, L_0xee4c30, C4<0>, C4<0>;
L_0xee4f50 .functor OR 1, L_0xebc2b0, L_0xee4da0, C4<0>, C4<0>;
L_0xee5090 .functor NOT 1, v0xee1a70_0, C4<0>, C4<0>, C4<0>;
L_0xee5100 .functor AND 1, L_0xee4f50, L_0xee5090, C4<1>, C4<1>;
v0xebc3b0_0 .net "Y1", 0 0, L_0xe98a50;  alias, 1 drivers
v0xebc450_0 .net "Y3", 0 0, L_0xee5100;  alias, 1 drivers
v0xe98b60_0 .net *"_ivl_1", 0 0, L_0xee48b0;  1 drivers
v0xe98c30_0 .net *"_ivl_11", 0 0, L_0xee4c30;  1 drivers
v0xee0a80_0 .net *"_ivl_12", 0 0, L_0xebc2b0;  1 drivers
v0xee0bb0_0 .net *"_ivl_15", 0 0, L_0xee4da0;  1 drivers
v0xee0c90_0 .net *"_ivl_16", 0 0, L_0xee4f50;  1 drivers
v0xee0d70_0 .net *"_ivl_18", 0 0, L_0xee5090;  1 drivers
v0xee0e50_0 .net *"_ivl_5", 0 0, L_0xee4a70;  1 drivers
v0xee0fc0_0 .net *"_ivl_7", 0 0, L_0xee4b10;  1 drivers
v0xee10a0_0 .net *"_ivl_8", 0 0, L_0xeade80;  1 drivers
v0xee1180_0 .net "w", 0 0, v0xee1a70_0;  alias, 1 drivers
v0xee1240_0 .net "y", 5 0, v0xee1b10_0;  alias, 1 drivers
L_0xee48b0 .part v0xee1b10_0, 0, 1;
L_0xee4a70 .part v0xee1b10_0, 1, 1;
L_0xee4b10 .part v0xee1b10_0, 2, 1;
L_0xee4c30 .part v0xee1b10_0, 4, 1;
L_0xee4da0 .part v0xee1b10_0, 5, 1;
S_0xee13a0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0xe94360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0xee1600_0 .net "clk", 0 0, v0xee4260_0;  1 drivers
v0xee16e0_0 .var/2s "errored1", 31 0;
v0xee17c0_0 .var/2s "onehot_error", 31 0;
v0xee1880_0 .net "tb_match", 0 0, L_0xee7200;  alias, 1 drivers
v0xee1940_0 .var/2s "temp", 31 0;
v0xee1a70_0 .var "w", 0 0;
v0xee1b10_0 .var "y", 5 0;
E_0xea7700/0 .event negedge, v0xee1600_0;
E_0xea7700/1 .event posedge, v0xee1600_0;
E_0xea7700 .event/or E_0xea7700/0, E_0xea7700/1;
S_0xee1c10 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0xe94360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y1";
    .port_info 3 /OUTPUT 1 "Y3";
L_0xee5340 .functor AND 1, L_0xee52a0, v0xee1a70_0, C4<1>, C4<1>;
L_0xee54a0 .functor NOT 1, v0xee1a70_0, C4<0>, C4<0>, C4<0>;
L_0xee5510 .functor AND 1, L_0xee5400, L_0xee54a0, C4<1>, C4<1>;
L_0xee5620 .functor OR 1, L_0xee5340, L_0xee5510, C4<0>, C4<0>;
L_0xee5800 .functor AND 1, L_0xee5760, v0xee1a70_0, C4<1>, C4<1>;
L_0xee59d0 .functor OR 1, L_0xee5620, L_0xee5800, C4<0>, C4<0>;
L_0xee5bf0 .functor NOT 1, v0xee1a70_0, C4<0>, C4<0>, C4<0>;
L_0xee5c60 .functor AND 1, L_0xee5b20, L_0xee5bf0, C4<1>, C4<1>;
L_0xee5dc0 .functor OR 1, L_0xee59d0, L_0xee5c60, C4<0>, C4<0>;
L_0xee5fc0 .functor AND 1, L_0xee5f20, v0xee1a70_0, C4<1>, C4<1>;
L_0xee61c0 .functor NOT 1, v0xee1a70_0, C4<0>, C4<0>, C4<0>;
L_0xee6230 .functor AND 1, L_0xee60e0, L_0xee61c0, C4<1>, C4<1>;
L_0xee6360 .functor OR 1, L_0xee5fc0, L_0xee6230, C4<0>, C4<0>;
L_0xee6510 .functor NOT 1, v0xee1a70_0, C4<0>, C4<0>, C4<0>;
L_0xee62f0 .functor AND 1, L_0xee6470, L_0xee6510, C4<1>, C4<1>;
L_0xee66a0 .functor OR 1, L_0xee6360, L_0xee62f0, C4<0>, C4<0>;
L_0xee6b40 .functor AND 1, L_0xee6840, v0xee1a70_0, C4<1>, C4<1>;
L_0xee6c00 .functor OR 1, L_0xee66a0, L_0xee6b40, C4<0>, C4<0>;
v0xee1eb0_0 .net "Y1", 0 0, L_0xee5dc0;  alias, 1 drivers
v0xee1f70_0 .net "Y3", 0 0, L_0xee6c00;  alias, 1 drivers
v0xee2030_0 .net *"_ivl_1", 0 0, L_0xee52a0;  1 drivers
v0xee2120_0 .net *"_ivl_10", 0 0, L_0xee5620;  1 drivers
v0xee2200_0 .net *"_ivl_13", 0 0, L_0xee5760;  1 drivers
v0xee2330_0 .net *"_ivl_14", 0 0, L_0xee5800;  1 drivers
v0xee2410_0 .net *"_ivl_16", 0 0, L_0xee59d0;  1 drivers
v0xee24f0_0 .net *"_ivl_19", 0 0, L_0xee5b20;  1 drivers
v0xee25d0_0 .net *"_ivl_2", 0 0, L_0xee5340;  1 drivers
v0xee2740_0 .net *"_ivl_20", 0 0, L_0xee5bf0;  1 drivers
v0xee2820_0 .net *"_ivl_22", 0 0, L_0xee5c60;  1 drivers
v0xee2900_0 .net *"_ivl_27", 0 0, L_0xee5f20;  1 drivers
v0xee29e0_0 .net *"_ivl_28", 0 0, L_0xee5fc0;  1 drivers
v0xee2ac0_0 .net *"_ivl_31", 0 0, L_0xee60e0;  1 drivers
v0xee2ba0_0 .net *"_ivl_32", 0 0, L_0xee61c0;  1 drivers
v0xee2c80_0 .net *"_ivl_34", 0 0, L_0xee6230;  1 drivers
v0xee2d60_0 .net *"_ivl_36", 0 0, L_0xee6360;  1 drivers
v0xee2e40_0 .net *"_ivl_39", 0 0, L_0xee6470;  1 drivers
v0xee2f20_0 .net *"_ivl_40", 0 0, L_0xee6510;  1 drivers
v0xee3000_0 .net *"_ivl_42", 0 0, L_0xee62f0;  1 drivers
v0xee30e0_0 .net *"_ivl_44", 0 0, L_0xee66a0;  1 drivers
v0xee31c0_0 .net *"_ivl_47", 0 0, L_0xee6840;  1 drivers
v0xee32a0_0 .net *"_ivl_48", 0 0, L_0xee6b40;  1 drivers
v0xee3380_0 .net *"_ivl_5", 0 0, L_0xee5400;  1 drivers
v0xee3460_0 .net *"_ivl_6", 0 0, L_0xee54a0;  1 drivers
v0xee3540_0 .net *"_ivl_8", 0 0, L_0xee5510;  1 drivers
v0xee3620_0 .net "w", 0 0, v0xee1a70_0;  alias, 1 drivers
v0xee36c0_0 .net "y", 5 0, v0xee1b10_0;  alias, 1 drivers
L_0xee52a0 .part v0xee1b10_0, 0, 1;
L_0xee5400 .part v0xee1b10_0, 1, 1;
L_0xee5760 .part v0xee1b10_0, 3, 1;
L_0xee5b20 .part v0xee1b10_0, 5, 1;
L_0xee5f20 .part v0xee1b10_0, 1, 1;
L_0xee60e0 .part v0xee1b10_0, 2, 1;
L_0xee6470 .part v0xee1b10_0, 3, 1;
L_0xee6840 .part v0xee1b10_0, 5, 1;
S_0xee3850 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0xe94360;
 .timescale -12 -12;
E_0xea7250 .event anyedge, v0xee43c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xee43c0_0;
    %nor/r;
    %assign/vec4 v0xee43c0_0, 0;
    %wait E_0xea7250;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xee13a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xee16e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xee17c0_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0xee13a0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xea7700;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0xee1b10_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xee1a70_0, 0;
    %load/vec4 v0xee1880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xee17c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xee17c0_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xee16e0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xea7700;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0xee1940_0, 0, 32;
T_2.7 ;
    %load/vec4 v0xee1940_0;
    %parti/s 2, 4, 4;
    %load/vec4 v0xee1940_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0xee1940_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0xee1940_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0xee1940_0;
    %pad/s 6;
    %assign/vec4 v0xee1b10_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0xee1a70_0, 0;
    %load/vec4 v0xee1880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xee16e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xee16e0_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0xee17c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0xee16e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0xee17c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0xee16e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0xe94360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xee4260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xee43c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe94360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0xee4260_0;
    %inv;
    %store/vec4 v0xee4260_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0xe94360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0xee1600_0, v0xee4550_0, v0xee4690_0, v0xee45f0_0, v0xee3b30_0, v0xee3a70_0, v0xee3ca0_0, v0xee3bd0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe94360;
T_6 ;
    %load/vec4 v0xee4300_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0xee4300_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xee4300_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y1" {0 0 0};
T_6.1 ;
    %load/vec4 v0xee4300_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0xee4300_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xee4300_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y3", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y3" {0 0 0};
T_6.3 ;
    %load/vec4 v0xee4300_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xee4300_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xee4300_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xee4300_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0xe94360;
T_7 ;
    %wait E_0xea7700;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xee4300_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee4300_0, 4, 32;
    %load/vec4 v0xee4480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0xee4300_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee4300_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xee4300_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee4300_0, 4, 32;
T_7.0 ;
    %load/vec4 v0xee3b30_0;
    %load/vec4 v0xee3b30_0;
    %load/vec4 v0xee3a70_0;
    %xor;
    %load/vec4 v0xee3b30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0xee4300_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee4300_0, 4, 32;
T_7.6 ;
    %load/vec4 v0xee4300_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee4300_0, 4, 32;
T_7.4 ;
    %load/vec4 v0xee3ca0_0;
    %load/vec4 v0xee3ca0_0;
    %load/vec4 v0xee3bd0_0;
    %xor;
    %load/vec4 v0xee3ca0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0xee4300_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee4300_0, 4, 32;
T_7.10 ;
    %load/vec4 v0xee4300_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xee4300_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q2b/2012_q2b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/2012_q2b/iter0/response28/top_module.sv";
