//Revision 4
//NOTE
// Default config view template for OSS-based and Cellview-based Verilog-AMS netlisters in ADE.
// Note:
//      Please remember to replace Top Cell Library, Cell, and View
//      fields with the actual names used by your design.
//END_NOTE

config MC_6TWrite_Test;
design \16nm_Tests .MC_6TWrite_Test:schematic;
liblist myLib;

viewlist spectre, spice, pspice, verilog, verilogams, behavioral, functional, systemVerilog, schematic, veriloga, vhdl, vhdlams, wreal;
stoplist spectre;


endconfig
