{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 300 -defaultsOSRD
preplace port dphy_hs_clock -pg 1 -y 740 -defaultsOSRD
preplace port dphy_clk_lp_n -pg 1 -y 780 -defaultsOSRD
preplace port cam_gpio -pg 1 -y 280 -defaultsOSRD
preplace port dphy_clk_lp_p -pg 1 -y 760 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 320 -defaultsOSRD
preplace port cam_iic -pg 1 -y 340 -defaultsOSRD
preplace portBus dphy_data_hs_n -pg 1 -y 820 -defaultsOSRD
preplace portBus dphy_data_hs_p -pg 1 -y 800 -defaultsOSRD
preplace portBus dphy_data_lp_n -pg 1 -y 860 -defaultsOSRD
preplace portBus dphy_data_lp_p -pg 1 -y 840 -defaultsOSRD
preplace inst v_axi4s_vid_out_0 -pg 1 -lvl 9 -y 790 -defaultsOSRD
preplace inst MIPI_D_PHY_RX_0 -pg 1 -lvl 4 -y 910 -defaultsOSRD
preplace inst vtg -pg 1 -lvl 8 -y 650 -defaultsOSRD
preplace inst axi_vdma_0 -pg 1 -lvl 8 -y 330 -defaultsOSRD
preplace inst MIPI_CSI_2_RX_0 -pg 1 -lvl 5 -y 690 -defaultsOSRD
preplace inst axi_mem_intercon_1 -pg 1 -lvl 9 -y 340 -defaultsOSRD
preplace inst AXI_GammaCorrection_0 -pg 1 -lvl 7 -y 690 -defaultsOSRD
preplace inst rst_vid_clk_dyn -pg 1 -lvl 7 -y 400 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 9 -y 560 -defaultsOSRD
preplace inst rgb2dvi_0 -pg 1 -lvl 10 -y 750 -defaultsOSRD
preplace inst DVIClocking_0 -pg 1 -lvl 6 -y 510 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -y 500 -defaultsOSRD
preplace inst video_dynclk -pg 1 -lvl 4 -y 490 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -y 660 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 9 -y 100 -defaultsOSRD
preplace inst AXI_BayerToRGB_1 -pg 1 -lvl 6 -y 710 -defaultsOSRD
preplace inst rst_clk_wiz_0_50M -pg 1 -lvl 2 -y 630 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 10 -y 360 -defaultsOSRD
preplace netloc ps7_0_axi_periph_M02_AXI 1 3 5 1180 580 1480J 570 1830J 590 2220J 570 NJ
preplace netloc processing_system7_0_DDR 1 10 1 NJ
preplace netloc dphy_data_hs_p_1 1 0 4 NJ 800 NJ 800 NJ 800 1100
preplace netloc dphy_data_lp_n_1 1 0 4 NJ 860 NJ 860 NJ 860 1060
preplace netloc s_axil_clk_50 1 1 9 320 530 710 720 1120 720 1490 800 NJ 800 2250 580 2660 470 NJ 470 3620
preplace netloc clk_wiz_0_locked 1 1 1 340
preplace netloc axi_vdma_0_s2mm_introut 1 8 1 3160
preplace netloc DVIClocking_0_SerialClk 1 6 4 NJ 510 NJ 510 3150J 640 3630
preplace netloc mm_clk_150 1 1 9 330 730 NJ 730 1080J 710 1490 550 1820 610 2210 300 2650 180 3180 460 3630
preplace netloc dphy_hs_clock_1 1 0 4 -100J 760 NJ 760 NJ 760 1150
preplace netloc axi_mem_intercon_1_M00_AXI 1 9 1 3620
preplace netloc axi_vdma_0_M_AXI_MM2S 1 8 1 3170
preplace netloc v_axi4s_vid_out_0_vid_io_out 1 9 1 3640
preplace netloc processing_system7_0_M_AXI_GP0 1 2 9 720 -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 NJ -20 4140
preplace netloc dphy_clk_lp_p_1 1 0 4 -110J 750 NJ 750 NJ 750 1160
preplace netloc rst_vid_clk_dyn_peripheral_aresetn 1 7 1 2620
preplace netloc axi_vdma_0_M_AXIS_MM2S 1 8 1 3170
preplace netloc dphy_clk_lp_n_1 1 0 4 NJ 780 NJ 780 NJ 780 1110
preplace netloc rst_clk_wiz_0_50M_peripheral_reset 1 2 2 690J 790 1080
preplace netloc v_tc_0_irq 1 8 1 3190
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 10 330 280 NJ 280 NJ 280 NJ 280 NJ 280 2230 190 NJ 190 3220J 220 NJ 220 4130
preplace netloc ps7_0_axi_periph_M03_AXI 1 3 1 1170
preplace netloc axi_mem_intercon_M00_AXI 1 9 1 3620
preplace netloc processing_system7_0_IIC_0 1 10 1 NJ
preplace netloc dphy_data_hs_n_1 1 0 4 NJ 820 NJ 820 NJ 820 1090
preplace netloc ps7_0_axi_periph_M01_AXI 1 3 1 1120
preplace netloc v_axi4s_vid_out_0_locked 1 9 1 3640
preplace netloc rst_clk_wiz_0_50M_peripheral_aresetn 1 2 7 720 740 1130 730 1480 790 1830 790 2230 560 2630 200 3210
preplace netloc ref_clk_200 1 1 3 320J 870 NJ 870 1050
preplace netloc xlconcat_0_dout 1 9 1 3640
preplace netloc v_axi4s_vid_out_0_vtg_ce 1 7 3 2650 940 NJ 940 3620
preplace netloc AXI_GammaCorrection_0_AXI_Stream_Master 1 7 1 2600
preplace netloc processing_system7_0_FIXED_IO 1 10 1 NJ
preplace netloc MIPI_D_PHY_RX_0_RxByteClkHS 1 4 1 1510
preplace netloc clk_wiz_1_locked 1 4 2 1480 520 NJ
preplace netloc rst_clk_wiz_0_50M_interconnect_aresetn 1 2 7 700 170 NJ 170 NJ 170 NJ 170 NJ 170 NJ 170 3230
preplace netloc axi_vdma_0_mm2s_introut 1 8 1 3200
preplace netloc clk_wiz_1_pxl_clk_5x 1 4 2 1510 500 NJ
preplace netloc processing_system7_0_GPIO_0 1 10 1 NJ
preplace netloc ps7_0_axi_periph_M05_AXI 1 3 4 1150 590 1510J 580 1810J 630 2190J
preplace netloc ps7_0_axi_periph_M04_AXI 1 3 2 1160 640 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 11 -90J 770 NJ 770 NJ 770 1140 600 1500J 560 1840J 600 2200J 520 2650J 480 NJ 480 3620J 500 4120
preplace netloc MIPI_D_PHY_RX_0_D_PHY_PPI 1 4 1 1500
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 5 1120 260 NJ 260 NJ 260 NJ 260 NJ
preplace netloc AXI_BayerToRGB_1_AXI_Stream_Master 1 6 1 2240
preplace netloc v_tc_0_vtiming_out 1 8 1 3130
preplace netloc axi_vdma_0_M_AXI_S2MM 1 8 1 3170
preplace netloc dphy_data_lp_p_1 1 0 4 NJ 840 NJ 840 NJ 840 1070
preplace netloc MIPI_CSI_2_RX_0_m_axis_video 1 5 1 N
preplace netloc DVIClocking_0_aLockedOut 1 6 1 2190
preplace netloc rst_vid_clk_dyn_peripheral_reset 1 7 2 2610 460 3140J
preplace netloc PixelClk_Generator_clk_out1 1 6 4 2250 500 2640 500 3120 930 3650
levelinfo -pg 1 -130 230 520 900 1330 1670 2020 2430 2950 3470 3890 4160 -top -490 -bot 1450
"
}
{
   "da_axi4_cnt":"1"
}
