<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>ece751_h264_enc</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ece751_h264_enc_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>23c74b40</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>ece751_h264_enc_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>23c74b40</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5a005aeb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>intra4x4_READYI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>xbuffer_DONE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>intra8x8cc_readyi</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tobytes_BYTE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tobytes_STROBE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tobytes_DONE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ece751_h264_enc_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264cavlc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264components.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264coretransform.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264dctransform.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264dequantise.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264header.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264intra4x4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264intra8x8cc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264invtransform.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264quantise.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264recon.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264tobytes.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/misc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264topskeleton.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ece751_h264_enc_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cc3ae6d5</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/ece751_h264_enc_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264buffer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264cavlc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264components.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264coretransform.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264dctransform.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264dequantise.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264header.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264intra4x4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264intra8x8cc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264invtransform.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264quantise.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264recon.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264tobytes.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/misc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hardh264/src/h264topskeleton.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/ece751_h264_enc_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/ece751_h264_enc_v1_0/data/ece751_h264_enc.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ece751_h264_enc_v1_0/data/ece751_h264_enc.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ece751_h264_enc_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ece751_h264_enc_v1_0/src/ece751_h264_enc.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ece751_h264_enc_v1_0/src/ece751_h264_enc.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/ece751_h264_enc_v1_0/src/ece751_h264_enc_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/ece751_h264_enc_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">ece751_h264_enc_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>ece751_h264_enc_v1.0</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-11-30T16:21:54Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680a7298_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a05fab_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2334d491_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3737642c_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@373ac8eb_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a72458_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219d6f15_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ad9a87_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5965f55b_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44f9d5be_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2537e29f_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e05f135_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11243cd5_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52784c0f_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73724772_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f966db4_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9f6ddc_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd3d78c_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@552fff5f_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1299d4dd_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7920fdea_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a7693c_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393cf8e7_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4370911b_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71efc59_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c669a43_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb8fa2c_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e1100fb_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a3dc4fd_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cc75378_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@352cc16e_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43cce056_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c5210c_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b81149d_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9b82f9_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e59d63_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f69805_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b669bb2_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29fdc01a_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2970cbe6_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b9a34c_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c0eedd_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b1b5da_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b64692b_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8d598c_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db99ff5_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512afa3b_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728c41d_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@678e663f_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bfe0fca_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@118c48ff_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3faa3057_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@621261b5_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bec5a5c_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276cc53_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69865f49_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ffd6ba3_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dbdd2f0_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c3b72f8_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595c038_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58434035_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650b4528_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785b6a33_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70cd938_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3608f2_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@602e8889_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4848aba8_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f6fda5_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@341fdefe_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd5075e_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@176040ba_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0630d2_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397fd5d1_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bac5d2_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d81f75c_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f8a0e3b_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b2bcd4_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd4c428_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ebed49_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@258158fa_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a84482_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75aa8d57_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8144b5_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8fbb755_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a559128_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72e1f074_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12242f9c_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5894b369_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d7e918_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d94fff_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c29d798_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f73272_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697505f6_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c6330f_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@699dd3a1_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6937ca87_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e5cb20d_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@631e93b6_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f3018e_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57be42ce_ARCHIVE_LOCATION">c:/Users/Nathan/Documents/GitHub/AMDC-Firmware3/ip_repo/ece751_h264_enc_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="addc58e4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="b18ece36"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ebca38ea"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e7b50784"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="cffdf19e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
