// Seed: 2101166224
module module_0 (
    output wor   id_0,
    input  uwire id_1
);
  logic id_3 = -1'h0, id_4;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd72
) (
    input  tri   id_0,
    output tri0  id_1,
    input  uwire id_2,
    input  wor   _id_3,
    output tri1  id_4
);
  tri [1 'h0 : id_3] id_6, id_7;
  logic id_8;
  assign id_6 = -1'b0;
  assign id_6 = 1;
  reg id_9;
  always_ff begin : LABEL_0
    id_9 <= 1;
  end
  parameter id_10 = 1;
  id_11(
      -1
  );
  logic id_12;
  wire  id_13;
  ;
  assign id_12 = id_13;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  wire id_14;
endmodule
