{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693190780691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693190780691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 27 23:46:20 2023 " "Processing started: Sun Aug 27 23:46:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693190780691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693190780691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBLSD -c PBLSD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBLSD -c PBLSD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693190780691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693190780910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693190780910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetosd01-baudrategenerator/serial_paralelo_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file projetosd01-baudrategenerator/serial_paralelo_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_paralelo_8bit " "Found entity 1: serial_paralelo_8bit" {  } { { "ProjetoSD01-baudrateGenerator/serial_paralelo_8bit.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/ProjetoSD01-baudrateGenerator/serial_paralelo_8bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693190787172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetosd01-baudrategenerator/paralelo_serial_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file projetosd01-baudrategenerator/paralelo_serial_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 paralelo_serial_8bits " "Found entity 1: paralelo_serial_8bits" {  } { { "ProjetoSD01-baudrateGenerator/paralelo_serial_8bits.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/ProjetoSD01-baudrateGenerator/paralelo_serial_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693190787172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetosd01-baudrategenerator/gerador_serial_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file projetosd01-baudrategenerator/gerador_serial_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerador_serial_8bit " "Found entity 1: gerador_serial_8bit" {  } { { "ProjetoSD01-baudrateGenerator/gerador_serial_8bit.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/ProjetoSD01-baudrateGenerator/gerador_serial_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693190787172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetosd01-baudrategenerator/d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file projetosd01-baudrategenerator/d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "ProjetoSD01-baudrateGenerator/d_ff.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/ProjetoSD01-baudrateGenerator/d_ff.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693190787172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetosd01-baudrategenerator/baudrategenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file projetosd01-baudrategenerator/baudrategenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudRateGenerator " "Found entity 1: baudRateGenerator" {  } { { "ProjetoSD01-baudrateGenerator/baudRateGenerator.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/ProjetoSD01-baudrateGenerator/baudRateGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693190787172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693190787172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "transmissor.v(19) " "Verilog HDL information at transmissor.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "transmissor.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/transmissor.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START transmissor.v(3) " "Verilog HDL Declaration information at transmissor.v(3): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "transmissor.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/transmissor.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA transmissor.v(4) " "Verilog HDL Declaration information at transmissor.v(4): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "transmissor.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/transmissor.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmissor.v 1 1 " "Found 1 design units, including 1 entities, in source file transmissor.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmissor " "Found entity 1: transmissor" {  } { { "transmissor.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/transmissor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693190787172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "receptor.v(17) " "Verilog HDL information at receptor.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "receptor.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/receptor.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA receptor.v(7) " "Verilog HDL Declaration information at receptor.v(7): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "receptor.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/receptor.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptor.v 1 1 " "Found 1 design units, including 1 entities, in source file receptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 receptor " "Found entity 1: receptor" {  } { { "receptor.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/receptor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693190787172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frequencia_195khz.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_frequencia_195khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divisor_Frequencia_195kHz " "Found entity 1: Divisor_Frequencia_195kHz" {  } { { "Divisor_Frequencia_195kHz.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/Divisor_Frequencia_195kHz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693190787172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dht11_receive.v(28) " "Verilog HDL information at dht11_receive.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "dht11_receive.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/dht11_receive.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I dht11_receive.v(2) " "Verilog HDL Declaration information at dht11_receive.v(2): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "dht11_receive.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/dht11_receive.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dht11_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file dht11_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 dht11_receive " "Found entity 1: dht11_receive" {  } { { "dht11_receive.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/dht11_receive.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693190787172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693190787172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dht11_receive " "Elaborating entity \"dht11_receive\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693190787203 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data dht11_receive.v(3) " "Verilog HDL or VHDL warning at dht11_receive.v(3): object \"data\" assigned a value but never read" {  } { { "dht11_receive.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/dht11_receive.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1693190787203 "|dht11_receive"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 dht11_receive.v(43) " "Verilog HDL assignment warning at dht11_receive.v(43): truncated value with size 32 to match size of target (4)" {  } { { "dht11_receive.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/dht11_receive.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693190787203 "|dht11_receive"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "nextstate dht11_receive.v(6) " "Verilog HDL error at dht11_receive.v(6): variable \"nextstate\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "dht11_receive.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/dht11_receive.v" 6 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1693190787203 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate dht11_receive.v(28) " "Verilog HDL Always Construct warning at dht11_receive.v(28): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "dht11_receive.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/dht11_receive.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693190787203 "|dht11_receive"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "COUNTER dht11_receive.v(28) " "Verilog HDL Always Construct warning at dht11_receive.v(28): inferring latch(es) for variable \"COUNTER\", which holds its previous value in one or more paths through the always construct" {  } { { "dht11_receive.v" "" { Text "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/dht11_receive.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693190787203 "|dht11_receive"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693190787203 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/output_files/PBLSD.map.smsg " "Generated suppressed messages file C:/Users/washi/OneDrive/Documentos/Github/ProjetoSD01/aluno2/output_files/PBLSD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693190787203 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693190787234 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Aug 27 23:46:27 2023 " "Processing ended: Sun Aug 27 23:46:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693190787234 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693190787234 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693190787234 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693190787234 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693190787846 ""}
