INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_common_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_common_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/support/gtwizard_0_clock_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_CLOCK_MODULE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt_usrclk_source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_GT_USRCLK_SOURCE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_support.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_support
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_cpll_railing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_cpll_railing
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_tx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_TX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rx_startup_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_RX_STARTUP_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_GT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0_multi_gt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_multi_gt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_gtrxreset_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_gtrxreset_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rxpmarst_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_rxpmarst_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_rxrate_seq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_rxrate_seq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0/example_design/gtwizard_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/ip/gtwizard_0/gtwizard_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtwizard_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/GTP_TX_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GTP_TX_RX
INFO: [VRFC 10-2458] undeclared symbol TRACK_DATA_OUT, assumed default net type wire [/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/GTP_TX_RX.v:442]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sources_1/new/top_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/daphnelme/Desktop/fullModeDAPHNE/Loopback_test1/Loopback_test1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
