
lbRTOS.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000d2  00800200  000046ae  00004742  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000046ae  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000046f  008002d2  008002d2  00004814  2**0
                  ALLOC
  3 .debug_aranges 00000100  00000000  00000000  00004814  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000012df  00000000  00000000  00004914  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000037c7  00000000  00000000  00005bf3  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000eb1  00000000  00000000  000093ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00002ce9  00000000  00000000  0000a26b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000e00  00000000  00000000  0000cf54  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000171c  00000000  00000000  0000dd54  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001a5a  00000000  00000000  0000f470  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000030  00000000  00000000  00010eca  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 33 01 	jmp	0x266	; 0x266 <__ctors_end>
       4:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
       8:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
       c:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      10:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      14:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      18:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      1c:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      20:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      24:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      28:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      2c:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      30:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      34:	0c 94 56 0e 	jmp	0x1cac	; 0x1cac <__vector_13>
      38:	0c 94 83 0e 	jmp	0x1d06	; 0x1d06 <__vector_14>
      3c:	0c 94 75 0c 	jmp	0x18ea	; 0x18ea <__vector_15>
      40:	0c 94 cf 0d 	jmp	0x1b9e	; 0x1b9e <__vector_16>
      44:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      48:	0c 94 fc 0d 	jmp	0x1bf8	; 0x1bf8 <__vector_18>
      4c:	0c 94 29 0e 	jmp	0x1c52	; 0x1c52 <__vector_19>
      50:	0c 94 35 0c 	jmp	0x186a	; 0x186a <__vector_20>
      54:	0c 94 75 0d 	jmp	0x1aea	; 0x1aea <__vector_21>
      58:	0c 94 a2 0d 	jmp	0x1b44	; 0x1b44 <__vector_22>
      5c:	0c 94 e2 0b 	jmp	0x17c4	; 0x17c4 <__vector_23>
      60:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      64:	0c 94 4c 12 	jmp	0x2498	; 0x2498 <__vector_25>
      68:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      6c:	0c 94 a9 13 	jmp	0x2752	; 0x2752 <__vector_27>
      70:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      74:	0c 94 b3 15 	jmp	0x2b66	; 0x2b66 <__vector_29>
      78:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      7c:	0c 94 b0 0e 	jmp	0x1d60	; 0x1d60 <__vector_31>
      80:	0c 94 dd 0e 	jmp	0x1dba	; 0x1dba <__vector_32>
      84:	0c 94 0a 0f 	jmp	0x1e14	; 0x1e14 <__vector_33>
      88:	0c 94 37 0f 	jmp	0x1e6e	; 0x1e6e <__vector_34>
      8c:	0c 94 b5 0c 	jmp	0x196a	; 0x196a <__vector_35>
      90:	0c 94 27 12 	jmp	0x244e	; 0x244e <__vector_36>
      94:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      98:	0c 94 84 13 	jmp	0x2708	; 0x2708 <__vector_38>
      9c:	0c 94 d1 19 	jmp	0x33a2	; 0x33a2 <__vector_39>
      a0:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      a4:	0c 94 64 0f 	jmp	0x1ec8	; 0x1ec8 <__vector_41>
      a8:	0c 94 91 0f 	jmp	0x1f22	; 0x1f22 <__vector_42>
      ac:	0c 94 be 0f 	jmp	0x1f7c	; 0x1f7c <__vector_43>
      b0:	0c 94 eb 0f 	jmp	0x1fd6	; 0x1fd6 <__vector_44>
      b4:	0c 94 f5 0c 	jmp	0x19ea	; 0x19ea <__vector_45>
      b8:	0c 94 18 10 	jmp	0x2030	; 0x2030 <__vector_46>
      bc:	0c 94 45 10 	jmp	0x208a	; 0x208a <__vector_47>
      c0:	0c 94 72 10 	jmp	0x20e4	; 0x20e4 <__vector_48>
      c4:	0c 94 9f 10 	jmp	0x213e	; 0x213e <__vector_49>
      c8:	0c 94 35 0d 	jmp	0x1a6a	; 0x1a6a <__vector_50>
      cc:	0c 94 02 12 	jmp	0x2404	; 0x2404 <__vector_51>
      d0:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      d4:	0c 94 5f 13 	jmp	0x26be	; 0x26be <__vector_53>
      d8:	0c 94 dd 11 	jmp	0x23ba	; 0x23ba <__vector_54>
      dc:	0c 94 50 01 	jmp	0x2a0	; 0x2a0 <__bad_interrupt>
      e0:	0c 94 3a 13 	jmp	0x2674	; 0x2674 <__vector_56>
      e4:	08 4a       	sbci	r16, 0xA8	; 168
      e6:	d7 3b       	cpi	r29, 0xB7	; 183
      e8:	3b ce       	rjmp	.-906    	; 0xfffffd60 <__eeprom_end+0xff7efd60>
      ea:	01 6e       	ori	r16, 0xE1	; 225
      ec:	84 bc       	out	0x24, r8	; 36
      ee:	bf fd       	.word	0xfdbf	; ????
      f0:	c1 2f       	mov	r28, r17
      f2:	3d 6c       	ori	r19, 0xCD	; 205
      f4:	74 31       	cpi	r23, 0x14	; 20
      f6:	9a bd       	out	0x2a, r25	; 42
      f8:	56 83       	std	Z+6, r21	; 0x06
      fa:	3d da       	rcall	.-2950   	; 0xfffff576 <__eeprom_end+0xff7ef576>
      fc:	3d 00       	.word	0x003d	; ????
      fe:	c7 7f       	andi	r28, 0xF7	; 247
     100:	11 be       	out	0x31, r1	; 49
     102:	d9 e4       	ldi	r29, 0x49	; 73
     104:	bb 4c       	sbci	r27, 0xCB	; 203
     106:	3e 91       	ld	r19, -X
     108:	6b aa       	std	Y+51, r6	; 0x33
     10a:	aa be       	out	0x3a, r10	; 58
     10c:	00 00       	nop
     10e:	00 80       	ld	r0, Z
     110:	3f 05       	cpc	r19, r15
     112:	a8 4c       	sbci	r26, 0xC8	; 200
     114:	cd b2       	in	r12, 0x1d	; 29
     116:	d4 4e       	sbci	r29, 0xE4	; 228
     118:	b9 38       	cpi	r27, 0x89	; 137
     11a:	36 a9       	ldd	r19, Z+54	; 0x36
     11c:	02 0c       	add	r0, r2
     11e:	50 b9       	out	0x00, r21	; 0
     120:	91 86       	std	Z+9, r9	; 0x09
     122:	88 08       	sbc	r8, r8
     124:	3c a6       	std	Y+44, r3	; 0x2c
     126:	aa aa       	std	Y+50, r10	; 0x32
     128:	2a be       	out	0x3a, r2	; 58
     12a:	00 00       	nop
     12c:	00 80       	ld	r0, Z
     12e:	3f 08       	sbc	r3, r15
     130:	00 00       	nop
     132:	00 be       	out	0x30, r0	; 48
     134:	92 24       	eor	r9, r2
     136:	49 12       	cpse	r4, r25
     138:	3e ab       	std	Y+54, r19	; 0x36
     13a:	aa aa       	std	Y+50, r10	; 0x32
     13c:	2a be       	out	0x3a, r2	; 58
     13e:	cd cc       	rjmp	.-1638   	; 0xfffffada <__eeprom_end+0xff7efada>
     140:	cc 4c       	sbci	r28, 0xCC	; 204
     142:	3e 00       	.word	0x003e	; ????
     144:	00 00       	nop
     146:	80 be       	out	0x30, r8	; 48
     148:	ab aa       	std	Y+51, r10	; 0x33
     14a:	aa aa       	std	Y+50, r10	; 0x32
     14c:	3e 00       	.word	0x003e	; ????
     14e:	00 00       	nop
     150:	00 bf       	out	0x30, r16	; 48
     152:	00 00       	nop
     154:	00 80       	ld	r0, Z
     156:	3f 00       	.word	0x003f	; ????
     158:	00 00       	nop
     15a:	00 00       	nop
     15c:	08 41       	sbci	r16, 0x18	; 24
     15e:	78 d3       	rcall	.+1776   	; 0x850 <sin_SoR+0x2c>
     160:	bb 43       	sbci	r27, 0x3B	; 59
     162:	87 d1       	rcall	.+782    	; 0x472 <PWM_Init_timer4_H5+0x12>
     164:	13 3d       	cpi	r17, 0xD3	; 211
     166:	19 0e       	add	r1, r25
     168:	3c c3       	rjmp	.+1656   	; 0x7e2 <cos_SoR+0x14>
     16a:	bd 42       	sbci	r27, 0x2D	; 45
     16c:	82 ad       	ldd	r24, Z+58	; 0x3a
     16e:	2b 3e       	cpi	r18, 0xEB	; 235
     170:	68 ec       	ldi	r22, 0xC8	; 200
     172:	82 76       	andi	r24, 0x62	; 98
     174:	be d9       	rcall	.-3204   	; 0xfffff4f2 <__eeprom_end+0xff7ef4f2>
     176:	8f e1       	ldi	r24, 0x1F	; 31
     178:	a9 3e       	cpi	r26, 0xE9	; 233
     17a:	4c 80       	ldd	r4, Y+4	; 0x04
     17c:	ef ff       	.word	0xffef	; ????
     17e:	be 01       	movw	r22, r28
     180:	c4 ff       	sbrs	r28, 4
     182:	7f 3f       	cpi	r23, 0xFF	; 255
     184:	00 00       	nop
     186:	00 00       	nop
     188:	00 07       	cpc	r16, r16
     18a:	63 42       	sbci	r22, 0x23	; 35
     18c:	36 b7       	in	r19, 0x36	; 54
     18e:	9b d8       	rcall	.-3786   	; 0xfffff2c6 <__eeprom_end+0xff7ef2c6>
     190:	a7 1a       	sub	r10, r23
     192:	39 68       	ori	r19, 0x89	; 137
     194:	56 18       	sub	r5, r6
     196:	ae ba       	out	0x1e, r10	; 30
     198:	ab 55       	subi	r26, 0x5B	; 91
     19a:	8c 1d       	adc	r24, r12
     19c:	3c b7       	in	r19, 0x3c	; 60
     19e:	cc 57       	subi	r28, 0x7C	; 124
     1a0:	63 bd       	out	0x23, r22	; 35
     1a2:	6d ed       	ldi	r22, 0xDD	; 221
     1a4:	fd 75       	andi	r31, 0x5D	; 93
     1a6:	3e f6       	brtc	.-114    	; 0x136 <__SREG__+0xf7>
     1a8:	17 72       	andi	r17, 0x27	; 39
     1aa:	31 bf       	out	0x31, r19	; 49
     1ac:	00 00       	nop
     1ae:	00 80       	ld	r0, Z
     1b0:	3f 53       	subi	r19, 0x3F	; 63

000001b1 <__c.2888>:
     1b1:	53 74 61 72 74 69 6e 67 20 70 72 6f 67 72 61 6d     Starting program
     1c1:	2e 0a 00                                            ...

000001c4 <__c.2859>:
     1c4:	35 30 30 2c 20 00                                   500, .

000001ca <__c.2857>:
     1ca:	34 30 30 2c 20 00                                   400, .

000001d0 <__c.2813>:
     1d0:	49 6e 69 74 69 61 6c 69 7a 61 74 69 6f 6e 20 43     Initialization C
     1e0:	6f 6d 70 6c 65 74 65 20 0d 0a 00                    omplete ...

000001eb <__c.2808>:
     1eb:	2e 00                                               ..

000001ed <__c.2806>:
     1ed:	0d 0a 53 79 73 74 65 6d 20 57 61 72 6d 65 64 20     ..System Warmed 
     1fd:	55 70 00                                            Up.

00000200 <TimerPrescaleFactor>:
     200:	00 00 01 00 08 00 40 00 00 01 00 04                 ......@.....

0000020c <Timer2PrescaleFactor>:
     20c:	00 00 01 00 08 00 20 00 40 00 80 00 00 01 00 04     ...... .@.......

0000021c <__c.1991>:
     21c:	42 41 44 5f 76 65 63 74 20 63 61 6c 6c 65 64 21     BAD_vect called!
	...

0000022d <HexChars>:
     22d:	30 31 32 33 34 35 36 37 38 39 41 42 43 44 45 46     0123456789ABCDEF
	...

0000023e <__c.1708>:
     23e:	25 64 20 00                                         %d .

00000242 <__c.1705>:
     242:	20 44 69 73 74 61 6e 63 65 73 3a 20 00               Distances: .

0000024f <__c.1703>:
     24f:	20 4d 6f 74 6f 72 20 53 70 65 65 64 3a 20 00         Motor Speed: .

0000025e <__c.1701>:
     25e:	49 6e 64 65 78 3a 20 00                             Index: .

00000266 <__ctors_end>:
     266:	11 24       	eor	r1, r1
     268:	1f be       	out	0x3f, r1	; 63
     26a:	cf ef       	ldi	r28, 0xFF	; 255
     26c:	d1 e2       	ldi	r29, 0x21	; 33
     26e:	de bf       	out	0x3e, r29	; 62
     270:	cd bf       	out	0x3d, r28	; 61

00000272 <__do_copy_data>:
     272:	12 e0       	ldi	r17, 0x02	; 2
     274:	a0 e0       	ldi	r26, 0x00	; 0
     276:	b2 e0       	ldi	r27, 0x02	; 2
     278:	ee ea       	ldi	r30, 0xAE	; 174
     27a:	f6 e4       	ldi	r31, 0x46	; 70
     27c:	02 c0       	rjmp	.+4      	; 0x282 <.do_copy_data_start>

0000027e <.do_copy_data_loop>:
     27e:	05 90       	lpm	r0, Z+
     280:	0d 92       	st	X+, r0

00000282 <.do_copy_data_start>:
     282:	a2 3d       	cpi	r26, 0xD2	; 210
     284:	b1 07       	cpc	r27, r17
     286:	d9 f7       	brne	.-10     	; 0x27e <.do_copy_data_loop>

00000288 <__do_clear_bss>:
     288:	17 e0       	ldi	r17, 0x07	; 7
     28a:	a2 ed       	ldi	r26, 0xD2	; 210
     28c:	b2 e0       	ldi	r27, 0x02	; 2
     28e:	01 c0       	rjmp	.+2      	; 0x292 <.do_clear_bss_start>

00000290 <.do_clear_bss_loop>:
     290:	1d 92       	st	X+, r1

00000292 <.do_clear_bss_start>:
     292:	a1 34       	cpi	r26, 0x41	; 65
     294:	b1 07       	cpc	r27, r17
     296:	e1 f7       	brne	.-8      	; 0x290 <.do_clear_bss_loop>
     298:	0e 94 c0 06 	call	0xd80	; 0xd80 <main>
     29c:	0c 94 5b 1e 	jmp	0x3cb6	; 0x3cb6 <exit>

000002a0 <__bad_interrupt>:
     2a0:	0c 94 cc 10 	jmp	0x2198	; 0x2198 <__vector_default>

000002a4 <PWM_Init_timer1_LED>:

//OC1B  pin B6 (attached to green LED)
void PWM_Init_timer1_LED(u08 bitRes)
{
	// enable timer2 as 8,9,10bit PWM
	if(bitRes == 9)
     2a4:	89 30       	cpi	r24, 0x09	; 9
     2a6:	49 f4       	brne	.+18     	; 0x2ba <PWM_Init_timer1_LED+0x16>
	{	// 9bit mode
		sbi(TCCR1A,PWM11);
     2a8:	80 91 80 00 	lds	r24, 0x0080
     2ac:	82 60       	ori	r24, 0x02	; 2
     2ae:	80 93 80 00 	sts	0x0080, r24
		cbi(TCCR1A,PWM10);
     2b2:	80 91 80 00 	lds	r24, 0x0080
     2b6:	8e 7f       	andi	r24, 0xFE	; 254
     2b8:	0e c0       	rjmp	.+28     	; 0x2d6 <PWM_Init_timer1_LED+0x32>
	}
	else if( bitRes == 10 )
     2ba:	8a 30       	cpi	r24, 0x0A	; 10
     2bc:	21 f4       	brne	.+8      	; 0x2c6 <PWM_Init_timer1_LED+0x22>
	{	// 10bit mode
		sbi(TCCR1A,PWM11);
     2be:	80 91 80 00 	lds	r24, 0x0080
     2c2:	82 60       	ori	r24, 0x02	; 2
     2c4:	03 c0       	rjmp	.+6      	; 0x2cc <PWM_Init_timer1_LED+0x28>
		sbi(TCCR1A,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR1A,PWM11);
     2c6:	80 91 80 00 	lds	r24, 0x0080
     2ca:	8d 7f       	andi	r24, 0xFD	; 253
     2cc:	80 93 80 00 	sts	0x0080, r24
		sbi(TCCR1A,PWM10);
     2d0:	80 91 80 00 	lds	r24, 0x0080
     2d4:	81 60       	ori	r24, 0x01	; 1
     2d6:	80 93 80 00 	sts	0x0080, r24
	}
	// clear output compare values
	OCR1B = 0;
     2da:	10 92 8b 00 	sts	0x008B, r1
     2de:	10 92 8a 00 	sts	0x008A, r1
}
     2e2:	08 95       	ret

000002e4 <PWM_Init_timer2_H6>:
//pin H6, timer2
void PWM_Init_timer2_H6(u08 bitRes)
{
	// enable timer2 as 8,9,10bit PWM
	if(bitRes == 9)
     2e4:	89 30       	cpi	r24, 0x09	; 9
     2e6:	49 f4       	brne	.+18     	; 0x2fa <PWM_Init_timer2_H6+0x16>
	{	// 9bit mode
		sbi(TCCR2A,PWM11);
     2e8:	80 91 b0 00 	lds	r24, 0x00B0
     2ec:	82 60       	ori	r24, 0x02	; 2
     2ee:	80 93 b0 00 	sts	0x00B0, r24
		cbi(TCCR2A,PWM10);
     2f2:	80 91 b0 00 	lds	r24, 0x00B0
     2f6:	8e 7f       	andi	r24, 0xFE	; 254
     2f8:	0e c0       	rjmp	.+28     	; 0x316 <PWM_Init_timer2_H6+0x32>
	}
	else if( bitRes == 10 )
     2fa:	8a 30       	cpi	r24, 0x0A	; 10
     2fc:	21 f4       	brne	.+8      	; 0x306 <PWM_Init_timer2_H6+0x22>
	{	// 10bit mode
		sbi(TCCR2A,PWM11);
     2fe:	80 91 b0 00 	lds	r24, 0x00B0
     302:	82 60       	ori	r24, 0x02	; 2
     304:	03 c0       	rjmp	.+6      	; 0x30c <PWM_Init_timer2_H6+0x28>
		sbi(TCCR2A,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR2A,PWM11);
     306:	80 91 b0 00 	lds	r24, 0x00B0
     30a:	8d 7f       	andi	r24, 0xFD	; 253
     30c:	80 93 b0 00 	sts	0x00B0, r24
		sbi(TCCR2A,PWM10);
     310:	80 91 b0 00 	lds	r24, 0x00B0
     314:	81 60       	ori	r24, 0x01	; 1
     316:	80 93 b0 00 	sts	0x00B0, r24
	}
	// clear output compare values
	OCR2B = 0;
     31a:	10 92 b4 00 	sts	0x00B4, r1
}
     31e:	08 95       	ret

00000320 <PWM_Init_timer3_E3>:
//pin E3
void PWM_Init_timer3_E3(u08 bitRes)
{
	// enable timer3 as 8,9,10bit PWM
	if(bitRes == 9)
     320:	89 30       	cpi	r24, 0x09	; 9
     322:	49 f4       	brne	.+18     	; 0x336 <PWM_Init_timer3_E3+0x16>
	{	// 9bit mode
		sbi(TCCR3A,PWM11);
     324:	80 91 90 00 	lds	r24, 0x0090
     328:	82 60       	ori	r24, 0x02	; 2
     32a:	80 93 90 00 	sts	0x0090, r24
		cbi(TCCR3A,PWM10);
     32e:	80 91 90 00 	lds	r24, 0x0090
     332:	8e 7f       	andi	r24, 0xFE	; 254
     334:	0e c0       	rjmp	.+28     	; 0x352 <PWM_Init_timer3_E3+0x32>
	}
	else if( bitRes == 10 )
     336:	8a 30       	cpi	r24, 0x0A	; 10
     338:	21 f4       	brne	.+8      	; 0x342 <PWM_Init_timer3_E3+0x22>
	{	// 10bit mode
		sbi(TCCR3A,PWM11);
     33a:	80 91 90 00 	lds	r24, 0x0090
     33e:	82 60       	ori	r24, 0x02	; 2
     340:	03 c0       	rjmp	.+6      	; 0x348 <PWM_Init_timer3_E3+0x28>
		sbi(TCCR3A,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR3A,PWM11);
     342:	80 91 90 00 	lds	r24, 0x0090
     346:	8d 7f       	andi	r24, 0xFD	; 253
     348:	80 93 90 00 	sts	0x0090, r24
		sbi(TCCR3A,PWM10);
     34c:	80 91 90 00 	lds	r24, 0x0090
     350:	81 60       	ori	r24, 0x01	; 1
     352:	80 93 90 00 	sts	0x0090, r24
	}
	// clear output compare values
	OCR3A = 0;
     356:	10 92 99 00 	sts	0x0099, r1
     35a:	10 92 98 00 	sts	0x0098, r1
	//timer3PWMInitICR(20000);// 20mS PWM cycle time for RC servos
}
     35e:	08 95       	ret

00000360 <PWM_Init_timer3_E4>:
//pin E4
void PWM_Init_timer3_E4(u08 bitRes)
{
	// enable timer3 as 8,9,10bit PWM
	if(bitRes == 9)
     360:	89 30       	cpi	r24, 0x09	; 9
     362:	49 f4       	brne	.+18     	; 0x376 <PWM_Init_timer3_E4+0x16>
	{	// 9bit mode
		sbi(TCCR3B,PWM11);
     364:	80 91 91 00 	lds	r24, 0x0091
     368:	82 60       	ori	r24, 0x02	; 2
     36a:	80 93 91 00 	sts	0x0091, r24
		cbi(TCCR3B,PWM10);
     36e:	80 91 91 00 	lds	r24, 0x0091
     372:	8e 7f       	andi	r24, 0xFE	; 254
     374:	0e c0       	rjmp	.+28     	; 0x392 <PWM_Init_timer3_E4+0x32>
	}
	else if( bitRes == 10 )
     376:	8a 30       	cpi	r24, 0x0A	; 10
     378:	21 f4       	brne	.+8      	; 0x382 <PWM_Init_timer3_E4+0x22>
	{	// 10bit mode
		sbi(TCCR3B,PWM11);
     37a:	80 91 91 00 	lds	r24, 0x0091
     37e:	82 60       	ori	r24, 0x02	; 2
     380:	03 c0       	rjmp	.+6      	; 0x388 <PWM_Init_timer3_E4+0x28>
		sbi(TCCR3B,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR3B,PWM11);
     382:	80 91 91 00 	lds	r24, 0x0091
     386:	8d 7f       	andi	r24, 0xFD	; 253
     388:	80 93 91 00 	sts	0x0091, r24
		sbi(TCCR3B,PWM10);
     38c:	80 91 91 00 	lds	r24, 0x0091
     390:	81 60       	ori	r24, 0x01	; 1
     392:	80 93 91 00 	sts	0x0091, r24
	}
	// clear output compare values
	OCR3B = 0;
     396:	10 92 9b 00 	sts	0x009B, r1
     39a:	10 92 9a 00 	sts	0x009A, r1
	//timer3PWMInitICR(20000);// 20mS PWM cycle time for RC servos
}
     39e:	08 95       	ret

000003a0 <PWM_Init_timer3_E5>:
//pin E5
void PWM_Init_timer3_E5(u08 bitRes)
{
	// enable timer3 as 8,9,10bit PWM
	if(bitRes == 9)
     3a0:	89 30       	cpi	r24, 0x09	; 9
     3a2:	49 f4       	brne	.+18     	; 0x3b6 <PWM_Init_timer3_E5+0x16>
	{	// 9bit mode
		sbi(TCCR3C,PWM11);
     3a4:	80 91 92 00 	lds	r24, 0x0092
     3a8:	82 60       	ori	r24, 0x02	; 2
     3aa:	80 93 92 00 	sts	0x0092, r24
		cbi(TCCR3C,PWM10);
     3ae:	80 91 92 00 	lds	r24, 0x0092
     3b2:	8e 7f       	andi	r24, 0xFE	; 254
     3b4:	0e c0       	rjmp	.+28     	; 0x3d2 <PWM_Init_timer3_E5+0x32>
	}
	else if( bitRes == 10 )
     3b6:	8a 30       	cpi	r24, 0x0A	; 10
     3b8:	21 f4       	brne	.+8      	; 0x3c2 <PWM_Init_timer3_E5+0x22>
	{	// 10bit mode
		sbi(TCCR3C,PWM11);
     3ba:	80 91 92 00 	lds	r24, 0x0092
     3be:	82 60       	ori	r24, 0x02	; 2
     3c0:	03 c0       	rjmp	.+6      	; 0x3c8 <PWM_Init_timer3_E5+0x28>
		sbi(TCCR3C,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR3C,PWM11);
     3c2:	80 91 92 00 	lds	r24, 0x0092
     3c6:	8d 7f       	andi	r24, 0xFD	; 253
     3c8:	80 93 92 00 	sts	0x0092, r24
		sbi(TCCR3C,PWM10);
     3cc:	80 91 92 00 	lds	r24, 0x0092
     3d0:	81 60       	ori	r24, 0x01	; 1
     3d2:	80 93 92 00 	sts	0x0092, r24
	}
	// clear output compare values
	OCR3C = 0;
     3d6:	10 92 9d 00 	sts	0x009D, r1
     3da:	10 92 9c 00 	sts	0x009C, r1
	//timer3PWMInitICR(20000);// 20mS PWM cycle time for RC servos
}
     3de:	08 95       	ret

000003e0 <PWM_Init_timer4_H3>:
//pin H3, timer4
void PWM_Init_timer4_H3(u08 bitRes)
{
	// enable timer4 as 8,9,10bit PWM
	if(bitRes == 9)
     3e0:	89 30       	cpi	r24, 0x09	; 9
     3e2:	49 f4       	brne	.+18     	; 0x3f6 <PWM_Init_timer4_H3+0x16>
	{	// 9bit mode
		sbi(TCCR4A,PWM11);
     3e4:	80 91 a0 00 	lds	r24, 0x00A0
     3e8:	82 60       	ori	r24, 0x02	; 2
     3ea:	80 93 a0 00 	sts	0x00A0, r24
		cbi(TCCR4A,PWM10);
     3ee:	80 91 a0 00 	lds	r24, 0x00A0
     3f2:	8e 7f       	andi	r24, 0xFE	; 254
     3f4:	0e c0       	rjmp	.+28     	; 0x412 <PWM_Init_timer4_H3+0x32>
	}
	else if( bitRes == 10 )
     3f6:	8a 30       	cpi	r24, 0x0A	; 10
     3f8:	21 f4       	brne	.+8      	; 0x402 <PWM_Init_timer4_H3+0x22>
	{	// 10bit mode
		sbi(TCCR4A,PWM11);
     3fa:	80 91 a0 00 	lds	r24, 0x00A0
     3fe:	82 60       	ori	r24, 0x02	; 2
     400:	03 c0       	rjmp	.+6      	; 0x408 <PWM_Init_timer4_H3+0x28>
		sbi(TCCR4A,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR4A,PWM11);
     402:	80 91 a0 00 	lds	r24, 0x00A0
     406:	8d 7f       	andi	r24, 0xFD	; 253
     408:	80 93 a0 00 	sts	0x00A0, r24
		sbi(TCCR4A,PWM10);
     40c:	80 91 a0 00 	lds	r24, 0x00A0
     410:	81 60       	ori	r24, 0x01	; 1
     412:	80 93 a0 00 	sts	0x00A0, r24
	}
	// clear output compare values
	OCR4A = 0;
     416:	10 92 a9 00 	sts	0x00A9, r1
     41a:	10 92 a8 00 	sts	0x00A8, r1
	//timer4PWMInitICR(20000);// 20mS PWM cycle time for RC servos
}
     41e:	08 95       	ret

00000420 <PWM_Init_timer4_H4>:
//pin H4, timer4
void PWM_Init_timer4_H4(u08 bitRes)
{
	// enable timer4 as 8,9,10bit PWM
	if(bitRes == 9)
     420:	89 30       	cpi	r24, 0x09	; 9
     422:	49 f4       	brne	.+18     	; 0x436 <PWM_Init_timer4_H4+0x16>
	{	// 9bit mode
		sbi(TCCR4B,PWM11);
     424:	80 91 a1 00 	lds	r24, 0x00A1
     428:	82 60       	ori	r24, 0x02	; 2
     42a:	80 93 a1 00 	sts	0x00A1, r24
		cbi(TCCR4B,PWM10);
     42e:	80 91 a1 00 	lds	r24, 0x00A1
     432:	8e 7f       	andi	r24, 0xFE	; 254
     434:	0e c0       	rjmp	.+28     	; 0x452 <PWM_Init_timer4_H4+0x32>
	}
	else if( bitRes == 10 )
     436:	8a 30       	cpi	r24, 0x0A	; 10
     438:	21 f4       	brne	.+8      	; 0x442 <PWM_Init_timer4_H4+0x22>
	{	// 10bit mode
		sbi(TCCR4B,PWM11);
     43a:	80 91 a1 00 	lds	r24, 0x00A1
     43e:	82 60       	ori	r24, 0x02	; 2
     440:	03 c0       	rjmp	.+6      	; 0x448 <PWM_Init_timer4_H4+0x28>
		sbi(TCCR4B,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR4B,PWM11);
     442:	80 91 a1 00 	lds	r24, 0x00A1
     446:	8d 7f       	andi	r24, 0xFD	; 253
     448:	80 93 a1 00 	sts	0x00A1, r24
		sbi(TCCR4B,PWM10);
     44c:	80 91 a1 00 	lds	r24, 0x00A1
     450:	81 60       	ori	r24, 0x01	; 1
     452:	80 93 a1 00 	sts	0x00A1, r24
	}
	// clear output compare values
	OCR4B = 0;
     456:	10 92 ab 00 	sts	0x00AB, r1
     45a:	10 92 aa 00 	sts	0x00AA, r1
	//timer4PWMInitICR(20000);// 20mS PWM cycle time for RC servos
}
     45e:	08 95       	ret

00000460 <PWM_Init_timer4_H5>:
//pin H5, timer4
void PWM_Init_timer4_H5(u08 bitRes)
{
	// enable timer4 as 8,9,10bit PWM
	if(bitRes == 9)
     460:	89 30       	cpi	r24, 0x09	; 9
     462:	49 f4       	brne	.+18     	; 0x476 <PWM_Init_timer4_H5+0x16>
	{	// 9bit mode
		sbi(TCCR4A,PWM11);
     464:	80 91 a0 00 	lds	r24, 0x00A0
     468:	82 60       	ori	r24, 0x02	; 2
     46a:	80 93 a0 00 	sts	0x00A0, r24
		cbi(TCCR4A,PWM10);
     46e:	80 91 a0 00 	lds	r24, 0x00A0
     472:	8e 7f       	andi	r24, 0xFE	; 254
     474:	0e c0       	rjmp	.+28     	; 0x492 <PWM_Init_timer4_H5+0x32>
	}
	else if( bitRes == 10 )
     476:	8a 30       	cpi	r24, 0x0A	; 10
     478:	21 f4       	brne	.+8      	; 0x482 <PWM_Init_timer4_H5+0x22>
	{	// 10bit mode
		sbi(TCCR4A,PWM11);
     47a:	80 91 a0 00 	lds	r24, 0x00A0
     47e:	82 60       	ori	r24, 0x02	; 2
     480:	03 c0       	rjmp	.+6      	; 0x488 <PWM_Init_timer4_H5+0x28>
		sbi(TCCR4A,PWM10);
	}
	else
	{	// default 8bit mode
		cbi(TCCR4A,PWM11);
     482:	80 91 a0 00 	lds	r24, 0x00A0
     486:	8d 7f       	andi	r24, 0xFD	; 253
     488:	80 93 a0 00 	sts	0x00A0, r24
		sbi(TCCR4A,PWM10);
     48c:	80 91 a0 00 	lds	r24, 0x00A0
     490:	81 60       	ori	r24, 0x01	; 1
     492:	80 93 a0 00 	sts	0x00A0, r24
	}
	// clear output compare values
	OCR4C = 0;
     496:	10 92 ad 00 	sts	0x00AD, r1
     49a:	10 92 ac 00 	sts	0x00AC, r1
	//timer4PWMInitICR(20000);// 20mS PWM cycle time for RC servos
}
     49e:	08 95       	ret

000004a0 <timer1PWMInitICR>:
// include support for arbitrary top-count PWM
// on new AVR processors that support it
void timer1PWMInitICR(u16 topcount)
{
	// set PWM mode with ICR top-count
	cbi(TCCR1A,WGM10);
     4a0:	e0 e8       	ldi	r30, 0x80	; 128
     4a2:	f0 e0       	ldi	r31, 0x00	; 0
     4a4:	20 81       	ld	r18, Z
     4a6:	2e 7f       	andi	r18, 0xFE	; 254
     4a8:	20 83       	st	Z, r18
	sbi(TCCR1A,WGM11);
     4aa:	20 81       	ld	r18, Z
     4ac:	22 60       	ori	r18, 0x02	; 2
     4ae:	20 83       	st	Z, r18
	sbi(TCCR1B,WGM12);
     4b0:	e1 e8       	ldi	r30, 0x81	; 129
     4b2:	f0 e0       	ldi	r31, 0x00	; 0
     4b4:	20 81       	ld	r18, Z
     4b6:	28 60       	ori	r18, 0x08	; 8
     4b8:	20 83       	st	Z, r18
	sbi(TCCR1B,WGM13);
     4ba:	20 81       	ld	r18, Z
     4bc:	20 61       	ori	r18, 0x10	; 16
     4be:	20 83       	st	Z, r18
	
	// set top count value
	ICR1 = topcount;
     4c0:	90 93 87 00 	sts	0x0087, r25
     4c4:	80 93 86 00 	sts	0x0086, r24
	
	// clear output compare values
	OCR1A = 0;
     4c8:	10 92 89 00 	sts	0x0089, r1
     4cc:	10 92 88 00 	sts	0x0088, r1
	OCR1B = 0;
     4d0:	10 92 8b 00 	sts	0x008B, r1
     4d4:	10 92 8a 00 	sts	0x008A, r1
	OCR1C = 0;
     4d8:	10 92 8d 00 	sts	0x008D, r1
     4dc:	10 92 8c 00 	sts	0x008C, r1
}
     4e0:	08 95       	ret

000004e2 <timer3PWMInitICR>:
void timer3PWMInitICR(u16 topcount)
{
	// set PWM mode with ICR top-count
	cbi(TCCR3A,WGM10);
     4e2:	e0 e9       	ldi	r30, 0x90	; 144
     4e4:	f0 e0       	ldi	r31, 0x00	; 0
     4e6:	20 81       	ld	r18, Z
     4e8:	2e 7f       	andi	r18, 0xFE	; 254
     4ea:	20 83       	st	Z, r18
	sbi(TCCR3A,WGM11);
     4ec:	20 81       	ld	r18, Z
     4ee:	22 60       	ori	r18, 0x02	; 2
     4f0:	20 83       	st	Z, r18
	sbi(TCCR3B,WGM12);
     4f2:	e1 e9       	ldi	r30, 0x91	; 145
     4f4:	f0 e0       	ldi	r31, 0x00	; 0
     4f6:	20 81       	ld	r18, Z
     4f8:	28 60       	ori	r18, 0x08	; 8
     4fa:	20 83       	st	Z, r18
	sbi(TCCR3B,WGM13);
     4fc:	20 81       	ld	r18, Z
     4fe:	20 61       	ori	r18, 0x10	; 16
     500:	20 83       	st	Z, r18
	
	// set top count value
	ICR3 = topcount;
     502:	90 93 97 00 	sts	0x0097, r25
     506:	80 93 96 00 	sts	0x0096, r24
	
	// clear output compare values
	OCR3A = 0;
     50a:	10 92 99 00 	sts	0x0099, r1
     50e:	10 92 98 00 	sts	0x0098, r1
	OCR3B = 0;
     512:	10 92 9b 00 	sts	0x009B, r1
     516:	10 92 9a 00 	sts	0x009A, r1
	OCR3C = 0;
     51a:	10 92 9d 00 	sts	0x009D, r1
     51e:	10 92 9c 00 	sts	0x009C, r1
}
     522:	08 95       	ret

00000524 <timer4PWMInitICR>:
void timer4PWMInitICR(u16 topcount)
{
	// set PWM mode with ICR top-count
	cbi(TCCR4A,WGM10);
     524:	e0 ea       	ldi	r30, 0xA0	; 160
     526:	f0 e0       	ldi	r31, 0x00	; 0
     528:	20 81       	ld	r18, Z
     52a:	2e 7f       	andi	r18, 0xFE	; 254
     52c:	20 83       	st	Z, r18
	sbi(TCCR4A,WGM11);
     52e:	20 81       	ld	r18, Z
     530:	22 60       	ori	r18, 0x02	; 2
     532:	20 83       	st	Z, r18
	sbi(TCCR4B,WGM12);
     534:	e1 ea       	ldi	r30, 0xA1	; 161
     536:	f0 e0       	ldi	r31, 0x00	; 0
     538:	20 81       	ld	r18, Z
     53a:	28 60       	ori	r18, 0x08	; 8
     53c:	20 83       	st	Z, r18
	sbi(TCCR4B,WGM13);
     53e:	20 81       	ld	r18, Z
     540:	20 61       	ori	r18, 0x10	; 16
     542:	20 83       	st	Z, r18
	
	// set top count value
	ICR4 = topcount;
     544:	90 93 a7 00 	sts	0x00A7, r25
     548:	80 93 a6 00 	sts	0x00A6, r24
	
	// clear output compare values
	OCR4A = 0;
     54c:	10 92 a9 00 	sts	0x00A9, r1
     550:	10 92 a8 00 	sts	0x00A8, r1
	OCR4B = 0;
     554:	10 92 ab 00 	sts	0x00AB, r1
     558:	10 92 aa 00 	sts	0x00AA, r1
	OCR4C = 0;
     55c:	10 92 ad 00 	sts	0x00AD, r1
     560:	10 92 ac 00 	sts	0x00AC, r1
}
     564:	08 95       	ret

00000566 <PWM_timer1_On_LED>:
#endif

//on commands
void PWM_timer1_On_LED(void)
{
	sbi(TCCR1A,COM1B1);
     566:	e0 e8       	ldi	r30, 0x80	; 128
     568:	f0 e0       	ldi	r31, 0x00	; 0
     56a:	80 81       	ld	r24, Z
     56c:	80 62       	ori	r24, 0x20	; 32
     56e:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1B0);
     570:	80 81       	ld	r24, Z
     572:	8f 7e       	andi	r24, 0xEF	; 239
     574:	80 83       	st	Z, r24
}
     576:	08 95       	ret

00000578 <PWM_timer2_On_H6>:
void PWM_timer2_On_H6(void)
{
	sbi(TCCR2A,COM2B1);
     578:	e0 eb       	ldi	r30, 0xB0	; 176
     57a:	f0 e0       	ldi	r31, 0x00	; 0
     57c:	80 81       	ld	r24, Z
     57e:	80 62       	ori	r24, 0x20	; 32
     580:	80 83       	st	Z, r24
	cbi(TCCR2A,COM2B0);
     582:	80 81       	ld	r24, Z
     584:	8f 7e       	andi	r24, 0xEF	; 239
     586:	80 83       	st	Z, r24
}
     588:	08 95       	ret

0000058a <PWM_timer3_On_E3>:
void PWM_timer3_On_E3(void)
{
	sbi(TCCR3A,COM3A1);
     58a:	e0 e9       	ldi	r30, 0x90	; 144
     58c:	f0 e0       	ldi	r31, 0x00	; 0
     58e:	80 81       	ld	r24, Z
     590:	80 68       	ori	r24, 0x80	; 128
     592:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3A0);
     594:	80 81       	ld	r24, Z
     596:	8f 7b       	andi	r24, 0xBF	; 191
     598:	80 83       	st	Z, r24
}
     59a:	08 95       	ret

0000059c <PWM_timer3_On_E4>:
void PWM_timer3_On_E4(void)
{
	sbi(TCCR3A,COM3B1);
     59c:	e0 e9       	ldi	r30, 0x90	; 144
     59e:	f0 e0       	ldi	r31, 0x00	; 0
     5a0:	80 81       	ld	r24, Z
     5a2:	80 62       	ori	r24, 0x20	; 32
     5a4:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3B0);
     5a6:	80 81       	ld	r24, Z
     5a8:	8f 7e       	andi	r24, 0xEF	; 239
     5aa:	80 83       	st	Z, r24
}
     5ac:	08 95       	ret

000005ae <PWM_timer3_On_E5>:
void PWM_timer3_On_E5(void)
{
	sbi(TCCR3A,COM3C1);
     5ae:	e0 e9       	ldi	r30, 0x90	; 144
     5b0:	f0 e0       	ldi	r31, 0x00	; 0
     5b2:	80 81       	ld	r24, Z
     5b4:	88 60       	ori	r24, 0x08	; 8
     5b6:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3C0);
     5b8:	80 81       	ld	r24, Z
     5ba:	8b 7f       	andi	r24, 0xFB	; 251
     5bc:	80 83       	st	Z, r24
}
     5be:	08 95       	ret

000005c0 <PWM_timer4_On_H3>:
void PWM_timer4_On_H3(void)
{
	sbi(TCCR4A,COM4A1);
     5c0:	e0 ea       	ldi	r30, 0xA0	; 160
     5c2:	f0 e0       	ldi	r31, 0x00	; 0
     5c4:	80 81       	ld	r24, Z
     5c6:	80 68       	ori	r24, 0x80	; 128
     5c8:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4A0);
     5ca:	80 81       	ld	r24, Z
     5cc:	8f 7b       	andi	r24, 0xBF	; 191
     5ce:	80 83       	st	Z, r24
}
     5d0:	08 95       	ret

000005d2 <PWM_timer4_On_H4>:
void PWM_timer4_On_H4(void)
{
	sbi(TCCR4A,COM4B1);
     5d2:	e0 ea       	ldi	r30, 0xA0	; 160
     5d4:	f0 e0       	ldi	r31, 0x00	; 0
     5d6:	80 81       	ld	r24, Z
     5d8:	80 62       	ori	r24, 0x20	; 32
     5da:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4B0);
     5dc:	80 81       	ld	r24, Z
     5de:	8f 7e       	andi	r24, 0xEF	; 239
     5e0:	80 83       	st	Z, r24
}
     5e2:	08 95       	ret

000005e4 <PWM_timer4_On_H5>:
void PWM_timer4_On_H5(void)
{
	sbi(TCCR4A,COM4C1);
     5e4:	e0 ea       	ldi	r30, 0xA0	; 160
     5e6:	f0 e0       	ldi	r31, 0x00	; 0
     5e8:	80 81       	ld	r24, Z
     5ea:	88 60       	ori	r24, 0x08	; 8
     5ec:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4C0);
     5ee:	80 81       	ld	r24, Z
     5f0:	8b 7f       	andi	r24, 0xFB	; 251
     5f2:	80 83       	st	Z, r24
}
     5f4:	08 95       	ret

000005f6 <PWM_timer1_Off_LED>:

//off commands
void PWM_timer1_Off_LED(void)
{
	cbi(TCCR1A,COM1B1);
     5f6:	e0 e8       	ldi	r30, 0x80	; 128
     5f8:	f0 e0       	ldi	r31, 0x00	; 0
     5fa:	80 81       	ld	r24, Z
     5fc:	8f 7d       	andi	r24, 0xDF	; 223
     5fe:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1B0);
     600:	80 81       	ld	r24, Z
     602:	8f 7e       	andi	r24, 0xEF	; 239
     604:	80 83       	st	Z, r24
}
     606:	08 95       	ret

00000608 <PWM_timer2_Off_H6>:
void PWM_timer2_Off_H6(void)
{
	cbi(TCCR2A,COM2B1);
     608:	e0 eb       	ldi	r30, 0xB0	; 176
     60a:	f0 e0       	ldi	r31, 0x00	; 0
     60c:	80 81       	ld	r24, Z
     60e:	8f 7d       	andi	r24, 0xDF	; 223
     610:	80 83       	st	Z, r24
	cbi(TCCR2A,COM2B0);
     612:	80 81       	ld	r24, Z
     614:	8f 7e       	andi	r24, 0xEF	; 239
     616:	80 83       	st	Z, r24
}
     618:	08 95       	ret

0000061a <PWM_timer3_Off_E3>:
void PWM_timer3_Off_E3(void)
{
	cbi(TCCR3A,COM3A1);
     61a:	e0 e9       	ldi	r30, 0x90	; 144
     61c:	f0 e0       	ldi	r31, 0x00	; 0
     61e:	80 81       	ld	r24, Z
     620:	8f 77       	andi	r24, 0x7F	; 127
     622:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3A0);
     624:	80 81       	ld	r24, Z
     626:	8f 7b       	andi	r24, 0xBF	; 191
     628:	80 83       	st	Z, r24
}
     62a:	08 95       	ret

0000062c <PWM_timer3_Off_E4>:
void PWM_timer3_Off_E4(void)
{
	cbi(TCCR3A,COM3B1);
     62c:	e0 e9       	ldi	r30, 0x90	; 144
     62e:	f0 e0       	ldi	r31, 0x00	; 0
     630:	80 81       	ld	r24, Z
     632:	8f 7d       	andi	r24, 0xDF	; 223
     634:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3B0);
     636:	80 81       	ld	r24, Z
     638:	8f 7e       	andi	r24, 0xEF	; 239
     63a:	80 83       	st	Z, r24
}
     63c:	08 95       	ret

0000063e <PWM_timer3_Off_E5>:
void PWM_timer3_Off_E5(void)
{
	cbi(TCCR3A,COM3C1);
     63e:	e0 e9       	ldi	r30, 0x90	; 144
     640:	f0 e0       	ldi	r31, 0x00	; 0
     642:	80 81       	ld	r24, Z
     644:	87 7f       	andi	r24, 0xF7	; 247
     646:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3C0);
     648:	80 81       	ld	r24, Z
     64a:	8b 7f       	andi	r24, 0xFB	; 251
     64c:	80 83       	st	Z, r24
}
     64e:	08 95       	ret

00000650 <PWM_timer4_Off_H3>:
void PWM_timer4_Off_H3(void)
{
	cbi(TCCR4A,COM4A1);
     650:	e0 ea       	ldi	r30, 0xA0	; 160
     652:	f0 e0       	ldi	r31, 0x00	; 0
     654:	80 81       	ld	r24, Z
     656:	8f 77       	andi	r24, 0x7F	; 127
     658:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4A0);
     65a:	80 81       	ld	r24, Z
     65c:	8f 7b       	andi	r24, 0xBF	; 191
     65e:	80 83       	st	Z, r24
}
     660:	08 95       	ret

00000662 <PWM_timer4_Off_H4>:
void PWM_timer4_Off_H4(void)
{
	cbi(TCCR4A,COM4B1);
     662:	e0 ea       	ldi	r30, 0xA0	; 160
     664:	f0 e0       	ldi	r31, 0x00	; 0
     666:	80 81       	ld	r24, Z
     668:	8f 7d       	andi	r24, 0xDF	; 223
     66a:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4B0);
     66c:	80 81       	ld	r24, Z
     66e:	8f 7e       	andi	r24, 0xEF	; 239
     670:	80 83       	st	Z, r24
}
     672:	08 95       	ret

00000674 <PWM_timer4_Off_H5>:
void PWM_timer4_Off_H5(void)
{
	cbi(TCCR4A,COM4C1);
     674:	e0 ea       	ldi	r30, 0xA0	; 160
     676:	f0 e0       	ldi	r31, 0x00	; 0
     678:	80 81       	ld	r24, Z
     67a:	87 7f       	andi	r24, 0xF7	; 247
     67c:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4C0);
     67e:	80 81       	ld	r24, Z
     680:	8b 7f       	andi	r24, 0xFB	; 251
     682:	80 83       	st	Z, r24
}
     684:	08 95       	ret

00000686 <PWM_timer1_Off_All>:


void PWM_timer1_Off_All(void)
{
	cbi(TCCR1A,PWM11);
     686:	e0 e8       	ldi	r30, 0x80	; 128
     688:	f0 e0       	ldi	r31, 0x00	; 0
     68a:	80 81       	ld	r24, Z
     68c:	8d 7f       	andi	r24, 0xFD	; 253
     68e:	80 83       	st	Z, r24
	cbi(TCCR1A,PWM10);
     690:	80 81       	ld	r24, Z
     692:	8e 7f       	andi	r24, 0xFE	; 254
     694:	80 83       	st	Z, r24
}

//off commands
void PWM_timer1_Off_LED(void)
{
	cbi(TCCR1A,COM1B1);
     696:	80 81       	ld	r24, Z
     698:	8f 7d       	andi	r24, 0xDF	; 223
     69a:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1B0);
     69c:	80 81       	ld	r24, Z
     69e:	8f 7e       	andi	r24, 0xEF	; 239
     6a0:	80 83       	st	Z, r24
	cbi(TCCR1A,PWM11);
	cbi(TCCR1A,PWM10);
	//timer2PWMAOff();
	PWM_timer1_Off_LED();
	//timer2PWMCOff();
}
     6a2:	08 95       	ret

000006a4 <PWM_timer2_Off_All>:
void PWM_timer2_Off_All(void)
{
	cbi(TCCR2A,PWM11);
     6a4:	e0 eb       	ldi	r30, 0xB0	; 176
     6a6:	f0 e0       	ldi	r31, 0x00	; 0
     6a8:	80 81       	ld	r24, Z
     6aa:	8d 7f       	andi	r24, 0xFD	; 253
     6ac:	80 83       	st	Z, r24
	cbi(TCCR2A,PWM10);
     6ae:	80 81       	ld	r24, Z
     6b0:	8e 7f       	andi	r24, 0xFE	; 254
     6b2:	80 83       	st	Z, r24
	cbi(TCCR1A,COM1B1);
	cbi(TCCR1A,COM1B0);
}
void PWM_timer2_Off_H6(void)
{
	cbi(TCCR2A,COM2B1);
     6b4:	80 81       	ld	r24, Z
     6b6:	8f 7d       	andi	r24, 0xDF	; 223
     6b8:	80 83       	st	Z, r24
	cbi(TCCR2A,COM2B0);
     6ba:	80 81       	ld	r24, Z
     6bc:	8f 7e       	andi	r24, 0xEF	; 239
     6be:	80 83       	st	Z, r24
	cbi(TCCR2A,PWM11);
	cbi(TCCR2A,PWM10);
	//timer2PWMAOff();
	PWM_timer2_Off_H6();
	//timer2PWMCOff();
}
     6c0:	08 95       	ret

000006c2 <PWM_timer3_Off_All>:
void PWM_timer3_Off_All(void)
{
	cbi(TCCR3A,PWM11);
     6c2:	e0 e9       	ldi	r30, 0x90	; 144
     6c4:	f0 e0       	ldi	r31, 0x00	; 0
     6c6:	80 81       	ld	r24, Z
     6c8:	8d 7f       	andi	r24, 0xFD	; 253
     6ca:	80 83       	st	Z, r24
	cbi(TCCR3A,PWM10);
     6cc:	80 81       	ld	r24, Z
     6ce:	8e 7f       	andi	r24, 0xFE	; 254
     6d0:	80 83       	st	Z, r24
	cbi(TCCR2A,COM2B1);
	cbi(TCCR2A,COM2B0);
}
void PWM_timer3_Off_E3(void)
{
	cbi(TCCR3A,COM3A1);
     6d2:	80 81       	ld	r24, Z
     6d4:	8f 77       	andi	r24, 0x7F	; 127
     6d6:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3A0);
     6d8:	80 81       	ld	r24, Z
     6da:	8f 7b       	andi	r24, 0xBF	; 191
     6dc:	80 83       	st	Z, r24
}
void PWM_timer3_Off_E4(void)
{
	cbi(TCCR3A,COM3B1);
     6de:	80 81       	ld	r24, Z
     6e0:	8f 7d       	andi	r24, 0xDF	; 223
     6e2:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3B0);
     6e4:	80 81       	ld	r24, Z
     6e6:	8f 7e       	andi	r24, 0xEF	; 239
     6e8:	80 83       	st	Z, r24
}
void PWM_timer3_Off_E5(void)
{
	cbi(TCCR3A,COM3C1);
     6ea:	80 81       	ld	r24, Z
     6ec:	87 7f       	andi	r24, 0xF7	; 247
     6ee:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3C0);
     6f0:	80 81       	ld	r24, Z
     6f2:	8b 7f       	andi	r24, 0xFB	; 251
     6f4:	80 83       	st	Z, r24
	//timer2PWMAOff();
	PWM_timer3_Off_E3();
	PWM_timer3_Off_E4();
	PWM_timer3_Off_E5();
	//timer2PWMCOff();
}
     6f6:	08 95       	ret

000006f8 <PWM_timer4_Off_All>:
void PWM_timer4_Off_All(void)
{
	cbi(TCCR4A,PWM11);
     6f8:	e0 ea       	ldi	r30, 0xA0	; 160
     6fa:	f0 e0       	ldi	r31, 0x00	; 0
     6fc:	80 81       	ld	r24, Z
     6fe:	8d 7f       	andi	r24, 0xFD	; 253
     700:	80 83       	st	Z, r24
	cbi(TCCR4A,PWM10);
     702:	80 81       	ld	r24, Z
     704:	8e 7f       	andi	r24, 0xFE	; 254
     706:	80 83       	st	Z, r24
	cbi(TCCR3A,COM3C1);
	cbi(TCCR3A,COM3C0);
}
void PWM_timer4_Off_H3(void)
{
	cbi(TCCR4A,COM4A1);
     708:	80 81       	ld	r24, Z
     70a:	8f 77       	andi	r24, 0x7F	; 127
     70c:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4A0);
     70e:	80 81       	ld	r24, Z
     710:	8f 7b       	andi	r24, 0xBF	; 191
     712:	80 83       	st	Z, r24
}
void PWM_timer4_Off_H4(void)
{
	cbi(TCCR4A,COM4B1);
     714:	80 81       	ld	r24, Z
     716:	8f 7d       	andi	r24, 0xDF	; 223
     718:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4B0);
     71a:	80 81       	ld	r24, Z
     71c:	8f 7e       	andi	r24, 0xEF	; 239
     71e:	80 83       	st	Z, r24
}
void PWM_timer4_Off_H5(void)
{
	cbi(TCCR4A,COM4C1);
     720:	80 81       	ld	r24, Z
     722:	87 7f       	andi	r24, 0xF7	; 247
     724:	80 83       	st	Z, r24
	cbi(TCCR4A,COM4C0);
     726:	80 81       	ld	r24, Z
     728:	8b 7f       	andi	r24, 0xFB	; 251
     72a:	80 83       	st	Z, r24
	//timer2PWMAOff();
	PWM_timer4_Off_H3();
	PWM_timer4_Off_H4();
	PWM_timer4_Off_H5();
	//timer2PWMCOff();
}
     72c:	08 95       	ret

0000072e <PWM_timer1_Set_LED>:
// this PWM output is generated on OC2B pin
// NOTE:	pwmDuty should be in the range 0-255 for 8bit PWM
//			pwmDuty should be in the range 0-511 for 9bit PWM
//			pwmDuty should be in the range 0-1023 for 10bit PWM
void PWM_timer1_Set_LED(u16 pwmDuty)
	{OCR1B = pwmDuty;}
     72e:	90 93 8b 00 	sts	0x008B, r25
     732:	80 93 8a 00 	sts	0x008A, r24
     736:	08 95       	ret

00000738 <PWM_timer2_Set_H6>:
void PWM_timer2_Set_H6(u16 pwmDuty)
	{OCR2B = pwmDuty;}
     738:	80 93 b4 00 	sts	0x00B4, r24
     73c:	08 95       	ret

0000073e <PWM_timer3_Set_E3>:
void PWM_timer3_Set_E3(u16 pwmDuty)
	{OCR3A = pwmDuty;}
     73e:	90 93 99 00 	sts	0x0099, r25
     742:	80 93 98 00 	sts	0x0098, r24
     746:	08 95       	ret

00000748 <PWM_timer3_Set_E4>:
void PWM_timer3_Set_E4(u16 pwmDuty)
	{OCR3B = pwmDuty;}
     748:	90 93 9b 00 	sts	0x009B, r25
     74c:	80 93 9a 00 	sts	0x009A, r24
     750:	08 95       	ret

00000752 <PWM_timer3_Set_E5>:
void PWM_timer3_Set_E5(u16 pwmDuty)
	{OCR3C = pwmDuty;}
     752:	90 93 9d 00 	sts	0x009D, r25
     756:	80 93 9c 00 	sts	0x009C, r24
     75a:	08 95       	ret

0000075c <PWM_timer4_Set_H3>:
void PWM_timer4_Set_H3(u16 pwmDuty)
	{OCR4A = pwmDuty;}
     75c:	90 93 a9 00 	sts	0x00A9, r25
     760:	80 93 a8 00 	sts	0x00A8, r24
     764:	08 95       	ret

00000766 <PWM_timer4_Set_H4>:
void PWM_timer4_Set_H4(u16 pwmDuty)
	{OCR4B = pwmDuty;}
     766:	90 93 ab 00 	sts	0x00AB, r25
     76a:	80 93 aa 00 	sts	0x00AA, r24
     76e:	08 95       	ret

00000770 <PWM_timer4_Set_H5>:
void PWM_timer4_Set_H5(u16 pwmDuty)
	{OCR4C = pwmDuty;}
     770:	90 93 ad 00 	sts	0x00AD, r25
     774:	80 93 ac 00 	sts	0x00AC, r24
     778:	08 95       	ret

0000077a <configure_ports>:
	//cbi(DDRG, PG5);  //set G5 as input pin

	//ANALOG PORTS
	//useful for sensors, SharpIR, photoresistors, etc.
	//analog ports can be configured as digital ports if desired
	DDRF = 0b00000000;  //configure all F ports for input				0x00
     77a:	10 ba       	out	0x10, r1	; 16
	PORTF = 0b00000000; //make sure pull-up resistors are turned off	0x00
     77c:	11 ba       	out	0x11, r1	; 17
	DDRK = 0b00000000;  //configure all K ports for input				0x00
     77e:	10 92 07 01 	sts	0x0107, r1
	PORTK = 0b00000000; //make sure pull-up resistors are turned off	0x00
     782:	10 92 08 01 	sts	0x0108, r1

	//DIGITAL PORTS
	//useful for servos, PWM, LED's, UART, interrupts, timers
	DDRA = 0b11111111;  //configure ports for output
     786:	9f ef       	ldi	r25, 0xFF	; 255
     788:	91 b9       	out	0x01, r25	; 1
	//       |||\_______4: 
	//       ||\________5: 
	//       |\_________6: 
	//       \__________7: 
	//PORTB reserved for programmer (use programmer pins if you know what you are doing)
	DDRB = _BV (PB6);	//PB6 is LED, hold low to turn it on
     78a:	80 e4       	ldi	r24, 0x40	; 64
     78c:	84 b9       	out	0x04, r24	; 4
	DDRC = 0b11111111;  //configure ports for output
     78e:	97 b9       	out	0x07, r25	; 7
	//       ||||\______3: 
	//       |||\_______4: 
	//       ||\________5: 
	//       |\_________6: 
	//       \__________7: 	
	sbi(PORTD, PD0); // SCL pull-up
     790:	58 9a       	sbi	0x0b, 0	; 11
	sbi(PORTD, PD1); // SDA pull-up
     792:	59 9a       	sbi	0x0b, 1	; 11
	DDRD = 0b11110011;  //configure ports for output
     794:	83 ef       	ldi	r24, 0xF3	; 243
     796:	8a b9       	out	0x0a, r24	; 10
	//       ||||\______3: serial TXD1, output -> 1
	//       |||\_______4: 
	//       ||\________5: 
	//       |\_________6: 
	//       \__________7: timer0
	DDRE = 0b11111110;  //configure ports for output
     798:	8e ef       	ldi	r24, 0xFE	; 254
     79a:	8d b9       	out	0x0d, r24	; 13
	//       |||\_______4: 
	//       ||\________5: 
	//       |\_________6: 
	//       \__________7: 
	//cbi(PORTG, PG5);  // disable pull-up resistor for Axon v1e and earlier
	sbi(PORTG, PG5);  // enable pull-up resistor for v1f and later
     79c:	a5 9a       	sbi	0x14, 5	; 20
	cbi(DDRG, PG5);	//PG5 is for the button, make a digital input
     79e:	9d 98       	cbi	0x13, 5	; 19
	//note that button actions are inverted between both versions!!!
	DDRH = 0b11111110;  //configure ports for output
     7a0:	80 93 01 01 	sts	0x0101, r24
	//       ||||\______3: 
	//       |||\_______4: 
	//       ||\________5: 
	//       |\_________6: 
	//       \__________7: 
	DDRJ = 0b11111110;  //configure ports for output
     7a4:	80 93 04 01 	sts	0x0104, r24
	//       |||\_______4: 
	//       ||\________5: 
	//       |\_________6: 
	//       \__________7: 
	//PORTL has no headers
	};
     7a8:	08 95       	ret

000007aa <delay_cycles>:
void delay_cycles(unsigned long int cycles)
	{
	cycles=cycles;//doubled frequency but too lazy to change times
	while(cycles > 0)
		cycles--;
	}
     7aa:	08 95       	ret

000007ac <LED_off>:


//***************STATUS LED**************
//tank test
void LED_off(void)
	{PORT_ON(PORTB,6);}
     7ac:	2e 9a       	sbi	0x05, 6	; 5
     7ae:	08 95       	ret

000007b0 <LED_on>:
void LED_on(void)
	{PORT_OFF(PORTB,6);}
     7b0:	2e 98       	cbi	0x05, 6	; 5
     7b2:	08 95       	ret

000007b4 <button_pressed>:


//*****************BUTTON****************
int button_pressed(void)
	{
	return (bit_is_clear(PING, 5));
     7b4:	22 b3       	in	r18, 0x12	; 18
     7b6:	30 e0       	ldi	r19, 0x00	; 0
     7b8:	85 e0       	ldi	r24, 0x05	; 5
     7ba:	36 95       	lsr	r19
     7bc:	27 95       	ror	r18
     7be:	8a 95       	dec	r24
     7c0:	e1 f7       	brne	.-8      	; 0x7ba <button_pressed+0x6>
     7c2:	20 95       	com	r18
     7c4:	30 95       	com	r19
     7c6:	21 70       	andi	r18, 0x01	; 1
     7c8:	30 70       	andi	r19, 0x00	; 0
	//return ((PING) & (1<<PG5));//old version, went high when button pushed
	}
     7ca:	c9 01       	movw	r24, r18
     7cc:	08 95       	ret

000007ce <cos_SoR>:
signed int angtable[73]={100,100,98,97,94,91,87,82,77,71,64,57,50,42,34,26,17,9,0,-9,-17,-26,-34,-42,-50,-57,-64,-71,-77,-82,-87,-91,-94,-97,-98,-100,
						 -100,-100,-98,-97,-94,-91,-87,-82,-77,-71,-64,-57,-50,-42,-34,-26,-17,-9,0,9,17,26,34,42,50,57,64,71,77,82,87,91,94,97,98,100,100};

signed int cos_SoR(long signed int degrees)//returns cos*100
	{
	if (degrees >= 0)//positive angles
     7ce:	97 fd       	sbrc	r25, 7
     7d0:	10 c0       	rjmp	.+32     	; 0x7f2 <cos_SoR+0x24>
		return angtable[degrees/5];
     7d2:	25 e0       	ldi	r18, 0x05	; 5
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	0e 94 3a 23 	call	0x4674	; 0x4674 <__divmodsi4>
     7de:	da 01       	movw	r26, r20
     7e0:	c9 01       	movw	r24, r18
     7e2:	88 0f       	add	r24, r24
     7e4:	99 1f       	adc	r25, r25
     7e6:	80 5c       	subi	r24, 0xC0	; 192
     7e8:	9d 4f       	sbci	r25, 0xFD	; 253
     7ea:	fc 01       	movw	r30, r24
     7ec:	20 81       	ld	r18, Z
     7ee:	31 81       	ldd	r19, Z+1	; 0x01
     7f0:	17 c0       	rjmp	.+46     	; 0x820 <cos_SoR+0x52>
	else
		return -angtable[72-(-degrees)/5];
     7f2:	25 e0       	ldi	r18, 0x05	; 5
     7f4:	30 e0       	ldi	r19, 0x00	; 0
     7f6:	40 e0       	ldi	r20, 0x00	; 0
     7f8:	50 e0       	ldi	r21, 0x00	; 0
     7fa:	0e 94 3a 23 	call	0x4674	; 0x4674 <__divmodsi4>
     7fe:	da 01       	movw	r26, r20
     800:	c9 01       	movw	r24, r18
     802:	88 5b       	subi	r24, 0xB8	; 184
     804:	9f 4f       	sbci	r25, 0xFF	; 255
     806:	af 4f       	sbci	r26, 0xFF	; 255
     808:	bf 4f       	sbci	r27, 0xFF	; 255
     80a:	88 0f       	add	r24, r24
     80c:	99 1f       	adc	r25, r25
     80e:	80 5c       	subi	r24, 0xC0	; 192
     810:	9d 4f       	sbci	r25, 0xFD	; 253
     812:	fc 01       	movw	r30, r24
     814:	80 81       	ld	r24, Z
     816:	91 81       	ldd	r25, Z+1	; 0x01
     818:	22 27       	eor	r18, r18
     81a:	33 27       	eor	r19, r19
     81c:	28 1b       	sub	r18, r24
     81e:	39 0b       	sbc	r19, r25
	}
     820:	c9 01       	movw	r24, r18
     822:	08 95       	ret

00000824 <sin_SoR>:

signed int sin_SoR(long signed int degrees)//returns sin*100
	{
	degrees=degrees - 90;//phase shift 90 degrees
     824:	6a 55       	subi	r22, 0x5A	; 90
     826:	70 40       	sbci	r23, 0x00	; 0
     828:	80 40       	sbci	r24, 0x00	; 0
     82a:	90 40       	sbci	r25, 0x00	; 0

	if (degrees >= 0)//positive angles
     82c:	97 fd       	sbrc	r25, 7
     82e:	10 c0       	rjmp	.+32     	; 0x850 <sin_SoR+0x2c>
		return angtable[degrees/5];
     830:	25 e0       	ldi	r18, 0x05	; 5
     832:	30 e0       	ldi	r19, 0x00	; 0
     834:	40 e0       	ldi	r20, 0x00	; 0
     836:	50 e0       	ldi	r21, 0x00	; 0
     838:	0e 94 3a 23 	call	0x4674	; 0x4674 <__divmodsi4>
     83c:	da 01       	movw	r26, r20
     83e:	c9 01       	movw	r24, r18
     840:	88 0f       	add	r24, r24
     842:	99 1f       	adc	r25, r25
     844:	80 5c       	subi	r24, 0xC0	; 192
     846:	9d 4f       	sbci	r25, 0xFD	; 253
     848:	fc 01       	movw	r30, r24
     84a:	20 81       	ld	r18, Z
     84c:	31 81       	ldd	r19, Z+1	; 0x01
     84e:	17 c0       	rjmp	.+46     	; 0x87e <sin_SoR+0x5a>
	else
		return -angtable[72-(-degrees)/5];
     850:	25 e0       	ldi	r18, 0x05	; 5
     852:	30 e0       	ldi	r19, 0x00	; 0
     854:	40 e0       	ldi	r20, 0x00	; 0
     856:	50 e0       	ldi	r21, 0x00	; 0
     858:	0e 94 3a 23 	call	0x4674	; 0x4674 <__divmodsi4>
     85c:	da 01       	movw	r26, r20
     85e:	c9 01       	movw	r24, r18
     860:	88 5b       	subi	r24, 0xB8	; 184
     862:	9f 4f       	sbci	r25, 0xFF	; 255
     864:	af 4f       	sbci	r26, 0xFF	; 255
     866:	bf 4f       	sbci	r27, 0xFF	; 255
     868:	88 0f       	add	r24, r24
     86a:	99 1f       	adc	r25, r25
     86c:	80 5c       	subi	r24, 0xC0	; 192
     86e:	9d 4f       	sbci	r25, 0xFD	; 253
     870:	fc 01       	movw	r30, r24
     872:	80 81       	ld	r24, Z
     874:	91 81       	ldd	r25, Z+1	; 0x01
     876:	22 27       	eor	r18, r18
     878:	33 27       	eor	r19, r19
     87a:	28 1b       	sub	r18, r24
     87c:	39 0b       	sbc	r19, r25
	}
     87e:	c9 01       	movw	r24, r18
     880:	08 95       	ret

00000882 <tan_SoR>:

signed int tan_SoR(long signed int degrees)//returns tan * 10
	{
     882:	cf 92       	push	r12
     884:	df 92       	push	r13
     886:	ef 92       	push	r14
     888:	ff 92       	push	r15
     88a:	0f 93       	push	r16
     88c:	1f 93       	push	r17
     88e:	6b 01       	movw	r12, r22
     890:	7c 01       	movw	r14, r24
	//tan(x) = sin(x)/cos(x)
	if (degrees == 90 || degrees == -90 || degrees == 270 || degrees == -270)//blows up
     892:	8a e5       	ldi	r24, 0x5A	; 90
     894:	c8 16       	cp	r12, r24
     896:	d1 04       	cpc	r13, r1
     898:	e1 04       	cpc	r14, r1
     89a:	f1 04       	cpc	r15, r1
     89c:	a1 f1       	breq	.+104    	; 0x906 <tan_SoR+0x84>
     89e:	86 ea       	ldi	r24, 0xA6	; 166
     8a0:	c8 16       	cp	r12, r24
     8a2:	8f ef       	ldi	r24, 0xFF	; 255
     8a4:	d8 06       	cpc	r13, r24
     8a6:	8f ef       	ldi	r24, 0xFF	; 255
     8a8:	e8 06       	cpc	r14, r24
     8aa:	8f ef       	ldi	r24, 0xFF	; 255
     8ac:	f8 06       	cpc	r15, r24
     8ae:	59 f1       	breq	.+86     	; 0x906 <tan_SoR+0x84>
     8b0:	8e e0       	ldi	r24, 0x0E	; 14
     8b2:	c8 16       	cp	r12, r24
     8b4:	81 e0       	ldi	r24, 0x01	; 1
     8b6:	d8 06       	cpc	r13, r24
     8b8:	80 e0       	ldi	r24, 0x00	; 0
     8ba:	e8 06       	cpc	r14, r24
     8bc:	80 e0       	ldi	r24, 0x00	; 0
     8be:	f8 06       	cpc	r15, r24
     8c0:	11 f1       	breq	.+68     	; 0x906 <tan_SoR+0x84>
     8c2:	82 ef       	ldi	r24, 0xF2	; 242
     8c4:	c8 16       	cp	r12, r24
     8c6:	8e ef       	ldi	r24, 0xFE	; 254
     8c8:	d8 06       	cpc	r13, r24
     8ca:	8f ef       	ldi	r24, 0xFF	; 255
     8cc:	e8 06       	cpc	r14, r24
     8ce:	8f ef       	ldi	r24, 0xFF	; 255
     8d0:	f8 06       	cpc	r15, r24
     8d2:	c9 f0       	breq	.+50     	; 0x906 <tan_SoR+0x84>
		return 0;//what else should I return?!?!?
	return sin_SoR(degrees)/cos_SoR(degrees)*10;
     8d4:	c7 01       	movw	r24, r14
     8d6:	b6 01       	movw	r22, r12
     8d8:	0e 94 12 04 	call	0x824	; 0x824 <sin_SoR>
     8dc:	8c 01       	movw	r16, r24
     8de:	c7 01       	movw	r24, r14
     8e0:	b6 01       	movw	r22, r12
     8e2:	0e 94 e7 03 	call	0x7ce	; 0x7ce <cos_SoR>
     8e6:	bc 01       	movw	r22, r24
     8e8:	c8 01       	movw	r24, r16
     8ea:	0e 94 05 23 	call	0x460a	; 0x460a <__divmodhi4>
     8ee:	cb 01       	movw	r24, r22
     8f0:	9b 01       	movw	r18, r22
     8f2:	73 e0       	ldi	r23, 0x03	; 3
     8f4:	22 0f       	add	r18, r18
     8f6:	33 1f       	adc	r19, r19
     8f8:	7a 95       	dec	r23
     8fa:	e1 f7       	brne	.-8      	; 0x8f4 <tan_SoR+0x72>
     8fc:	88 0f       	add	r24, r24
     8fe:	99 1f       	adc	r25, r25
     900:	28 0f       	add	r18, r24
     902:	39 1f       	adc	r19, r25
     904:	02 c0       	rjmp	.+4      	; 0x90a <tan_SoR+0x88>
     906:	20 e0       	ldi	r18, 0x00	; 0
     908:	30 e0       	ldi	r19, 0x00	; 0
	}
     90a:	c9 01       	movw	r24, r18
     90c:	1f 91       	pop	r17
     90e:	0f 91       	pop	r16
     910:	ff 90       	pop	r15
     912:	ef 90       	pop	r14
     914:	df 90       	pop	r13
     916:	cf 90       	pop	r12
     918:	08 95       	ret

0000091a <lbRcv>:
//-----------------------------**&&**


void lbRcv(unsigned char c){
		
}
     91a:	08 95       	ret

0000091c <send_frame>:

/*************************************************/



void send_frame(float velocity, float omega){
     91c:	2f 92       	push	r2
     91e:	3f 92       	push	r3
     920:	4f 92       	push	r4
     922:	5f 92       	push	r5
     924:	6f 92       	push	r6
     926:	7f 92       	push	r7
     928:	8f 92       	push	r8
     92a:	9f 92       	push	r9
     92c:	af 92       	push	r10
     92e:	bf 92       	push	r11
     930:	cf 92       	push	r12
     932:	df 92       	push	r13
     934:	ef 92       	push	r14
     936:	ff 92       	push	r15
     938:	0f 93       	push	r16
     93a:	1f 93       	push	r17
     93c:	06 2f       	mov	r16, r22
     93e:	f7 2e       	mov	r15, r23
     940:	e8 2e       	mov	r14, r24
     942:	d9 2e       	mov	r13, r25
     944:	c2 2e       	mov	r12, r18
     946:	b3 2e       	mov	r11, r19
     948:	a4 2e       	mov	r10, r20
     94a:	95 2e       	mov	r9, r21
//send data frame
	
	// Break the floats into 4 bytes
	union u_vel fltuint8_velocity;
	union u_ome fltuint8_omega;
	fltuint8_velocity.f_vel = velocity;
     94c:	17 2f       	mov	r17, r23
	fltuint8_omega.f_ome = omega;
     94e:	36 01       	movw	r6, r12
     950:	25 01       	movw	r4, r10
		
	// Send header
	uart0SendByte(0xFA);
     952:	8a ef       	ldi	r24, 0xFA	; 250
     954:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <uart0SendByte>
	//rprintfu08(0xFA);

	// Send linear velocity
	uart0SendByte(fltuint8_velocity.arr_vel[0]);
     958:	80 2f       	mov	r24, r16
     95a:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <uart0SendByte>
	uart0SendByte(fltuint8_velocity.arr_vel[1]);
     95e:	8f 2d       	mov	r24, r15
     960:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <uart0SendByte>
	uart0SendByte(fltuint8_velocity.arr_vel[2]);
     964:	8e 2d       	mov	r24, r14
     966:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <uart0SendByte>
	uart0SendByte(fltuint8_velocity.arr_vel[3]);
     96a:	8d 2d       	mov	r24, r13
     96c:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <uart0SendByte>
	//rprintfu08(fltuint8_velocity.arr_vel[1]);
	//rprintfu08(fltuint8_velocity.arr_vel[2]);
	//rprintfu08(fltuint8_velocity.arr_vel[3]);

	// Send angular velocity
	uart0SendByte(fltuint8_omega.arr_ome[0]);
     970:	8c 2d       	mov	r24, r12
     972:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <uart0SendByte>
	uart0SendByte(fltuint8_omega.arr_ome[1]);
     976:	8b 2d       	mov	r24, r11
     978:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <uart0SendByte>
	uart0SendByte(fltuint8_omega.arr_ome[2]);
     97c:	8a 2d       	mov	r24, r10
     97e:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <uart0SendByte>
	uart0SendByte(fltuint8_omega.arr_ome[3]);
     982:	89 2d       	mov	r24, r9
     984:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <uart0SendByte>
	// Send checksum
	uint8_t chk = fltuint8_velocity.arr_vel[0] + fltuint8_velocity.arr_vel[1] + fltuint8_velocity.arr_vel[2]
	+ fltuint8_velocity.arr_vel[3] + fltuint8_omega.arr_ome[0] + fltuint8_omega.arr_ome[1] 
	+ fltuint8_omega.arr_ome[2] + fltuint8_omega.arr_ome[3];

	uart0SendByte(chk);
     988:	10 0f       	add	r17, r16
     98a:	1e 0d       	add	r17, r14
     98c:	17 0d       	add	r17, r7
     98e:	16 0d       	add	r17, r6
     990:	15 0d       	add	r17, r5
     992:	14 0d       	add	r17, r4
     994:	81 2f       	mov	r24, r17
     996:	89 0d       	add	r24, r9
     998:	0e 94 7c 11 	call	0x22f8	; 0x22f8 <uart0SendByte>
	//rprintfu08(chk);
}
     99c:	1f 91       	pop	r17
     99e:	0f 91       	pop	r16
     9a0:	ff 90       	pop	r15
     9a2:	ef 90       	pop	r14
     9a4:	df 90       	pop	r13
     9a6:	cf 90       	pop	r12
     9a8:	bf 90       	pop	r11
     9aa:	af 90       	pop	r10
     9ac:	9f 90       	pop	r9
     9ae:	8f 90       	pop	r8
     9b0:	7f 90       	pop	r7
     9b2:	6f 90       	pop	r6
     9b4:	5f 90       	pop	r5
     9b6:	4f 90       	pop	r4
     9b8:	3f 90       	pop	r3
     9ba:	2f 90       	pop	r2
     9bc:	08 95       	ret

000009be <right_wall>:

void right_wall(uint16_t range[]){
     9be:	2f 92       	push	r2
     9c0:	3f 92       	push	r3
     9c2:	4f 92       	push	r4
     9c4:	5f 92       	push	r5
     9c6:	6f 92       	push	r6
     9c8:	7f 92       	push	r7
     9ca:	8f 92       	push	r8
     9cc:	9f 92       	push	r9
     9ce:	af 92       	push	r10
     9d0:	bf 92       	push	r11
     9d2:	cf 92       	push	r12
     9d4:	df 92       	push	r13
     9d6:	ef 92       	push	r14
     9d8:	ff 92       	push	r15
     9da:	0f 93       	push	r16
     9dc:	1f 93       	push	r17
     9de:	df 93       	push	r29
     9e0:	cf 93       	push	r28
     9e2:	00 d0       	rcall	.+0      	; 0x9e4 <right_wall+0x26>
     9e4:	00 d0       	rcall	.+0      	; 0x9e6 <right_wall+0x28>
     9e6:	cd b7       	in	r28, 0x3d	; 61
     9e8:	de b7       	in	r29, 0x3e	; 62
     9ea:	5c 01       	movw	r10, r24
     9ec:	ac ec       	ldi	r26, 0xCC	; 204
     9ee:	8a 2e       	mov	r8, r26
     9f0:	91 2c       	mov	r9, r1
     9f2:	88 0e       	add	r8, r24
     9f4:	99 1e       	adc	r9, r25
     9f6:	cc 24       	eor	r12, r12
     9f8:	0f 2e       	mov	r0, r31
     9fa:	f0 e0       	ldi	r31, 0x00	; 0
     9fc:	ef 2e       	mov	r14, r31
     9fe:	f0 e0       	ldi	r31, 0x00	; 0
     a00:	ff 2e       	mov	r15, r31
     a02:	f0 e0       	ldi	r31, 0x00	; 0
     a04:	0f 2f       	mov	r16, r31
     a06:	f0 e0       	ldi	r31, 0x00	; 0
     a08:	1f 2f       	mov	r17, r31
     a0a:	f0 2d       	mov	r31, r0
     a0c:	dd 24       	eor	r13, r13
		uint8_t f_ndx = 358 + r_ndx;
		// Accomodate wrap around
		if(f_ndx > 359){
			f_ndx -= 360;
		}
		if(range[f_ndx] > MIN_RANGE){
     a0e:	f4 01       	movw	r30, r8
     a10:	60 81       	ld	r22, Z
     a12:	71 81       	ldd	r23, Z+1	; 0x01
     a14:	67 39       	cpi	r22, 0x97	; 151
     a16:	71 05       	cpc	r23, r1
     a18:	68 f0       	brcs	.+26     	; 0xa34 <right_wall+0x76>
			f_rng_avg += (float)range[f_ndx];
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	90 e0       	ldi	r25, 0x00	; 0
     a1e:	0e 94 c0 1f 	call	0x3f80	; 0x3f80 <__floatunsisf>
     a22:	9b 01       	movw	r18, r22
     a24:	ac 01       	movw	r20, r24
     a26:	c8 01       	movw	r24, r16
     a28:	b7 01       	movw	r22, r14
     a2a:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__addsf3>
     a2e:	7b 01       	movw	r14, r22
     a30:	8c 01       	movw	r16, r24
			f_cntr++;
     a32:	c3 94       	inc	r12
	uint8_t r_cntr = 0;
	float f_rng_avg = 0;
	float r_rng_avg = 0;
	const MIN_RANGE = 150; // mm
	// Calculate the average of the front 5 valid beams
	for(uint8_t r_ndx = 0; r_ndx < 5; r_ndx++){
     a34:	d3 94       	inc	r13
     a36:	82 e0       	ldi	r24, 0x02	; 2
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	88 0e       	add	r8, r24
     a3c:	99 1e       	adc	r9, r25
     a3e:	95 e0       	ldi	r25, 0x05	; 5
     a40:	d9 16       	cp	r13, r25
     a42:	29 f7       	brne	.-54     	; 0xa0e <right_wall+0x50>
		if(range[f_ndx] > MIN_RANGE){
			f_rng_avg += (float)range[f_ndx];
			f_cntr++;
		}
	}
	if(f_cntr != 0){
     a44:	cc 20       	and	r12, r12
     a46:	71 f0       	breq	.+28     	; 0xa64 <right_wall+0xa6>
		f_rng_avg = f_rng_avg/(float)f_cntr;
     a48:	6c 2d       	mov	r22, r12
     a4a:	70 e0       	ldi	r23, 0x00	; 0
     a4c:	80 e0       	ldi	r24, 0x00	; 0
     a4e:	90 e0       	ldi	r25, 0x00	; 0
     a50:	0e 94 c0 1f 	call	0x3f80	; 0x3f80 <__floatunsisf>
     a54:	9b 01       	movw	r18, r22
     a56:	ac 01       	movw	r20, r24
     a58:	c8 01       	movw	r24, r16
     a5a:	b7 01       	movw	r22, r14
     a5c:	0e 94 2c 1f 	call	0x3e58	; 0x3e58 <__divsf3>
     a60:	7b 01       	movw	r14, r22
     a62:	8c 01       	movw	r16, r24
	}
//	rprintf("Front Range: ");
//	rprintfFloat(5, f_rng_avg);
//	rprintfCRLF();
	// Produce a linear velocity using sigmoid
	lin_v = 30*pow(2.0,(f_rng_avg/100)-5)/(pow(2.0,(f_rng_avg/100)-5) + 4.0);
     a64:	c8 01       	movw	r24, r16
     a66:	b7 01       	movw	r22, r14
     a68:	20 e0       	ldi	r18, 0x00	; 0
     a6a:	30 e0       	ldi	r19, 0x00	; 0
     a6c:	48 ec       	ldi	r20, 0xC8	; 200
     a6e:	52 e4       	ldi	r21, 0x42	; 66
     a70:	0e 94 2c 1f 	call	0x3e58	; 0x3e58 <__divsf3>
     a74:	20 e0       	ldi	r18, 0x00	; 0
     a76:	30 e0       	ldi	r19, 0x00	; 0
     a78:	40 ea       	ldi	r20, 0xA0	; 160
     a7a:	50 e4       	ldi	r21, 0x40	; 64
     a7c:	0e 94 5e 1e 	call	0x3cbc	; 0x3cbc <__subsf3>
     a80:	9b 01       	movw	r18, r22
     a82:	ac 01       	movw	r20, r24
     a84:	60 e0       	ldi	r22, 0x00	; 0
     a86:	70 e0       	ldi	r23, 0x00	; 0
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	90 e4       	ldi	r25, 0x40	; 64
     a8c:	0e 94 8c 21 	call	0x4318	; 0x4318 <pow>
     a90:	ac 01       	movw	r20, r24
     a92:	cb 01       	movw	r24, r22
     a94:	da 01       	movw	r26, r20
     a96:	89 83       	std	Y+1, r24	; 0x01
     a98:	9a 83       	std	Y+2, r25	; 0x02
     a9a:	ab 83       	std	Y+3, r26	; 0x03
     a9c:	bc 83       	std	Y+4, r27	; 0x04
     a9e:	f0 e7       	ldi	r31, 0x70	; 112
     aa0:	cf 2e       	mov	r12, r31
     aa2:	f2 e0       	ldi	r31, 0x02	; 2
     aa4:	df 2e       	mov	r13, r31
     aa6:	ca 0c       	add	r12, r10
     aa8:	db 1c       	adc	r13, r11
     aaa:	aa 24       	eor	r10, r10
     aac:	0f 2e       	mov	r0, r31
     aae:	f0 e0       	ldi	r31, 0x00	; 0
     ab0:	ef 2e       	mov	r14, r31
     ab2:	f0 e0       	ldi	r31, 0x00	; 0
     ab4:	ff 2e       	mov	r15, r31
     ab6:	f0 e0       	ldi	r31, 0x00	; 0
     ab8:	0f 2f       	mov	r16, r31
     aba:	f0 e0       	ldi	r31, 0x00	; 0
     abc:	1f 2f       	mov	r17, r31
     abe:	f0 2d       	mov	r31, r0
     ac0:	e8 e3       	ldi	r30, 0x38	; 56
     ac2:	8e 2e       	mov	r8, r30
     ac4:	e1 e0       	ldi	r30, 0x01	; 1
     ac6:	9e 2e       	mov	r9, r30

	// Calculate the average of the 5 right beams about -45 degrees
	for(uint16_t r_ndx = 312; r_ndx < 317; r_ndx++){
		
		if(range[r_ndx] > MIN_RANGE){
     ac8:	f6 01       	movw	r30, r12
     aca:	60 81       	ld	r22, Z
     acc:	71 81       	ldd	r23, Z+1	; 0x01
     ace:	67 39       	cpi	r22, 0x97	; 151
     ad0:	71 05       	cpc	r23, r1
     ad2:	68 f0       	brcs	.+26     	; 0xaee <right_wall+0x130>
			r_rng_avg += (float)range[r_ndx];
     ad4:	80 e0       	ldi	r24, 0x00	; 0
     ad6:	90 e0       	ldi	r25, 0x00	; 0
     ad8:	0e 94 c0 1f 	call	0x3f80	; 0x3f80 <__floatunsisf>
     adc:	9b 01       	movw	r18, r22
     ade:	ac 01       	movw	r20, r24
     ae0:	c8 01       	movw	r24, r16
     ae2:	b7 01       	movw	r22, r14
     ae4:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__addsf3>
     ae8:	7b 01       	movw	r14, r22
     aea:	8c 01       	movw	r16, r24
			r_cntr++;
     aec:	a3 94       	inc	r10
//	rprintfCRLF();
	// Produce a linear velocity using sigmoid
	lin_v = 30*pow(2.0,(f_rng_avg/100)-5)/(pow(2.0,(f_rng_avg/100)-5) + 4.0);

	// Calculate the average of the 5 right beams about -45 degrees
	for(uint16_t r_ndx = 312; r_ndx < 317; r_ndx++){
     aee:	08 94       	sec
     af0:	81 1c       	adc	r8, r1
     af2:	91 1c       	adc	r9, r1
     af4:	82 e0       	ldi	r24, 0x02	; 2
     af6:	90 e0       	ldi	r25, 0x00	; 0
     af8:	c8 0e       	add	r12, r24
     afa:	d9 1e       	adc	r13, r25
     afc:	9d e3       	ldi	r25, 0x3D	; 61
     afe:	89 16       	cp	r8, r25
     b00:	91 e0       	ldi	r25, 0x01	; 1
     b02:	99 06       	cpc	r9, r25
     b04:	09 f7       	brne	.-62     	; 0xac8 <right_wall+0x10a>
		if(range[r_ndx] > MIN_RANGE){
			r_rng_avg += (float)range[r_ndx];
			r_cntr++;
		}
	}
	if(r_cntr != 0){
     b06:	aa 20       	and	r10, r10
     b08:	71 f0       	breq	.+28     	; 0xb26 <right_wall+0x168>
		r_rng_avg = r_rng_avg/(float)r_cntr;
     b0a:	6a 2d       	mov	r22, r10
     b0c:	70 e0       	ldi	r23, 0x00	; 0
     b0e:	80 e0       	ldi	r24, 0x00	; 0
     b10:	90 e0       	ldi	r25, 0x00	; 0
     b12:	0e 94 c0 1f 	call	0x3f80	; 0x3f80 <__floatunsisf>
     b16:	9b 01       	movw	r18, r22
     b18:	ac 01       	movw	r20, r24
     b1a:	c8 01       	movw	r24, r16
     b1c:	b7 01       	movw	r22, r14
     b1e:	0e 94 2c 1f 	call	0x3e58	; 0x3e58 <__divsf3>
     b22:	7b 01       	movw	r14, r22
     b24:	8c 01       	movw	r16, r24
	}
//	rprintf("Right Range: ");
//	rprintfFloat(5, r_rng_avg);
//	rprintfCRLF();

	ang_v = -0.3*(r_rng_avg-230)/sqrt(1 + square(r_rng_avg-230));
     b26:	c8 01       	movw	r24, r16
     b28:	b7 01       	movw	r22, r14
     b2a:	20 e0       	ldi	r18, 0x00	; 0
     b2c:	30 e0       	ldi	r19, 0x00	; 0
     b2e:	46 e6       	ldi	r20, 0x66	; 102
     b30:	53 e4       	ldi	r21, 0x43	; 67
     b32:	0e 94 5e 1e 	call	0x3cbc	; 0x3cbc <__subsf3>
     b36:	3b 01       	movw	r6, r22
     b38:	4c 01       	movw	r8, r24
     b3a:	0e 94 2c 22 	call	0x4458	; 0x4458 <square>
     b3e:	20 e0       	ldi	r18, 0x00	; 0
     b40:	30 e0       	ldi	r19, 0x00	; 0
     b42:	40 e8       	ldi	r20, 0x80	; 128
     b44:	5f e3       	ldi	r21, 0x3F	; 63
     b46:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__addsf3>
     b4a:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <sqrt>
     b4e:	1b 01       	movw	r2, r22
     b50:	2c 01       	movw	r4, r24

	send_frame(100*lin_v,100*ang_v);
     b52:	69 81       	ldd	r22, Y+1	; 0x01
     b54:	7a 81       	ldd	r23, Y+2	; 0x02
     b56:	8b 81       	ldd	r24, Y+3	; 0x03
     b58:	9c 81       	ldd	r25, Y+4	; 0x04
     b5a:	20 e0       	ldi	r18, 0x00	; 0
     b5c:	30 e0       	ldi	r19, 0x00	; 0
     b5e:	40 ef       	ldi	r20, 0xF0	; 240
     b60:	51 e4       	ldi	r21, 0x41	; 65
     b62:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
     b66:	7b 01       	movw	r14, r22
     b68:	8c 01       	movw	r16, r24
     b6a:	69 81       	ldd	r22, Y+1	; 0x01
     b6c:	7a 81       	ldd	r23, Y+2	; 0x02
     b6e:	8b 81       	ldd	r24, Y+3	; 0x03
     b70:	9c 81       	ldd	r25, Y+4	; 0x04
     b72:	20 e0       	ldi	r18, 0x00	; 0
     b74:	30 e0       	ldi	r19, 0x00	; 0
     b76:	40 e8       	ldi	r20, 0x80	; 128
     b78:	50 e4       	ldi	r21, 0x40	; 64
     b7a:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__addsf3>
     b7e:	9b 01       	movw	r18, r22
     b80:	ac 01       	movw	r20, r24
     b82:	c8 01       	movw	r24, r16
     b84:	b7 01       	movw	r22, r14
     b86:	0e 94 2c 1f 	call	0x3e58	; 0x3e58 <__divsf3>
     b8a:	20 e0       	ldi	r18, 0x00	; 0
     b8c:	30 e0       	ldi	r19, 0x00	; 0
     b8e:	48 ec       	ldi	r20, 0xC8	; 200
     b90:	52 e4       	ldi	r21, 0x42	; 66
     b92:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
     b96:	5b 01       	movw	r10, r22
     b98:	6c 01       	movw	r12, r24
     b9a:	c4 01       	movw	r24, r8
     b9c:	b3 01       	movw	r22, r6
     b9e:	2a e9       	ldi	r18, 0x9A	; 154
     ba0:	39 e9       	ldi	r19, 0x99	; 153
     ba2:	49 e9       	ldi	r20, 0x99	; 153
     ba4:	5e eb       	ldi	r21, 0xBE	; 190
     ba6:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
     baa:	a2 01       	movw	r20, r4
     bac:	91 01       	movw	r18, r2
     bae:	0e 94 2c 1f 	call	0x3e58	; 0x3e58 <__divsf3>
     bb2:	20 e0       	ldi	r18, 0x00	; 0
     bb4:	30 e0       	ldi	r19, 0x00	; 0
     bb6:	48 ec       	ldi	r20, 0xC8	; 200
     bb8:	52 e4       	ldi	r21, 0x42	; 66
     bba:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
     bbe:	7b 01       	movw	r14, r22
     bc0:	8c 01       	movw	r16, r24
     bc2:	b5 01       	movw	r22, r10
     bc4:	c6 01       	movw	r24, r12
     bc6:	97 01       	movw	r18, r14
     bc8:	a8 01       	movw	r20, r16
     bca:	0e 94 8e 04 	call	0x91c	; 0x91c <send_frame>
	rprintf("400, ");
     bce:	00 d0       	rcall	.+0      	; 0xbd0 <right_wall+0x212>
     bd0:	0f 92       	push	r0
     bd2:	99 24       	eor	r9, r9
     bd4:	93 94       	inc	r9
     bd6:	ed b7       	in	r30, 0x3d	; 61
     bd8:	fe b7       	in	r31, 0x3e	; 62
     bda:	91 82       	std	Z+1, r9	; 0x01
     bdc:	8a ec       	ldi	r24, 0xCA	; 202
     bde:	91 e0       	ldi	r25, 0x01	; 1
     be0:	93 83       	std	Z+3, r25	; 0x03
     be2:	82 83       	std	Z+2, r24	; 0x02
     be4:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <rprintf1RamRom>
	rprintfFloat(5,100*ang_v);
     be8:	0f 90       	pop	r0
     bea:	0f 90       	pop	r0
     bec:	0f 90       	pop	r0
     bee:	85 e0       	ldi	r24, 0x05	; 5
     bf0:	4e 2d       	mov	r20, r14
     bf2:	5f 2d       	mov	r21, r15
     bf4:	60 2f       	mov	r22, r16
     bf6:	71 2f       	mov	r23, r17
     bf8:	0e 94 1d 17 	call	0x2e3a	; 0x2e3a <rprintfFloat>
	rprintfCRLF();
     bfc:	0e 94 26 16 	call	0x2c4c	; 0x2c4c <rprintfCRLF>
	rprintf("500, ");
     c00:	00 d0       	rcall	.+0      	; 0xc02 <right_wall+0x244>
     c02:	0f 92       	push	r0
     c04:	ed b7       	in	r30, 0x3d	; 61
     c06:	fe b7       	in	r31, 0x3e	; 62
     c08:	91 82       	std	Z+1, r9	; 0x01
     c0a:	84 ec       	ldi	r24, 0xC4	; 196
     c0c:	91 e0       	ldi	r25, 0x01	; 1
     c0e:	93 83       	std	Z+3, r25	; 0x03
     c10:	82 83       	std	Z+2, r24	; 0x02
     c12:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <rprintf1RamRom>
	rprintfFloat(5,100*lin_v);
     c16:	0f 90       	pop	r0
     c18:	0f 90       	pop	r0
     c1a:	0f 90       	pop	r0
     c1c:	85 e0       	ldi	r24, 0x05	; 5
     c1e:	4a 2d       	mov	r20, r10
     c20:	5b 2d       	mov	r21, r11
     c22:	6c 2d       	mov	r22, r12
     c24:	7d 2d       	mov	r23, r13
     c26:	0e 94 1d 17 	call	0x2e3a	; 0x2e3a <rprintfFloat>
	rprintfCRLF();
     c2a:	0e 94 26 16 	call	0x2c4c	; 0x2c4c <rprintfCRLF>

}
     c2e:	0f 90       	pop	r0
     c30:	0f 90       	pop	r0
     c32:	0f 90       	pop	r0
     c34:	0f 90       	pop	r0
     c36:	cf 91       	pop	r28
     c38:	df 91       	pop	r29
     c3a:	1f 91       	pop	r17
     c3c:	0f 91       	pop	r16
     c3e:	ff 90       	pop	r15
     c40:	ef 90       	pop	r14
     c42:	df 90       	pop	r13
     c44:	cf 90       	pop	r12
     c46:	bf 90       	pop	r11
     c48:	af 90       	pop	r10
     c4a:	9f 90       	pop	r9
     c4c:	8f 90       	pop	r8
     c4e:	7f 90       	pop	r7
     c50:	6f 90       	pop	r6
     c52:	5f 90       	pop	r5
     c54:	4f 90       	pop	r4
     c56:	3f 90       	pop	r3
     c58:	2f 90       	pop	r2
     c5a:	08 95       	ret

00000c5c <prvSetupHardware>:
}

  


void prvSetupHardware(){
     c5c:	0f 93       	push	r16
     c5e:	1f 93       	push	r17
     c60:	cf 93       	push	r28
     c62:	df 93       	push	r29
	delay_cycles(65535);
	delay_cycles(65535);
	
	

	uartInit();  // initialize the UART (serial port)
     c64:	0e 94 2e 15 	call	0x2a5c	; 0x2a5c <uartInit>
    uartSetBaudRate(0, 38400); // LB
     c68:	80 e0       	ldi	r24, 0x00	; 0
     c6a:	40 e0       	ldi	r20, 0x00	; 0
     c6c:	56 e9       	ldi	r21, 0x96	; 150
     c6e:	60 e0       	ldi	r22, 0x00	; 0
     c70:	70 e0       	ldi	r23, 0x00	; 0
     c72:	0e 94 08 11 	call	0x2210	; 0x2210 <uartSetBaudRate>
    uartSetBaudRate(1, 115200); // USB
     c76:	81 e0       	ldi	r24, 0x01	; 1
     c78:	40 e0       	ldi	r20, 0x00	; 0
     c7a:	52 ec       	ldi	r21, 0xC2	; 194
     c7c:	61 e0       	ldi	r22, 0x01	; 1
     c7e:	70 e0       	ldi	r23, 0x00	; 0
     c80:	0e 94 08 11 	call	0x2210	; 0x2210 <uartSetBaudRate>
    uartSetBaudRate(2, 115200); // XBEE
     c84:	82 e0       	ldi	r24, 0x02	; 2
     c86:	40 e0       	ldi	r20, 0x00	; 0
     c88:	52 ec       	ldi	r21, 0xC2	; 194
     c8a:	61 e0       	ldi	r22, 0x01	; 1
     c8c:	70 e0       	ldi	r23, 0x00	; 0
     c8e:	0e 94 08 11 	call	0x2210	; 0x2210 <uartSetBaudRate>
    uartSetBaudRate(3, 115200); // LDS
     c92:	83 e0       	ldi	r24, 0x03	; 3
     c94:	40 e0       	ldi	r20, 0x00	; 0
     c96:	52 ec       	ldi	r21, 0xC2	; 194
     c98:	61 e0       	ldi	r22, 0x01	; 1
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	0e 94 08 11 	call	0x2210	; 0x2210 <uartSetBaudRate>
	//G=Ground, T=Tx (connect to external Rx), R=Rx (connect to external Tx)

	rprintfInit(uart1SendByte);// initialize rprintf system and configure uart1 (USB) for rprintf
     ca0:	81 e8       	ldi	r24, 0x81	; 129
     ca2:	91 e1       	ldi	r25, 0x11	; 17
     ca4:	0e 94 c2 15 	call	0x2b84	; 0x2b84 <rprintfInit>
	//rprintfInit(uart1SendByte);// initialize rprintf system and configure uart1 (USB) for rprintf

	configure_ports(); // configure which ports are analog, digital, etc.
     ca8:	0e 94 bd 03 	call	0x77a	; 0x77a <configure_ports>
	*/

	
	//UART ISR *** UART ISR ***
	
	uartSetRxHandler(0, &lbRcv);
     cac:	80 e0       	ldi	r24, 0x00	; 0
     cae:	6d e8       	ldi	r22, 0x8D	; 141
     cb0:	74 e0       	ldi	r23, 0x04	; 4
     cb2:	0e 94 fd 10 	call	0x21fa	; 0x21fa <uartSetRxHandler>
	uartSetRxHandler(3, &LDSRcv);
     cb6:	83 e0       	ldi	r24, 0x03	; 3
     cb8:	68 e0       	ldi	r22, 0x08	; 8
     cba:	7b e1       	ldi	r23, 0x1B	; 27
     cbc:	0e 94 fd 10 	call	0x21fa	; 0x21fa <uartSetRxHandler>
//***************STATUS LED**************
//tank test
void LED_off(void)
	{PORT_ON(PORTB,6);}
void LED_on(void)
	{PORT_OFF(PORTB,6);}
     cc0:	2e 98       	cbi	0x05, 6	; 5

	//UART ISR *** UART ISR ***

	LED_on();

	rprintf("\r\nSystem Warmed Up");
     cc2:	00 d0       	rcall	.+0      	; 0xcc4 <prvSetupHardware+0x68>
     cc4:	0f 92       	push	r0
     cc6:	81 e0       	ldi	r24, 0x01	; 1
     cc8:	ed b7       	in	r30, 0x3d	; 61
     cca:	fe b7       	in	r31, 0x3e	; 62
     ccc:	81 83       	std	Z+1, r24	; 0x01
     cce:	8d ee       	ldi	r24, 0xED	; 237
     cd0:	91 e0       	ldi	r25, 0x01	; 1
     cd2:	93 83       	std	Z+3, r25	; 0x03
     cd4:	82 83       	std	Z+2, r24	; 0x02
     cd6:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <rprintf1RamRom>

	// initialize the timer system
 	init_timer0(TIMER_CLK_1024);
     cda:	0f 90       	pop	r0
     cdc:	0f 90       	pop	r0
     cde:	0f 90       	pop	r0
     ce0:	85 e0       	ldi	r24, 0x05	; 5
     ce2:	0e 94 14 0b 	call	0x1628	; 0x1628 <init_timer0>
 	init_timer1(TIMER_CLK_64); // Timer 1 is initialized by FreeRTOS
     ce6:	83 e0       	ldi	r24, 0x03	; 3
     ce8:	0e 94 22 0b 	call	0x1644	; 0x1644 <init_timer1>
 	//init_timer2(TIMER2_CLK_64);
	init_timer2(TIMER2_CLK_1024);
     cec:	87 e0       	ldi	r24, 0x07	; 7
     cee:	0e 94 34 0b 	call	0x1668	; 0x1668 <init_timer2>
 	init_timer3(TIMER_CLK_64);
     cf2:	83 e0       	ldi	r24, 0x03	; 3
     cf4:	0e 94 44 0b 	call	0x1688	; 0x1688 <init_timer3>
 	init_timer4(TIMER_CLK_64);
     cf8:	83 e0       	ldi	r24, 0x03	; 3
     cfa:	0e 94 56 0b 	call	0x16ac	; 0x16ac <init_timer4>
 	init_timer5(TIMER_CLK_64);
     cfe:	83 e0       	ldi	r24, 0x03	; 3
     d00:	0e 94 68 0b 	call	0x16d0	; 0x16d0 <init_timer5>

	a2dInit(); // initialize analog to digital converter (ADC)
     d04:	0e 94 37 15 	call	0x2a6e	; 0x2a6e <a2dInit>
	a2dSetPrescaler(ADC_PRESCALE_DIV32); // configure ADC scaling
     d08:	85 e0       	ldi	r24, 0x05	; 5
     d0a:	0e 94 5c 15 	call	0x2ab8	; 0x2ab8 <a2dSetPrescaler>
	a2dSetReference(ADC_REFERENCE_AVCC); // configure ADC reference voltage
     d0e:	81 e0       	ldi	r24, 0x01	; 1
     d10:	0e 94 63 15 	call	0x2ac6	; 0x2ac6 <a2dSetReference>
     d14:	10 e0       	ldi	r17, 0x00	; 0
	//let system stabelize for X time
	for(i=0;i<16;i++)
		{
		j=a2dConvert8bit(i);//read each ADC once to get it working accurately
		delay_cycles(5000); //keep LED on long enough to see Axon reseting
		rprintf(".");
     d16:	01 e0       	ldi	r16, 0x01	; 1
     d18:	cb ee       	ldi	r28, 0xEB	; 235
     d1a:	d1 e0       	ldi	r29, 0x01	; 1
	a2dSetReference(ADC_REFERENCE_AVCC); // configure ADC reference voltage

	//let system stabelize for X time
	for(i=0;i<16;i++)
		{
		j=a2dConvert8bit(i);//read each ADC once to get it working accurately
     d1c:	81 2f       	mov	r24, r17
     d1e:	0e 94 ac 15 	call	0x2b58	; 0x2b58 <a2dConvert8bit>
		delay_cycles(5000); //keep LED on long enough to see Axon reseting
		rprintf(".");
     d22:	00 d0       	rcall	.+0      	; 0xd24 <prvSetupHardware+0xc8>
     d24:	0f 92       	push	r0
     d26:	ed b7       	in	r30, 0x3d	; 61
     d28:	fe b7       	in	r31, 0x3e	; 62
     d2a:	01 83       	std	Z+1, r16	; 0x01
     d2c:	d3 83       	std	Z+3, r29	; 0x03
     d2e:	c2 83       	std	Z+2, r28	; 0x02
     d30:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <rprintf1RamRom>
     d34:	1f 5f       	subi	r17, 0xFF	; 255
	a2dInit(); // initialize analog to digital converter (ADC)
	a2dSetPrescaler(ADC_PRESCALE_DIV32); // configure ADC scaling
	a2dSetReference(ADC_REFERENCE_AVCC); // configure ADC reference voltage

	//let system stabelize for X time
	for(i=0;i<16;i++)
     d36:	0f 90       	pop	r0
     d38:	0f 90       	pop	r0
     d3a:	0f 90       	pop	r0
     d3c:	10 31       	cpi	r17, 0x10	; 16
     d3e:	71 f7       	brne	.-36     	; 0xd1c <prvSetupHardware+0xc0>


//***************STATUS LED**************
//tank test
void LED_off(void)
	{PORT_ON(PORTB,6);}
     d40:	2e 9a       	sbi	0x05, 6	; 5
		rprintf(".");
		}

	LED_off();

	rprintf("Initialization Complete \r\n");
     d42:	00 d0       	rcall	.+0      	; 0xd44 <prvSetupHardware+0xe8>
     d44:	0f 92       	push	r0
     d46:	ed b7       	in	r30, 0x3d	; 61
     d48:	fe b7       	in	r31, 0x3e	; 62
     d4a:	01 83       	std	Z+1, r16	; 0x01
     d4c:	80 ed       	ldi	r24, 0xD0	; 208
     d4e:	91 e0       	ldi	r25, 0x01	; 1
     d50:	93 83       	std	Z+3, r25	; 0x03
     d52:	82 83       	std	Z+2, r24	; 0x02
     d54:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <rprintf1RamRom>

	//reset all timers to zero
	reset_timer0();
     d58:	0f 90       	pop	r0
     d5a:	0f 90       	pop	r0
     d5c:	0f 90       	pop	r0
     d5e:	0e 94 ca 0a 	call	0x1594	; 0x1594 <reset_timer0>
	reset_timer1();
     d62:	0e 94 d4 0a 	call	0x15a8	; 0x15a8 <reset_timer1>
	reset_timer2();
     d66:	0e 94 e1 0a 	call	0x15c2	; 0x15c2 <reset_timer2>
	reset_timer3();
     d6a:	0e 94 ec 0a 	call	0x15d8	; 0x15d8 <reset_timer3>
	reset_timer4();
     d6e:	0e 94 f9 0a 	call	0x15f2	; 0x15f2 <reset_timer4>
	reset_timer5();
     d72:	0e 94 06 0b 	call	0x160c	; 0x160c <reset_timer5>


}
     d76:	df 91       	pop	r29
     d78:	cf 91       	pop	r28
     d7a:	1f 91       	pop	r17
     d7c:	0f 91       	pop	r16
     d7e:	08 95       	ret

00000d80 <main>:
	rprintfCRLF();

}

int main(void)
{
     d80:	0f 93       	push	r16
     d82:	1f 93       	push	r17
     d84:	df 93       	push	r29
     d86:	cf 93       	push	r28
     d88:	cd b7       	in	r28, 0x3d	; 61
     d8a:	de b7       	in	r29, 0x3e	; 62
     d8c:	c0 5d       	subi	r28, 0xD0	; 208
     d8e:	d2 40       	sbci	r29, 0x02	; 2
     d90:	0f b6       	in	r0, 0x3f	; 63
     d92:	f8 94       	cli
     d94:	de bf       	out	0x3e, r29	; 62
     d96:	0f be       	out	0x3f, r0	; 63
     d98:	cd bf       	out	0x3d, r28	; 61
	
	uint16_t ranges[360];
	init_LDS_buffer();
     d9a:	0e 94 fd 1a 	call	0x35fa	; 0x35fa <init_LDS_buffer>
	prvSetupHardware();
     d9e:	0e 94 2e 06 	call	0xc5c	; 0xc5c <prvSetupHardware>
	rprintf("Starting program.\n");
     da2:	00 d0       	rcall	.+0      	; 0xda4 <main+0x24>
     da4:	0f 92       	push	r0
     da6:	81 e0       	ldi	r24, 0x01	; 1
     da8:	ed b7       	in	r30, 0x3d	; 61
     daa:	fe b7       	in	r31, 0x3e	; 62
     dac:	81 83       	std	Z+1, r24	; 0x01
     dae:	81 eb       	ldi	r24, 0xB1	; 177
     db0:	91 e0       	ldi	r25, 0x01	; 1
     db2:	93 83       	std	Z+3, r25	; 0x03
     db4:	82 83       	std	Z+2, r24	; 0x02
     db6:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <rprintf1RamRom>
     dba:	0f 90       	pop	r0
     dbc:	0f 90       	pop	r0
     dbe:	0f 90       	pop	r0
	double fow, right;
	while(1){
		// Print ranges
		//rprintf("Scan start\n");
/**/
		get_range_scan(ranges);
     dc0:	8e 01       	movw	r16, r28
     dc2:	0f 5f       	subi	r16, 0xFF	; 255
     dc4:	1f 4f       	sbci	r17, 0xFF	; 255
     dc6:	c8 01       	movw	r24, r16
     dc8:	0e 94 72 1d 	call	0x3ae4	; 0x3ae4 <get_range_scan>
		}
		*/
		//rprintf("\nScan end\n\n");
		
		//right_wall(ranges);
		send_frame(30,0);
     dcc:	60 e0       	ldi	r22, 0x00	; 0
     dce:	70 e0       	ldi	r23, 0x00	; 0
     dd0:	80 ef       	ldi	r24, 0xF0	; 240
     dd2:	91 e4       	ldi	r25, 0x41	; 65
     dd4:	20 e0       	ldi	r18, 0x00	; 0
     dd6:	30 e0       	ldi	r19, 0x00	; 0
     dd8:	40 e0       	ldi	r20, 0x00	; 0
     dda:	50 e0       	ldi	r21, 0x00	; 0
     ddc:	0e 94 8e 04 	call	0x91c	; 0x91c <send_frame>
		delay_ms(100);
     de0:	84 e6       	ldi	r24, 0x64	; 100
     de2:	90 e0       	ldi	r25, 0x00	; 0
     de4:	0e 94 8f 0b 	call	0x171e	; 0x171e <sleep>
     de8:	ee cf       	rjmp	.-36     	; 0xdc6 <main+0x46>

00000dea <solutionUpdater>:


/*!	\fn 	solutionUpdater(void)
 */

void solutionUpdater(void) {
     dea:	ef 92       	push	r14
     dec:	ff 92       	push	r15
     dee:	0f 93       	push	r16
     df0:	1f 93       	push	r17
	if( _framecount == frames_NEXPECTED ) {
     df2:	80 91 d2 02 	lds	r24, 0x02D2
     df6:	90 91 d3 02 	lds	r25, 0x02D3
     dfa:	87 56       	subi	r24, 0x67	; 103
     dfc:	91 40       	sbci	r25, 0x01	; 1
     dfe:	09 f0       	breq	.+2      	; 0xe02 <solutionUpdater+0x18>
     e00:	a5 c0       	rjmp	.+330    	; 0xf4c <solutionUpdater+0x162>
	// ========== VELOCITY CALCULATION HANDLE SECTION ========= //
		_velocsolution  = (_velocitysum/_veloccount)*veloc_LINEARCOEFF;
     e02:	60 91 d4 02 	lds	r22, 0x02D4
     e06:	70 91 d5 02 	lds	r23, 0x02D5
     e0a:	80 e0       	ldi	r24, 0x00	; 0
     e0c:	90 e0       	ldi	r25, 0x00	; 0
     e0e:	0e 94 c0 1f 	call	0x3f80	; 0x3f80 <__floatunsisf>
     e12:	7b 01       	movw	r14, r22
     e14:	8c 01       	movw	r16, r24
     e16:	60 91 e8 02 	lds	r22, 0x02E8
     e1a:	70 91 e9 02 	lds	r23, 0x02E9
     e1e:	80 91 ea 02 	lds	r24, 0x02EA
     e22:	90 91 eb 02 	lds	r25, 0x02EB
     e26:	a8 01       	movw	r20, r16
     e28:	97 01       	movw	r18, r14
     e2a:	0e 94 2c 1f 	call	0x3e58	; 0x3e58 <__divsf3>
     e2e:	20 e0       	ldi	r18, 0x00	; 0
     e30:	30 e0       	ldi	r19, 0x00	; 0
     e32:	40 e2       	ldi	r20, 0x20	; 32
     e34:	51 e4       	ldi	r21, 0x41	; 65
     e36:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
     e3a:	60 93 f8 02 	sts	0x02F8, r22
     e3e:	70 93 f9 02 	sts	0x02F9, r23
     e42:	80 93 fa 02 	sts	0x02FA, r24
     e46:	90 93 fb 02 	sts	0x02FB, r25
		rprintfFloat( 3, _veloccount );
     e4a:	83 e0       	ldi	r24, 0x03	; 3
     e4c:	b8 01       	movw	r22, r16
     e4e:	a7 01       	movw	r20, r14
     e50:	0e 94 1d 17 	call	0x2e3a	; 0x2e3a <rprintfFloat>
	// ============== BAD READING HANDLE SECTION ============= //	
		if( _veloccount < 5 ) {
     e54:	80 91 d4 02 	lds	r24, 0x02D4
     e58:	90 91 d5 02 	lds	r25, 0x02D5
     e5c:	05 97       	sbiw	r24, 0x05	; 5
     e5e:	60 f4       	brcc	.+24     	; 0xe78 <solutionUpdater+0x8e>
			_velocsolution = -10;
     e60:	80 e0       	ldi	r24, 0x00	; 0
     e62:	90 e0       	ldi	r25, 0x00	; 0
     e64:	a0 e2       	ldi	r26, 0x20	; 32
     e66:	b1 ec       	ldi	r27, 0xC1	; 193
     e68:	80 93 f8 02 	sts	0x02F8, r24
     e6c:	90 93 f9 02 	sts	0x02F9, r25
     e70:	a0 93 fa 02 	sts	0x02FA, r26
     e74:	b0 93 fb 02 	sts	0x02FB, r27
		}
	// ============ OMEGA CALCULATION HANDLE SECTION ========== //
		_omegasolution += (double)(_wieghtedsum/_potentialsum)*omega_LINEARCOEFF;	
     e78:	60 91 f0 02 	lds	r22, 0x02F0
     e7c:	70 91 f1 02 	lds	r23, 0x02F1
     e80:	80 91 f2 02 	lds	r24, 0x02F2
     e84:	90 91 f3 02 	lds	r25, 0x02F3
     e88:	20 91 ec 02 	lds	r18, 0x02EC
     e8c:	30 91 ed 02 	lds	r19, 0x02ED
     e90:	40 91 ee 02 	lds	r20, 0x02EE
     e94:	50 91 ef 02 	lds	r21, 0x02EF
     e98:	0e 94 2c 1f 	call	0x3e58	; 0x3e58 <__divsf3>
     e9c:	9b 01       	movw	r18, r22
     e9e:	ac 01       	movw	r20, r24
     ea0:	60 91 f4 02 	lds	r22, 0x02F4
     ea4:	70 91 f5 02 	lds	r23, 0x02F5
     ea8:	80 91 f6 02 	lds	r24, 0x02F6
     eac:	90 91 f7 02 	lds	r25, 0x02F7
     eb0:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__addsf3>
     eb4:	60 93 f4 02 	sts	0x02F4, r22
     eb8:	70 93 f5 02 	sts	0x02F5, r23
     ebc:	80 93 f6 02 	sts	0x02F6, r24
     ec0:	90 93 f7 02 	sts	0x02F7, r25
		
		rprintfStr( "==============================\n" );
     ec4:	80 e0       	ldi	r24, 0x00	; 0
     ec6:	92 e0       	ldi	r25, 0x02	; 2
     ec8:	0e 94 d9 15 	call	0x2bb2	; 0x2bb2 <rprintfStr>
		rprintfFloat( 4, _omegasolution ); 	rprintfChar( '\t' );
     ecc:	40 91 f4 02 	lds	r20, 0x02F4
     ed0:	50 91 f5 02 	lds	r21, 0x02F5
     ed4:	60 91 f6 02 	lds	r22, 0x02F6
     ed8:	70 91 f7 02 	lds	r23, 0x02F7
     edc:	84 e0       	ldi	r24, 0x04	; 4
     ede:	0e 94 1d 17 	call	0x2e3a	; 0x2e3a <rprintfFloat>
     ee2:	89 e0       	ldi	r24, 0x09	; 9
     ee4:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
		rprintfFloat( 4, _velocsolution ); 	rprintfChar( '\n' );
     ee8:	40 91 f8 02 	lds	r20, 0x02F8
     eec:	50 91 f9 02 	lds	r21, 0x02F9
     ef0:	60 91 fa 02 	lds	r22, 0x02FA
     ef4:	70 91 fb 02 	lds	r23, 0x02FB
     ef8:	84 e0       	ldi	r24, 0x04	; 4
     efa:	0e 94 1d 17 	call	0x2e3a	; 0x2e3a <rprintfFloat>
     efe:	8a e0       	ldi	r24, 0x0A	; 10
     f00:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
		rprintfStr( "------------------------------\n" );		
     f04:	80 e2       	ldi	r24, 0x20	; 32
     f06:	92 e0       	ldi	r25, 0x02	; 2
     f08:	0e 94 d9 15 	call	0x2bb2	; 0x2bb2 <rprintfStr>
		rprintfFloat( 4, _velocitysum ); 	rprintfChar( '\t' );
     f0c:	40 91 e8 02 	lds	r20, 0x02E8
     f10:	50 91 e9 02 	lds	r21, 0x02E9
     f14:	60 91 ea 02 	lds	r22, 0x02EA
     f18:	70 91 eb 02 	lds	r23, 0x02EB
     f1c:	84 e0       	ldi	r24, 0x04	; 4
     f1e:	0e 94 1d 17 	call	0x2e3a	; 0x2e3a <rprintfFloat>
     f22:	89 e0       	ldi	r24, 0x09	; 9
     f24:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
		rprintfFloat( 4, _wieghtedsum ); 	rprintfChar( '\n' );
     f28:	40 91 f0 02 	lds	r20, 0x02F0
     f2c:	50 91 f1 02 	lds	r21, 0x02F1
     f30:	60 91 f2 02 	lds	r22, 0x02F2
     f34:	70 91 f3 02 	lds	r23, 0x02F3
     f38:	84 e0       	ldi	r24, 0x04	; 4
     f3a:	0e 94 1d 17 	call	0x2e3a	; 0x2e3a <rprintfFloat>
     f3e:	8a e0       	ldi	r24, 0x0A	; 10
     f40:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
		rprintfStr( "==============================\n" );
     f44:	80 e0       	ldi	r24, 0x00	; 0
     f46:	92 e0       	ldi	r25, 0x02	; 2
     f48:	0e 94 d9 15 	call	0x2bb2	; 0x2bb2 <rprintfStr>
		
	}
} 
     f4c:	1f 91       	pop	r17
     f4e:	0f 91       	pop	r16
     f50:	ff 90       	pop	r15
     f52:	ef 90       	pop	r14
     f54:	08 95       	ret

00000f56 <addFrame>:
//=============================================================


/*!	\fn 	addFrame( double theta, double radius )
 */ 
void addFrame( double theta, double radius ) {
     f56:	2f 92       	push	r2
     f58:	3f 92       	push	r3
     f5a:	4f 92       	push	r4
     f5c:	5f 92       	push	r5
     f5e:	6f 92       	push	r6
     f60:	7f 92       	push	r7
     f62:	8f 92       	push	r8
     f64:	9f 92       	push	r9
     f66:	af 92       	push	r10
     f68:	bf 92       	push	r11
     f6a:	cf 92       	push	r12
     f6c:	df 92       	push	r13
     f6e:	ef 92       	push	r14
     f70:	ff 92       	push	r15
     f72:	0f 93       	push	r16
     f74:	1f 93       	push	r17
     f76:	df 93       	push	r29
     f78:	cf 93       	push	r28
     f7a:	cd b7       	in	r28, 0x3d	; 61
     f7c:	de b7       	in	r29, 0x3e	; 62
     f7e:	2c 97       	sbiw	r28, 0x0c	; 12
     f80:	0f b6       	in	r0, 0x3f	; 63
     f82:	f8 94       	cli
     f84:	de bf       	out	0x3e, r29	; 62
     f86:	0f be       	out	0x3f, r0	; 63
     f88:	cd bf       	out	0x3d, r28	; 61
     f8a:	7b 01       	movw	r14, r22
     f8c:	8c 01       	movw	r16, r24
     f8e:	39 01       	movw	r6, r18
     f90:	4a 01       	movw	r8, r20
	// ============= VARIABLE RESET HANDLE SECTION ============ //
	if( _framecount > (frames_NEXPECTED) ) {
     f92:	80 91 d2 02 	lds	r24, 0x02D2
     f96:	90 91 d3 02 	lds	r25, 0x02D3
     f9a:	88 56       	subi	r24, 0x68	; 104
     f9c:	91 40       	sbci	r25, 0x01	; 1
     f9e:	08 f4       	brcc	.+2      	; 0xfa2 <addFrame+0x4c>
     fa0:	40 c0       	rjmp	.+128    	; 0x1022 <addFrame+0xcc>
		_framecount 	= 0;
     fa2:	10 92 d3 02 	sts	0x02D3, r1
     fa6:	10 92 d2 02 	sts	0x02D2, r1
		_veloccount		= 0;
     faa:	10 92 d5 02 	sts	0x02D5, r1
     fae:	10 92 d4 02 	sts	0x02D4, r1
		_scopecount		= 0;
     fb2:	10 92 d7 02 	sts	0x02D7, r1
     fb6:	10 92 d6 02 	sts	0x02D6, r1
		_lastX 			= 0;
     fba:	80 e0       	ldi	r24, 0x00	; 0
     fbc:	90 e0       	ldi	r25, 0x00	; 0
     fbe:	a0 e0       	ldi	r26, 0x00	; 0
     fc0:	b0 e0       	ldi	r27, 0x00	; 0
     fc2:	80 93 e0 02 	sts	0x02E0, r24
     fc6:	90 93 e1 02 	sts	0x02E1, r25
     fca:	a0 93 e2 02 	sts	0x02E2, r26
     fce:	b0 93 e3 02 	sts	0x02E3, r27
		_lastY			= 0;
     fd2:	80 93 e4 02 	sts	0x02E4, r24
     fd6:	90 93 e5 02 	sts	0x02E5, r25
     fda:	a0 93 e6 02 	sts	0x02E6, r26
     fde:	b0 93 e7 02 	sts	0x02E7, r27
		_velocitysum	= 0;
     fe2:	80 93 e8 02 	sts	0x02E8, r24
     fe6:	90 93 e9 02 	sts	0x02E9, r25
     fea:	a0 93 ea 02 	sts	0x02EA, r26
     fee:	b0 93 eb 02 	sts	0x02EB, r27
		_potentialsum 	= 0;
     ff2:	80 93 ec 02 	sts	0x02EC, r24
     ff6:	90 93 ed 02 	sts	0x02ED, r25
     ffa:	a0 93 ee 02 	sts	0x02EE, r26
     ffe:	b0 93 ef 02 	sts	0x02EF, r27
		_wieghtedsum	= 0;
    1002:	80 93 f0 02 	sts	0x02F0, r24
    1006:	90 93 f1 02 	sts	0x02F1, r25
    100a:	a0 93 f2 02 	sts	0x02F2, r26
    100e:	b0 93 f3 02 	sts	0x02F3, r27
		_omegasolution	= 0;
    1012:	80 93 f4 02 	sts	0x02F4, r24
    1016:	90 93 f5 02 	sts	0x02F5, r25
    101a:	a0 93 f6 02 	sts	0x02F6, r26
    101e:	b0 93 f7 02 	sts	0x02F7, r27
	}
	// ============ POTENTIAL FIELD HANDLE SECTION ============ //
	double ith_potential, ith_angle;
	_framecount++;
    1022:	80 91 d2 02 	lds	r24, 0x02D2
    1026:	90 91 d3 02 	lds	r25, 0x02D3
    102a:	01 96       	adiw	r24, 0x01	; 1
    102c:	90 93 d3 02 	sts	0x02D3, r25
    1030:	80 93 d2 02 	sts	0x02D2, r24
	if( radius > 5 ) {
    1034:	c4 01       	movw	r24, r8
    1036:	b3 01       	movw	r22, r6
    1038:	20 e0       	ldi	r18, 0x00	; 0
    103a:	30 e0       	ldi	r19, 0x00	; 0
    103c:	40 ea       	ldi	r20, 0xA0	; 160
    103e:	50 e4       	ldi	r21, 0x40	; 64
    1040:	0e 94 d9 20 	call	0x41b2	; 0x41b2 <__gesf2>
    1044:	18 16       	cp	r1, r24
    1046:	0c f0       	brlt	.+2      	; 0x104a <addFrame+0xf4>
    1048:	c2 c1       	rjmp	.+900    	; 0x13ce <addFrame+0x478>
		ith_angle 		= _REL2HEADING(theta);
    104a:	c8 01       	movw	r24, r16
    104c:	b7 01       	movw	r22, r14
    104e:	2b ed       	ldi	r18, 0xDB	; 219
    1050:	3f e0       	ldi	r19, 0x0F	; 15
    1052:	49 e4       	ldi	r20, 0x49	; 73
    1054:	50 e4       	ldi	r21, 0x40	; 64
    1056:	0e 94 d9 20 	call	0x41b2	; 0x41b2 <__gesf2>
    105a:	18 16       	cp	r1, r24
    105c:	1c f0       	brlt	.+6      	; 0x1064 <addFrame+0x10e>
    105e:	57 01       	movw	r10, r14
    1060:	68 01       	movw	r12, r16
    1062:	0a c0       	rjmp	.+20     	; 0x1078 <addFrame+0x122>
    1064:	c8 01       	movw	r24, r16
    1066:	b7 01       	movw	r22, r14
    1068:	2b ed       	ldi	r18, 0xDB	; 219
    106a:	3f e0       	ldi	r19, 0x0F	; 15
    106c:	49 ec       	ldi	r20, 0xC9	; 201
    106e:	50 e4       	ldi	r21, 0x40	; 64
    1070:	0e 94 5e 1e 	call	0x3cbc	; 0x3cbc <__subsf3>
    1074:	5b 01       	movw	r10, r22
    1076:	6c 01       	movw	r12, r24
		ith_potential	= _POTENTIAL_FIELD(ith_angle,radius);
    1078:	c6 01       	movw	r24, r12
    107a:	b5 01       	movw	r22, r10
    107c:	0e 94 29 1f 	call	0x3e52	; 0x3e52 <cos>
    1080:	69 87       	std	Y+9, r22	; 0x09
    1082:	7a 87       	std	Y+10, r23	; 0x0a
    1084:	8b 87       	std	Y+11, r24	; 0x0b
    1086:	9c 87       	std	Y+12, r25	; 0x0c
    1088:	c4 01       	movw	r24, r8
    108a:	b3 01       	movw	r22, r6
    108c:	20 e0       	ldi	r18, 0x00	; 0
    108e:	30 e0       	ldi	r19, 0x00	; 0
    1090:	46 e1       	ldi	r20, 0x16	; 22
    1092:	53 e4       	ldi	r21, 0x43	; 67
    1094:	0e 94 5e 1e 	call	0x3cbc	; 0x3cbc <__subsf3>
    1098:	20 e0       	ldi	r18, 0x00	; 0
    109a:	30 e0       	ldi	r19, 0x00	; 0
    109c:	40 e8       	ldi	r20, 0x80	; 128
    109e:	50 e4       	ldi	r21, 0x40	; 64
    10a0:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
    10a4:	7b 01       	movw	r14, r22
    10a6:	8c 01       	movw	r16, r24
    10a8:	c4 01       	movw	r24, r8
    10aa:	b3 01       	movw	r22, r6
    10ac:	20 e0       	ldi	r18, 0x00	; 0
    10ae:	30 e0       	ldi	r19, 0x00	; 0
    10b0:	46 e9       	ldi	r20, 0x96	; 150
    10b2:	53 e4       	ldi	r21, 0x43	; 67
    10b4:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__addsf3>
    10b8:	9b 01       	movw	r18, r22
    10ba:	ac 01       	movw	r20, r24
    10bc:	c8 01       	movw	r24, r16
    10be:	b7 01       	movw	r22, r14
    10c0:	0e 94 2c 1f 	call	0x3e58	; 0x3e58 <__divsf3>
    10c4:	1b 01       	movw	r2, r22
    10c6:	2c 01       	movw	r4, r24
    10c8:	69 85       	ldd	r22, Y+9	; 0x09
    10ca:	7a 85       	ldd	r23, Y+10	; 0x0a
    10cc:	8b 85       	ldd	r24, Y+11	; 0x0b
    10ce:	9c 85       	ldd	r25, Y+12	; 0x0c
    10d0:	a2 01       	movw	r20, r4
    10d2:	91 01       	movw	r18, r2
    10d4:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
    10d8:	20 e0       	ldi	r18, 0x00	; 0
    10da:	30 e0       	ldi	r19, 0x00	; 0
    10dc:	40 e4       	ldi	r20, 0x40	; 64
    10de:	50 e4       	ldi	r21, 0x40	; 64
    10e0:	0e 94 8c 21 	call	0x4318	; 0x4318 <pow>
    10e4:	7b 01       	movw	r14, r22
    10e6:	8c 01       	movw	r16, r24
		_potentialsum  += ith_potential;
    10e8:	60 91 ec 02 	lds	r22, 0x02EC
    10ec:	70 91 ed 02 	lds	r23, 0x02ED
    10f0:	80 91 ee 02 	lds	r24, 0x02EE
    10f4:	90 91 ef 02 	lds	r25, 0x02EF
    10f8:	a8 01       	movw	r20, r16
    10fa:	97 01       	movw	r18, r14
    10fc:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__addsf3>
    1100:	60 93 ec 02 	sts	0x02EC, r22
    1104:	70 93 ed 02 	sts	0x02ED, r23
    1108:	80 93 ee 02 	sts	0x02EE, r24
    110c:	90 93 ef 02 	sts	0x02EF, r25
		_wieghtedsum   += ith_potential*ith_angle;
    1110:	c8 01       	movw	r24, r16
    1112:	b7 01       	movw	r22, r14
    1114:	a6 01       	movw	r20, r12
    1116:	95 01       	movw	r18, r10
    1118:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
    111c:	9b 01       	movw	r18, r22
    111e:	ac 01       	movw	r20, r24
    1120:	60 91 f0 02 	lds	r22, 0x02F0
    1124:	70 91 f1 02 	lds	r23, 0x02F1
    1128:	80 91 f2 02 	lds	r24, 0x02F2
    112c:	90 91 f3 02 	lds	r25, 0x02F3
    1130:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__addsf3>
    1134:	60 93 f0 02 	sts	0x02F0, r22
    1138:	70 93 f1 02 	sts	0x02F1, r23
    113c:	80 93 f2 02 	sts	0x02F2, r24
    1140:	90 93 f3 02 	sts	0x02F3, r25
		// ========== VELOCITY CALCULATION HANDLE SECTION ========= //
		if( fabs(ith_angle) < veloc_ANGLESCOPE ) {
    1144:	c6 01       	movw	r24, r12
    1146:	b5 01       	movw	r22, r10
    1148:	9f 77       	andi	r25, 0x7F	; 127
    114a:	2b ed       	ldi	r18, 0xDB	; 219
    114c:	3f e0       	ldi	r19, 0x0F	; 15
    114e:	49 ec       	ldi	r20, 0xC9	; 201
    1150:	5e e3       	ldi	r21, 0x3E	; 62
    1152:	0e 94 25 1f 	call	0x3e4a	; 0x3e4a <__cmpsf2>
    1156:	88 23       	and	r24, r24
    1158:	ec f4       	brge	.+58     	; 0x1194 <addFrame+0x23e>
			_veloccount++;
    115a:	80 91 d4 02 	lds	r24, 0x02D4
    115e:	90 91 d5 02 	lds	r25, 0x02D5
    1162:	01 96       	adiw	r24, 0x01	; 1
    1164:	90 93 d5 02 	sts	0x02D5, r25
    1168:	80 93 d4 02 	sts	0x02D4, r24
			_velocitysum += _POTENTIAL_rfrad(radius);
    116c:	60 91 e8 02 	lds	r22, 0x02E8
    1170:	70 91 e9 02 	lds	r23, 0x02E9
    1174:	80 91 ea 02 	lds	r24, 0x02EA
    1178:	90 91 eb 02 	lds	r25, 0x02EB
    117c:	a2 01       	movw	r20, r4
    117e:	91 01       	movw	r18, r2
    1180:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__addsf3>
    1184:	60 93 e8 02 	sts	0x02E8, r22
    1188:	70 93 e9 02 	sts	0x02E9, r23
    118c:	80 93 ea 02 	sts	0x02EA, r24
    1190:	90 93 eb 02 	sts	0x02EB, r25

		}
		// =========== IN-SCOPE-SORTING HANDLE SECTION =========== //
		unsigned int scope_update = 0;
		if( radius < omega_RADSCOPE ) {
    1194:	c4 01       	movw	r24, r8
    1196:	b3 01       	movw	r22, r6
    1198:	20 e0       	ldi	r18, 0x00	; 0
    119a:	30 e0       	ldi	r19, 0x00	; 0
    119c:	46 e9       	ldi	r20, 0x96	; 150
    119e:	53 e4       	ldi	r21, 0x43	; 67
    11a0:	0e 94 25 1f 	call	0x3e4a	; 0x3e4a <__cmpsf2>
    11a4:	87 fd       	sbrc	r24, 7
    11a6:	03 c0       	rjmp	.+6      	; 0x11ae <addFrame+0x258>
    11a8:	20 e0       	ldi	r18, 0x00	; 0
    11aa:	30 e0       	ldi	r19, 0x00	; 0
    11ac:	4d c0       	rjmp	.+154    	; 0x1248 <addFrame+0x2f2>
			_scopecount++;
    11ae:	80 91 d6 02 	lds	r24, 0x02D6
    11b2:	90 91 d7 02 	lds	r25, 0x02D7
    11b6:	01 96       	adiw	r24, 0x01	; 1
    11b8:	90 93 d7 02 	sts	0x02D7, r25
    11bc:	80 93 d6 02 	sts	0x02D6, r24
			_lastX = _currX; 
    11c0:	80 91 d8 02 	lds	r24, 0x02D8
    11c4:	90 91 d9 02 	lds	r25, 0x02D9
    11c8:	a0 91 da 02 	lds	r26, 0x02DA
    11cc:	b0 91 db 02 	lds	r27, 0x02DB
    11d0:	80 93 e0 02 	sts	0x02E0, r24
    11d4:	90 93 e1 02 	sts	0x02E1, r25
    11d8:	a0 93 e2 02 	sts	0x02E2, r26
    11dc:	b0 93 e3 02 	sts	0x02E3, r27
			_lastY = _currY;
    11e0:	80 91 dc 02 	lds	r24, 0x02DC
    11e4:	90 91 dd 02 	lds	r25, 0x02DD
    11e8:	a0 91 de 02 	lds	r26, 0x02DE
    11ec:	b0 91 df 02 	lds	r27, 0x02DF
    11f0:	80 93 e4 02 	sts	0x02E4, r24
    11f4:	90 93 e5 02 	sts	0x02E5, r25
    11f8:	a0 93 e6 02 	sts	0x02E6, r26
    11fc:	b0 93 e7 02 	sts	0x02E7, r27
			_currX = radius*sin(ith_angle);
    1200:	c6 01       	movw	r24, r12
    1202:	b5 01       	movw	r22, r10
    1204:	0e 94 d8 21 	call	0x43b0	; 0x43b0 <sin>
    1208:	9b 01       	movw	r18, r22
    120a:	ac 01       	movw	r20, r24
    120c:	c4 01       	movw	r24, r8
    120e:	b3 01       	movw	r22, r6
    1210:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
    1214:	60 93 d8 02 	sts	0x02D8, r22
    1218:	70 93 d9 02 	sts	0x02D9, r23
    121c:	80 93 da 02 	sts	0x02DA, r24
    1220:	90 93 db 02 	sts	0x02DB, r25
			_currY = radius*cos(ith_angle);
    1224:	c4 01       	movw	r24, r8
    1226:	b3 01       	movw	r22, r6
    1228:	29 85       	ldd	r18, Y+9	; 0x09
    122a:	3a 85       	ldd	r19, Y+10	; 0x0a
    122c:	4b 85       	ldd	r20, Y+11	; 0x0b
    122e:	5c 85       	ldd	r21, Y+12	; 0x0c
    1230:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
    1234:	60 93 dc 02 	sts	0x02DC, r22
    1238:	70 93 dd 02 	sts	0x02DD, r23
    123c:	80 93 de 02 	sts	0x02DE, r24
    1240:	90 93 df 02 	sts	0x02DF, r25
    1244:	21 e0       	ldi	r18, 0x01	; 1
    1246:	30 e0       	ldi	r19, 0x00	; 0
			scope_update = 1;
		}
		// ========== APERATURE DETECTION HANDLE SECTION ========== //
		if( (_scopecount > 0) && scope_update ) {
    1248:	80 91 d6 02 	lds	r24, 0x02D6
    124c:	90 91 d7 02 	lds	r25, 0x02D7
    1250:	89 2b       	or	r24, r25
    1252:	09 f4       	brne	.+2      	; 0x1256 <addFrame+0x300>
    1254:	bc c0       	rjmp	.+376    	; 0x13ce <addFrame+0x478>
    1256:	23 2b       	or	r18, r19
    1258:	09 f4       	brne	.+2      	; 0x125c <addFrame+0x306>
    125a:	b9 c0       	rjmp	.+370    	; 0x13ce <addFrame+0x478>
			double magnitude;
			magnitude = sqrt(pow(_lastX-_currX,2)+pow(_lastY-_currY,2));
    125c:	80 91 e0 02 	lds	r24, 0x02E0
    1260:	90 91 e1 02 	lds	r25, 0x02E1
    1264:	a0 91 e2 02 	lds	r26, 0x02E2
    1268:	b0 91 e3 02 	lds	r27, 0x02E3
    126c:	8d 83       	std	Y+5, r24	; 0x05
    126e:	9e 83       	std	Y+6, r25	; 0x06
    1270:	af 83       	std	Y+7, r26	; 0x07
    1272:	b8 87       	std	Y+8, r27	; 0x08
    1274:	80 91 d8 02 	lds	r24, 0x02D8
    1278:	90 91 d9 02 	lds	r25, 0x02D9
    127c:	a0 91 da 02 	lds	r26, 0x02DA
    1280:	b0 91 db 02 	lds	r27, 0x02DB
    1284:	89 83       	std	Y+1, r24	; 0x01
    1286:	9a 83       	std	Y+2, r25	; 0x02
    1288:	ab 83       	std	Y+3, r26	; 0x03
    128a:	bc 83       	std	Y+4, r27	; 0x04
    128c:	6d 81       	ldd	r22, Y+5	; 0x05
    128e:	7e 81       	ldd	r23, Y+6	; 0x06
    1290:	8f 81       	ldd	r24, Y+7	; 0x07
    1292:	98 85       	ldd	r25, Y+8	; 0x08
    1294:	29 81       	ldd	r18, Y+1	; 0x01
    1296:	3a 81       	ldd	r19, Y+2	; 0x02
    1298:	4b 81       	ldd	r20, Y+3	; 0x03
    129a:	5c 81       	ldd	r21, Y+4	; 0x04
    129c:	0e 94 5e 1e 	call	0x3cbc	; 0x3cbc <__subsf3>
    12a0:	9b 01       	movw	r18, r22
    12a2:	ac 01       	movw	r20, r24
    12a4:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
    12a8:	7b 01       	movw	r14, r22
    12aa:	8c 01       	movw	r16, r24
    12ac:	20 90 e4 02 	lds	r2, 0x02E4
    12b0:	30 90 e5 02 	lds	r3, 0x02E5
    12b4:	40 90 e6 02 	lds	r4, 0x02E6
    12b8:	50 90 e7 02 	lds	r5, 0x02E7
    12bc:	60 90 dc 02 	lds	r6, 0x02DC
    12c0:	70 90 dd 02 	lds	r7, 0x02DD
    12c4:	80 90 de 02 	lds	r8, 0x02DE
    12c8:	90 90 df 02 	lds	r9, 0x02DF
    12cc:	c2 01       	movw	r24, r4
    12ce:	b1 01       	movw	r22, r2
    12d0:	a4 01       	movw	r20, r8
    12d2:	93 01       	movw	r18, r6
    12d4:	0e 94 5e 1e 	call	0x3cbc	; 0x3cbc <__subsf3>
    12d8:	9b 01       	movw	r18, r22
    12da:	ac 01       	movw	r20, r24
    12dc:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
    12e0:	9b 01       	movw	r18, r22
    12e2:	ac 01       	movw	r20, r24
    12e4:	c8 01       	movw	r24, r16
    12e6:	b7 01       	movw	r22, r14
    12e8:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__addsf3>
    12ec:	0e 94 e2 21 	call	0x43c4	; 0x43c4 <sqrt>
    12f0:	7b 01       	movw	r14, r22
    12f2:	8c 01       	movw	r16, r24
			if( _LOGIT(magnitude/apdet_APWIDTH) > fndef_LOGITCUTOFF ) {
    12f4:	20 e0       	ldi	r18, 0x00	; 0
    12f6:	30 e0       	ldi	r19, 0x00	; 0
    12f8:	40 e2       	ldi	r20, 0x20	; 32
    12fa:	52 e4       	ldi	r21, 0x42	; 66
    12fc:	0e 94 2c 1f 	call	0x3e58	; 0x3e58 <__divsf3>
    1300:	0e 94 e9 20 	call	0x41d2	; 0x41d2 <log>
    1304:	5b 01       	movw	r10, r22
    1306:	6c 01       	movw	r12, r24
    1308:	c8 01       	movw	r24, r16
    130a:	b7 01       	movw	r22, r14
    130c:	20 e0       	ldi	r18, 0x00	; 0
    130e:	30 e0       	ldi	r19, 0x00	; 0
    1310:	40 e2       	ldi	r20, 0x20	; 32
    1312:	52 ec       	ldi	r21, 0xC2	; 194
    1314:	0e 94 2c 1f 	call	0x3e58	; 0x3e58 <__divsf3>
    1318:	20 e0       	ldi	r18, 0x00	; 0
    131a:	30 e0       	ldi	r19, 0x00	; 0
    131c:	40 e8       	ldi	r20, 0x80	; 128
    131e:	5f e3       	ldi	r21, 0x3F	; 63
    1320:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__addsf3>
    1324:	0e 94 e9 20 	call	0x41d2	; 0x41d2 <log>
    1328:	9b 01       	movw	r18, r22
    132a:	ac 01       	movw	r20, r24
    132c:	c6 01       	movw	r24, r12
    132e:	b5 01       	movw	r22, r10
    1330:	0e 94 5e 1e 	call	0x3cbc	; 0x3cbc <__subsf3>
    1334:	20 e0       	ldi	r18, 0x00	; 0
    1336:	30 e0       	ldi	r19, 0x00	; 0
    1338:	48 ec       	ldi	r20, 0xC8	; 200
    133a:	52 e4       	ldi	r21, 0x42	; 66
    133c:	0e 94 d9 20 	call	0x41b2	; 0x41b2 <__gesf2>
    1340:	18 16       	cp	r1, r24
    1342:	0c f0       	brlt	.+2      	; 0x1346 <addFrame+0x3f0>
    1344:	44 c0       	rjmp	.+136    	; 0x13ce <addFrame+0x478>
				_omegasolution += atan2((_lastX+_currX)/2,(_lastY+_currY)/2);
    1346:	6d 81       	ldd	r22, Y+5	; 0x05
    1348:	7e 81       	ldd	r23, Y+6	; 0x06
    134a:	8f 81       	ldd	r24, Y+7	; 0x07
    134c:	98 85       	ldd	r25, Y+8	; 0x08
    134e:	29 81       	ldd	r18, Y+1	; 0x01
    1350:	3a 81       	ldd	r19, Y+2	; 0x02
    1352:	4b 81       	ldd	r20, Y+3	; 0x03
    1354:	5c 81       	ldd	r21, Y+4	; 0x04
    1356:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__addsf3>
    135a:	20 e0       	ldi	r18, 0x00	; 0
    135c:	30 e0       	ldi	r19, 0x00	; 0
    135e:	40 e0       	ldi	r20, 0x00	; 0
    1360:	5f e3       	ldi	r21, 0x3F	; 63
    1362:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
    1366:	7b 01       	movw	r14, r22
    1368:	8c 01       	movw	r16, r24
    136a:	c2 01       	movw	r24, r4
    136c:	b1 01       	movw	r22, r2
    136e:	a4 01       	movw	r20, r8
    1370:	93 01       	movw	r18, r6
    1372:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__addsf3>
    1376:	20 e0       	ldi	r18, 0x00	; 0
    1378:	30 e0       	ldi	r19, 0x00	; 0
    137a:	40 e0       	ldi	r20, 0x00	; 0
    137c:	5f e3       	ldi	r21, 0x3F	; 63
    137e:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
    1382:	9b 01       	movw	r18, r22
    1384:	ac 01       	movw	r20, r24
    1386:	c8 01       	movw	r24, r16
    1388:	b7 01       	movw	r22, r14
    138a:	0e 94 d2 1e 	call	0x3da4	; 0x3da4 <atan2>
    138e:	20 91 f4 02 	lds	r18, 0x02F4
    1392:	30 91 f5 02 	lds	r19, 0x02F5
    1396:	40 91 f6 02 	lds	r20, 0x02F6
    139a:	50 91 f7 02 	lds	r21, 0x02F7
    139e:	0e 94 5f 1e 	call	0x3cbe	; 0x3cbe <__addsf3>
    13a2:	9b 01       	movw	r18, r22
    13a4:	ac 01       	movw	r20, r24
    13a6:	cb 01       	movw	r24, r22
    13a8:	da 01       	movw	r26, r20
    13aa:	80 93 f4 02 	sts	0x02F4, r24
    13ae:	90 93 f5 02 	sts	0x02F5, r25
    13b2:	a0 93 f6 02 	sts	0x02F6, r26
    13b6:	b0 93 f7 02 	sts	0x02F7, r27
				rprintfFloat( 4,_omegasolution );
    13ba:	84 e0       	ldi	r24, 0x04	; 4
    13bc:	e3 2f       	mov	r30, r19
    13be:	f4 2f       	mov	r31, r20
    13c0:	a5 2f       	mov	r26, r21
    13c2:	42 2f       	mov	r20, r18
    13c4:	5e 2f       	mov	r21, r30
    13c6:	6f 2f       	mov	r22, r31
    13c8:	7a 2f       	mov	r23, r26
    13ca:	0e 94 1d 17 	call	0x2e3a	; 0x2e3a <rprintfFloat>
			}
		}
	}
}
    13ce:	2c 96       	adiw	r28, 0x0c	; 12
    13d0:	0f b6       	in	r0, 0x3f	; 63
    13d2:	f8 94       	cli
    13d4:	de bf       	out	0x3e, r29	; 62
    13d6:	0f be       	out	0x3f, r0	; 63
    13d8:	cd bf       	out	0x3d, r28	; 61
    13da:	cf 91       	pop	r28
    13dc:	df 91       	pop	r29
    13de:	1f 91       	pop	r17
    13e0:	0f 91       	pop	r16
    13e2:	ff 90       	pop	r15
    13e4:	ef 90       	pop	r14
    13e6:	df 90       	pop	r13
    13e8:	cf 90       	pop	r12
    13ea:	bf 90       	pop	r11
    13ec:	af 90       	pop	r10
    13ee:	9f 90       	pop	r9
    13f0:	8f 90       	pop	r8
    13f2:	7f 90       	pop	r7
    13f4:	6f 90       	pop	r6
    13f6:	5f 90       	pop	r5
    13f8:	4f 90       	pop	r4
    13fa:	3f 90       	pop	r3
    13fc:	2f 90       	pop	r2
    13fe:	08 95       	ret

00001400 <prescaler_hex_to_value>:
uint16_t prescaler_hex_to_value(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to TimerPrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(TimerPrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    1400:	e8 2f       	mov	r30, r24
    1402:	f0 e0       	ldi	r31, 0x00	; 0
    1404:	e7 70       	andi	r30, 0x07	; 7
    1406:	f0 70       	andi	r31, 0x00	; 0
    1408:	ee 0f       	add	r30, r30
    140a:	ff 1f       	adc	r31, r31
    140c:	e0 50       	subi	r30, 0x00	; 0
    140e:	fe 4f       	sbci	r31, 0xFE	; 254
    1410:	25 91       	lpm	r18, Z+
    1412:	34 91       	lpm	r19, Z+
}
    1414:	c9 01       	movw	r24, r18
    1416:	08 95       	ret

00001418 <prescaler_hex_to_value_for_timer2>:
uint16_t prescaler_hex_to_value_for_timer2(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to Timer2PrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(Timer2PrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    1418:	e8 2f       	mov	r30, r24
    141a:	f0 e0       	ldi	r31, 0x00	; 0
    141c:	e7 70       	andi	r30, 0x07	; 7
    141e:	f0 70       	andi	r31, 0x00	; 0
    1420:	ee 0f       	add	r30, r30
    1422:	ff 1f       	adc	r31, r31
    1424:	e4 5f       	subi	r30, 0xF4	; 244
    1426:	fd 4f       	sbci	r31, 0xFD	; 253
    1428:	25 91       	lpm	r18, Z+
    142a:	34 91       	lpm	r19, Z+
}
    142c:	c9 01       	movw	r24, r18
    142e:	08 95       	ret

00001430 <get_timer0_prescaler>:

uint16_t get_timer0_prescaler(void)
{
  return prescaler_hex_to_value(TCCR0B);
    1430:	85 b5       	in	r24, 0x25	; 37
uint16_t prescaler_hex_to_value(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to TimerPrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(TimerPrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    1432:	e8 2f       	mov	r30, r24
    1434:	f0 e0       	ldi	r31, 0x00	; 0
    1436:	e7 70       	andi	r30, 0x07	; 7
    1438:	f0 70       	andi	r31, 0x00	; 0
    143a:	ee 0f       	add	r30, r30
    143c:	ff 1f       	adc	r31, r31
    143e:	e0 50       	subi	r30, 0x00	; 0
    1440:	fe 4f       	sbci	r31, 0xFE	; 254
    1442:	25 91       	lpm	r18, Z+
    1444:	34 91       	lpm	r19, Z+
}

uint16_t get_timer0_prescaler(void)
{
  return prescaler_hex_to_value(TCCR0B);
}
    1446:	c9 01       	movw	r24, r18
    1448:	08 95       	ret

0000144a <get_timer1_prescaler>:
uint16_t get_timer1_prescaler(void)
{
  return prescaler_hex_to_value(TCCR1B);
    144a:	80 91 81 00 	lds	r24, 0x0081
uint16_t prescaler_hex_to_value(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to TimerPrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(TimerPrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    144e:	e8 2f       	mov	r30, r24
    1450:	f0 e0       	ldi	r31, 0x00	; 0
    1452:	e7 70       	andi	r30, 0x07	; 7
    1454:	f0 70       	andi	r31, 0x00	; 0
    1456:	ee 0f       	add	r30, r30
    1458:	ff 1f       	adc	r31, r31
    145a:	e0 50       	subi	r30, 0x00	; 0
    145c:	fe 4f       	sbci	r31, 0xFE	; 254
    145e:	25 91       	lpm	r18, Z+
    1460:	34 91       	lpm	r19, Z+
  return prescaler_hex_to_value(TCCR0B);
}
uint16_t get_timer1_prescaler(void)
{
  return prescaler_hex_to_value(TCCR1B);
}
    1462:	c9 01       	movw	r24, r18
    1464:	08 95       	ret

00001466 <get_timer2_prescaler>:
uint16_t get_timer2_prescaler(void)
{
  return prescaler_hex_to_value_for_timer2(TCCR2B);
    1466:	80 91 b1 00 	lds	r24, 0x00B1
uint16_t prescaler_hex_to_value_for_timer2(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to Timer2PrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(Timer2PrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    146a:	e8 2f       	mov	r30, r24
    146c:	f0 e0       	ldi	r31, 0x00	; 0
    146e:	e7 70       	andi	r30, 0x07	; 7
    1470:	f0 70       	andi	r31, 0x00	; 0
    1472:	ee 0f       	add	r30, r30
    1474:	ff 1f       	adc	r31, r31
    1476:	e4 5f       	subi	r30, 0xF4	; 244
    1478:	fd 4f       	sbci	r31, 0xFD	; 253
    147a:	25 91       	lpm	r18, Z+
    147c:	34 91       	lpm	r19, Z+
  return prescaler_hex_to_value(TCCR1B);
}
uint16_t get_timer2_prescaler(void)
{
  return prescaler_hex_to_value_for_timer2(TCCR2B);
}
    147e:	c9 01       	movw	r24, r18
    1480:	08 95       	ret

00001482 <get_timer3_prescaler>:
uint16_t get_timer3_prescaler(void)
{
  return prescaler_hex_to_value(TCCR3B);
    1482:	80 91 91 00 	lds	r24, 0x0091
uint16_t prescaler_hex_to_value(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to TimerPrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(TimerPrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    1486:	e8 2f       	mov	r30, r24
    1488:	f0 e0       	ldi	r31, 0x00	; 0
    148a:	e7 70       	andi	r30, 0x07	; 7
    148c:	f0 70       	andi	r31, 0x00	; 0
    148e:	ee 0f       	add	r30, r30
    1490:	ff 1f       	adc	r31, r31
    1492:	e0 50       	subi	r30, 0x00	; 0
    1494:	fe 4f       	sbci	r31, 0xFE	; 254
    1496:	25 91       	lpm	r18, Z+
    1498:	34 91       	lpm	r19, Z+
  return prescaler_hex_to_value_for_timer2(TCCR2B);
}
uint16_t get_timer3_prescaler(void)
{
  return prescaler_hex_to_value(TCCR3B);
}
    149a:	c9 01       	movw	r24, r18
    149c:	08 95       	ret

0000149e <get_timer4_prescaler>:
uint16_t get_timer4_prescaler(void)
{
  return prescaler_hex_to_value(TCCR4B);
    149e:	80 91 a1 00 	lds	r24, 0x00A1
uint16_t prescaler_hex_to_value(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to TimerPrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(TimerPrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    14a2:	e8 2f       	mov	r30, r24
    14a4:	f0 e0       	ldi	r31, 0x00	; 0
    14a6:	e7 70       	andi	r30, 0x07	; 7
    14a8:	f0 70       	andi	r31, 0x00	; 0
    14aa:	ee 0f       	add	r30, r30
    14ac:	ff 1f       	adc	r31, r31
    14ae:	e0 50       	subi	r30, 0x00	; 0
    14b0:	fe 4f       	sbci	r31, 0xFE	; 254
    14b2:	25 91       	lpm	r18, Z+
    14b4:	34 91       	lpm	r19, Z+
  return prescaler_hex_to_value(TCCR3B);
}
uint16_t get_timer4_prescaler(void)
{
  return prescaler_hex_to_value(TCCR4B);
}
    14b6:	c9 01       	movw	r24, r18
    14b8:	08 95       	ret

000014ba <get_timer5_prescaler>:
uint16_t get_timer5_prescaler(void)
{
  return prescaler_hex_to_value(TCCR5B);
    14ba:	80 91 21 01 	lds	r24, 0x0121
uint16_t prescaler_hex_to_value(uint8_t hex)
{
  // basically pgm_read_word will return a pointer to TimerPrescaleFactor in program space
  // and it will move the array to the correct position, then typecast it back
  // to uint16_t
  return (uint16_t)(pgm_read_word(TimerPrescaleFactor+(hex & TIMER_PRESCALE_MASK)));
    14be:	e8 2f       	mov	r30, r24
    14c0:	f0 e0       	ldi	r31, 0x00	; 0
    14c2:	e7 70       	andi	r30, 0x07	; 7
    14c4:	f0 70       	andi	r31, 0x00	; 0
    14c6:	ee 0f       	add	r30, r30
    14c8:	ff 1f       	adc	r31, r31
    14ca:	e0 50       	subi	r30, 0x00	; 0
    14cc:	fe 4f       	sbci	r31, 0xFE	; 254
    14ce:	25 91       	lpm	r18, Z+
    14d0:	34 91       	lpm	r19, Z+
  return prescaler_hex_to_value(TCCR4B);
}
uint16_t get_timer5_prescaler(void)
{
  return prescaler_hex_to_value(TCCR5B);
}
    14d2:	c9 01       	movw	r24, r18
    14d4:	08 95       	ret

000014d6 <get_timer0_overflow>:

const uint32_t get_timer0_overflow(void)
{
    return timer0_ovrflow_cnt;
    14d6:	20 91 dc 05 	lds	r18, 0x05DC
    14da:	30 91 dd 05 	lds	r19, 0x05DD
    14de:	40 91 de 05 	lds	r20, 0x05DE
    14e2:	50 91 df 05 	lds	r21, 0x05DF
}
    14e6:	b9 01       	movw	r22, r18
    14e8:	ca 01       	movw	r24, r20
    14ea:	08 95       	ret

000014ec <get_timer1_overflow>:
const uint32_t get_timer1_overflow(void)
{
    return timer1_ovrflow_cnt;
    14ec:	20 91 d8 05 	lds	r18, 0x05D8
    14f0:	30 91 d9 05 	lds	r19, 0x05D9
    14f4:	40 91 da 05 	lds	r20, 0x05DA
    14f8:	50 91 db 05 	lds	r21, 0x05DB
}
    14fc:	b9 01       	movw	r22, r18
    14fe:	ca 01       	movw	r24, r20
    1500:	08 95       	ret

00001502 <get_timer2_overflow>:
const uint32_t get_timer2_overflow(void)
{
    return timer2_ovrflow_cnt;
    1502:	20 91 e0 05 	lds	r18, 0x05E0
    1506:	30 91 e1 05 	lds	r19, 0x05E1
    150a:	40 91 e2 05 	lds	r20, 0x05E2
    150e:	50 91 e3 05 	lds	r21, 0x05E3
}
    1512:	b9 01       	movw	r22, r18
    1514:	ca 01       	movw	r24, r20
    1516:	08 95       	ret

00001518 <get_timer3_overflow>:
const uint32_t get_timer3_overflow(void)
{
    return timer3_ovrflow_cnt;
    1518:	20 91 e8 05 	lds	r18, 0x05E8
    151c:	30 91 e9 05 	lds	r19, 0x05E9
    1520:	40 91 ea 05 	lds	r20, 0x05EA
    1524:	50 91 eb 05 	lds	r21, 0x05EB
}
    1528:	b9 01       	movw	r22, r18
    152a:	ca 01       	movw	r24, r20
    152c:	08 95       	ret

0000152e <get_timer4_overflow>:
const uint32_t get_timer4_overflow(void)
{
    return timer4_ovrflow_cnt;
    152e:	20 91 d4 05 	lds	r18, 0x05D4
    1532:	30 91 d5 05 	lds	r19, 0x05D5
    1536:	40 91 d6 05 	lds	r20, 0x05D6
    153a:	50 91 d7 05 	lds	r21, 0x05D7
}
    153e:	b9 01       	movw	r22, r18
    1540:	ca 01       	movw	r24, r20
    1542:	08 95       	ret

00001544 <get_timer5_overflow>:
const uint32_t get_timer5_overflow(void)
{
    return timer5_ovrflow_cnt;
    1544:	20 91 ec 05 	lds	r18, 0x05EC
    1548:	30 91 ed 05 	lds	r19, 0x05ED
    154c:	40 91 ee 05 	lds	r20, 0x05EE
    1550:	50 91 ef 05 	lds	r21, 0x05EF
}
    1554:	b9 01       	movw	r22, r18
    1556:	ca 01       	movw	r24, r20
    1558:	08 95       	ret

0000155a <get_timer0_counter>:

const uint8_t get_timer0_counter(void)
{
    return TCNT0;
    155a:	86 b5       	in	r24, 0x26	; 38
}
    155c:	08 95       	ret

0000155e <get_timer1_counter>:
const uint16_t get_timer1_counter(void)
{
    return TCNT1;
    155e:	20 91 84 00 	lds	r18, 0x0084
    1562:	30 91 85 00 	lds	r19, 0x0085
}
    1566:	c9 01       	movw	r24, r18
    1568:	08 95       	ret

0000156a <get_timer2_counter>:
const uint8_t get_timer2_counter(void)
{
    return TCNT2;
    156a:	80 91 b2 00 	lds	r24, 0x00B2
}
    156e:	08 95       	ret

00001570 <get_timer3_counter>:
const uint16_t get_timer3_counter(void)
{
    return TCNT3;
    1570:	20 91 94 00 	lds	r18, 0x0094
    1574:	30 91 95 00 	lds	r19, 0x0095
}
    1578:	c9 01       	movw	r24, r18
    157a:	08 95       	ret

0000157c <get_timer4_counter>:
const uint16_t get_timer4_counter(void)
{
    return TCNT4;
    157c:	20 91 a4 00 	lds	r18, 0x00A4
    1580:	30 91 a5 00 	lds	r19, 0x00A5
}
    1584:	c9 01       	movw	r24, r18
    1586:	08 95       	ret

00001588 <get_timer5_counter>:
const uint16_t get_timer5_counter(void)
{
    return TCNT5;
    1588:	20 91 24 01 	lds	r18, 0x0124
    158c:	30 91 25 01 	lds	r19, 0x0125
}
    1590:	c9 01       	movw	r24, r18
    1592:	08 95       	ret

00001594 <reset_timer0>:

void reset_timer0(void)
{
    TCNT0 = timer0_ovrflow_cnt = 0;
    1594:	10 92 dc 05 	sts	0x05DC, r1
    1598:	10 92 dd 05 	sts	0x05DD, r1
    159c:	10 92 de 05 	sts	0x05DE, r1
    15a0:	10 92 df 05 	sts	0x05DF, r1
    15a4:	16 bc       	out	0x26, r1	; 38
}
    15a6:	08 95       	ret

000015a8 <reset_timer1>:
void reset_timer1(void)
{
    TCNT1 = timer1_ovrflow_cnt = 0;
    15a8:	10 92 d8 05 	sts	0x05D8, r1
    15ac:	10 92 d9 05 	sts	0x05D9, r1
    15b0:	10 92 da 05 	sts	0x05DA, r1
    15b4:	10 92 db 05 	sts	0x05DB, r1
    15b8:	10 92 85 00 	sts	0x0085, r1
    15bc:	10 92 84 00 	sts	0x0084, r1
}
    15c0:	08 95       	ret

000015c2 <reset_timer2>:
void reset_timer2(void)
{
    TCNT2 = timer2_ovrflow_cnt = 0;
    15c2:	10 92 e0 05 	sts	0x05E0, r1
    15c6:	10 92 e1 05 	sts	0x05E1, r1
    15ca:	10 92 e2 05 	sts	0x05E2, r1
    15ce:	10 92 e3 05 	sts	0x05E3, r1
    15d2:	10 92 b2 00 	sts	0x00B2, r1
}
    15d6:	08 95       	ret

000015d8 <reset_timer3>:
void reset_timer3(void)
{
    TCNT3 = timer3_ovrflow_cnt = 0;
    15d8:	10 92 e8 05 	sts	0x05E8, r1
    15dc:	10 92 e9 05 	sts	0x05E9, r1
    15e0:	10 92 ea 05 	sts	0x05EA, r1
    15e4:	10 92 eb 05 	sts	0x05EB, r1
    15e8:	10 92 95 00 	sts	0x0095, r1
    15ec:	10 92 94 00 	sts	0x0094, r1
}
    15f0:	08 95       	ret

000015f2 <reset_timer4>:
void reset_timer4(void)
{
    TCNT4 = timer4_ovrflow_cnt = 0;
    15f2:	10 92 d4 05 	sts	0x05D4, r1
    15f6:	10 92 d5 05 	sts	0x05D5, r1
    15fa:	10 92 d6 05 	sts	0x05D6, r1
    15fe:	10 92 d7 05 	sts	0x05D7, r1
    1602:	10 92 a5 00 	sts	0x00A5, r1
    1606:	10 92 a4 00 	sts	0x00A4, r1
}
    160a:	08 95       	ret

0000160c <reset_timer5>:
void reset_timer5(void)
{
    TCNT5 = timer5_ovrflow_cnt = 0;
    160c:	10 92 ec 05 	sts	0x05EC, r1
    1610:	10 92 ed 05 	sts	0x05ED, r1
    1614:	10 92 ee 05 	sts	0x05EE, r1
    1618:	10 92 ef 05 	sts	0x05EF, r1
    161c:	10 92 25 01 	sts	0x0125, r1
    1620:	10 92 24 01 	sts	0x0124, r1
}
    1624:	08 95       	ret

00001626 <delay_us>:

	delay_loops = ((time_us * CYCLES_PER_US)+3) / 5; // +3 for rounding up (dirty) 

	// one loop takes 5 cpu cycles 
	for (i=0; i < delay_loops; i++) {};
}
    1626:	08 95       	ret

00001628 <init_timer0>:

void init_timer0(const uint8_t prescaler)
{
  TCCR0B = prescaler;
    1628:	85 bd       	out	0x25, r24	; 37
  TIMSK0 = _BV(TOIE0); // enable interrupts
    162a:	81 e0       	ldi	r24, 0x01	; 1
    162c:	80 93 6e 00 	sts	0x006E, r24
    return TCNT5;
}

void reset_timer0(void)
{
    TCNT0 = timer0_ovrflow_cnt = 0;
    1630:	10 92 dc 05 	sts	0x05DC, r1
    1634:	10 92 dd 05 	sts	0x05DD, r1
    1638:	10 92 de 05 	sts	0x05DE, r1
    163c:	10 92 df 05 	sts	0x05DF, r1
    1640:	16 bc       	out	0x26, r1	; 38
void init_timer0(const uint8_t prescaler)
{
  TCCR0B = prescaler;
  TIMSK0 = _BV(TOIE0); // enable interrupts
  reset_timer0(); // reset counter
}
    1642:	08 95       	ret

00001644 <init_timer1>:
void init_timer1(const uint8_t prescaler)
{
  TCCR1B = prescaler;
    1644:	80 93 81 00 	sts	0x0081, r24
  TIMSK1 = _BV(TOIE1); // enable interrupts
    1648:	81 e0       	ldi	r24, 0x01	; 1
    164a:	80 93 6f 00 	sts	0x006F, r24
{
    TCNT0 = timer0_ovrflow_cnt = 0;
}
void reset_timer1(void)
{
    TCNT1 = timer1_ovrflow_cnt = 0;
    164e:	10 92 d8 05 	sts	0x05D8, r1
    1652:	10 92 d9 05 	sts	0x05D9, r1
    1656:	10 92 da 05 	sts	0x05DA, r1
    165a:	10 92 db 05 	sts	0x05DB, r1
    165e:	10 92 85 00 	sts	0x0085, r1
    1662:	10 92 84 00 	sts	0x0084, r1
void init_timer1(const uint8_t prescaler)
{
  TCCR1B = prescaler;
  TIMSK1 = _BV(TOIE1); // enable interrupts
  reset_timer1(); // reset counter
}
    1666:	08 95       	ret

00001668 <init_timer2>:
void init_timer2(const uint8_t prescaler)
{
  TCCR2B = prescaler;
    1668:	80 93 b1 00 	sts	0x00B1, r24
  TIMSK2 = _BV(TOIE2); // enable interrupts
    166c:	81 e0       	ldi	r24, 0x01	; 1
    166e:	80 93 70 00 	sts	0x0070, r24
{
    TCNT1 = timer1_ovrflow_cnt = 0;
}
void reset_timer2(void)
{
    TCNT2 = timer2_ovrflow_cnt = 0;
    1672:	10 92 e0 05 	sts	0x05E0, r1
    1676:	10 92 e1 05 	sts	0x05E1, r1
    167a:	10 92 e2 05 	sts	0x05E2, r1
    167e:	10 92 e3 05 	sts	0x05E3, r1
    1682:	10 92 b2 00 	sts	0x00B2, r1
void init_timer2(const uint8_t prescaler)
{
  TCCR2B = prescaler;
  TIMSK2 = _BV(TOIE2); // enable interrupts
  reset_timer2(); // reset counter
}
    1686:	08 95       	ret

00001688 <init_timer3>:
void init_timer3(const uint8_t prescaler)
{
  TCCR3B = prescaler;
    1688:	80 93 91 00 	sts	0x0091, r24
  TIMSK3 = _BV(TOIE3); // enable interrupts
    168c:	81 e0       	ldi	r24, 0x01	; 1
    168e:	80 93 71 00 	sts	0x0071, r24
{
    TCNT2 = timer2_ovrflow_cnt = 0;
}
void reset_timer3(void)
{
    TCNT3 = timer3_ovrflow_cnt = 0;
    1692:	10 92 e8 05 	sts	0x05E8, r1
    1696:	10 92 e9 05 	sts	0x05E9, r1
    169a:	10 92 ea 05 	sts	0x05EA, r1
    169e:	10 92 eb 05 	sts	0x05EB, r1
    16a2:	10 92 95 00 	sts	0x0095, r1
    16a6:	10 92 94 00 	sts	0x0094, r1
void init_timer3(const uint8_t prescaler)
{
  TCCR3B = prescaler;
  TIMSK3 = _BV(TOIE3); // enable interrupts
  reset_timer3(); // reset counter
}
    16aa:	08 95       	ret

000016ac <init_timer4>:
void init_timer4(const uint8_t prescaler)
{
  TCCR4B = prescaler;
    16ac:	80 93 a1 00 	sts	0x00A1, r24
  TIMSK4 = _BV(TOIE4); // enable interrupts
    16b0:	81 e0       	ldi	r24, 0x01	; 1
    16b2:	80 93 72 00 	sts	0x0072, r24
{
    TCNT3 = timer3_ovrflow_cnt = 0;
}
void reset_timer4(void)
{
    TCNT4 = timer4_ovrflow_cnt = 0;
    16b6:	10 92 d4 05 	sts	0x05D4, r1
    16ba:	10 92 d5 05 	sts	0x05D5, r1
    16be:	10 92 d6 05 	sts	0x05D6, r1
    16c2:	10 92 d7 05 	sts	0x05D7, r1
    16c6:	10 92 a5 00 	sts	0x00A5, r1
    16ca:	10 92 a4 00 	sts	0x00A4, r1
void init_timer4(const uint8_t prescaler)
{
  TCCR4B = prescaler;
  TIMSK4 = _BV(TOIE4); // enable interrupts
  reset_timer4(); // reset counter
}
    16ce:	08 95       	ret

000016d0 <init_timer5>:
void init_timer5(const uint8_t prescaler)
{
  TCCR5B = prescaler;
    16d0:	80 93 21 01 	sts	0x0121, r24
  TIMSK5 = _BV(TOIE5); // enable interrupts
    16d4:	81 e0       	ldi	r24, 0x01	; 1
    16d6:	80 93 73 00 	sts	0x0073, r24
{
    TCNT4 = timer4_ovrflow_cnt = 0;
}
void reset_timer5(void)
{
    TCNT5 = timer5_ovrflow_cnt = 0;
    16da:	10 92 ec 05 	sts	0x05EC, r1
    16de:	10 92 ed 05 	sts	0x05ED, r1
    16e2:	10 92 ee 05 	sts	0x05EE, r1
    16e6:	10 92 ef 05 	sts	0x05EF, r1
    16ea:	10 92 25 01 	sts	0x0125, r1
    16ee:	10 92 24 01 	sts	0x0124, r1
void init_timer5(const uint8_t prescaler)
{
  TCCR5B = prescaler;
  TIMSK5 = _BV(TOIE5); // enable interrupts
  reset_timer5(); // reset counter
}
    16f2:	08 95       	ret

000016f4 <timer_attach>:

void timer_attach(TimerInterrupt_t interrupt, void (*user_func)(void) )
{
  // set the interrupt function to run
  // the supplied user's function
  TimerIntFunc[interrupt] = user_func;
    16f4:	e8 2f       	mov	r30, r24
    16f6:	f0 e0       	ldi	r31, 0x00	; 0
    16f8:	ee 0f       	add	r30, r30
    16fa:	ff 1f       	adc	r31, r31
    16fc:	e4 50       	subi	r30, 0x04	; 4
    16fe:	fd 4f       	sbci	r31, 0xFD	; 253
    1700:	71 83       	std	Z+1, r23	; 0x01
    1702:	60 83       	st	Z, r22
}
    1704:	08 95       	ret

00001706 <timer_detach>:

void timer_detach(TimerInterrupt_t interrupt)
{
  // clear the user defined interrupt function
  TimerIntFunc[interrupt] = NULL;
    1706:	e8 2f       	mov	r30, r24
    1708:	f0 e0       	ldi	r31, 0x00	; 0
    170a:	ee 0f       	add	r30, r30
    170c:	ff 1f       	adc	r31, r31
    170e:	e4 50       	subi	r30, 0x04	; 4
    1710:	fd 4f       	sbci	r31, 0xFD	; 253
    1712:	11 82       	std	Z+1, r1	; 0x01
    1714:	10 82       	st	Z, r1
}
    1716:	08 95       	ret

00001718 <_delay_loop_2>:

void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1718:	01 97       	sbiw	r24, 0x01	; 1
    171a:	f1 f7       	brne	.-4      	; 0x1718 <_delay_loop_2>
		"1: sbiw %0,1" "\n\t"
		"brne 1b"
		: "=w" (__count)
		: "0" (__count)
	);
}
    171c:	08 95       	ret

0000171e <sleep>:

void sleep(uint16_t time_ms)
{
    171e:	af 92       	push	r10
    1720:	bf 92       	push	r11
    1722:	cf 92       	push	r12
    1724:	df 92       	push	r13
    1726:	ef 92       	push	r14
    1728:	ff 92       	push	r15
    172a:	0f 93       	push	r16
    172c:	1f 93       	push	r17
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * time_ms;
    172e:	a0 e0       	ldi	r26, 0x00	; 0
    1730:	b0 e0       	ldi	r27, 0x00	; 0
    1732:	bc 01       	movw	r22, r24
    1734:	cd 01       	movw	r24, r26
    1736:	0e 94 c0 1f 	call	0x3f80	; 0x3f80 <__floatunsisf>
    173a:	5b 01       	movw	r10, r22
    173c:	6c 01       	movw	r12, r24
    173e:	20 e0       	ldi	r18, 0x00	; 0
    1740:	30 e0       	ldi	r19, 0x00	; 0
    1742:	4a e7       	ldi	r20, 0x7A	; 122
    1744:	55 e4       	ldi	r21, 0x45	; 69
    1746:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
    174a:	7b 01       	movw	r14, r22
    174c:	8c 01       	movw	r16, r24
	if (__tmp < 1.0)
    174e:	20 e0       	ldi	r18, 0x00	; 0
    1750:	30 e0       	ldi	r19, 0x00	; 0
    1752:	40 e8       	ldi	r20, 0x80	; 128
    1754:	5f e3       	ldi	r21, 0x3F	; 63
    1756:	0e 94 25 1f 	call	0x3e4a	; 0x3e4a <__cmpsf2>
    175a:	88 23       	and	r24, r24
    175c:	1c f4       	brge	.+6      	; 0x1764 <sleep+0x46>
    175e:	61 e0       	ldi	r22, 0x01	; 1
    1760:	70 e0       	ldi	r23, 0x00	; 0
    1762:	24 c0       	rjmp	.+72     	; 0x17ac <sleep+0x8e>
		__ticks = 1;
	else if (__tmp > 65535)
    1764:	c8 01       	movw	r24, r16
    1766:	b7 01       	movw	r22, r14
    1768:	20 e0       	ldi	r18, 0x00	; 0
    176a:	3f ef       	ldi	r19, 0xFF	; 255
    176c:	4f e7       	ldi	r20, 0x7F	; 127
    176e:	57 e4       	ldi	r21, 0x47	; 71
    1770:	0e 94 d9 20 	call	0x41b2	; 0x41b2 <__gesf2>
    1774:	18 16       	cp	r1, r24
    1776:	b4 f4       	brge	.+44     	; 0x17a4 <sleep+0x86>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (time_ms * 10.0);
    1778:	c6 01       	movw	r24, r12
    177a:	b5 01       	movw	r22, r10
    177c:	20 e0       	ldi	r18, 0x00	; 0
    177e:	30 e0       	ldi	r19, 0x00	; 0
    1780:	40 e2       	ldi	r20, 0x20	; 32
    1782:	51 e4       	ldi	r21, 0x41	; 65
    1784:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
    1788:	0e 94 94 1f 	call	0x3f28	; 0x3f28 <__fixunssfsi>
}

void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    178c:	80 e9       	ldi	r24, 0x90	; 144
    178e:	91 e0       	ldi	r25, 0x01	; 1
    1790:	05 c0       	rjmp	.+10     	; 0x179c <sleep+0x7e>
    1792:	fc 01       	movw	r30, r24
    1794:	31 97       	sbiw	r30, 0x01	; 1
    1796:	f1 f7       	brne	.-4      	; 0x1794 <sleep+0x76>
		__ticks = (uint16_t) (time_ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1798:	61 50       	subi	r22, 0x01	; 1
    179a:	70 40       	sbci	r23, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (time_ms * 10.0);
		while(__ticks)
    179c:	61 15       	cp	r22, r1
    179e:	71 05       	cpc	r23, r1
    17a0:	c1 f7       	brne	.-16     	; 0x1792 <sleep+0x74>
    17a2:	07 c0       	rjmp	.+14     	; 0x17b2 <sleep+0x94>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    17a4:	c8 01       	movw	r24, r16
    17a6:	b7 01       	movw	r22, r14
    17a8:	0e 94 94 1f 	call	0x3f28	; 0x3f28 <__fixunssfsi>
}

void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    17ac:	cb 01       	movw	r24, r22
    17ae:	01 97       	sbiw	r24, 0x01	; 1
    17b0:	f1 f7       	brne	.-4      	; 0x17ae <sleep+0x90>
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
	_delay_loop_2(__ticks);
}
    17b2:	1f 91       	pop	r17
    17b4:	0f 91       	pop	r16
    17b6:	ff 90       	pop	r15
    17b8:	ef 90       	pop	r14
    17ba:	df 90       	pop	r13
    17bc:	cf 90       	pop	r12
    17be:	bf 90       	pop	r11
    17c0:	af 90       	pop	r10
    17c2:	08 95       	ret

000017c4 <__vector_23>:
    }
  }
}*/

ISR(TIMER0_OVF_vect) 
{
    17c4:	1f 92       	push	r1
    17c6:	0f 92       	push	r0
    17c8:	0f b6       	in	r0, 0x3f	; 63
    17ca:	0f 92       	push	r0
    17cc:	11 24       	eor	r1, r1
    17ce:	2f 93       	push	r18
    17d0:	3f 93       	push	r19
    17d2:	4f 93       	push	r20
    17d4:	5f 93       	push	r21
    17d6:	6f 93       	push	r22
    17d8:	7f 93       	push	r23
    17da:	8f 93       	push	r24
    17dc:	9f 93       	push	r25
    17de:	af 93       	push	r26
    17e0:	bf 93       	push	r27
    17e2:	ef 93       	push	r30
    17e4:	ff 93       	push	r31
  timer0_ovrflow_cnt++;
    17e6:	80 91 dc 05 	lds	r24, 0x05DC
    17ea:	90 91 dd 05 	lds	r25, 0x05DD
    17ee:	a0 91 de 05 	lds	r26, 0x05DE
    17f2:	b0 91 df 05 	lds	r27, 0x05DF
    17f6:	01 96       	adiw	r24, 0x01	; 1
    17f8:	a1 1d       	adc	r26, r1
    17fa:	b1 1d       	adc	r27, r1
    17fc:	80 93 dc 05 	sts	0x05DC, r24
    1800:	90 93 dd 05 	sts	0x05DD, r25
    1804:	a0 93 de 05 	sts	0x05DE, r26
    1808:	b0 93 df 05 	sts	0x05DF, r27
  timer_sleep_cnt++;
    180c:	80 91 e4 05 	lds	r24, 0x05E4
    1810:	90 91 e5 05 	lds	r25, 0x05E5
    1814:	a0 91 e6 05 	lds	r26, 0x05E6
    1818:	b0 91 e7 05 	lds	r27, 0x05E7
    181c:	01 96       	adiw	r24, 0x01	; 1
    181e:	a1 1d       	adc	r26, r1
    1820:	b1 1d       	adc	r27, r1
    1822:	80 93 e4 05 	sts	0x05E4, r24
    1826:	90 93 e5 05 	sts	0x05E5, r25
    182a:	a0 93 e6 05 	sts	0x05E6, r26
    182e:	b0 93 e7 05 	sts	0x05E7, r27
  RUN_USER_DEFINE_INTERRUPT(TIMER0_OVF_interrupt);
    1832:	80 91 00 03 	lds	r24, 0x0300
    1836:	90 91 01 03 	lds	r25, 0x0301
    183a:	89 2b       	or	r24, r25
    183c:	29 f0       	breq	.+10     	; 0x1848 <__vector_23+0x84>
    183e:	e0 91 00 03 	lds	r30, 0x0300
    1842:	f0 91 01 03 	lds	r31, 0x0301
    1846:	09 95       	icall
}
    1848:	ff 91       	pop	r31
    184a:	ef 91       	pop	r30
    184c:	bf 91       	pop	r27
    184e:	af 91       	pop	r26
    1850:	9f 91       	pop	r25
    1852:	8f 91       	pop	r24
    1854:	7f 91       	pop	r23
    1856:	6f 91       	pop	r22
    1858:	5f 91       	pop	r21
    185a:	4f 91       	pop	r20
    185c:	3f 91       	pop	r19
    185e:	2f 91       	pop	r18
    1860:	0f 90       	pop	r0
    1862:	0f be       	out	0x3f, r0	; 63
    1864:	0f 90       	pop	r0
    1866:	1f 90       	pop	r1
    1868:	18 95       	reti

0000186a <__vector_20>:
ISR(TIMER1_OVF_vect) 
{
    186a:	1f 92       	push	r1
    186c:	0f 92       	push	r0
    186e:	0f b6       	in	r0, 0x3f	; 63
    1870:	0f 92       	push	r0
    1872:	11 24       	eor	r1, r1
    1874:	2f 93       	push	r18
    1876:	3f 93       	push	r19
    1878:	4f 93       	push	r20
    187a:	5f 93       	push	r21
    187c:	6f 93       	push	r22
    187e:	7f 93       	push	r23
    1880:	8f 93       	push	r24
    1882:	9f 93       	push	r25
    1884:	af 93       	push	r26
    1886:	bf 93       	push	r27
    1888:	ef 93       	push	r30
    188a:	ff 93       	push	r31
  timer1_ovrflow_cnt++;
    188c:	80 91 d8 05 	lds	r24, 0x05D8
    1890:	90 91 d9 05 	lds	r25, 0x05D9
    1894:	a0 91 da 05 	lds	r26, 0x05DA
    1898:	b0 91 db 05 	lds	r27, 0x05DB
    189c:	01 96       	adiw	r24, 0x01	; 1
    189e:	a1 1d       	adc	r26, r1
    18a0:	b1 1d       	adc	r27, r1
    18a2:	80 93 d8 05 	sts	0x05D8, r24
    18a6:	90 93 d9 05 	sts	0x05D9, r25
    18aa:	a0 93 da 05 	sts	0x05DA, r26
    18ae:	b0 93 db 05 	sts	0x05DB, r27
  RUN_USER_DEFINE_INTERRUPT(TIMER1_OVF_interrupt);
    18b2:	80 91 0a 03 	lds	r24, 0x030A
    18b6:	90 91 0b 03 	lds	r25, 0x030B
    18ba:	89 2b       	or	r24, r25
    18bc:	29 f0       	breq	.+10     	; 0x18c8 <__vector_20+0x5e>
    18be:	e0 91 0a 03 	lds	r30, 0x030A
    18c2:	f0 91 0b 03 	lds	r31, 0x030B
    18c6:	09 95       	icall
}
    18c8:	ff 91       	pop	r31
    18ca:	ef 91       	pop	r30
    18cc:	bf 91       	pop	r27
    18ce:	af 91       	pop	r26
    18d0:	9f 91       	pop	r25
    18d2:	8f 91       	pop	r24
    18d4:	7f 91       	pop	r23
    18d6:	6f 91       	pop	r22
    18d8:	5f 91       	pop	r21
    18da:	4f 91       	pop	r20
    18dc:	3f 91       	pop	r19
    18de:	2f 91       	pop	r18
    18e0:	0f 90       	pop	r0
    18e2:	0f be       	out	0x3f, r0	; 63
    18e4:	0f 90       	pop	r0
    18e6:	1f 90       	pop	r1
    18e8:	18 95       	reti

000018ea <__vector_15>:
ISR(TIMER2_OVF_vect) 
{
    18ea:	1f 92       	push	r1
    18ec:	0f 92       	push	r0
    18ee:	0f b6       	in	r0, 0x3f	; 63
    18f0:	0f 92       	push	r0
    18f2:	11 24       	eor	r1, r1
    18f4:	2f 93       	push	r18
    18f6:	3f 93       	push	r19
    18f8:	4f 93       	push	r20
    18fa:	5f 93       	push	r21
    18fc:	6f 93       	push	r22
    18fe:	7f 93       	push	r23
    1900:	8f 93       	push	r24
    1902:	9f 93       	push	r25
    1904:	af 93       	push	r26
    1906:	bf 93       	push	r27
    1908:	ef 93       	push	r30
    190a:	ff 93       	push	r31
  timer2_ovrflow_cnt++;
    190c:	80 91 e0 05 	lds	r24, 0x05E0
    1910:	90 91 e1 05 	lds	r25, 0x05E1
    1914:	a0 91 e2 05 	lds	r26, 0x05E2
    1918:	b0 91 e3 05 	lds	r27, 0x05E3
    191c:	01 96       	adiw	r24, 0x01	; 1
    191e:	a1 1d       	adc	r26, r1
    1920:	b1 1d       	adc	r27, r1
    1922:	80 93 e0 05 	sts	0x05E0, r24
    1926:	90 93 e1 05 	sts	0x05E1, r25
    192a:	a0 93 e2 05 	sts	0x05E2, r26
    192e:	b0 93 e3 05 	sts	0x05E3, r27
  RUN_USER_DEFINE_INTERRUPT(TIMER2_OVF_interrupt);
    1932:	80 91 10 03 	lds	r24, 0x0310
    1936:	90 91 11 03 	lds	r25, 0x0311
    193a:	89 2b       	or	r24, r25
    193c:	29 f0       	breq	.+10     	; 0x1948 <__vector_15+0x5e>
    193e:	e0 91 10 03 	lds	r30, 0x0310
    1942:	f0 91 11 03 	lds	r31, 0x0311
    1946:	09 95       	icall
}
    1948:	ff 91       	pop	r31
    194a:	ef 91       	pop	r30
    194c:	bf 91       	pop	r27
    194e:	af 91       	pop	r26
    1950:	9f 91       	pop	r25
    1952:	8f 91       	pop	r24
    1954:	7f 91       	pop	r23
    1956:	6f 91       	pop	r22
    1958:	5f 91       	pop	r21
    195a:	4f 91       	pop	r20
    195c:	3f 91       	pop	r19
    195e:	2f 91       	pop	r18
    1960:	0f 90       	pop	r0
    1962:	0f be       	out	0x3f, r0	; 63
    1964:	0f 90       	pop	r0
    1966:	1f 90       	pop	r1
    1968:	18 95       	reti

0000196a <__vector_35>:
ISR(TIMER3_OVF_vect) 
{
    196a:	1f 92       	push	r1
    196c:	0f 92       	push	r0
    196e:	0f b6       	in	r0, 0x3f	; 63
    1970:	0f 92       	push	r0
    1972:	11 24       	eor	r1, r1
    1974:	2f 93       	push	r18
    1976:	3f 93       	push	r19
    1978:	4f 93       	push	r20
    197a:	5f 93       	push	r21
    197c:	6f 93       	push	r22
    197e:	7f 93       	push	r23
    1980:	8f 93       	push	r24
    1982:	9f 93       	push	r25
    1984:	af 93       	push	r26
    1986:	bf 93       	push	r27
    1988:	ef 93       	push	r30
    198a:	ff 93       	push	r31
  timer3_ovrflow_cnt++;
    198c:	80 91 e8 05 	lds	r24, 0x05E8
    1990:	90 91 e9 05 	lds	r25, 0x05E9
    1994:	a0 91 ea 05 	lds	r26, 0x05EA
    1998:	b0 91 eb 05 	lds	r27, 0x05EB
    199c:	01 96       	adiw	r24, 0x01	; 1
    199e:	a1 1d       	adc	r26, r1
    19a0:	b1 1d       	adc	r27, r1
    19a2:	80 93 e8 05 	sts	0x05E8, r24
    19a6:	90 93 e9 05 	sts	0x05E9, r25
    19aa:	a0 93 ea 05 	sts	0x05EA, r26
    19ae:	b0 93 eb 05 	sts	0x05EB, r27
  RUN_USER_DEFINE_INTERRUPT(TIMER3_OVF_interrupt);
    19b2:	80 91 1a 03 	lds	r24, 0x031A
    19b6:	90 91 1b 03 	lds	r25, 0x031B
    19ba:	89 2b       	or	r24, r25
    19bc:	29 f0       	breq	.+10     	; 0x19c8 <__vector_35+0x5e>
    19be:	e0 91 1a 03 	lds	r30, 0x031A
    19c2:	f0 91 1b 03 	lds	r31, 0x031B
    19c6:	09 95       	icall
}
    19c8:	ff 91       	pop	r31
    19ca:	ef 91       	pop	r30
    19cc:	bf 91       	pop	r27
    19ce:	af 91       	pop	r26
    19d0:	9f 91       	pop	r25
    19d2:	8f 91       	pop	r24
    19d4:	7f 91       	pop	r23
    19d6:	6f 91       	pop	r22
    19d8:	5f 91       	pop	r21
    19da:	4f 91       	pop	r20
    19dc:	3f 91       	pop	r19
    19de:	2f 91       	pop	r18
    19e0:	0f 90       	pop	r0
    19e2:	0f be       	out	0x3f, r0	; 63
    19e4:	0f 90       	pop	r0
    19e6:	1f 90       	pop	r1
    19e8:	18 95       	reti

000019ea <__vector_45>:
ISR(TIMER4_OVF_vect) 
{
    19ea:	1f 92       	push	r1
    19ec:	0f 92       	push	r0
    19ee:	0f b6       	in	r0, 0x3f	; 63
    19f0:	0f 92       	push	r0
    19f2:	11 24       	eor	r1, r1
    19f4:	2f 93       	push	r18
    19f6:	3f 93       	push	r19
    19f8:	4f 93       	push	r20
    19fa:	5f 93       	push	r21
    19fc:	6f 93       	push	r22
    19fe:	7f 93       	push	r23
    1a00:	8f 93       	push	r24
    1a02:	9f 93       	push	r25
    1a04:	af 93       	push	r26
    1a06:	bf 93       	push	r27
    1a08:	ef 93       	push	r30
    1a0a:	ff 93       	push	r31
  timer4_ovrflow_cnt++;
    1a0c:	80 91 d4 05 	lds	r24, 0x05D4
    1a10:	90 91 d5 05 	lds	r25, 0x05D5
    1a14:	a0 91 d6 05 	lds	r26, 0x05D6
    1a18:	b0 91 d7 05 	lds	r27, 0x05D7
    1a1c:	01 96       	adiw	r24, 0x01	; 1
    1a1e:	a1 1d       	adc	r26, r1
    1a20:	b1 1d       	adc	r27, r1
    1a22:	80 93 d4 05 	sts	0x05D4, r24
    1a26:	90 93 d5 05 	sts	0x05D5, r25
    1a2a:	a0 93 d6 05 	sts	0x05D6, r26
    1a2e:	b0 93 d7 05 	sts	0x05D7, r27
  RUN_USER_DEFINE_INTERRUPT(TIMER4_OVF_interrupt);
    1a32:	80 91 24 03 	lds	r24, 0x0324
    1a36:	90 91 25 03 	lds	r25, 0x0325
    1a3a:	89 2b       	or	r24, r25
    1a3c:	29 f0       	breq	.+10     	; 0x1a48 <__vector_45+0x5e>
    1a3e:	e0 91 24 03 	lds	r30, 0x0324
    1a42:	f0 91 25 03 	lds	r31, 0x0325
    1a46:	09 95       	icall
}
    1a48:	ff 91       	pop	r31
    1a4a:	ef 91       	pop	r30
    1a4c:	bf 91       	pop	r27
    1a4e:	af 91       	pop	r26
    1a50:	9f 91       	pop	r25
    1a52:	8f 91       	pop	r24
    1a54:	7f 91       	pop	r23
    1a56:	6f 91       	pop	r22
    1a58:	5f 91       	pop	r21
    1a5a:	4f 91       	pop	r20
    1a5c:	3f 91       	pop	r19
    1a5e:	2f 91       	pop	r18
    1a60:	0f 90       	pop	r0
    1a62:	0f be       	out	0x3f, r0	; 63
    1a64:	0f 90       	pop	r0
    1a66:	1f 90       	pop	r1
    1a68:	18 95       	reti

00001a6a <__vector_50>:
ISR(TIMER5_OVF_vect) 
{
    1a6a:	1f 92       	push	r1
    1a6c:	0f 92       	push	r0
    1a6e:	0f b6       	in	r0, 0x3f	; 63
    1a70:	0f 92       	push	r0
    1a72:	11 24       	eor	r1, r1
    1a74:	2f 93       	push	r18
    1a76:	3f 93       	push	r19
    1a78:	4f 93       	push	r20
    1a7a:	5f 93       	push	r21
    1a7c:	6f 93       	push	r22
    1a7e:	7f 93       	push	r23
    1a80:	8f 93       	push	r24
    1a82:	9f 93       	push	r25
    1a84:	af 93       	push	r26
    1a86:	bf 93       	push	r27
    1a88:	ef 93       	push	r30
    1a8a:	ff 93       	push	r31
  timer5_ovrflow_cnt++;
    1a8c:	80 91 ec 05 	lds	r24, 0x05EC
    1a90:	90 91 ed 05 	lds	r25, 0x05ED
    1a94:	a0 91 ee 05 	lds	r26, 0x05EE
    1a98:	b0 91 ef 05 	lds	r27, 0x05EF
    1a9c:	01 96       	adiw	r24, 0x01	; 1
    1a9e:	a1 1d       	adc	r26, r1
    1aa0:	b1 1d       	adc	r27, r1
    1aa2:	80 93 ec 05 	sts	0x05EC, r24
    1aa6:	90 93 ed 05 	sts	0x05ED, r25
    1aaa:	a0 93 ee 05 	sts	0x05EE, r26
    1aae:	b0 93 ef 05 	sts	0x05EF, r27
  RUN_USER_DEFINE_INTERRUPT(TIMER5_OVF_interrupt);
    1ab2:	80 91 2e 03 	lds	r24, 0x032E
    1ab6:	90 91 2f 03 	lds	r25, 0x032F
    1aba:	89 2b       	or	r24, r25
    1abc:	29 f0       	breq	.+10     	; 0x1ac8 <__vector_50+0x5e>
    1abe:	e0 91 2e 03 	lds	r30, 0x032E
    1ac2:	f0 91 2f 03 	lds	r31, 0x032F
    1ac6:	09 95       	icall
}
    1ac8:	ff 91       	pop	r31
    1aca:	ef 91       	pop	r30
    1acc:	bf 91       	pop	r27
    1ace:	af 91       	pop	r26
    1ad0:	9f 91       	pop	r25
    1ad2:	8f 91       	pop	r24
    1ad4:	7f 91       	pop	r23
    1ad6:	6f 91       	pop	r22
    1ad8:	5f 91       	pop	r21
    1ada:	4f 91       	pop	r20
    1adc:	3f 91       	pop	r19
    1ade:	2f 91       	pop	r18
    1ae0:	0f 90       	pop	r0
    1ae2:	0f be       	out	0x3f, r0	; 63
    1ae4:	0f 90       	pop	r0
    1ae6:	1f 90       	pop	r1
    1ae8:	18 95       	reti

00001aea <__vector_21>:
ISR(TIMER0_COMPA_vect)
{
    1aea:	1f 92       	push	r1
    1aec:	0f 92       	push	r0
    1aee:	0f b6       	in	r0, 0x3f	; 63
    1af0:	0f 92       	push	r0
    1af2:	11 24       	eor	r1, r1
    1af4:	2f 93       	push	r18
    1af6:	3f 93       	push	r19
    1af8:	4f 93       	push	r20
    1afa:	5f 93       	push	r21
    1afc:	6f 93       	push	r22
    1afe:	7f 93       	push	r23
    1b00:	8f 93       	push	r24
    1b02:	9f 93       	push	r25
    1b04:	af 93       	push	r26
    1b06:	bf 93       	push	r27
    1b08:	ef 93       	push	r30
    1b0a:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER0_COMPA_interrupt);
    1b0c:	80 91 fc 02 	lds	r24, 0x02FC
    1b10:	90 91 fd 02 	lds	r25, 0x02FD
    1b14:	89 2b       	or	r24, r25
    1b16:	29 f0       	breq	.+10     	; 0x1b22 <__vector_21+0x38>
    1b18:	e0 91 fc 02 	lds	r30, 0x02FC
    1b1c:	f0 91 fd 02 	lds	r31, 0x02FD
    1b20:	09 95       	icall
}
    1b22:	ff 91       	pop	r31
    1b24:	ef 91       	pop	r30
    1b26:	bf 91       	pop	r27
    1b28:	af 91       	pop	r26
    1b2a:	9f 91       	pop	r25
    1b2c:	8f 91       	pop	r24
    1b2e:	7f 91       	pop	r23
    1b30:	6f 91       	pop	r22
    1b32:	5f 91       	pop	r21
    1b34:	4f 91       	pop	r20
    1b36:	3f 91       	pop	r19
    1b38:	2f 91       	pop	r18
    1b3a:	0f 90       	pop	r0
    1b3c:	0f be       	out	0x3f, r0	; 63
    1b3e:	0f 90       	pop	r0
    1b40:	1f 90       	pop	r1
    1b42:	18 95       	reti

00001b44 <__vector_22>:
ISR(TIMER0_COMPB_vect)
{
    1b44:	1f 92       	push	r1
    1b46:	0f 92       	push	r0
    1b48:	0f b6       	in	r0, 0x3f	; 63
    1b4a:	0f 92       	push	r0
    1b4c:	11 24       	eor	r1, r1
    1b4e:	2f 93       	push	r18
    1b50:	3f 93       	push	r19
    1b52:	4f 93       	push	r20
    1b54:	5f 93       	push	r21
    1b56:	6f 93       	push	r22
    1b58:	7f 93       	push	r23
    1b5a:	8f 93       	push	r24
    1b5c:	9f 93       	push	r25
    1b5e:	af 93       	push	r26
    1b60:	bf 93       	push	r27
    1b62:	ef 93       	push	r30
    1b64:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER0_COMPB_interrupt);
    1b66:	80 91 fe 02 	lds	r24, 0x02FE
    1b6a:	90 91 ff 02 	lds	r25, 0x02FF
    1b6e:	89 2b       	or	r24, r25
    1b70:	29 f0       	breq	.+10     	; 0x1b7c <__vector_22+0x38>
    1b72:	e0 91 fe 02 	lds	r30, 0x02FE
    1b76:	f0 91 ff 02 	lds	r31, 0x02FF
    1b7a:	09 95       	icall
}
    1b7c:	ff 91       	pop	r31
    1b7e:	ef 91       	pop	r30
    1b80:	bf 91       	pop	r27
    1b82:	af 91       	pop	r26
    1b84:	9f 91       	pop	r25
    1b86:	8f 91       	pop	r24
    1b88:	7f 91       	pop	r23
    1b8a:	6f 91       	pop	r22
    1b8c:	5f 91       	pop	r21
    1b8e:	4f 91       	pop	r20
    1b90:	3f 91       	pop	r19
    1b92:	2f 91       	pop	r18
    1b94:	0f 90       	pop	r0
    1b96:	0f be       	out	0x3f, r0	; 63
    1b98:	0f 90       	pop	r0
    1b9a:	1f 90       	pop	r1
    1b9c:	18 95       	reti

00001b9e <__vector_16>:
ISR(TIMER1_CAPT_vect)
{
    1b9e:	1f 92       	push	r1
    1ba0:	0f 92       	push	r0
    1ba2:	0f b6       	in	r0, 0x3f	; 63
    1ba4:	0f 92       	push	r0
    1ba6:	11 24       	eor	r1, r1
    1ba8:	2f 93       	push	r18
    1baa:	3f 93       	push	r19
    1bac:	4f 93       	push	r20
    1bae:	5f 93       	push	r21
    1bb0:	6f 93       	push	r22
    1bb2:	7f 93       	push	r23
    1bb4:	8f 93       	push	r24
    1bb6:	9f 93       	push	r25
    1bb8:	af 93       	push	r26
    1bba:	bf 93       	push	r27
    1bbc:	ef 93       	push	r30
    1bbe:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER1_CAPT_interrupt);
    1bc0:	80 91 02 03 	lds	r24, 0x0302
    1bc4:	90 91 03 03 	lds	r25, 0x0303
    1bc8:	89 2b       	or	r24, r25
    1bca:	29 f0       	breq	.+10     	; 0x1bd6 <__vector_16+0x38>
    1bcc:	e0 91 02 03 	lds	r30, 0x0302
    1bd0:	f0 91 03 03 	lds	r31, 0x0303
    1bd4:	09 95       	icall
}
    1bd6:	ff 91       	pop	r31
    1bd8:	ef 91       	pop	r30
    1bda:	bf 91       	pop	r27
    1bdc:	af 91       	pop	r26
    1bde:	9f 91       	pop	r25
    1be0:	8f 91       	pop	r24
    1be2:	7f 91       	pop	r23
    1be4:	6f 91       	pop	r22
    1be6:	5f 91       	pop	r21
    1be8:	4f 91       	pop	r20
    1bea:	3f 91       	pop	r19
    1bec:	2f 91       	pop	r18
    1bee:	0f 90       	pop	r0
    1bf0:	0f be       	out	0x3f, r0	; 63
    1bf2:	0f 90       	pop	r0
    1bf4:	1f 90       	pop	r1
    1bf6:	18 95       	reti

00001bf8 <__vector_18>:
{
  RUN_USER_DEFINE_INTERRUPT(TIMER1_COMPA_interrupt);
}
*/
ISR(TIMER1_COMPB_vect)
{
    1bf8:	1f 92       	push	r1
    1bfa:	0f 92       	push	r0
    1bfc:	0f b6       	in	r0, 0x3f	; 63
    1bfe:	0f 92       	push	r0
    1c00:	11 24       	eor	r1, r1
    1c02:	2f 93       	push	r18
    1c04:	3f 93       	push	r19
    1c06:	4f 93       	push	r20
    1c08:	5f 93       	push	r21
    1c0a:	6f 93       	push	r22
    1c0c:	7f 93       	push	r23
    1c0e:	8f 93       	push	r24
    1c10:	9f 93       	push	r25
    1c12:	af 93       	push	r26
    1c14:	bf 93       	push	r27
    1c16:	ef 93       	push	r30
    1c18:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER1_COMPB_interrupt);
    1c1a:	80 91 06 03 	lds	r24, 0x0306
    1c1e:	90 91 07 03 	lds	r25, 0x0307
    1c22:	89 2b       	or	r24, r25
    1c24:	29 f0       	breq	.+10     	; 0x1c30 <__vector_18+0x38>
    1c26:	e0 91 06 03 	lds	r30, 0x0306
    1c2a:	f0 91 07 03 	lds	r31, 0x0307
    1c2e:	09 95       	icall
}
    1c30:	ff 91       	pop	r31
    1c32:	ef 91       	pop	r30
    1c34:	bf 91       	pop	r27
    1c36:	af 91       	pop	r26
    1c38:	9f 91       	pop	r25
    1c3a:	8f 91       	pop	r24
    1c3c:	7f 91       	pop	r23
    1c3e:	6f 91       	pop	r22
    1c40:	5f 91       	pop	r21
    1c42:	4f 91       	pop	r20
    1c44:	3f 91       	pop	r19
    1c46:	2f 91       	pop	r18
    1c48:	0f 90       	pop	r0
    1c4a:	0f be       	out	0x3f, r0	; 63
    1c4c:	0f 90       	pop	r0
    1c4e:	1f 90       	pop	r1
    1c50:	18 95       	reti

00001c52 <__vector_19>:
ISR(TIMER1_COMPC_vect)
{
    1c52:	1f 92       	push	r1
    1c54:	0f 92       	push	r0
    1c56:	0f b6       	in	r0, 0x3f	; 63
    1c58:	0f 92       	push	r0
    1c5a:	11 24       	eor	r1, r1
    1c5c:	2f 93       	push	r18
    1c5e:	3f 93       	push	r19
    1c60:	4f 93       	push	r20
    1c62:	5f 93       	push	r21
    1c64:	6f 93       	push	r22
    1c66:	7f 93       	push	r23
    1c68:	8f 93       	push	r24
    1c6a:	9f 93       	push	r25
    1c6c:	af 93       	push	r26
    1c6e:	bf 93       	push	r27
    1c70:	ef 93       	push	r30
    1c72:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER1_COMPC_interrupt);
    1c74:	80 91 08 03 	lds	r24, 0x0308
    1c78:	90 91 09 03 	lds	r25, 0x0309
    1c7c:	89 2b       	or	r24, r25
    1c7e:	29 f0       	breq	.+10     	; 0x1c8a <__vector_19+0x38>
    1c80:	e0 91 08 03 	lds	r30, 0x0308
    1c84:	f0 91 09 03 	lds	r31, 0x0309
    1c88:	09 95       	icall
}
    1c8a:	ff 91       	pop	r31
    1c8c:	ef 91       	pop	r30
    1c8e:	bf 91       	pop	r27
    1c90:	af 91       	pop	r26
    1c92:	9f 91       	pop	r25
    1c94:	8f 91       	pop	r24
    1c96:	7f 91       	pop	r23
    1c98:	6f 91       	pop	r22
    1c9a:	5f 91       	pop	r21
    1c9c:	4f 91       	pop	r20
    1c9e:	3f 91       	pop	r19
    1ca0:	2f 91       	pop	r18
    1ca2:	0f 90       	pop	r0
    1ca4:	0f be       	out	0x3f, r0	; 63
    1ca6:	0f 90       	pop	r0
    1ca8:	1f 90       	pop	r1
    1caa:	18 95       	reti

00001cac <__vector_13>:
ISR(TIMER2_COMPA_vect)
{
    1cac:	1f 92       	push	r1
    1cae:	0f 92       	push	r0
    1cb0:	0f b6       	in	r0, 0x3f	; 63
    1cb2:	0f 92       	push	r0
    1cb4:	11 24       	eor	r1, r1
    1cb6:	2f 93       	push	r18
    1cb8:	3f 93       	push	r19
    1cba:	4f 93       	push	r20
    1cbc:	5f 93       	push	r21
    1cbe:	6f 93       	push	r22
    1cc0:	7f 93       	push	r23
    1cc2:	8f 93       	push	r24
    1cc4:	9f 93       	push	r25
    1cc6:	af 93       	push	r26
    1cc8:	bf 93       	push	r27
    1cca:	ef 93       	push	r30
    1ccc:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER2_COMPA_interrupt);
    1cce:	80 91 0c 03 	lds	r24, 0x030C
    1cd2:	90 91 0d 03 	lds	r25, 0x030D
    1cd6:	89 2b       	or	r24, r25
    1cd8:	29 f0       	breq	.+10     	; 0x1ce4 <__vector_13+0x38>
    1cda:	e0 91 0c 03 	lds	r30, 0x030C
    1cde:	f0 91 0d 03 	lds	r31, 0x030D
    1ce2:	09 95       	icall
}
    1ce4:	ff 91       	pop	r31
    1ce6:	ef 91       	pop	r30
    1ce8:	bf 91       	pop	r27
    1cea:	af 91       	pop	r26
    1cec:	9f 91       	pop	r25
    1cee:	8f 91       	pop	r24
    1cf0:	7f 91       	pop	r23
    1cf2:	6f 91       	pop	r22
    1cf4:	5f 91       	pop	r21
    1cf6:	4f 91       	pop	r20
    1cf8:	3f 91       	pop	r19
    1cfa:	2f 91       	pop	r18
    1cfc:	0f 90       	pop	r0
    1cfe:	0f be       	out	0x3f, r0	; 63
    1d00:	0f 90       	pop	r0
    1d02:	1f 90       	pop	r1
    1d04:	18 95       	reti

00001d06 <__vector_14>:
ISR(TIMER2_COMPB_vect)
{
    1d06:	1f 92       	push	r1
    1d08:	0f 92       	push	r0
    1d0a:	0f b6       	in	r0, 0x3f	; 63
    1d0c:	0f 92       	push	r0
    1d0e:	11 24       	eor	r1, r1
    1d10:	2f 93       	push	r18
    1d12:	3f 93       	push	r19
    1d14:	4f 93       	push	r20
    1d16:	5f 93       	push	r21
    1d18:	6f 93       	push	r22
    1d1a:	7f 93       	push	r23
    1d1c:	8f 93       	push	r24
    1d1e:	9f 93       	push	r25
    1d20:	af 93       	push	r26
    1d22:	bf 93       	push	r27
    1d24:	ef 93       	push	r30
    1d26:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER2_COMPB_interrupt);
    1d28:	80 91 0e 03 	lds	r24, 0x030E
    1d2c:	90 91 0f 03 	lds	r25, 0x030F
    1d30:	89 2b       	or	r24, r25
    1d32:	29 f0       	breq	.+10     	; 0x1d3e <__vector_14+0x38>
    1d34:	e0 91 0e 03 	lds	r30, 0x030E
    1d38:	f0 91 0f 03 	lds	r31, 0x030F
    1d3c:	09 95       	icall
}
    1d3e:	ff 91       	pop	r31
    1d40:	ef 91       	pop	r30
    1d42:	bf 91       	pop	r27
    1d44:	af 91       	pop	r26
    1d46:	9f 91       	pop	r25
    1d48:	8f 91       	pop	r24
    1d4a:	7f 91       	pop	r23
    1d4c:	6f 91       	pop	r22
    1d4e:	5f 91       	pop	r21
    1d50:	4f 91       	pop	r20
    1d52:	3f 91       	pop	r19
    1d54:	2f 91       	pop	r18
    1d56:	0f 90       	pop	r0
    1d58:	0f be       	out	0x3f, r0	; 63
    1d5a:	0f 90       	pop	r0
    1d5c:	1f 90       	pop	r1
    1d5e:	18 95       	reti

00001d60 <__vector_31>:
ISR(TIMER3_CAPT_vect)
{
    1d60:	1f 92       	push	r1
    1d62:	0f 92       	push	r0
    1d64:	0f b6       	in	r0, 0x3f	; 63
    1d66:	0f 92       	push	r0
    1d68:	11 24       	eor	r1, r1
    1d6a:	2f 93       	push	r18
    1d6c:	3f 93       	push	r19
    1d6e:	4f 93       	push	r20
    1d70:	5f 93       	push	r21
    1d72:	6f 93       	push	r22
    1d74:	7f 93       	push	r23
    1d76:	8f 93       	push	r24
    1d78:	9f 93       	push	r25
    1d7a:	af 93       	push	r26
    1d7c:	bf 93       	push	r27
    1d7e:	ef 93       	push	r30
    1d80:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER3_CAPT_interrupt);
    1d82:	80 91 12 03 	lds	r24, 0x0312
    1d86:	90 91 13 03 	lds	r25, 0x0313
    1d8a:	89 2b       	or	r24, r25
    1d8c:	29 f0       	breq	.+10     	; 0x1d98 <__vector_31+0x38>
    1d8e:	e0 91 12 03 	lds	r30, 0x0312
    1d92:	f0 91 13 03 	lds	r31, 0x0313
    1d96:	09 95       	icall
}
    1d98:	ff 91       	pop	r31
    1d9a:	ef 91       	pop	r30
    1d9c:	bf 91       	pop	r27
    1d9e:	af 91       	pop	r26
    1da0:	9f 91       	pop	r25
    1da2:	8f 91       	pop	r24
    1da4:	7f 91       	pop	r23
    1da6:	6f 91       	pop	r22
    1da8:	5f 91       	pop	r21
    1daa:	4f 91       	pop	r20
    1dac:	3f 91       	pop	r19
    1dae:	2f 91       	pop	r18
    1db0:	0f 90       	pop	r0
    1db2:	0f be       	out	0x3f, r0	; 63
    1db4:	0f 90       	pop	r0
    1db6:	1f 90       	pop	r1
    1db8:	18 95       	reti

00001dba <__vector_32>:
ISR(TIMER3_COMPA_vect)
{
    1dba:	1f 92       	push	r1
    1dbc:	0f 92       	push	r0
    1dbe:	0f b6       	in	r0, 0x3f	; 63
    1dc0:	0f 92       	push	r0
    1dc2:	11 24       	eor	r1, r1
    1dc4:	2f 93       	push	r18
    1dc6:	3f 93       	push	r19
    1dc8:	4f 93       	push	r20
    1dca:	5f 93       	push	r21
    1dcc:	6f 93       	push	r22
    1dce:	7f 93       	push	r23
    1dd0:	8f 93       	push	r24
    1dd2:	9f 93       	push	r25
    1dd4:	af 93       	push	r26
    1dd6:	bf 93       	push	r27
    1dd8:	ef 93       	push	r30
    1dda:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER3_COMPA_interrupt);
    1ddc:	80 91 14 03 	lds	r24, 0x0314
    1de0:	90 91 15 03 	lds	r25, 0x0315
    1de4:	89 2b       	or	r24, r25
    1de6:	29 f0       	breq	.+10     	; 0x1df2 <__vector_32+0x38>
    1de8:	e0 91 14 03 	lds	r30, 0x0314
    1dec:	f0 91 15 03 	lds	r31, 0x0315
    1df0:	09 95       	icall
}
    1df2:	ff 91       	pop	r31
    1df4:	ef 91       	pop	r30
    1df6:	bf 91       	pop	r27
    1df8:	af 91       	pop	r26
    1dfa:	9f 91       	pop	r25
    1dfc:	8f 91       	pop	r24
    1dfe:	7f 91       	pop	r23
    1e00:	6f 91       	pop	r22
    1e02:	5f 91       	pop	r21
    1e04:	4f 91       	pop	r20
    1e06:	3f 91       	pop	r19
    1e08:	2f 91       	pop	r18
    1e0a:	0f 90       	pop	r0
    1e0c:	0f be       	out	0x3f, r0	; 63
    1e0e:	0f 90       	pop	r0
    1e10:	1f 90       	pop	r1
    1e12:	18 95       	reti

00001e14 <__vector_33>:
ISR(TIMER3_COMPB_vect)
{
    1e14:	1f 92       	push	r1
    1e16:	0f 92       	push	r0
    1e18:	0f b6       	in	r0, 0x3f	; 63
    1e1a:	0f 92       	push	r0
    1e1c:	11 24       	eor	r1, r1
    1e1e:	2f 93       	push	r18
    1e20:	3f 93       	push	r19
    1e22:	4f 93       	push	r20
    1e24:	5f 93       	push	r21
    1e26:	6f 93       	push	r22
    1e28:	7f 93       	push	r23
    1e2a:	8f 93       	push	r24
    1e2c:	9f 93       	push	r25
    1e2e:	af 93       	push	r26
    1e30:	bf 93       	push	r27
    1e32:	ef 93       	push	r30
    1e34:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER3_COMPB_interrupt);
    1e36:	80 91 16 03 	lds	r24, 0x0316
    1e3a:	90 91 17 03 	lds	r25, 0x0317
    1e3e:	89 2b       	or	r24, r25
    1e40:	29 f0       	breq	.+10     	; 0x1e4c <__vector_33+0x38>
    1e42:	e0 91 16 03 	lds	r30, 0x0316
    1e46:	f0 91 17 03 	lds	r31, 0x0317
    1e4a:	09 95       	icall
}
    1e4c:	ff 91       	pop	r31
    1e4e:	ef 91       	pop	r30
    1e50:	bf 91       	pop	r27
    1e52:	af 91       	pop	r26
    1e54:	9f 91       	pop	r25
    1e56:	8f 91       	pop	r24
    1e58:	7f 91       	pop	r23
    1e5a:	6f 91       	pop	r22
    1e5c:	5f 91       	pop	r21
    1e5e:	4f 91       	pop	r20
    1e60:	3f 91       	pop	r19
    1e62:	2f 91       	pop	r18
    1e64:	0f 90       	pop	r0
    1e66:	0f be       	out	0x3f, r0	; 63
    1e68:	0f 90       	pop	r0
    1e6a:	1f 90       	pop	r1
    1e6c:	18 95       	reti

00001e6e <__vector_34>:
ISR(TIMER3_COMPC_vect)
{
    1e6e:	1f 92       	push	r1
    1e70:	0f 92       	push	r0
    1e72:	0f b6       	in	r0, 0x3f	; 63
    1e74:	0f 92       	push	r0
    1e76:	11 24       	eor	r1, r1
    1e78:	2f 93       	push	r18
    1e7a:	3f 93       	push	r19
    1e7c:	4f 93       	push	r20
    1e7e:	5f 93       	push	r21
    1e80:	6f 93       	push	r22
    1e82:	7f 93       	push	r23
    1e84:	8f 93       	push	r24
    1e86:	9f 93       	push	r25
    1e88:	af 93       	push	r26
    1e8a:	bf 93       	push	r27
    1e8c:	ef 93       	push	r30
    1e8e:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER3_COMPC_interrupt);
    1e90:	80 91 18 03 	lds	r24, 0x0318
    1e94:	90 91 19 03 	lds	r25, 0x0319
    1e98:	89 2b       	or	r24, r25
    1e9a:	29 f0       	breq	.+10     	; 0x1ea6 <__vector_34+0x38>
    1e9c:	e0 91 18 03 	lds	r30, 0x0318
    1ea0:	f0 91 19 03 	lds	r31, 0x0319
    1ea4:	09 95       	icall
}
    1ea6:	ff 91       	pop	r31
    1ea8:	ef 91       	pop	r30
    1eaa:	bf 91       	pop	r27
    1eac:	af 91       	pop	r26
    1eae:	9f 91       	pop	r25
    1eb0:	8f 91       	pop	r24
    1eb2:	7f 91       	pop	r23
    1eb4:	6f 91       	pop	r22
    1eb6:	5f 91       	pop	r21
    1eb8:	4f 91       	pop	r20
    1eba:	3f 91       	pop	r19
    1ebc:	2f 91       	pop	r18
    1ebe:	0f 90       	pop	r0
    1ec0:	0f be       	out	0x3f, r0	; 63
    1ec2:	0f 90       	pop	r0
    1ec4:	1f 90       	pop	r1
    1ec6:	18 95       	reti

00001ec8 <__vector_41>:
ISR(TIMER4_CAPT_vect)
{
    1ec8:	1f 92       	push	r1
    1eca:	0f 92       	push	r0
    1ecc:	0f b6       	in	r0, 0x3f	; 63
    1ece:	0f 92       	push	r0
    1ed0:	11 24       	eor	r1, r1
    1ed2:	2f 93       	push	r18
    1ed4:	3f 93       	push	r19
    1ed6:	4f 93       	push	r20
    1ed8:	5f 93       	push	r21
    1eda:	6f 93       	push	r22
    1edc:	7f 93       	push	r23
    1ede:	8f 93       	push	r24
    1ee0:	9f 93       	push	r25
    1ee2:	af 93       	push	r26
    1ee4:	bf 93       	push	r27
    1ee6:	ef 93       	push	r30
    1ee8:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER4_CAPT_interrupt);
    1eea:	80 91 1c 03 	lds	r24, 0x031C
    1eee:	90 91 1d 03 	lds	r25, 0x031D
    1ef2:	89 2b       	or	r24, r25
    1ef4:	29 f0       	breq	.+10     	; 0x1f00 <__vector_41+0x38>
    1ef6:	e0 91 1c 03 	lds	r30, 0x031C
    1efa:	f0 91 1d 03 	lds	r31, 0x031D
    1efe:	09 95       	icall
}
    1f00:	ff 91       	pop	r31
    1f02:	ef 91       	pop	r30
    1f04:	bf 91       	pop	r27
    1f06:	af 91       	pop	r26
    1f08:	9f 91       	pop	r25
    1f0a:	8f 91       	pop	r24
    1f0c:	7f 91       	pop	r23
    1f0e:	6f 91       	pop	r22
    1f10:	5f 91       	pop	r21
    1f12:	4f 91       	pop	r20
    1f14:	3f 91       	pop	r19
    1f16:	2f 91       	pop	r18
    1f18:	0f 90       	pop	r0
    1f1a:	0f be       	out	0x3f, r0	; 63
    1f1c:	0f 90       	pop	r0
    1f1e:	1f 90       	pop	r1
    1f20:	18 95       	reti

00001f22 <__vector_42>:
ISR(TIMER4_COMPA_vect)
{
    1f22:	1f 92       	push	r1
    1f24:	0f 92       	push	r0
    1f26:	0f b6       	in	r0, 0x3f	; 63
    1f28:	0f 92       	push	r0
    1f2a:	11 24       	eor	r1, r1
    1f2c:	2f 93       	push	r18
    1f2e:	3f 93       	push	r19
    1f30:	4f 93       	push	r20
    1f32:	5f 93       	push	r21
    1f34:	6f 93       	push	r22
    1f36:	7f 93       	push	r23
    1f38:	8f 93       	push	r24
    1f3a:	9f 93       	push	r25
    1f3c:	af 93       	push	r26
    1f3e:	bf 93       	push	r27
    1f40:	ef 93       	push	r30
    1f42:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER4_COMPA_interrupt);
    1f44:	80 91 1e 03 	lds	r24, 0x031E
    1f48:	90 91 1f 03 	lds	r25, 0x031F
    1f4c:	89 2b       	or	r24, r25
    1f4e:	29 f0       	breq	.+10     	; 0x1f5a <__vector_42+0x38>
    1f50:	e0 91 1e 03 	lds	r30, 0x031E
    1f54:	f0 91 1f 03 	lds	r31, 0x031F
    1f58:	09 95       	icall
}
    1f5a:	ff 91       	pop	r31
    1f5c:	ef 91       	pop	r30
    1f5e:	bf 91       	pop	r27
    1f60:	af 91       	pop	r26
    1f62:	9f 91       	pop	r25
    1f64:	8f 91       	pop	r24
    1f66:	7f 91       	pop	r23
    1f68:	6f 91       	pop	r22
    1f6a:	5f 91       	pop	r21
    1f6c:	4f 91       	pop	r20
    1f6e:	3f 91       	pop	r19
    1f70:	2f 91       	pop	r18
    1f72:	0f 90       	pop	r0
    1f74:	0f be       	out	0x3f, r0	; 63
    1f76:	0f 90       	pop	r0
    1f78:	1f 90       	pop	r1
    1f7a:	18 95       	reti

00001f7c <__vector_43>:
ISR(TIMER4_COMPB_vect)
{
    1f7c:	1f 92       	push	r1
    1f7e:	0f 92       	push	r0
    1f80:	0f b6       	in	r0, 0x3f	; 63
    1f82:	0f 92       	push	r0
    1f84:	11 24       	eor	r1, r1
    1f86:	2f 93       	push	r18
    1f88:	3f 93       	push	r19
    1f8a:	4f 93       	push	r20
    1f8c:	5f 93       	push	r21
    1f8e:	6f 93       	push	r22
    1f90:	7f 93       	push	r23
    1f92:	8f 93       	push	r24
    1f94:	9f 93       	push	r25
    1f96:	af 93       	push	r26
    1f98:	bf 93       	push	r27
    1f9a:	ef 93       	push	r30
    1f9c:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER4_COMPB_interrupt);
    1f9e:	80 91 20 03 	lds	r24, 0x0320
    1fa2:	90 91 21 03 	lds	r25, 0x0321
    1fa6:	89 2b       	or	r24, r25
    1fa8:	29 f0       	breq	.+10     	; 0x1fb4 <__vector_43+0x38>
    1faa:	e0 91 20 03 	lds	r30, 0x0320
    1fae:	f0 91 21 03 	lds	r31, 0x0321
    1fb2:	09 95       	icall
}
    1fb4:	ff 91       	pop	r31
    1fb6:	ef 91       	pop	r30
    1fb8:	bf 91       	pop	r27
    1fba:	af 91       	pop	r26
    1fbc:	9f 91       	pop	r25
    1fbe:	8f 91       	pop	r24
    1fc0:	7f 91       	pop	r23
    1fc2:	6f 91       	pop	r22
    1fc4:	5f 91       	pop	r21
    1fc6:	4f 91       	pop	r20
    1fc8:	3f 91       	pop	r19
    1fca:	2f 91       	pop	r18
    1fcc:	0f 90       	pop	r0
    1fce:	0f be       	out	0x3f, r0	; 63
    1fd0:	0f 90       	pop	r0
    1fd2:	1f 90       	pop	r1
    1fd4:	18 95       	reti

00001fd6 <__vector_44>:
ISR(TIMER4_COMPC_vect)
{
    1fd6:	1f 92       	push	r1
    1fd8:	0f 92       	push	r0
    1fda:	0f b6       	in	r0, 0x3f	; 63
    1fdc:	0f 92       	push	r0
    1fde:	11 24       	eor	r1, r1
    1fe0:	2f 93       	push	r18
    1fe2:	3f 93       	push	r19
    1fe4:	4f 93       	push	r20
    1fe6:	5f 93       	push	r21
    1fe8:	6f 93       	push	r22
    1fea:	7f 93       	push	r23
    1fec:	8f 93       	push	r24
    1fee:	9f 93       	push	r25
    1ff0:	af 93       	push	r26
    1ff2:	bf 93       	push	r27
    1ff4:	ef 93       	push	r30
    1ff6:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER4_COMPC_interrupt);
    1ff8:	80 91 22 03 	lds	r24, 0x0322
    1ffc:	90 91 23 03 	lds	r25, 0x0323
    2000:	89 2b       	or	r24, r25
    2002:	29 f0       	breq	.+10     	; 0x200e <__vector_44+0x38>
    2004:	e0 91 22 03 	lds	r30, 0x0322
    2008:	f0 91 23 03 	lds	r31, 0x0323
    200c:	09 95       	icall
}
    200e:	ff 91       	pop	r31
    2010:	ef 91       	pop	r30
    2012:	bf 91       	pop	r27
    2014:	af 91       	pop	r26
    2016:	9f 91       	pop	r25
    2018:	8f 91       	pop	r24
    201a:	7f 91       	pop	r23
    201c:	6f 91       	pop	r22
    201e:	5f 91       	pop	r21
    2020:	4f 91       	pop	r20
    2022:	3f 91       	pop	r19
    2024:	2f 91       	pop	r18
    2026:	0f 90       	pop	r0
    2028:	0f be       	out	0x3f, r0	; 63
    202a:	0f 90       	pop	r0
    202c:	1f 90       	pop	r1
    202e:	18 95       	reti

00002030 <__vector_46>:
ISR(TIMER5_CAPT_vect)
{
    2030:	1f 92       	push	r1
    2032:	0f 92       	push	r0
    2034:	0f b6       	in	r0, 0x3f	; 63
    2036:	0f 92       	push	r0
    2038:	11 24       	eor	r1, r1
    203a:	2f 93       	push	r18
    203c:	3f 93       	push	r19
    203e:	4f 93       	push	r20
    2040:	5f 93       	push	r21
    2042:	6f 93       	push	r22
    2044:	7f 93       	push	r23
    2046:	8f 93       	push	r24
    2048:	9f 93       	push	r25
    204a:	af 93       	push	r26
    204c:	bf 93       	push	r27
    204e:	ef 93       	push	r30
    2050:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER5_CAPT_interrupt);
    2052:	80 91 26 03 	lds	r24, 0x0326
    2056:	90 91 27 03 	lds	r25, 0x0327
    205a:	89 2b       	or	r24, r25
    205c:	29 f0       	breq	.+10     	; 0x2068 <__vector_46+0x38>
    205e:	e0 91 26 03 	lds	r30, 0x0326
    2062:	f0 91 27 03 	lds	r31, 0x0327
    2066:	09 95       	icall
}
    2068:	ff 91       	pop	r31
    206a:	ef 91       	pop	r30
    206c:	bf 91       	pop	r27
    206e:	af 91       	pop	r26
    2070:	9f 91       	pop	r25
    2072:	8f 91       	pop	r24
    2074:	7f 91       	pop	r23
    2076:	6f 91       	pop	r22
    2078:	5f 91       	pop	r21
    207a:	4f 91       	pop	r20
    207c:	3f 91       	pop	r19
    207e:	2f 91       	pop	r18
    2080:	0f 90       	pop	r0
    2082:	0f be       	out	0x3f, r0	; 63
    2084:	0f 90       	pop	r0
    2086:	1f 90       	pop	r1
    2088:	18 95       	reti

0000208a <__vector_47>:
ISR(TIMER5_COMPA_vect)
{
    208a:	1f 92       	push	r1
    208c:	0f 92       	push	r0
    208e:	0f b6       	in	r0, 0x3f	; 63
    2090:	0f 92       	push	r0
    2092:	11 24       	eor	r1, r1
    2094:	2f 93       	push	r18
    2096:	3f 93       	push	r19
    2098:	4f 93       	push	r20
    209a:	5f 93       	push	r21
    209c:	6f 93       	push	r22
    209e:	7f 93       	push	r23
    20a0:	8f 93       	push	r24
    20a2:	9f 93       	push	r25
    20a4:	af 93       	push	r26
    20a6:	bf 93       	push	r27
    20a8:	ef 93       	push	r30
    20aa:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER5_COMPA_interrupt);
    20ac:	80 91 28 03 	lds	r24, 0x0328
    20b0:	90 91 29 03 	lds	r25, 0x0329
    20b4:	89 2b       	or	r24, r25
    20b6:	29 f0       	breq	.+10     	; 0x20c2 <__vector_47+0x38>
    20b8:	e0 91 28 03 	lds	r30, 0x0328
    20bc:	f0 91 29 03 	lds	r31, 0x0329
    20c0:	09 95       	icall
}
    20c2:	ff 91       	pop	r31
    20c4:	ef 91       	pop	r30
    20c6:	bf 91       	pop	r27
    20c8:	af 91       	pop	r26
    20ca:	9f 91       	pop	r25
    20cc:	8f 91       	pop	r24
    20ce:	7f 91       	pop	r23
    20d0:	6f 91       	pop	r22
    20d2:	5f 91       	pop	r21
    20d4:	4f 91       	pop	r20
    20d6:	3f 91       	pop	r19
    20d8:	2f 91       	pop	r18
    20da:	0f 90       	pop	r0
    20dc:	0f be       	out	0x3f, r0	; 63
    20de:	0f 90       	pop	r0
    20e0:	1f 90       	pop	r1
    20e2:	18 95       	reti

000020e4 <__vector_48>:
ISR(TIMER5_COMPB_vect)
{
    20e4:	1f 92       	push	r1
    20e6:	0f 92       	push	r0
    20e8:	0f b6       	in	r0, 0x3f	; 63
    20ea:	0f 92       	push	r0
    20ec:	11 24       	eor	r1, r1
    20ee:	2f 93       	push	r18
    20f0:	3f 93       	push	r19
    20f2:	4f 93       	push	r20
    20f4:	5f 93       	push	r21
    20f6:	6f 93       	push	r22
    20f8:	7f 93       	push	r23
    20fa:	8f 93       	push	r24
    20fc:	9f 93       	push	r25
    20fe:	af 93       	push	r26
    2100:	bf 93       	push	r27
    2102:	ef 93       	push	r30
    2104:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER5_COMPB_interrupt);
    2106:	80 91 2a 03 	lds	r24, 0x032A
    210a:	90 91 2b 03 	lds	r25, 0x032B
    210e:	89 2b       	or	r24, r25
    2110:	29 f0       	breq	.+10     	; 0x211c <__vector_48+0x38>
    2112:	e0 91 2a 03 	lds	r30, 0x032A
    2116:	f0 91 2b 03 	lds	r31, 0x032B
    211a:	09 95       	icall
}
    211c:	ff 91       	pop	r31
    211e:	ef 91       	pop	r30
    2120:	bf 91       	pop	r27
    2122:	af 91       	pop	r26
    2124:	9f 91       	pop	r25
    2126:	8f 91       	pop	r24
    2128:	7f 91       	pop	r23
    212a:	6f 91       	pop	r22
    212c:	5f 91       	pop	r21
    212e:	4f 91       	pop	r20
    2130:	3f 91       	pop	r19
    2132:	2f 91       	pop	r18
    2134:	0f 90       	pop	r0
    2136:	0f be       	out	0x3f, r0	; 63
    2138:	0f 90       	pop	r0
    213a:	1f 90       	pop	r1
    213c:	18 95       	reti

0000213e <__vector_49>:
ISR(TIMER5_COMPC_vect)
{
    213e:	1f 92       	push	r1
    2140:	0f 92       	push	r0
    2142:	0f b6       	in	r0, 0x3f	; 63
    2144:	0f 92       	push	r0
    2146:	11 24       	eor	r1, r1
    2148:	2f 93       	push	r18
    214a:	3f 93       	push	r19
    214c:	4f 93       	push	r20
    214e:	5f 93       	push	r21
    2150:	6f 93       	push	r22
    2152:	7f 93       	push	r23
    2154:	8f 93       	push	r24
    2156:	9f 93       	push	r25
    2158:	af 93       	push	r26
    215a:	bf 93       	push	r27
    215c:	ef 93       	push	r30
    215e:	ff 93       	push	r31
  RUN_USER_DEFINE_INTERRUPT(TIMER5_COMPC_interrupt);
    2160:	80 91 2c 03 	lds	r24, 0x032C
    2164:	90 91 2d 03 	lds	r25, 0x032D
    2168:	89 2b       	or	r24, r25
    216a:	29 f0       	breq	.+10     	; 0x2176 <__vector_49+0x38>
    216c:	e0 91 2c 03 	lds	r30, 0x032C
    2170:	f0 91 2d 03 	lds	r31, 0x032D
    2174:	09 95       	icall
}
    2176:	ff 91       	pop	r31
    2178:	ef 91       	pop	r30
    217a:	bf 91       	pop	r27
    217c:	af 91       	pop	r26
    217e:	9f 91       	pop	r25
    2180:	8f 91       	pop	r24
    2182:	7f 91       	pop	r23
    2184:	6f 91       	pop	r22
    2186:	5f 91       	pop	r21
    2188:	4f 91       	pop	r20
    218a:	3f 91       	pop	r19
    218c:	2f 91       	pop	r18
    218e:	0f 90       	pop	r0
    2190:	0f be       	out	0x3f, r0	; 63
    2192:	0f 90       	pop	r0
    2194:	1f 90       	pop	r1
    2196:	18 95       	reti

00002198 <__vector_default>:

ISR(BADISR_vect)
{
    2198:	1f 92       	push	r1
    219a:	0f 92       	push	r0
    219c:	0f b6       	in	r0, 0x3f	; 63
    219e:	0f 92       	push	r0
    21a0:	11 24       	eor	r1, r1
    21a2:	2f 93       	push	r18
    21a4:	3f 93       	push	r19
    21a6:	4f 93       	push	r20
    21a8:	5f 93       	push	r21
    21aa:	6f 93       	push	r22
    21ac:	7f 93       	push	r23
    21ae:	8f 93       	push	r24
    21b0:	9f 93       	push	r25
    21b2:	af 93       	push	r26
    21b4:	bf 93       	push	r27
    21b6:	ef 93       	push	r30
    21b8:	ff 93       	push	r31
  rprintf("BAD_vect called!");
    21ba:	00 d0       	rcall	.+0      	; 0x21bc <__vector_default+0x24>
    21bc:	0f 92       	push	r0
    21be:	81 e0       	ldi	r24, 0x01	; 1
    21c0:	ed b7       	in	r30, 0x3d	; 61
    21c2:	fe b7       	in	r31, 0x3e	; 62
    21c4:	81 83       	std	Z+1, r24	; 0x01
    21c6:	8c e1       	ldi	r24, 0x1C	; 28
    21c8:	92 e0       	ldi	r25, 0x02	; 2
    21ca:	93 83       	std	Z+3, r25	; 0x03
    21cc:	82 83       	std	Z+2, r24	; 0x02
    21ce:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <rprintf1RamRom>
    21d2:	0f 90       	pop	r0
    21d4:	0f 90       	pop	r0
    21d6:	0f 90       	pop	r0
}
    21d8:	ff 91       	pop	r31
    21da:	ef 91       	pop	r30
    21dc:	bf 91       	pop	r27
    21de:	af 91       	pop	r26
    21e0:	9f 91       	pop	r25
    21e2:	8f 91       	pop	r24
    21e4:	7f 91       	pop	r23
    21e6:	6f 91       	pop	r22
    21e8:	5f 91       	pop	r21
    21ea:	4f 91       	pop	r20
    21ec:	3f 91       	pop	r19
    21ee:	2f 91       	pop	r18
    21f0:	0f 90       	pop	r0
    21f2:	0f be       	out	0x3f, r0	; 63
    21f4:	0f 90       	pop	r0
    21f6:	1f 90       	pop	r1
    21f8:	18 95       	reti

000021fa <uartSetRxHandler>:
}

void uartSetRxHandler(u08 nUart, void (*rx_func)(unsigned char c))
{
	// make sure the uart number is within bounds
	if(nUart < 4)
    21fa:	84 30       	cpi	r24, 0x04	; 4
    21fc:	40 f4       	brcc	.+16     	; 0x220e <__stack+0xf>
	{
		// set the receive interrupt to run the supplied user function
		UartRxFunc[nUart] = rx_func;
    21fe:	e8 2f       	mov	r30, r24
    2200:	f0 e0       	ldi	r31, 0x00	; 0
    2202:	ee 0f       	add	r30, r30
    2204:	ff 1f       	adc	r31, r31
    2206:	e0 59       	subi	r30, 0x90	; 144
    2208:	fa 4f       	sbci	r31, 0xFA	; 250
    220a:	71 83       	std	Z+1, r23	; 0x01
    220c:	60 83       	st	Z, r22
    220e:	08 95       	ret

00002210 <uartSetBaudRate>:
	}
}

void uartSetBaudRate(u08 nUart, u32 baudrate)
{
    2210:	1f 93       	push	r17
    2212:	18 2f       	mov	r17, r24
    2214:	9a 01       	movw	r18, r20
    2216:	ab 01       	movw	r20, r22
	// calculate division factor for requested baud rate, and set it
	u16 bauddiv = ((F_CPU+(baudrate*8L))/(baudrate*16L)-1);
    2218:	ca 01       	movw	r24, r20
    221a:	b9 01       	movw	r22, r18
    221c:	60 58       	subi	r22, 0x80	; 128
    221e:	7b 47       	sbci	r23, 0x7B	; 123
    2220:	81 4e       	sbci	r24, 0xE1	; 225
    2222:	9f 4f       	sbci	r25, 0xFF	; 255
    2224:	f3 e0       	ldi	r31, 0x03	; 3
    2226:	66 0f       	add	r22, r22
    2228:	77 1f       	adc	r23, r23
    222a:	88 1f       	adc	r24, r24
    222c:	99 1f       	adc	r25, r25
    222e:	fa 95       	dec	r31
    2230:	d1 f7       	brne	.-12     	; 0x2226 <uartSetBaudRate+0x16>
    2232:	e4 e0       	ldi	r30, 0x04	; 4
    2234:	22 0f       	add	r18, r18
    2236:	33 1f       	adc	r19, r19
    2238:	44 1f       	adc	r20, r20
    223a:	55 1f       	adc	r21, r21
    223c:	ea 95       	dec	r30
    223e:	d1 f7       	brne	.-12     	; 0x2234 <uartSetBaudRate+0x24>
    2240:	0e 94 18 23 	call	0x4630	; 0x4630 <__udivmodsi4>
    2244:	21 50       	subi	r18, 0x01	; 1
    2246:	30 40       	sbci	r19, 0x00	; 0
	if(nUart==3)
    2248:	13 30       	cpi	r17, 0x03	; 3
    224a:	29 f4       	brne	.+10     	; 0x2256 <uartSetBaudRate+0x46>
	{
		outb(UBRR3L, bauddiv);
    224c:	20 93 34 01 	sts	0x0134, r18
		#ifdef UBRR3H
		outb(UBRR3H, bauddiv>>8);
    2250:	30 93 35 01 	sts	0x0135, r19
    2254:	12 c0       	rjmp	.+36     	; 0x227a <uartSetBaudRate+0x6a>
		#endif
	}
	else if(nUart==2)
    2256:	12 30       	cpi	r17, 0x02	; 2
    2258:	29 f4       	brne	.+10     	; 0x2264 <uartSetBaudRate+0x54>
	{
		outb(UBRR2L, bauddiv);
    225a:	20 93 d4 00 	sts	0x00D4, r18
		#ifdef UBRR2H
		outb(UBRR2H, bauddiv>>8);
    225e:	30 93 d5 00 	sts	0x00D5, r19
    2262:	0b c0       	rjmp	.+22     	; 0x227a <uartSetBaudRate+0x6a>
		#endif
	}
	else if(nUart==1)
    2264:	11 30       	cpi	r17, 0x01	; 1
    2266:	29 f4       	brne	.+10     	; 0x2272 <uartSetBaudRate+0x62>
	{
		outb(UBRR1L, bauddiv);
    2268:	20 93 cc 00 	sts	0x00CC, r18
		#ifdef UBRR1H
		outb(UBRR1H, bauddiv>>8);
    226c:	30 93 cd 00 	sts	0x00CD, r19
    2270:	04 c0       	rjmp	.+8      	; 0x227a <uartSetBaudRate+0x6a>
		#endif
	}
	else
	{
		outb(UBRR0L, bauddiv);
    2272:	20 93 c4 00 	sts	0x00C4, r18
		#ifdef UBRR0H
		outb(UBRR0H, bauddiv>>8);
    2276:	30 93 c5 00 	sts	0x00C5, r19
		#endif
	}
}
    227a:	1f 91       	pop	r17
    227c:	08 95       	ret

0000227e <uartGetRxBuffer>:

cBuffer* uartGetRxBuffer(u08 nUart)
{
    227e:	28 2f       	mov	r18, r24
    2280:	30 e0       	ldi	r19, 0x00	; 0
    2282:	a3 e0       	ldi	r26, 0x03	; 3
    2284:	22 0f       	add	r18, r18
    2286:	33 1f       	adc	r19, r19
    2288:	aa 95       	dec	r26
    228a:	e1 f7       	brne	.-8      	; 0x2284 <uartGetRxBuffer+0x6>
    228c:	2c 50       	subi	r18, 0x0C	; 12
    228e:	3a 4f       	sbci	r19, 0xFA	; 250
	// return rx buffer pointer
	return &uartRxBuffer[nUart];
}
    2290:	c9 01       	movw	r24, r18
    2292:	08 95       	ret

00002294 <uartGetTxBuffer>:

cBuffer* uartGetTxBuffer(u08 nUart)
{
    2294:	28 2f       	mov	r18, r24
    2296:	30 e0       	ldi	r19, 0x00	; 0
    2298:	b3 e0       	ldi	r27, 0x03	; 3
    229a:	22 0f       	add	r18, r18
    229c:	33 1f       	adc	r19, r19
    229e:	ba 95       	dec	r27
    22a0:	e1 f7       	brne	.-8      	; 0x229a <uartGetTxBuffer+0x6>
    22a2:	28 5e       	subi	r18, 0xE8	; 232
    22a4:	39 4f       	sbci	r19, 0xF9	; 249
	// return tx buffer pointer
	return &uartTxBuffer[nUart];
}
    22a6:	c9 01       	movw	r24, r18
    22a8:	08 95       	ret

000022aa <uartSendByte>:

void uartSendByte(u08 nUart, u08 txData)
{
    22aa:	e8 2f       	mov	r30, r24
	// wait for the transmitter to be ready
//	while(!uartReadyTx[nUart]);
	// send byte
	if(nUart==3)
    22ac:	83 30       	cpi	r24, 0x03	; 3
    22ae:	39 f4       	brne	.+14     	; 0x22be <uartSendByte+0x14>
	{
		while(!(UCSR3A & (1<<UDRE3)));
    22b0:	80 91 30 01 	lds	r24, 0x0130
    22b4:	85 ff       	sbrs	r24, 5
    22b6:	fc cf       	rjmp	.-8      	; 0x22b0 <uartSendByte+0x6>
		outb(UDR3, txData);
    22b8:	60 93 36 01 	sts	0x0136, r22
    22bc:	18 c0       	rjmp	.+48     	; 0x22ee <uartSendByte+0x44>
	}
	else if(nUart==2)
    22be:	82 30       	cpi	r24, 0x02	; 2
    22c0:	39 f4       	brne	.+14     	; 0x22d0 <uartSendByte+0x26>
	{
		while(!(UCSR2A & (1<<UDRE2)));
    22c2:	80 91 d0 00 	lds	r24, 0x00D0
    22c6:	85 ff       	sbrs	r24, 5
    22c8:	fc cf       	rjmp	.-8      	; 0x22c2 <uartSendByte+0x18>
		outb(UDR2, txData);
    22ca:	60 93 d6 00 	sts	0x00D6, r22
    22ce:	0f c0       	rjmp	.+30     	; 0x22ee <uartSendByte+0x44>
	}
	else if(nUart==1)
    22d0:	81 30       	cpi	r24, 0x01	; 1
    22d2:	39 f4       	brne	.+14     	; 0x22e2 <uartSendByte+0x38>
	{
		while(!(UCSR1A & (1<<UDRE1)));
    22d4:	80 91 c8 00 	lds	r24, 0x00C8
    22d8:	85 ff       	sbrs	r24, 5
    22da:	fc cf       	rjmp	.-8      	; 0x22d4 <uartSendByte+0x2a>
		outb(UDR1, txData);
    22dc:	60 93 ce 00 	sts	0x00CE, r22
    22e0:	06 c0       	rjmp	.+12     	; 0x22ee <uartSendByte+0x44>
	}
	else
	{
		while(!(UCSR0A & (1<<UDRE0)));
    22e2:	80 91 c0 00 	lds	r24, 0x00C0
    22e6:	85 ff       	sbrs	r24, 5
    22e8:	fc cf       	rjmp	.-8      	; 0x22e2 <uartSendByte+0x38>
		outb(UDR0, txData);
    22ea:	60 93 c6 00 	sts	0x00C6, r22
	}
	// set ready state to FALSE
	uartReadyTx[nUart] = FALSE;
    22ee:	f0 e0       	ldi	r31, 0x00	; 0
    22f0:	e0 51       	subi	r30, 0x10	; 16
    22f2:	fa 4f       	sbci	r31, 0xFA	; 250
    22f4:	10 82       	st	Z, r1
}
    22f6:	08 95       	ret

000022f8 <uart0SendByte>:

void uart0SendByte(u08 data)
{
    22f8:	68 2f       	mov	r22, r24
	// send byte on UART0
	uartSendByte(0, data);
    22fa:	80 e0       	ldi	r24, 0x00	; 0
    22fc:	0e 94 55 11 	call	0x22aa	; 0x22aa <uartSendByte>
}
    2300:	08 95       	ret

00002302 <uart1SendByte>:

void uart1SendByte(u08 data)
{
    2302:	68 2f       	mov	r22, r24
	// send byte on UART1
	uartSendByte(1, data);
    2304:	81 e0       	ldi	r24, 0x01	; 1
    2306:	0e 94 55 11 	call	0x22aa	; 0x22aa <uartSendByte>
}
    230a:	08 95       	ret

0000230c <uart2SendByte>:

void uart2SendByte(u08 data)
{
    230c:	68 2f       	mov	r22, r24
	// send byte on UART2
	uartSendByte(2, data);
    230e:	82 e0       	ldi	r24, 0x02	; 2
    2310:	0e 94 55 11 	call	0x22aa	; 0x22aa <uartSendByte>
}
    2314:	08 95       	ret

00002316 <uart3SendByte>:

void uart3SendByte(u08 data)
{
    2316:	68 2f       	mov	r22, r24
	// send byte on UART3
	uartSendByte(3, data);
    2318:	83 e0       	ldi	r24, 0x03	; 3
    231a:	0e 94 55 11 	call	0x22aa	; 0x22aa <uartSendByte>
}
    231e:	08 95       	ret

00002320 <uartReceiveBufferIsEmpty>:
	// flush all data from receive buffer
	bufferFlush(&uartRxBuffer[nUart]);
}

u08 uartReceiveBufferIsEmpty(u08 nUart)
{
    2320:	20 e0       	ldi	r18, 0x00	; 0
    2322:	e8 2f       	mov	r30, r24
    2324:	f0 e0       	ldi	r31, 0x00	; 0
    2326:	83 e0       	ldi	r24, 0x03	; 3
    2328:	ee 0f       	add	r30, r30
    232a:	ff 1f       	adc	r31, r31
    232c:	8a 95       	dec	r24
    232e:	e1 f7       	brne	.-8      	; 0x2328 <uartReceiveBufferIsEmpty+0x8>
    2330:	e8 50       	subi	r30, 0x08	; 8
    2332:	fa 4f       	sbci	r31, 0xFA	; 250
    2334:	80 81       	ld	r24, Z
    2336:	91 81       	ldd	r25, Z+1	; 0x01
    2338:	89 2b       	or	r24, r25
    233a:	09 f4       	brne	.+2      	; 0x233e <uartReceiveBufferIsEmpty+0x1e>
    233c:	21 e0       	ldi	r18, 0x01	; 1
	return (uartRxBuffer[nUart].datalength == 0);
}
    233e:	82 2f       	mov	r24, r18
    2340:	08 95       	ret

00002342 <uartReceiveService>:
	}
}

// UART Receive Complete Interrupt Function
void uartReceiveService(u08 nUart)
{
    2342:	cf 93       	push	r28
    2344:	df 93       	push	r29
	u08 c;
	// get received char
	if(nUart==3)
    2346:	83 30       	cpi	r24, 0x03	; 3
    2348:	19 f4       	brne	.+6      	; 0x2350 <uartReceiveService+0xe>
		c = inb(UDR3);
    234a:	60 91 36 01 	lds	r22, 0x0136
    234e:	0c c0       	rjmp	.+24     	; 0x2368 <uartReceiveService+0x26>
	else if(nUart==2)
    2350:	82 30       	cpi	r24, 0x02	; 2
    2352:	19 f4       	brne	.+6      	; 0x235a <uartReceiveService+0x18>
		c = inb(UDR2);
    2354:	60 91 d6 00 	lds	r22, 0x00D6
    2358:	07 c0       	rjmp	.+14     	; 0x2368 <uartReceiveService+0x26>
	else if(nUart==1)
    235a:	81 30       	cpi	r24, 0x01	; 1
    235c:	19 f4       	brne	.+6      	; 0x2364 <uartReceiveService+0x22>
		c = inb(UDR1);
    235e:	60 91 ce 00 	lds	r22, 0x00CE
    2362:	02 c0       	rjmp	.+4      	; 0x2368 <uartReceiveService+0x26>
	else
		c = inb(UDR0);
    2364:	60 91 c6 00 	lds	r22, 0x00C6

	// if there's a user function to handle this receive event
	if(UartRxFunc[nUart])
    2368:	28 2f       	mov	r18, r24
    236a:	30 e0       	ldi	r19, 0x00	; 0
    236c:	e9 01       	movw	r28, r18
    236e:	cc 0f       	add	r28, r28
    2370:	dd 1f       	adc	r29, r29
    2372:	fe 01       	movw	r30, r28
    2374:	e0 59       	subi	r30, 0x90	; 144
    2376:	fa 4f       	sbci	r31, 0xFA	; 250
    2378:	80 81       	ld	r24, Z
    237a:	91 81       	ldd	r25, Z+1	; 0x01
    237c:	89 2b       	or	r24, r25
    237e:	31 f0       	breq	.+12     	; 0x238c <uartReceiveService+0x4a>
	{
		// call it and pass the received data
		UartRxFunc[nUart](c);
    2380:	01 90       	ld	r0, Z+
    2382:	f0 81       	ld	r31, Z
    2384:	e0 2d       	mov	r30, r0
    2386:	86 2f       	mov	r24, r22
    2388:	09 95       	icall
    238a:	14 c0       	rjmp	.+40     	; 0x23b4 <uartReceiveService+0x72>
	else
	{
		// otherwise do default processing
		// put received char in buffer
		// check if there's space
		if( !bufferAddToEnd(&uartRxBuffer[nUart], c) )
    238c:	93 e0       	ldi	r25, 0x03	; 3
    238e:	22 0f       	add	r18, r18
    2390:	33 1f       	adc	r19, r19
    2392:	9a 95       	dec	r25
    2394:	e1 f7       	brne	.-8      	; 0x238e <uartReceiveService+0x4c>
    2396:	c9 01       	movw	r24, r18
    2398:	8c 50       	subi	r24, 0x0C	; 12
    239a:	9a 4f       	sbci	r25, 0xFA	; 250
    239c:	0e 94 21 1e 	call	0x3c42	; 0x3c42 <bufferAddToEnd>
    23a0:	88 23       	and	r24, r24
    23a2:	41 f4       	brne	.+16     	; 0x23b4 <uartReceiveService+0x72>
		{
			// no space in buffer
			// count overflow
			uartRxOverflow[nUart]++;
    23a4:	fe 01       	movw	r30, r28
    23a6:	e8 5c       	subi	r30, 0xC8	; 200
    23a8:	f9 4f       	sbci	r31, 0xF9	; 249
    23aa:	80 81       	ld	r24, Z
    23ac:	91 81       	ldd	r25, Z+1	; 0x01
    23ae:	01 96       	adiw	r24, 0x01	; 1
    23b0:	91 83       	std	Z+1, r25	; 0x01
    23b2:	80 83       	st	Z, r24
		}
	}
}
    23b4:	df 91       	pop	r29
    23b6:	cf 91       	pop	r28
    23b8:	08 95       	ret

000023ba <__vector_54>:
{
	uartReceiveService(2);
}

UART_INTERRUPT_HANDLER(SIG_USART3_RECV)      
{
    23ba:	1f 92       	push	r1
    23bc:	0f 92       	push	r0
    23be:	0f b6       	in	r0, 0x3f	; 63
    23c0:	0f 92       	push	r0
    23c2:	11 24       	eor	r1, r1
    23c4:	2f 93       	push	r18
    23c6:	3f 93       	push	r19
    23c8:	4f 93       	push	r20
    23ca:	5f 93       	push	r21
    23cc:	6f 93       	push	r22
    23ce:	7f 93       	push	r23
    23d0:	8f 93       	push	r24
    23d2:	9f 93       	push	r25
    23d4:	af 93       	push	r26
    23d6:	bf 93       	push	r27
    23d8:	ef 93       	push	r30
    23da:	ff 93       	push	r31
	uartReceiveService(3);
    23dc:	83 e0       	ldi	r24, 0x03	; 3
    23de:	0e 94 a1 11 	call	0x2342	; 0x2342 <uartReceiveService>
}
    23e2:	ff 91       	pop	r31
    23e4:	ef 91       	pop	r30
    23e6:	bf 91       	pop	r27
    23e8:	af 91       	pop	r26
    23ea:	9f 91       	pop	r25
    23ec:	8f 91       	pop	r24
    23ee:	7f 91       	pop	r23
    23f0:	6f 91       	pop	r22
    23f2:	5f 91       	pop	r21
    23f4:	4f 91       	pop	r20
    23f6:	3f 91       	pop	r19
    23f8:	2f 91       	pop	r18
    23fa:	0f 90       	pop	r0
    23fc:	0f be       	out	0x3f, r0	; 63
    23fe:	0f 90       	pop	r0
    2400:	1f 90       	pop	r1
    2402:	18 95       	reti

00002404 <__vector_51>:
{
	uartReceiveService(1);
}

UART_INTERRUPT_HANDLER(SIG_USART2_RECV)      
{
    2404:	1f 92       	push	r1
    2406:	0f 92       	push	r0
    2408:	0f b6       	in	r0, 0x3f	; 63
    240a:	0f 92       	push	r0
    240c:	11 24       	eor	r1, r1
    240e:	2f 93       	push	r18
    2410:	3f 93       	push	r19
    2412:	4f 93       	push	r20
    2414:	5f 93       	push	r21
    2416:	6f 93       	push	r22
    2418:	7f 93       	push	r23
    241a:	8f 93       	push	r24
    241c:	9f 93       	push	r25
    241e:	af 93       	push	r26
    2420:	bf 93       	push	r27
    2422:	ef 93       	push	r30
    2424:	ff 93       	push	r31
	uartReceiveService(2);
    2426:	82 e0       	ldi	r24, 0x02	; 2
    2428:	0e 94 a1 11 	call	0x2342	; 0x2342 <uartReceiveService>
}
    242c:	ff 91       	pop	r31
    242e:	ef 91       	pop	r30
    2430:	bf 91       	pop	r27
    2432:	af 91       	pop	r26
    2434:	9f 91       	pop	r25
    2436:	8f 91       	pop	r24
    2438:	7f 91       	pop	r23
    243a:	6f 91       	pop	r22
    243c:	5f 91       	pop	r21
    243e:	4f 91       	pop	r20
    2440:	3f 91       	pop	r19
    2442:	2f 91       	pop	r18
    2444:	0f 90       	pop	r0
    2446:	0f be       	out	0x3f, r0	; 63
    2448:	0f 90       	pop	r0
    244a:	1f 90       	pop	r1
    244c:	18 95       	reti

0000244e <__vector_36>:
{
	uartReceiveService(0);
}

UART_INTERRUPT_HANDLER(SIG_USART1_RECV)      
{
    244e:	1f 92       	push	r1
    2450:	0f 92       	push	r0
    2452:	0f b6       	in	r0, 0x3f	; 63
    2454:	0f 92       	push	r0
    2456:	11 24       	eor	r1, r1
    2458:	2f 93       	push	r18
    245a:	3f 93       	push	r19
    245c:	4f 93       	push	r20
    245e:	5f 93       	push	r21
    2460:	6f 93       	push	r22
    2462:	7f 93       	push	r23
    2464:	8f 93       	push	r24
    2466:	9f 93       	push	r25
    2468:	af 93       	push	r26
    246a:	bf 93       	push	r27
    246c:	ef 93       	push	r30
    246e:	ff 93       	push	r31
	uartReceiveService(1);
    2470:	81 e0       	ldi	r24, 0x01	; 1
    2472:	0e 94 a1 11 	call	0x2342	; 0x2342 <uartReceiveService>
}
    2476:	ff 91       	pop	r31
    2478:	ef 91       	pop	r30
    247a:	bf 91       	pop	r27
    247c:	af 91       	pop	r26
    247e:	9f 91       	pop	r25
    2480:	8f 91       	pop	r24
    2482:	7f 91       	pop	r23
    2484:	6f 91       	pop	r22
    2486:	5f 91       	pop	r21
    2488:	4f 91       	pop	r20
    248a:	3f 91       	pop	r19
    248c:	2f 91       	pop	r18
    248e:	0f 90       	pop	r0
    2490:	0f be       	out	0x3f, r0	; 63
    2492:	0f 90       	pop	r0
    2494:	1f 90       	pop	r1
    2496:	18 95       	reti

00002498 <__vector_25>:
	uartTransmitService(3);
}

	// service UART receive interrupt
UART_INTERRUPT_HANDLER(SIG_USART0_RECV)      
{
    2498:	1f 92       	push	r1
    249a:	0f 92       	push	r0
    249c:	0f b6       	in	r0, 0x3f	; 63
    249e:	0f 92       	push	r0
    24a0:	11 24       	eor	r1, r1
    24a2:	2f 93       	push	r18
    24a4:	3f 93       	push	r19
    24a6:	4f 93       	push	r20
    24a8:	5f 93       	push	r21
    24aa:	6f 93       	push	r22
    24ac:	7f 93       	push	r23
    24ae:	8f 93       	push	r24
    24b0:	9f 93       	push	r25
    24b2:	af 93       	push	r26
    24b4:	bf 93       	push	r27
    24b6:	ef 93       	push	r30
    24b8:	ff 93       	push	r31
	uartReceiveService(0);
    24ba:	80 e0       	ldi	r24, 0x00	; 0
    24bc:	0e 94 a1 11 	call	0x2342	; 0x2342 <uartReceiveService>
}
    24c0:	ff 91       	pop	r31
    24c2:	ef 91       	pop	r30
    24c4:	bf 91       	pop	r27
    24c6:	af 91       	pop	r26
    24c8:	9f 91       	pop	r25
    24ca:	8f 91       	pop	r24
    24cc:	7f 91       	pop	r23
    24ce:	6f 91       	pop	r22
    24d0:	5f 91       	pop	r21
    24d2:	4f 91       	pop	r20
    24d4:	3f 91       	pop	r19
    24d6:	2f 91       	pop	r18
    24d8:	0f 90       	pop	r0
    24da:	0f be       	out	0x3f, r0	; 63
    24dc:	0f 90       	pop	r0
    24de:	1f 90       	pop	r1
    24e0:	18 95       	reti

000024e2 <uartSendBuffer>:
	// send the first byte to get things going by interrupts
	uartSendByte(nUart, bufferGetFromFront(&uartTxBuffer[nUart]));
}

u08 uartSendBuffer(u08 nUart, char *buffer, u16 nBytes)
{
    24e2:	8f 92       	push	r8
    24e4:	9f 92       	push	r9
    24e6:	af 92       	push	r10
    24e8:	bf 92       	push	r11
    24ea:	cf 92       	push	r12
    24ec:	df 92       	push	r13
    24ee:	ef 92       	push	r14
    24f0:	ff 92       	push	r15
    24f2:	0f 93       	push	r16
    24f4:	1f 93       	push	r17
    24f6:	cf 93       	push	r28
    24f8:	df 93       	push	r29
    24fa:	88 2e       	mov	r8, r24
    24fc:	db 01       	movw	r26, r22
	register u08 first;
	register u16 i;

	// check if there's space (and that we have any bytes to send at all)
	if((uartTxBuffer[nUart].datalength + nBytes < uartTxBuffer[nUart].size) && nBytes)
    24fe:	c8 2e       	mov	r12, r24
    2500:	dd 24       	eor	r13, r13
    2502:	f6 01       	movw	r30, r12
    2504:	13 e0       	ldi	r17, 0x03	; 3
    2506:	ee 0f       	add	r30, r30
    2508:	ff 1f       	adc	r31, r31
    250a:	1a 95       	dec	r17
    250c:	e1 f7       	brne	.-8      	; 0x2506 <uartSendBuffer+0x24>
    250e:	e4 5e       	subi	r30, 0xE4	; 228
    2510:	f9 4f       	sbci	r31, 0xF9	; 249
    2512:	20 81       	ld	r18, Z
    2514:	31 81       	ldd	r19, Z+1	; 0x01
    2516:	24 0f       	add	r18, r20
    2518:	35 1f       	adc	r19, r21
    251a:	f6 01       	movw	r30, r12
    251c:	73 e0       	ldi	r23, 0x03	; 3
    251e:	ee 0f       	add	r30, r30
    2520:	ff 1f       	adc	r31, r31
    2522:	7a 95       	dec	r23
    2524:	e1 f7       	brne	.-8      	; 0x251e <uartSendBuffer+0x3c>
    2526:	e6 5e       	subi	r30, 0xE6	; 230
    2528:	f9 4f       	sbci	r31, 0xF9	; 249
    252a:	80 81       	ld	r24, Z
    252c:	91 81       	ldd	r25, Z+1	; 0x01
    252e:	28 17       	cp	r18, r24
    2530:	39 07       	cpc	r19, r25
    2532:	70 f5       	brcc	.+92     	; 0x2590 <uartSendBuffer+0xae>
    2534:	41 15       	cp	r20, r1
    2536:	51 05       	cpc	r21, r1
    2538:	59 f1       	breq	.+86     	; 0x2590 <uartSendBuffer+0xae>
	{
		// grab first character
		first = *buffer++;
    253a:	9c 90       	ld	r9, X
		// copy user buffer to uart transmit buffer
		for(i = 0; i < nBytes-1; i++)
		{
			// put data bytes at end of buffer
			bufferAddToEnd(&uartTxBuffer[nUart], *buffer++);
    253c:	76 01       	movw	r14, r12
    253e:	63 e0       	ldi	r22, 0x03	; 3
    2540:	ee 0c       	add	r14, r14
    2542:	ff 1c       	adc	r15, r15
    2544:	6a 95       	dec	r22
    2546:	e1 f7       	brne	.-8      	; 0x2540 <uartSendBuffer+0x5e>
    2548:	88 e1       	ldi	r24, 0x18	; 24
    254a:	96 e0       	ldi	r25, 0x06	; 6
    254c:	e8 0e       	add	r14, r24
    254e:	f9 1e       	adc	r15, r25
    2550:	8d 01       	movw	r16, r26
    2552:	c0 e0       	ldi	r28, 0x00	; 0
    2554:	d0 e0       	ldi	r29, 0x00	; 0
	if((uartTxBuffer[nUart].datalength + nBytes < uartTxBuffer[nUart].size) && nBytes)
	{
		// grab first character
		first = *buffer++;
		// copy user buffer to uart transmit buffer
		for(i = 0; i < nBytes-1; i++)
    2556:	5a 01       	movw	r10, r20
    2558:	08 94       	sec
    255a:	a1 08       	sbc	r10, r1
    255c:	b1 08       	sbc	r11, r1
    255e:	06 c0       	rjmp	.+12     	; 0x256c <uartSendBuffer+0x8a>
    2560:	c7 01       	movw	r24, r14
    2562:	f8 01       	movw	r30, r16
    2564:	60 81       	ld	r22, Z
    2566:	0e 94 21 1e 	call	0x3c42	; 0x3c42 <bufferAddToEnd>
    256a:	21 96       	adiw	r28, 0x01	; 1
    256c:	0f 5f       	subi	r16, 0xFF	; 255
    256e:	1f 4f       	sbci	r17, 0xFF	; 255
    2570:	ca 15       	cp	r28, r10
    2572:	db 05       	cpc	r29, r11
    2574:	a8 f3       	brcs	.-22     	; 0x2560 <uartSendBuffer+0x7e>
			// put data bytes at end of buffer
			bufferAddToEnd(&uartTxBuffer[nUart], *buffer++);
		}

		// send the first byte to get things going by interrupts
		uartBufferedTx[nUart] = TRUE;
    2576:	84 e1       	ldi	r24, 0x14	; 20
    2578:	96 e0       	ldi	r25, 0x06	; 6
    257a:	c8 0e       	add	r12, r24
    257c:	d9 1e       	adc	r13, r25
    257e:	8f ef       	ldi	r24, 0xFF	; 255
    2580:	f6 01       	movw	r30, r12
    2582:	80 83       	st	Z, r24
		uartSendByte(nUart, first);
    2584:	88 2d       	mov	r24, r8
    2586:	69 2d       	mov	r22, r9
    2588:	0e 94 55 11 	call	0x22aa	; 0x22aa <uartSendByte>
    258c:	8f ef       	ldi	r24, 0xFF	; 255
    258e:	01 c0       	rjmp	.+2      	; 0x2592 <uartSendBuffer+0xb0>
		// return success
		return TRUE;
    2590:	80 e0       	ldi	r24, 0x00	; 0
	else
	{
		// return failure
		return FALSE;
	}
}
    2592:	df 91       	pop	r29
    2594:	cf 91       	pop	r28
    2596:	1f 91       	pop	r17
    2598:	0f 91       	pop	r16
    259a:	ff 90       	pop	r15
    259c:	ef 90       	pop	r14
    259e:	df 90       	pop	r13
    25a0:	cf 90       	pop	r12
    25a2:	bf 90       	pop	r11
    25a4:	af 90       	pop	r10
    25a6:	9f 90       	pop	r9
    25a8:	8f 90       	pop	r8
    25aa:	08 95       	ret

000025ac <uartAddToTxBuffer>:
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    25ac:	90 e0       	ldi	r25, 0x00	; 0
    25ae:	23 e0       	ldi	r18, 0x03	; 3
    25b0:	88 0f       	add	r24, r24
    25b2:	99 1f       	adc	r25, r25
    25b4:	2a 95       	dec	r18
    25b6:	e1 f7       	brne	.-8      	; 0x25b0 <uartAddToTxBuffer+0x4>
    25b8:	88 5e       	subi	r24, 0xE8	; 232
    25ba:	99 4f       	sbci	r25, 0xF9	; 249
    25bc:	0e 94 21 1e 	call	0x3c42	; 0x3c42 <bufferAddToEnd>
}
    25c0:	08 95       	ret

000025c2 <uart3AddToTxBuffer>:
{
	uartAddToTxBuffer(2,data);
}

void uart3AddToTxBuffer(u08 data)
{
    25c2:	68 2f       	mov	r22, r24
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    25c4:	80 e3       	ldi	r24, 0x30	; 48
    25c6:	96 e0       	ldi	r25, 0x06	; 6
    25c8:	0e 94 21 1e 	call	0x3c42	; 0x3c42 <bufferAddToEnd>
}

void uart3AddToTxBuffer(u08 data)
{
	uartAddToTxBuffer(3,data);
}
    25cc:	08 95       	ret

000025ce <uart2AddToTxBuffer>:
{
	uartAddToTxBuffer(1,data);
}

void uart2AddToTxBuffer(u08 data)
{
    25ce:	68 2f       	mov	r22, r24
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    25d0:	88 e2       	ldi	r24, 0x28	; 40
    25d2:	96 e0       	ldi	r25, 0x06	; 6
    25d4:	0e 94 21 1e 	call	0x3c42	; 0x3c42 <bufferAddToEnd>
}

void uart2AddToTxBuffer(u08 data)
{
	uartAddToTxBuffer(2,data);
}
    25d8:	08 95       	ret

000025da <uart1AddToTxBuffer>:
{
	uartAddToTxBuffer(0,data);
}

void uart1AddToTxBuffer(u08 data)
{
    25da:	68 2f       	mov	r22, r24
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    25dc:	80 e2       	ldi	r24, 0x20	; 32
    25de:	96 e0       	ldi	r25, 0x06	; 6
    25e0:	0e 94 21 1e 	call	0x3c42	; 0x3c42 <bufferAddToEnd>
}

void uart1AddToTxBuffer(u08 data)
{
	uartAddToTxBuffer(1,data);
}
    25e4:	08 95       	ret

000025e6 <uart0AddToTxBuffer>:
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
}

void uart0AddToTxBuffer(u08 data)
{
    25e6:	68 2f       	mov	r22, r24
}

void uartAddToTxBuffer(u08 nUart, u08 data)
{
	// add data byte to the end of the tx buffer
	bufferAddToEnd(&uartTxBuffer[nUart], data);
    25e8:	88 e1       	ldi	r24, 0x18	; 24
    25ea:	96 e0       	ldi	r25, 0x06	; 6
    25ec:	0e 94 21 1e 	call	0x3c42	; 0x3c42 <bufferAddToEnd>
}

void uart0AddToTxBuffer(u08 data)
{
	uartAddToTxBuffer(0,data);
}
    25f0:	08 95       	ret

000025f2 <uartTransmitService>:
	}
}

// UART Transmit Complete Interrupt Function
void uartTransmitService(u08 nUart)
{
    25f2:	cf 93       	push	r28
    25f4:	df 93       	push	r29
    25f6:	28 2f       	mov	r18, r24
	// check if buffered tx is enabled
	if(uartBufferedTx[nUart])
    25f8:	a8 2f       	mov	r26, r24
    25fa:	b0 e0       	ldi	r27, 0x00	; 0
    25fc:	ed 01       	movw	r28, r26
    25fe:	cc 5e       	subi	r28, 0xEC	; 236
    2600:	d9 4f       	sbci	r29, 0xF9	; 249
    2602:	88 81       	ld	r24, Y
    2604:	88 23       	and	r24, r24
    2606:	79 f1       	breq	.+94     	; 0x2666 <uartTransmitService+0x74>
	{
		// check if there's data left in the buffer
		if(uartTxBuffer[nUart].datalength)
    2608:	fd 01       	movw	r30, r26
    260a:	33 e0       	ldi	r19, 0x03	; 3
    260c:	ee 0f       	add	r30, r30
    260e:	ff 1f       	adc	r31, r31
    2610:	3a 95       	dec	r19
    2612:	e1 f7       	brne	.-8      	; 0x260c <uartTransmitService+0x1a>
    2614:	e4 5e       	subi	r30, 0xE4	; 228
    2616:	f9 4f       	sbci	r31, 0xF9	; 249
    2618:	80 81       	ld	r24, Z
    261a:	91 81       	ldd	r25, Z+1	; 0x01
    261c:	89 2b       	or	r24, r25
    261e:	11 f1       	breq	.+68     	; 0x2664 <uartTransmitService+0x72>
		{
			// send byte from top of buffer
			if(nUart==3)
    2620:	23 30       	cpi	r18, 0x03	; 3
    2622:	39 f4       	brne	.+14     	; 0x2632 <uartTransmitService+0x40>
				outb(UDR3,  bufferGetFromFront(&uartTxBuffer[3]) );
    2624:	80 e3       	ldi	r24, 0x30	; 48
    2626:	96 e0       	ldi	r25, 0x06	; 6
    2628:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <bufferGetFromFront>
    262c:	80 93 36 01 	sts	0x0136, r24
    2630:	1e c0       	rjmp	.+60     	; 0x266e <uartTransmitService+0x7c>
			else if(nUart==2)
    2632:	22 30       	cpi	r18, 0x02	; 2
    2634:	39 f4       	brne	.+14     	; 0x2644 <uartTransmitService+0x52>
				outb(UDR2,  bufferGetFromFront(&uartTxBuffer[2]) );
    2636:	88 e2       	ldi	r24, 0x28	; 40
    2638:	96 e0       	ldi	r25, 0x06	; 6
    263a:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <bufferGetFromFront>
    263e:	80 93 d6 00 	sts	0x00D6, r24
    2642:	15 c0       	rjmp	.+42     	; 0x266e <uartTransmitService+0x7c>
			else if(nUart==1)
    2644:	21 30       	cpi	r18, 0x01	; 1
    2646:	39 f4       	brne	.+14     	; 0x2656 <uartTransmitService+0x64>
				outb(UDR1,  bufferGetFromFront(&uartTxBuffer[1]) );
    2648:	80 e2       	ldi	r24, 0x20	; 32
    264a:	96 e0       	ldi	r25, 0x06	; 6
    264c:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <bufferGetFromFront>
    2650:	80 93 ce 00 	sts	0x00CE, r24
    2654:	0c c0       	rjmp	.+24     	; 0x266e <uartTransmitService+0x7c>
			else
				outb(UDR0,  bufferGetFromFront(&uartTxBuffer[0]) );
    2656:	88 e1       	ldi	r24, 0x18	; 24
    2658:	96 e0       	ldi	r25, 0x06	; 6
    265a:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <bufferGetFromFront>
    265e:	80 93 c6 00 	sts	0x00C6, r24
    2662:	05 c0       	rjmp	.+10     	; 0x266e <uartTransmitService+0x7c>
		}
		else
		{
			// no data left
			uartBufferedTx[nUart] = FALSE;
    2664:	18 82       	st	Y, r1
	}
	else
	{
		// we're using single-byte tx mode
		// indicate transmit complete, back to ready
		uartReadyTx[nUart] = TRUE;
    2666:	a0 51       	subi	r26, 0x10	; 16
    2668:	ba 4f       	sbci	r27, 0xFA	; 250
    266a:	8f ef       	ldi	r24, 0xFF	; 255
    266c:	8c 93       	st	X, r24
	}
}
    266e:	df 91       	pop	r29
    2670:	cf 91       	pop	r28
    2672:	08 95       	ret

00002674 <__vector_56>:
{
	uartTransmitService(2);
}

UART_INTERRUPT_HANDLER(SIG_USART3_TRANS)      
{
    2674:	1f 92       	push	r1
    2676:	0f 92       	push	r0
    2678:	0f b6       	in	r0, 0x3f	; 63
    267a:	0f 92       	push	r0
    267c:	11 24       	eor	r1, r1
    267e:	2f 93       	push	r18
    2680:	3f 93       	push	r19
    2682:	4f 93       	push	r20
    2684:	5f 93       	push	r21
    2686:	6f 93       	push	r22
    2688:	7f 93       	push	r23
    268a:	8f 93       	push	r24
    268c:	9f 93       	push	r25
    268e:	af 93       	push	r26
    2690:	bf 93       	push	r27
    2692:	ef 93       	push	r30
    2694:	ff 93       	push	r31
	uartTransmitService(3);
    2696:	83 e0       	ldi	r24, 0x03	; 3
    2698:	0e 94 f9 12 	call	0x25f2	; 0x25f2 <uartTransmitService>
}
    269c:	ff 91       	pop	r31
    269e:	ef 91       	pop	r30
    26a0:	bf 91       	pop	r27
    26a2:	af 91       	pop	r26
    26a4:	9f 91       	pop	r25
    26a6:	8f 91       	pop	r24
    26a8:	7f 91       	pop	r23
    26aa:	6f 91       	pop	r22
    26ac:	5f 91       	pop	r21
    26ae:	4f 91       	pop	r20
    26b0:	3f 91       	pop	r19
    26b2:	2f 91       	pop	r18
    26b4:	0f 90       	pop	r0
    26b6:	0f be       	out	0x3f, r0	; 63
    26b8:	0f 90       	pop	r0
    26ba:	1f 90       	pop	r1
    26bc:	18 95       	reti

000026be <__vector_53>:
{
	uartTransmitService(1);
}

UART_INTERRUPT_HANDLER(SIG_USART2_TRANS)      
{
    26be:	1f 92       	push	r1
    26c0:	0f 92       	push	r0
    26c2:	0f b6       	in	r0, 0x3f	; 63
    26c4:	0f 92       	push	r0
    26c6:	11 24       	eor	r1, r1
    26c8:	2f 93       	push	r18
    26ca:	3f 93       	push	r19
    26cc:	4f 93       	push	r20
    26ce:	5f 93       	push	r21
    26d0:	6f 93       	push	r22
    26d2:	7f 93       	push	r23
    26d4:	8f 93       	push	r24
    26d6:	9f 93       	push	r25
    26d8:	af 93       	push	r26
    26da:	bf 93       	push	r27
    26dc:	ef 93       	push	r30
    26de:	ff 93       	push	r31
	uartTransmitService(2);
    26e0:	82 e0       	ldi	r24, 0x02	; 2
    26e2:	0e 94 f9 12 	call	0x25f2	; 0x25f2 <uartTransmitService>
}
    26e6:	ff 91       	pop	r31
    26e8:	ef 91       	pop	r30
    26ea:	bf 91       	pop	r27
    26ec:	af 91       	pop	r26
    26ee:	9f 91       	pop	r25
    26f0:	8f 91       	pop	r24
    26f2:	7f 91       	pop	r23
    26f4:	6f 91       	pop	r22
    26f6:	5f 91       	pop	r21
    26f8:	4f 91       	pop	r20
    26fa:	3f 91       	pop	r19
    26fc:	2f 91       	pop	r18
    26fe:	0f 90       	pop	r0
    2700:	0f be       	out	0x3f, r0	; 63
    2702:	0f 90       	pop	r0
    2704:	1f 90       	pop	r1
    2706:	18 95       	reti

00002708 <__vector_38>:
{
	uartTransmitService(0);
}

UART_INTERRUPT_HANDLER(SIG_USART1_TRANS)      
{
    2708:	1f 92       	push	r1
    270a:	0f 92       	push	r0
    270c:	0f b6       	in	r0, 0x3f	; 63
    270e:	0f 92       	push	r0
    2710:	11 24       	eor	r1, r1
    2712:	2f 93       	push	r18
    2714:	3f 93       	push	r19
    2716:	4f 93       	push	r20
    2718:	5f 93       	push	r21
    271a:	6f 93       	push	r22
    271c:	7f 93       	push	r23
    271e:	8f 93       	push	r24
    2720:	9f 93       	push	r25
    2722:	af 93       	push	r26
    2724:	bf 93       	push	r27
    2726:	ef 93       	push	r30
    2728:	ff 93       	push	r31
	uartTransmitService(1);
    272a:	81 e0       	ldi	r24, 0x01	; 1
    272c:	0e 94 f9 12 	call	0x25f2	; 0x25f2 <uartTransmitService>
}
    2730:	ff 91       	pop	r31
    2732:	ef 91       	pop	r30
    2734:	bf 91       	pop	r27
    2736:	af 91       	pop	r26
    2738:	9f 91       	pop	r25
    273a:	8f 91       	pop	r24
    273c:	7f 91       	pop	r23
    273e:	6f 91       	pop	r22
    2740:	5f 91       	pop	r21
    2742:	4f 91       	pop	r20
    2744:	3f 91       	pop	r19
    2746:	2f 91       	pop	r18
    2748:	0f 90       	pop	r0
    274a:	0f be       	out	0x3f, r0	; 63
    274c:	0f 90       	pop	r0
    274e:	1f 90       	pop	r1
    2750:	18 95       	reti

00002752 <__vector_27>:
	}
}

	// service UART transmit interrupt
UART_INTERRUPT_HANDLER(SIG_USART0_TRANS)      
{
    2752:	1f 92       	push	r1
    2754:	0f 92       	push	r0
    2756:	0f b6       	in	r0, 0x3f	; 63
    2758:	0f 92       	push	r0
    275a:	11 24       	eor	r1, r1
    275c:	2f 93       	push	r18
    275e:	3f 93       	push	r19
    2760:	4f 93       	push	r20
    2762:	5f 93       	push	r21
    2764:	6f 93       	push	r22
    2766:	7f 93       	push	r23
    2768:	8f 93       	push	r24
    276a:	9f 93       	push	r25
    276c:	af 93       	push	r26
    276e:	bf 93       	push	r27
    2770:	ef 93       	push	r30
    2772:	ff 93       	push	r31
	uartTransmitService(0);
    2774:	80 e0       	ldi	r24, 0x00	; 0
    2776:	0e 94 f9 12 	call	0x25f2	; 0x25f2 <uartTransmitService>
}
    277a:	ff 91       	pop	r31
    277c:	ef 91       	pop	r30
    277e:	bf 91       	pop	r27
    2780:	af 91       	pop	r26
    2782:	9f 91       	pop	r25
    2784:	8f 91       	pop	r24
    2786:	7f 91       	pop	r23
    2788:	6f 91       	pop	r22
    278a:	5f 91       	pop	r21
    278c:	4f 91       	pop	r20
    278e:	3f 91       	pop	r19
    2790:	2f 91       	pop	r18
    2792:	0f 90       	pop	r0
    2794:	0f be       	out	0x3f, r0	; 63
    2796:	0f 90       	pop	r0
    2798:	1f 90       	pop	r1
    279a:	18 95       	reti

0000279c <uartSendTxBuffer>:
{
	uartAddToTxBuffer(3,data);
}

void uartSendTxBuffer(u08 nUart)
{
    279c:	1f 93       	push	r17
    279e:	18 2f       	mov	r17, r24
	// turn on buffered transmit
	uartBufferedTx[nUart] = TRUE;
    27a0:	90 e0       	ldi	r25, 0x00	; 0
    27a2:	fc 01       	movw	r30, r24
    27a4:	ec 5e       	subi	r30, 0xEC	; 236
    27a6:	f9 4f       	sbci	r31, 0xF9	; 249
    27a8:	2f ef       	ldi	r18, 0xFF	; 255
    27aa:	20 83       	st	Z, r18
	// send the first byte to get things going by interrupts
	uartSendByte(nUart, bufferGetFromFront(&uartTxBuffer[nUart]));
    27ac:	43 e0       	ldi	r20, 0x03	; 3
    27ae:	88 0f       	add	r24, r24
    27b0:	99 1f       	adc	r25, r25
    27b2:	4a 95       	dec	r20
    27b4:	e1 f7       	brne	.-8      	; 0x27ae <uartSendTxBuffer+0x12>
    27b6:	88 5e       	subi	r24, 0xE8	; 232
    27b8:	99 4f       	sbci	r25, 0xF9	; 249
    27ba:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <bufferGetFromFront>
    27be:	68 2f       	mov	r22, r24
    27c0:	81 2f       	mov	r24, r17
    27c2:	0e 94 55 11 	call	0x22aa	; 0x22aa <uartSendByte>
}
    27c6:	1f 91       	pop	r17
    27c8:	08 95       	ret

000027ca <uartReceiveByte>:
		return -1;
}


u08 uartReceiveByte(u08 nUart, u08* rxData)
{
    27ca:	cf 93       	push	r28
    27cc:	df 93       	push	r29
    27ce:	eb 01       	movw	r28, r22
	// make sure we have a receive buffer
	if(uartRxBuffer[nUart].size)
    27d0:	28 2f       	mov	r18, r24
    27d2:	30 e0       	ldi	r19, 0x00	; 0
    27d4:	f9 01       	movw	r30, r18
    27d6:	73 e0       	ldi	r23, 0x03	; 3
    27d8:	ee 0f       	add	r30, r30
    27da:	ff 1f       	adc	r31, r31
    27dc:	7a 95       	dec	r23
    27de:	e1 f7       	brne	.-8      	; 0x27d8 <uartReceiveByte+0xe>
    27e0:	ea 50       	subi	r30, 0x0A	; 10
    27e2:	fa 4f       	sbci	r31, 0xFA	; 250
    27e4:	80 81       	ld	r24, Z
    27e6:	91 81       	ldd	r25, Z+1	; 0x01
    27e8:	89 2b       	or	r24, r25
    27ea:	c9 f0       	breq	.+50     	; 0x281e <uartReceiveByte+0x54>
	{
		// make sure we have data
		if(uartRxBuffer[nUart].datalength)
    27ec:	f9 01       	movw	r30, r18
    27ee:	63 e0       	ldi	r22, 0x03	; 3
    27f0:	ee 0f       	add	r30, r30
    27f2:	ff 1f       	adc	r31, r31
    27f4:	6a 95       	dec	r22
    27f6:	e1 f7       	brne	.-8      	; 0x27f0 <uartReceiveByte+0x26>
    27f8:	e8 50       	subi	r30, 0x08	; 8
    27fa:	fa 4f       	sbci	r31, 0xFA	; 250
    27fc:	80 81       	ld	r24, Z
    27fe:	91 81       	ldd	r25, Z+1	; 0x01
    2800:	89 2b       	or	r24, r25
    2802:	69 f0       	breq	.+26     	; 0x281e <uartReceiveByte+0x54>
		{
			// get byte from beginning of buffer
			*rxData = bufferGetFromFront(&uartRxBuffer[nUart]);
    2804:	53 e0       	ldi	r21, 0x03	; 3
    2806:	22 0f       	add	r18, r18
    2808:	33 1f       	adc	r19, r19
    280a:	5a 95       	dec	r21
    280c:	e1 f7       	brne	.-8      	; 0x2806 <uartReceiveByte+0x3c>
    280e:	c9 01       	movw	r24, r18
    2810:	8c 50       	subi	r24, 0x0C	; 12
    2812:	9a 4f       	sbci	r25, 0xFA	; 250
    2814:	0e 94 b8 1d 	call	0x3b70	; 0x3b70 <bufferGetFromFront>
    2818:	88 83       	st	Y, r24
    281a:	8f ef       	ldi	r24, 0xFF	; 255
    281c:	01 c0       	rjmp	.+2      	; 0x2820 <uartReceiveByte+0x56>
			return TRUE;
    281e:	80 e0       	ldi	r24, 0x00	; 0
		else
			return FALSE;			// no data
	}
	else
		return FALSE;				// no buffer
}
    2820:	df 91       	pop	r29
    2822:	cf 91       	pop	r28
    2824:	08 95       	ret

00002826 <uart3GetByte>:
	else
		return -1;
}

int uart3GetByte(void)
{
    2826:	df 93       	push	r29
    2828:	cf 93       	push	r28
    282a:	0f 92       	push	r0
    282c:	cd b7       	in	r28, 0x3d	; 61
    282e:	de b7       	in	r29, 0x3e	; 62
	// get single byte from receive buffer (if available)
	u08 c;
	if(uartReceiveByte(3,&c))
    2830:	83 e0       	ldi	r24, 0x03	; 3
    2832:	be 01       	movw	r22, r28
    2834:	6f 5f       	subi	r22, 0xFF	; 255
    2836:	7f 4f       	sbci	r23, 0xFF	; 255
    2838:	0e 94 e5 13 	call	0x27ca	; 0x27ca <uartReceiveByte>
    283c:	88 23       	and	r24, r24
    283e:	19 f4       	brne	.+6      	; 0x2846 <uart3GetByte+0x20>
    2840:	2f ef       	ldi	r18, 0xFF	; 255
    2842:	3f ef       	ldi	r19, 0xFF	; 255
    2844:	03 c0       	rjmp	.+6      	; 0x284c <uart3GetByte+0x26>
		return c;
    2846:	89 81       	ldd	r24, Y+1	; 0x01
    2848:	28 2f       	mov	r18, r24
    284a:	30 e0       	ldi	r19, 0x00	; 0
	else
		return -1;
}
    284c:	c9 01       	movw	r24, r18
    284e:	0f 90       	pop	r0
    2850:	cf 91       	pop	r28
    2852:	df 91       	pop	r29
    2854:	08 95       	ret

00002856 <uart2GetByte>:
	else
		return -1;
}

int uart2GetByte(void)
{
    2856:	df 93       	push	r29
    2858:	cf 93       	push	r28
    285a:	0f 92       	push	r0
    285c:	cd b7       	in	r28, 0x3d	; 61
    285e:	de b7       	in	r29, 0x3e	; 62
	// get single byte from receive buffer (if available)
	u08 c;
	if(uartReceiveByte(2,&c))
    2860:	82 e0       	ldi	r24, 0x02	; 2
    2862:	be 01       	movw	r22, r28
    2864:	6f 5f       	subi	r22, 0xFF	; 255
    2866:	7f 4f       	sbci	r23, 0xFF	; 255
    2868:	0e 94 e5 13 	call	0x27ca	; 0x27ca <uartReceiveByte>
    286c:	88 23       	and	r24, r24
    286e:	19 f4       	brne	.+6      	; 0x2876 <uart2GetByte+0x20>
    2870:	2f ef       	ldi	r18, 0xFF	; 255
    2872:	3f ef       	ldi	r19, 0xFF	; 255
    2874:	03 c0       	rjmp	.+6      	; 0x287c <uart2GetByte+0x26>
		return c;
    2876:	89 81       	ldd	r24, Y+1	; 0x01
    2878:	28 2f       	mov	r18, r24
    287a:	30 e0       	ldi	r19, 0x00	; 0
	else
		return -1;
}
    287c:	c9 01       	movw	r24, r18
    287e:	0f 90       	pop	r0
    2880:	cf 91       	pop	r28
    2882:	df 91       	pop	r29
    2884:	08 95       	ret

00002886 <uart1GetByte>:
	else
		return -1;
}

int uart1GetByte(void)
{
    2886:	df 93       	push	r29
    2888:	cf 93       	push	r28
    288a:	0f 92       	push	r0
    288c:	cd b7       	in	r28, 0x3d	; 61
    288e:	de b7       	in	r29, 0x3e	; 62
	// get single byte from receive buffer (if available)
	u08 c;
	if(uartReceiveByte(1,&c))
    2890:	81 e0       	ldi	r24, 0x01	; 1
    2892:	be 01       	movw	r22, r28
    2894:	6f 5f       	subi	r22, 0xFF	; 255
    2896:	7f 4f       	sbci	r23, 0xFF	; 255
    2898:	0e 94 e5 13 	call	0x27ca	; 0x27ca <uartReceiveByte>
    289c:	88 23       	and	r24, r24
    289e:	19 f4       	brne	.+6      	; 0x28a6 <uart1GetByte+0x20>
    28a0:	2f ef       	ldi	r18, 0xFF	; 255
    28a2:	3f ef       	ldi	r19, 0xFF	; 255
    28a4:	03 c0       	rjmp	.+6      	; 0x28ac <uart1GetByte+0x26>
		return c;
    28a6:	89 81       	ldd	r24, Y+1	; 0x01
    28a8:	28 2f       	mov	r18, r24
    28aa:	30 e0       	ldi	r19, 0x00	; 0
	else
		return -1;
}
    28ac:	c9 01       	movw	r24, r18
    28ae:	0f 90       	pop	r0
    28b0:	cf 91       	pop	r28
    28b2:	df 91       	pop	r29
    28b4:	08 95       	ret

000028b6 <uart0GetByte>:
	// send byte on UART3
	uartSendByte(3, data);
}

int uart0GetByte(void)
{
    28b6:	df 93       	push	r29
    28b8:	cf 93       	push	r28
    28ba:	0f 92       	push	r0
    28bc:	cd b7       	in	r28, 0x3d	; 61
    28be:	de b7       	in	r29, 0x3e	; 62
	// get single byte from receive buffer (if available)
	u08 c;
	if(uartReceiveByte(0,&c))
    28c0:	80 e0       	ldi	r24, 0x00	; 0
    28c2:	be 01       	movw	r22, r28
    28c4:	6f 5f       	subi	r22, 0xFF	; 255
    28c6:	7f 4f       	sbci	r23, 0xFF	; 255
    28c8:	0e 94 e5 13 	call	0x27ca	; 0x27ca <uartReceiveByte>
    28cc:	88 23       	and	r24, r24
    28ce:	19 f4       	brne	.+6      	; 0x28d6 <uart0GetByte+0x20>
    28d0:	2f ef       	ldi	r18, 0xFF	; 255
    28d2:	3f ef       	ldi	r19, 0xFF	; 255
    28d4:	03 c0       	rjmp	.+6      	; 0x28dc <uart0GetByte+0x26>
		return c;
    28d6:	89 81       	ldd	r24, Y+1	; 0x01
    28d8:	28 2f       	mov	r18, r24
    28da:	30 e0       	ldi	r19, 0x00	; 0
	else
		return -1;
}
    28dc:	c9 01       	movw	r24, r18
    28de:	0f 90       	pop	r0
    28e0:	cf 91       	pop	r28
    28e2:	df 91       	pop	r29
    28e4:	08 95       	ret

000028e6 <uartFlushReceiveBuffer>:
}

void uartFlushReceiveBuffer(u08 nUart)
{
	// flush all data from receive buffer
	bufferFlush(&uartRxBuffer[nUart]);
    28e6:	90 e0       	ldi	r25, 0x00	; 0
    28e8:	e3 e0       	ldi	r30, 0x03	; 3
    28ea:	88 0f       	add	r24, r24
    28ec:	99 1f       	adc	r25, r25
    28ee:	ea 95       	dec	r30
    28f0:	e1 f7       	brne	.-8      	; 0x28ea <uartFlushReceiveBuffer+0x4>
    28f2:	8c 50       	subi	r24, 0x0C	; 12
    28f4:	9a 4f       	sbci	r25, 0xFA	; 250
    28f6:	0e 94 54 1e 	call	0x3ca8	; 0x3ca8 <bufferFlush>
}
    28fa:	08 95       	ret

000028fc <uart3InitBuffers>:

void uart3InitBuffers(void)
{
	#ifndef UART_BUFFER_EXTERNAL_RAM
		// initialize the UART3 buffers
		bufferInit(&uartRxBuffer[3], (u08*) uart3RxData, UART3_RX_BUFFER_SIZE);
    28fc:	8c e0       	ldi	r24, 0x0C	; 12
    28fe:	96 e0       	ldi	r25, 0x06	; 6
    2900:	60 ee       	ldi	r22, 0xE0	; 224
    2902:	74 e0       	ldi	r23, 0x04	; 4
    2904:	40 e8       	ldi	r20, 0x80	; 128
    2906:	50 e0       	ldi	r21, 0x00	; 0
    2908:	0e 94 ab 1d 	call	0x3b56	; 0x3b56 <bufferInit>
		bufferInit(&uartTxBuffer[3], (u08*) uart3TxData, UART3_TX_BUFFER_SIZE);
    290c:	80 e3       	ldi	r24, 0x30	; 48
    290e:	96 e0       	ldi	r25, 0x06	; 6
    2910:	60 e6       	ldi	r22, 0x60	; 96
    2912:	75 e0       	ldi	r23, 0x05	; 5
    2914:	40 e1       	ldi	r20, 0x10	; 16
    2916:	50 e0       	ldi	r21, 0x00	; 0
    2918:	0e 94 ab 1d 	call	0x3b56	; 0x3b56 <bufferInit>
	#else
		// initialize the UART3 buffers
		bufferInit(&uartRxBuffer[3], (u08*) UART3_RX_BUFFER_ADDR, UART3_RX_BUFFER_SIZE);
		bufferInit(&uartTxBuffer[3], (u08*) UART3_TX_BUFFER_ADDR, UART3_TX_BUFFER_SIZE);
	#endif
}
    291c:	08 95       	ret

0000291e <uart3Init>:
}

void uart3Init(void)
{
	// initialize the buffers
	uart3InitBuffers();
    291e:	0e 94 7e 14 	call	0x28fc	; 0x28fc <uart3InitBuffers>
	// initialize user receive handlers
	UartRxFunc[3] = 0;
    2922:	10 92 77 05 	sts	0x0577, r1
    2926:	10 92 76 05 	sts	0x0576, r1
	// enable RxD/TxD and interrupts
	outb(UCSR3B, BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    292a:	88 ed       	ldi	r24, 0xD8	; 216
    292c:	80 93 31 01 	sts	0x0131, r24
	// set default baud rate
	uartSetBaudRate(3, UART3_DEFAULT_BAUD_RATE);
    2930:	83 e0       	ldi	r24, 0x03	; 3
    2932:	40 e8       	ldi	r20, 0x80	; 128
    2934:	55 e2       	ldi	r21, 0x25	; 37
    2936:	60 e0       	ldi	r22, 0x00	; 0
    2938:	70 e0       	ldi	r23, 0x00	; 0
    293a:	0e 94 08 11 	call	0x2210	; 0x2210 <uartSetBaudRate>
	// initialize states
	uartReadyTx[3] = TRUE;
    293e:	8f ef       	ldi	r24, 0xFF	; 255
    2940:	80 93 f3 05 	sts	0x05F3, r24
	uartBufferedTx[3] = FALSE;
    2944:	10 92 17 06 	sts	0x0617, r1
	// clear overflow count
	uartRxOverflow[3] = 0;
    2948:	10 92 3f 06 	sts	0x063F, r1
    294c:	10 92 3e 06 	sts	0x063E, r1
	// enable interrupts
	sei();
    2950:	78 94       	sei
}
    2952:	08 95       	ret

00002954 <uart2InitBuffers>:

void uart2InitBuffers(void)
{
	#ifndef UART_BUFFER_EXTERNAL_RAM
		// initialize the UART2 buffers
		bufferInit(&uartRxBuffer[2], (u08*) uart2RxData, UART2_RX_BUFFER_SIZE);
    2954:	84 e0       	ldi	r24, 0x04	; 4
    2956:	96 e0       	ldi	r25, 0x06	; 6
    2958:	60 e5       	ldi	r22, 0x50	; 80
    295a:	74 e0       	ldi	r23, 0x04	; 4
    295c:	40 e8       	ldi	r20, 0x80	; 128
    295e:	50 e0       	ldi	r21, 0x00	; 0
    2960:	0e 94 ab 1d 	call	0x3b56	; 0x3b56 <bufferInit>
		bufferInit(&uartTxBuffer[2], (u08*) uart2TxData, UART2_TX_BUFFER_SIZE);
    2964:	88 e2       	ldi	r24, 0x28	; 40
    2966:	96 e0       	ldi	r25, 0x06	; 6
    2968:	60 ed       	ldi	r22, 0xD0	; 208
    296a:	74 e0       	ldi	r23, 0x04	; 4
    296c:	40 e1       	ldi	r20, 0x10	; 16
    296e:	50 e0       	ldi	r21, 0x00	; 0
    2970:	0e 94 ab 1d 	call	0x3b56	; 0x3b56 <bufferInit>
	#else
		// initialize the UART2 buffers
		bufferInit(&uartRxBuffer[2], (u08*) UART2_RX_BUFFER_ADDR, UART2_RX_BUFFER_SIZE);
		bufferInit(&uartTxBuffer[2], (u08*) UART2_TX_BUFFER_ADDR, UART2_TX_BUFFER_SIZE);
	#endif
}
    2974:	08 95       	ret

00002976 <uart2Init>:
}

void uart2Init(void)
{
	// initialize the buffers
	uart2InitBuffers();
    2976:	0e 94 aa 14 	call	0x2954	; 0x2954 <uart2InitBuffers>
	// initialize user receive handlers
	UartRxFunc[2] = 0;
    297a:	10 92 75 05 	sts	0x0575, r1
    297e:	10 92 74 05 	sts	0x0574, r1
	// enable RxD/TxD and interrupts
	outb(UCSR2B, BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    2982:	88 ed       	ldi	r24, 0xD8	; 216
    2984:	80 93 d1 00 	sts	0x00D1, r24
	// set default baud rate
	uartSetBaudRate(2, UART2_DEFAULT_BAUD_RATE);
    2988:	82 e0       	ldi	r24, 0x02	; 2
    298a:	40 e8       	ldi	r20, 0x80	; 128
    298c:	55 e2       	ldi	r21, 0x25	; 37
    298e:	60 e0       	ldi	r22, 0x00	; 0
    2990:	70 e0       	ldi	r23, 0x00	; 0
    2992:	0e 94 08 11 	call	0x2210	; 0x2210 <uartSetBaudRate>
	// initialize states
	uartReadyTx[2] = TRUE;
    2996:	8f ef       	ldi	r24, 0xFF	; 255
    2998:	80 93 f2 05 	sts	0x05F2, r24
	uartBufferedTx[2] = FALSE;
    299c:	10 92 16 06 	sts	0x0616, r1
	// clear overflow count
	uartRxOverflow[2] = 0;
    29a0:	10 92 3d 06 	sts	0x063D, r1
    29a4:	10 92 3c 06 	sts	0x063C, r1
	// enable interrupts
	sei();
    29a8:	78 94       	sei
}
    29aa:	08 95       	ret

000029ac <uart1InitBuffers>:

void uart1InitBuffers(void)
{
	#ifndef UART_BUFFER_EXTERNAL_RAM
		// initialize the UART1 buffers
		bufferInit(&uartRxBuffer[1], (u08*) uart1RxData, UART1_RX_BUFFER_SIZE);
    29ac:	8c ef       	ldi	r24, 0xFC	; 252
    29ae:	95 e0       	ldi	r25, 0x05	; 5
    29b0:	60 ec       	ldi	r22, 0xC0	; 192
    29b2:	73 e0       	ldi	r23, 0x03	; 3
    29b4:	40 e8       	ldi	r20, 0x80	; 128
    29b6:	50 e0       	ldi	r21, 0x00	; 0
    29b8:	0e 94 ab 1d 	call	0x3b56	; 0x3b56 <bufferInit>
		bufferInit(&uartTxBuffer[1], (u08*) uart1TxData, UART1_TX_BUFFER_SIZE);
    29bc:	80 e2       	ldi	r24, 0x20	; 32
    29be:	96 e0       	ldi	r25, 0x06	; 6
    29c0:	60 e4       	ldi	r22, 0x40	; 64
    29c2:	74 e0       	ldi	r23, 0x04	; 4
    29c4:	40 e1       	ldi	r20, 0x10	; 16
    29c6:	50 e0       	ldi	r21, 0x00	; 0
    29c8:	0e 94 ab 1d 	call	0x3b56	; 0x3b56 <bufferInit>
	#else
		// initialize the UART1 buffers
		bufferInit(&uartRxBuffer[1], (u08*) UART1_RX_BUFFER_ADDR, UART1_RX_BUFFER_SIZE);
		bufferInit(&uartTxBuffer[1], (u08*) UART1_TX_BUFFER_ADDR, UART1_TX_BUFFER_SIZE);
	#endif
}
    29cc:	08 95       	ret

000029ce <uart1Init>:
}

void uart1Init(void)
{
	// initialize the buffers
	uart1InitBuffers();
    29ce:	0e 94 d6 14 	call	0x29ac	; 0x29ac <uart1InitBuffers>
	// initialize user receive handlers
	UartRxFunc[1] = 0;
    29d2:	10 92 73 05 	sts	0x0573, r1
    29d6:	10 92 72 05 	sts	0x0572, r1
	// enable RxD/TxD and interrupts
	outb(UCSR1B, BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    29da:	88 ed       	ldi	r24, 0xD8	; 216
    29dc:	80 93 c9 00 	sts	0x00C9, r24
	// set default baud rate
	uartSetBaudRate(1, UART1_DEFAULT_BAUD_RATE);
    29e0:	81 e0       	ldi	r24, 0x01	; 1
    29e2:	40 e8       	ldi	r20, 0x80	; 128
    29e4:	55 e2       	ldi	r21, 0x25	; 37
    29e6:	60 e0       	ldi	r22, 0x00	; 0
    29e8:	70 e0       	ldi	r23, 0x00	; 0
    29ea:	0e 94 08 11 	call	0x2210	; 0x2210 <uartSetBaudRate>
	// initialize states
	uartReadyTx[1] = TRUE;
    29ee:	8f ef       	ldi	r24, 0xFF	; 255
    29f0:	80 93 f1 05 	sts	0x05F1, r24
	uartBufferedTx[1] = FALSE;
    29f4:	10 92 15 06 	sts	0x0615, r1
	// clear overflow count
	uartRxOverflow[1] = 0;
    29f8:	10 92 3b 06 	sts	0x063B, r1
    29fc:	10 92 3a 06 	sts	0x063A, r1
	// enable interrupts
	sei();
    2a00:	78 94       	sei
}
    2a02:	08 95       	ret

00002a04 <uart0InitBuffers>:

void uart0InitBuffers(void)
{
	#ifndef UART_BUFFER_EXTERNAL_RAM
		// initialize the UART0 buffers
		bufferInit(&uartRxBuffer[0], (u08*) uart0RxData, UART0_RX_BUFFER_SIZE);
    2a04:	84 ef       	ldi	r24, 0xF4	; 244
    2a06:	95 e0       	ldi	r25, 0x05	; 5
    2a08:	60 e3       	ldi	r22, 0x30	; 48
    2a0a:	73 e0       	ldi	r23, 0x03	; 3
    2a0c:	40 e8       	ldi	r20, 0x80	; 128
    2a0e:	50 e0       	ldi	r21, 0x00	; 0
    2a10:	0e 94 ab 1d 	call	0x3b56	; 0x3b56 <bufferInit>
		bufferInit(&uartTxBuffer[0], (u08*) uart0TxData, UART0_TX_BUFFER_SIZE);
    2a14:	88 e1       	ldi	r24, 0x18	; 24
    2a16:	96 e0       	ldi	r25, 0x06	; 6
    2a18:	60 eb       	ldi	r22, 0xB0	; 176
    2a1a:	73 e0       	ldi	r23, 0x03	; 3
    2a1c:	40 e1       	ldi	r20, 0x10	; 16
    2a1e:	50 e0       	ldi	r21, 0x00	; 0
    2a20:	0e 94 ab 1d 	call	0x3b56	; 0x3b56 <bufferInit>
	#else
		// initialize the UART0 buffers
		bufferInit(&uartRxBuffer[0], (u08*) UART0_RX_BUFFER_ADDR, UART0_RX_BUFFER_SIZE);
		bufferInit(&uartTxBuffer[0], (u08*) UART0_TX_BUFFER_ADDR, UART0_TX_BUFFER_SIZE);
	#endif
}
    2a24:	08 95       	ret

00002a26 <uart0Init>:
}

void uart0Init(void)
{
	// initialize the buffers
	uart0InitBuffers();
    2a26:	0e 94 02 15 	call	0x2a04	; 0x2a04 <uart0InitBuffers>
	// initialize user receive handlers
	UartRxFunc[0] = 0;
    2a2a:	10 92 71 05 	sts	0x0571, r1
    2a2e:	10 92 70 05 	sts	0x0570, r1
	// enable RxD/TxD and interrupts
	outb(UCSR0B, BV(RXCIE)|BV(TXCIE)|BV(RXEN)|BV(TXEN));
    2a32:	88 ed       	ldi	r24, 0xD8	; 216
    2a34:	80 93 c1 00 	sts	0x00C1, r24
	// set default baud rate
	uartSetBaudRate(0, UART0_DEFAULT_BAUD_RATE); 
    2a38:	80 e0       	ldi	r24, 0x00	; 0
    2a3a:	40 e8       	ldi	r20, 0x80	; 128
    2a3c:	55 e2       	ldi	r21, 0x25	; 37
    2a3e:	60 e0       	ldi	r22, 0x00	; 0
    2a40:	70 e0       	ldi	r23, 0x00	; 0
    2a42:	0e 94 08 11 	call	0x2210	; 0x2210 <uartSetBaudRate>
	// initialize states
	uartReadyTx[0] = TRUE;
    2a46:	8f ef       	ldi	r24, 0xFF	; 255
    2a48:	80 93 f0 05 	sts	0x05F0, r24
	uartBufferedTx[0] = FALSE;
    2a4c:	10 92 14 06 	sts	0x0614, r1
	// clear overflow count
	uartRxOverflow[0] = 0;
    2a50:	10 92 39 06 	sts	0x0639, r1
    2a54:	10 92 38 06 	sts	0x0638, r1
	// enable interrupts
	sei();
    2a58:	78 94       	sei
}
    2a5a:	08 95       	ret

00002a5c <uartInit>:
volatile static voidFuncPtru08 UartRxFunc[4];

void uartInit(void)
{
	// initialize all uarts
	uart0Init();
    2a5c:	0e 94 13 15 	call	0x2a26	; 0x2a26 <uart0Init>
	uart1Init();
    2a60:	0e 94 e7 14 	call	0x29ce	; 0x29ce <uart1Init>
	uart2Init();
    2a64:	0e 94 bb 14 	call	0x2976	; 0x2976 <uart2Init>
	uart3Init();
    2a68:	0e 94 8f 14 	call	0x291e	; 0x291e <uart3Init>
}
    2a6c:	08 95       	ret

00002a6e <a2dInit>:
// functions

// initialize a2d converter
void a2dInit(void)
{
	sbi(ADCSR, ADEN);				// enable ADC (turn on ADC power)
    2a6e:	aa e7       	ldi	r26, 0x7A	; 122
    2a70:	b0 e0       	ldi	r27, 0x00	; 0
    2a72:	8c 91       	ld	r24, X
    2a74:	80 68       	ori	r24, 0x80	; 128
    2a76:	8c 93       	st	X, r24
	cbi(ADCSR, ADFR);				// default to single sample convert mode
    2a78:	8c 91       	ld	r24, X
    2a7a:	8f 7d       	andi	r24, 0xDF	; 223
    2a7c:	8c 93       	st	X, r24
}

// configure A2D converter clock division (prescaling)
void a2dSetPrescaler(unsigned char prescale)
{
	outb(ADCSR, ((inb(ADCSR) & ~ADC_PRESCALE_MASK) | prescale));
    2a7e:	8c 91       	ld	r24, X
    2a80:	88 7f       	andi	r24, 0xF8	; 248
    2a82:	86 60       	ori	r24, 0x06	; 6
    2a84:	8c 93       	st	X, r24
}

// configure A2D converter voltage reference
void a2dSetReference(unsigned char ref)
{
	outb(ADMUX, ((inb(ADMUX) & ~ADC_REFERENCE_MASK) | (ref<<6)));
    2a86:	ec e7       	ldi	r30, 0x7C	; 124
    2a88:	f0 e0       	ldi	r31, 0x00	; 0
    2a8a:	80 81       	ld	r24, Z
    2a8c:	8f 73       	andi	r24, 0x3F	; 63
    2a8e:	80 64       	ori	r24, 0x40	; 64
    2a90:	80 83       	st	Z, r24
{
	sbi(ADCSR, ADEN);				// enable ADC (turn on ADC power)
	cbi(ADCSR, ADFR);				// default to single sample convert mode
	a2dSetPrescaler(ADC_PRESCALE);	// set default prescaler
	a2dSetReference(ADC_REFERENCE);	// set default reference
	cbi(ADMUX, ADLAR);				// set to right-adjusted result
    2a92:	80 81       	ld	r24, Z
    2a94:	8f 7d       	andi	r24, 0xDF	; 223
    2a96:	80 83       	st	Z, r24

	sbi(ADCSR, ADIE);				// enable ADC interrupts
    2a98:	8c 91       	ld	r24, X
    2a9a:	88 60       	ori	r24, 0x08	; 8
    2a9c:	8c 93       	st	X, r24

	a2dCompleteFlag = FALSE;		// clear conversion complete flag
    2a9e:	10 92 40 06 	sts	0x0640, r1
	sei();							// turn on interrupts (if not already on)
    2aa2:	78 94       	sei
}
    2aa4:	08 95       	ret

00002aa6 <a2dOff>:

// turn off a2d converter
void a2dOff(void)
{
	cbi(ADCSR, ADIE);				// disable ADC interrupts
    2aa6:	ea e7       	ldi	r30, 0x7A	; 122
    2aa8:	f0 e0       	ldi	r31, 0x00	; 0
    2aaa:	80 81       	ld	r24, Z
    2aac:	87 7f       	andi	r24, 0xF7	; 247
    2aae:	80 83       	st	Z, r24
	cbi(ADCSR, ADEN);				// disable ADC (turn off ADC power)
    2ab0:	80 81       	ld	r24, Z
    2ab2:	8f 77       	andi	r24, 0x7F	; 127
    2ab4:	80 83       	st	Z, r24
}
    2ab6:	08 95       	ret

00002ab8 <a2dSetPrescaler>:

// configure A2D converter clock division (prescaling)
void a2dSetPrescaler(unsigned char prescale)
{
	outb(ADCSR, ((inb(ADCSR) & ~ADC_PRESCALE_MASK) | prescale));
    2ab8:	ea e7       	ldi	r30, 0x7A	; 122
    2aba:	f0 e0       	ldi	r31, 0x00	; 0
    2abc:	90 81       	ld	r25, Z
    2abe:	98 7f       	andi	r25, 0xF8	; 248
    2ac0:	98 2b       	or	r25, r24
    2ac2:	90 83       	st	Z, r25
}
    2ac4:	08 95       	ret

00002ac6 <a2dSetReference>:

// configure A2D converter voltage reference
void a2dSetReference(unsigned char ref)
{
	outb(ADMUX, ((inb(ADMUX) & ~ADC_REFERENCE_MASK) | (ref<<6)));
    2ac6:	ec e7       	ldi	r30, 0x7C	; 124
    2ac8:	f0 e0       	ldi	r31, 0x00	; 0
    2aca:	90 81       	ld	r25, Z
    2acc:	82 95       	swap	r24
    2ace:	88 0f       	add	r24, r24
    2ad0:	88 0f       	add	r24, r24
    2ad2:	80 7c       	andi	r24, 0xC0	; 192
    2ad4:	9f 73       	andi	r25, 0x3F	; 63
    2ad6:	98 2b       	or	r25, r24
    2ad8:	90 83       	st	Z, r25
}
    2ada:	08 95       	ret

00002adc <a2dSetChannel>:

// sets the a2d input channel
void a2dSetChannel(unsigned char ch)
{
	outb(ADMUX, (inb(ADMUX) & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
    2adc:	ec e7       	ldi	r30, 0x7C	; 124
    2ade:	f0 e0       	ldi	r31, 0x00	; 0
    2ae0:	90 81       	ld	r25, Z
    2ae2:	8f 71       	andi	r24, 0x1F	; 31
    2ae4:	90 7e       	andi	r25, 0xE0	; 224
    2ae6:	89 2b       	or	r24, r25
    2ae8:	80 83       	st	Z, r24
}
    2aea:	08 95       	ret

00002aec <a2dStartConvert>:

// start a conversion on the current a2d input channel
void a2dStartConvert(void)
{
	sbi(ADCSR, ADIF);	// clear hardware "conversion complete" flag 
    2aec:	ea e7       	ldi	r30, 0x7A	; 122
    2aee:	f0 e0       	ldi	r31, 0x00	; 0
    2af0:	80 81       	ld	r24, Z
    2af2:	80 61       	ori	r24, 0x10	; 16
    2af4:	80 83       	st	Z, r24
	sbi(ADCSR, ADSC);	// start conversion
    2af6:	80 81       	ld	r24, Z
    2af8:	80 64       	ori	r24, 0x40	; 64
    2afa:	80 83       	st	Z, r24
}
    2afc:	08 95       	ret

00002afe <a2dIsComplete>:

// return TRUE if conversion is complete
u08 a2dIsComplete(void)
{
	return bit_is_set(ADCSR, ADSC);
    2afe:	80 91 7a 00 	lds	r24, 0x007A
}
    2b02:	80 74       	andi	r24, 0x40	; 64
    2b04:	08 95       	ret

00002b06 <a2dConvert10bit>:

// Perform a 10-bit conversion
// starts conversion, waits until conversion is done, and returns result
unsigned short a2dConvert10bit(unsigned char ch)
{
    2b06:	98 2f       	mov	r25, r24
	a2dCompleteFlag = FALSE;				// clear conversion complete flag
    2b08:	10 92 40 06 	sts	0x0640, r1

if (ch >= 8)
    2b0c:	88 30       	cpi	r24, 0x08	; 8
    2b0e:	20 f0       	brcs	.+8      	; 0x2b18 <a2dConvert10bit+0x12>
    ADCSRB |= _BV(MUX5);
    2b10:	80 91 7b 00 	lds	r24, 0x007B
    2b14:	88 60       	ori	r24, 0x08	; 8
    2b16:	03 c0       	rjmp	.+6      	; 0x2b1e <a2dConvert10bit+0x18>
else
    ADCSRB &= ~_BV(MUX5);
    2b18:	80 91 7b 00 	lds	r24, 0x007B
    2b1c:	87 7f       	andi	r24, 0xF7	; 247
    2b1e:	80 93 7b 00 	sts	0x007B, r24

   outb(ADMUX, (inb(ADMUX) & ~7) | (ch & 7));   // set channel
    2b22:	80 91 7c 00 	lds	r24, 0x007C
    2b26:	97 70       	andi	r25, 0x07	; 7
    2b28:	88 7f       	andi	r24, 0xF8	; 248
    2b2a:	89 2b       	or	r24, r25
    2b2c:	80 93 7c 00 	sts	0x007C, r24

	//outb(ADMUX, (inb(ADMUX) & ~ADC_MUX_MASK) | (ch & ADC_MUX_MASK));	// set channel
	sbi(ADCSR, ADIF);						// clear hardware "conversion complete" flag 
    2b30:	80 91 7a 00 	lds	r24, 0x007A
    2b34:	80 61       	ori	r24, 0x10	; 16
    2b36:	80 93 7a 00 	sts	0x007A, r24
	sbi(ADCSR, ADSC);						// start conversion
    2b3a:	80 91 7a 00 	lds	r24, 0x007A
    2b3e:	80 64       	ori	r24, 0x40	; 64
    2b40:	80 93 7a 00 	sts	0x007A, r24
	//while(!a2dCompleteFlag);				// wait until conversion complete
	//while( bit_is_clear(ADCSR, ADIF) );		// wait until conversion complete
	while( bit_is_set(ADCSR, ADSC) );		// wait until conversion complete
    2b44:	80 91 7a 00 	lds	r24, 0x007A
    2b48:	86 fd       	sbrc	r24, 6
    2b4a:	fc cf       	rjmp	.-8      	; 0x2b44 <a2dConvert10bit+0x3e>

	// CAUTION: MUST READ ADCL BEFORE ADCH!!!
	//return (inb(ADCL) | (inb(ADCH)<<8));	// read ADC (full 10 bits) //old version
	return ADC;//new version code
    2b4c:	20 91 78 00 	lds	r18, 0x0078
    2b50:	30 91 79 00 	lds	r19, 0x0079
}
    2b54:	c9 01       	movw	r24, r18
    2b56:	08 95       	ret

00002b58 <a2dConvert8bit>:
// Perform a 8-bit conversion.
// starts conversion, waits until conversion is done, and returns result
unsigned char a2dConvert8bit(unsigned char ch)
{
	// do 10-bit conversion and return highest 8 bits
	return a2dConvert10bit(ch)>>2;			// return ADC MSB byte
    2b58:	0e 94 83 15 	call	0x2b06	; 0x2b06 <a2dConvert10bit>
    2b5c:	96 95       	lsr	r25
    2b5e:	87 95       	ror	r24
    2b60:	96 95       	lsr	r25
    2b62:	87 95       	ror	r24
}
    2b64:	08 95       	ret

00002b66 <__vector_29>:

//! Interrupt handler for ADC complete interrupt.
SIGNAL(SIG_ADC)
{
    2b66:	1f 92       	push	r1
    2b68:	0f 92       	push	r0
    2b6a:	0f b6       	in	r0, 0x3f	; 63
    2b6c:	0f 92       	push	r0
    2b6e:	11 24       	eor	r1, r1
    2b70:	8f 93       	push	r24
	// set the a2d conversion flag to indicate "complete"
	a2dCompleteFlag = TRUE;
    2b72:	8f ef       	ldi	r24, 0xFF	; 255
    2b74:	80 93 40 06 	sts	0x0640, r24
}
    2b78:	8f 91       	pop	r24
    2b7a:	0f 90       	pop	r0
    2b7c:	0f be       	out	0x3f, r0	; 63
    2b7e:	0f 90       	pop	r0
    2b80:	1f 90       	pop	r1
    2b82:	18 95       	reti

00002b84 <rprintfInit>:
// *** rprintf initialization ***
// you must call this function once and supply the character output
// routine before using other functions in this library
void rprintfInit(void (*putchar_func)(unsigned char c))
{
	rputchar = putchar_func;
    2b84:	90 93 79 05 	sts	0x0579, r25
    2b88:	80 93 78 05 	sts	0x0578, r24
}
    2b8c:	08 95       	ret

00002b8e <rprintfChar>:

// *** rprintfChar ***
// send a character/byte to the current output device
void rprintfChar(unsigned char c)
{
    2b8e:	1f 93       	push	r17
    2b90:	18 2f       	mov	r17, r24
	// do LF -> CR/LF translation
	if(c == '\n')
    2b92:	8a 30       	cpi	r24, 0x0A	; 10
    2b94:	31 f4       	brne	.+12     	; 0x2ba2 <rprintfChar+0x14>
		rputchar('\r');
    2b96:	e0 91 78 05 	lds	r30, 0x0578
    2b9a:	f0 91 79 05 	lds	r31, 0x0579
    2b9e:	8d e0       	ldi	r24, 0x0D	; 13
    2ba0:	09 95       	icall
	// send character
	rputchar(c);
    2ba2:	e0 91 78 05 	lds	r30, 0x0578
    2ba6:	f0 91 79 05 	lds	r31, 0x0579
    2baa:	81 2f       	mov	r24, r17
    2bac:	09 95       	icall
}
    2bae:	1f 91       	pop	r17
    2bb0:	08 95       	ret

00002bb2 <rprintfStr>:

// *** rprintfStr ***
// prints a null-terminated string stored in RAM
void rprintfStr(char str[])
{
    2bb2:	cf 93       	push	r28
    2bb4:	df 93       	push	r29
    2bb6:	ec 01       	movw	r28, r24
	// send a string stored in RAM
	// check to make sure we have a good pointer
	if (!str) return;
    2bb8:	00 97       	sbiw	r24, 0x00	; 0
    2bba:	21 f4       	brne	.+8      	; 0x2bc4 <rprintfStr+0x12>
    2bbc:	06 c0       	rjmp	.+12     	; 0x2bca <rprintfStr+0x18>

	// print the string until a null-terminator
	while (*str)
		rprintfChar(*str++);
    2bbe:	21 96       	adiw	r28, 0x01	; 1
    2bc0:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
	// send a string stored in RAM
	// check to make sure we have a good pointer
	if (!str) return;

	// print the string until a null-terminator
	while (*str)
    2bc4:	88 81       	ld	r24, Y
    2bc6:	88 23       	and	r24, r24
    2bc8:	d1 f7       	brne	.-12     	; 0x2bbe <rprintfStr+0xc>
		rprintfChar(*str++);
}
    2bca:	df 91       	pop	r29
    2bcc:	cf 91       	pop	r28
    2bce:	08 95       	ret

00002bd0 <rprintfStrLen>:
// *** rprintfStrLen ***
// prints a section of a string stored in RAM
// begins printing at position indicated by <start>
// prints number of characters indicated by <len>
void rprintfStrLen(char str[], unsigned int start, unsigned int len)
{
    2bd0:	ef 92       	push	r14
    2bd2:	ff 92       	push	r15
    2bd4:	0f 93       	push	r16
    2bd6:	1f 93       	push	r17
    2bd8:	cf 93       	push	r28
    2bda:	df 93       	push	r29
    2bdc:	8c 01       	movw	r16, r24
    2bde:	7a 01       	movw	r14, r20
	register int i=0;

	// check to make sure we have a good pointer
	if (!str) return;
    2be0:	00 97       	sbiw	r24, 0x00	; 0
    2be2:	e9 f0       	breq	.+58     	; 0x2c1e <rprintfStrLen+0x4e>
    2be4:	20 e0       	ldi	r18, 0x00	; 0
    2be6:	30 e0       	ldi	r19, 0x00	; 0
	// spin through characters up to requested start
	// keep going as long as there's no null
	while((i++<start) && (*str++));
    2be8:	26 17       	cp	r18, r22
    2bea:	37 07       	cpc	r19, r23
    2bec:	38 f4       	brcc	.+14     	; 0x2bfc <rprintfStrLen+0x2c>
    2bee:	f8 01       	movw	r30, r16
    2bf0:	81 91       	ld	r24, Z+
    2bf2:	8f 01       	movw	r16, r30
    2bf4:	2f 5f       	subi	r18, 0xFF	; 255
    2bf6:	3f 4f       	sbci	r19, 0xFF	; 255
    2bf8:	88 23       	and	r24, r24
    2bfa:	b1 f7       	brne	.-20     	; 0x2be8 <rprintfStrLen+0x18>
    2bfc:	c0 e0       	ldi	r28, 0x00	; 0
    2bfe:	d0 e0       	ldi	r29, 0x00	; 0
    2c00:	0b c0       	rjmp	.+22     	; 0x2c18 <rprintfStrLen+0x48>
	// then print exactly len characters
	for(i=0; i<len; i++)
	{
		// print data out of the string as long as we haven't reached a null yet
		// at the null, start printing spaces
		if(*str)
    2c02:	f8 01       	movw	r30, r16
    2c04:	80 81       	ld	r24, Z
    2c06:	88 23       	and	r24, r24
    2c08:	19 f0       	breq	.+6      	; 0x2c10 <rprintfStrLen+0x40>
			rprintfChar(*str++);
    2c0a:	0f 5f       	subi	r16, 0xFF	; 255
    2c0c:	1f 4f       	sbci	r17, 0xFF	; 255
    2c0e:	01 c0       	rjmp	.+2      	; 0x2c12 <rprintfStrLen+0x42>
		else
			rprintfChar(' ');
    2c10:	80 e2       	ldi	r24, 0x20	; 32
    2c12:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
//		// keep steping through string as long as there's no null
//		if(*str) str++;
//	}

	// then print exactly len characters
	for(i=0; i<len; i++)
    2c16:	21 96       	adiw	r28, 0x01	; 1
    2c18:	ce 15       	cp	r28, r14
    2c1a:	df 05       	cpc	r29, r15
    2c1c:	90 f3       	brcs	.-28     	; 0x2c02 <rprintfStrLen+0x32>
			rprintfChar(*str++);
		else
			rprintfChar(' ');
	}

}
    2c1e:	df 91       	pop	r29
    2c20:	cf 91       	pop	r28
    2c22:	1f 91       	pop	r17
    2c24:	0f 91       	pop	r16
    2c26:	ff 90       	pop	r15
    2c28:	ef 90       	pop	r14
    2c2a:	08 95       	ret

00002c2c <rprintfProgStr>:

// *** rprintfProgStr ***
// prints a null-terminated string stored in program ROM
void rprintfProgStr(const prog_char str[])
{
    2c2c:	cf 93       	push	r28
    2c2e:	df 93       	push	r29
    2c30:	ec 01       	movw	r28, r24
	// print a string stored in program memory
	register char c;

	// check to make sure we have a good pointer
	if (!str) return;
    2c32:	00 97       	sbiw	r24, 0x00	; 0
    2c34:	19 f4       	brne	.+6      	; 0x2c3c <rprintfProgStr+0x10>
    2c36:	07 c0       	rjmp	.+14     	; 0x2c46 <rprintfProgStr+0x1a>
	
	// print the string until the null-terminator
	while((c = pgm_read_byte(str++)))
		rprintfChar(c);
    2c38:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
    2c3c:	fe 01       	movw	r30, r28

	// check to make sure we have a good pointer
	if (!str) return;
	
	// print the string until the null-terminator
	while((c = pgm_read_byte(str++)))
    2c3e:	21 96       	adiw	r28, 0x01	; 1
    2c40:	84 91       	lpm	r24, Z+
    2c42:	88 23       	and	r24, r24
    2c44:	c9 f7       	brne	.-14     	; 0x2c38 <rprintfProgStr+0xc>
		rprintfChar(c);
}
    2c46:	df 91       	pop	r29
    2c48:	cf 91       	pop	r28
    2c4a:	08 95       	ret

00002c4c <rprintfCRLF>:
void rprintfCRLF(void)
{
	// print CR/LF
	//rprintfChar('\r');
	// LF -> CR/LF translation built-in to rprintfChar()
	rprintfChar('\n');
    2c4c:	8a e0       	ldi	r24, 0x0A	; 10
    2c4e:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
}
    2c52:	08 95       	ret

00002c54 <rprintfu04>:
//	char Character = data&0x0f;
//	if (Character>9)
//		Character+='A'-10;
//	else
//		Character+='0';
	rprintfChar(hexchar(data));
    2c54:	e8 2f       	mov	r30, r24
    2c56:	f0 e0       	ldi	r31, 0x00	; 0
    2c58:	ef 70       	andi	r30, 0x0F	; 15
    2c5a:	f0 70       	andi	r31, 0x00	; 0
    2c5c:	e3 5d       	subi	r30, 0xD3	; 211
    2c5e:	fd 4f       	sbci	r31, 0xFD	; 253
    2c60:	e4 91       	lpm	r30, Z+
    2c62:	8e 2f       	mov	r24, r30
    2c64:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
}
    2c68:	08 95       	ret

00002c6a <rprintfu08>:

// *** rprintfu08 ***
// prints an unsigned 8-bit number in hex (2 digits)
void rprintfu08(unsigned char data)
{
    2c6a:	1f 93       	push	r17
    2c6c:	18 2f       	mov	r17, r24
	// print 8-bit hex value
	rprintfu04(data>>4);
    2c6e:	82 95       	swap	r24
    2c70:	8f 70       	andi	r24, 0x0F	; 15
    2c72:	0e 94 2a 16 	call	0x2c54	; 0x2c54 <rprintfu04>
	rprintfu04(data);
    2c76:	81 2f       	mov	r24, r17
    2c78:	0e 94 2a 16 	call	0x2c54	; 0x2c54 <rprintfu04>
}
    2c7c:	1f 91       	pop	r17
    2c7e:	08 95       	ret

00002c80 <rprintfu16>:

// *** rprintfu16 ***
// prints an unsigned 16-bit number in hex (4 digits)
void rprintfu16(unsigned short data)
{
    2c80:	1f 93       	push	r17
    2c82:	18 2f       	mov	r17, r24
	// print 16-bit hex value
	rprintfu08(data>>8);
    2c84:	89 2f       	mov	r24, r25
    2c86:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <rprintfu08>
	rprintfu08(data);
    2c8a:	81 2f       	mov	r24, r17
    2c8c:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <rprintfu08>
}
    2c90:	1f 91       	pop	r17
    2c92:	08 95       	ret

00002c94 <rprintfu32>:

// *** rprintfu32 ***
// prints an unsigned 32-bit number in hex (8 digits)
void rprintfu32(unsigned long data)
{
    2c94:	ef 92       	push	r14
    2c96:	ff 92       	push	r15
    2c98:	0f 93       	push	r16
    2c9a:	1f 93       	push	r17
    2c9c:	7b 01       	movw	r14, r22
    2c9e:	8c 01       	movw	r16, r24
	// print 32-bit hex value
	rprintfu16(data>>16);
    2ca0:	c8 01       	movw	r24, r16
    2ca2:	aa 27       	eor	r26, r26
    2ca4:	bb 27       	eor	r27, r27
    2ca6:	0e 94 40 16 	call	0x2c80	; 0x2c80 <rprintfu16>
	rprintfu16(data);
    2caa:	c7 01       	movw	r24, r14
    2cac:	0e 94 40 16 	call	0x2c80	; 0x2c80 <rprintfu16>
}
    2cb0:	1f 91       	pop	r17
    2cb2:	0f 91       	pop	r16
    2cb4:	ff 90       	pop	r15
    2cb6:	ef 90       	pop	r14
    2cb8:	08 95       	ret

00002cba <rprintfNum>:
//	Examples:
//	uartPrintfNum(10, 6,  TRUE, ' ',   1234);  -->  " +1234"
//	uartPrintfNum(10, 6, FALSE, '0',   1234);  -->  "001234"
//	uartPrintfNum(16, 6, FALSE, '.', 0x5AA5);  -->  "..5AA5"
void rprintfNum(char base, char numDigits, char isSigned, char padchar, long n)
{
    2cba:	2f 92       	push	r2
    2cbc:	3f 92       	push	r3
    2cbe:	4f 92       	push	r4
    2cc0:	5f 92       	push	r5
    2cc2:	6f 92       	push	r6
    2cc4:	7f 92       	push	r7
    2cc6:	8f 92       	push	r8
    2cc8:	9f 92       	push	r9
    2cca:	af 92       	push	r10
    2ccc:	bf 92       	push	r11
    2cce:	cf 92       	push	r12
    2cd0:	df 92       	push	r13
    2cd2:	ef 92       	push	r14
    2cd4:	ff 92       	push	r15
    2cd6:	0f 93       	push	r16
    2cd8:	1f 93       	push	r17
    2cda:	df 93       	push	r29
    2cdc:	cf 93       	push	r28
    2cde:	cd b7       	in	r28, 0x3d	; 61
    2ce0:	de b7       	in	r29, 0x3e	; 62
    2ce2:	a3 97       	sbiw	r28, 0x23	; 35
    2ce4:	0f b6       	in	r0, 0x3f	; 63
    2ce6:	f8 94       	cli
    2ce8:	de bf       	out	0x3e, r29	; 62
    2cea:	0f be       	out	0x3f, r0	; 63
    2cec:	cd bf       	out	0x3d, r28	; 61
    2cee:	6a a3       	std	Y+34, r22	; 0x22
    2cf0:	24 2e       	mov	r2, r20
    2cf2:	2b a3       	std	Y+35, r18	; 0x23
    2cf4:	37 01       	movw	r6, r14
    2cf6:	48 01       	movw	r8, r16
	char *p, buf[32];
	unsigned long x;
	unsigned char count;

	// prepare negative number
	if( isSigned && (n < 0) )
    2cf8:	44 23       	and	r20, r20
    2cfa:	51 f0       	breq	.+20     	; 0x2d10 <rprintfNum+0x56>
    2cfc:	17 ff       	sbrs	r17, 7
    2cfe:	08 c0       	rjmp	.+16     	; 0x2d10 <rprintfNum+0x56>
	{
		x = -n;
    2d00:	ee 24       	eor	r14, r14
    2d02:	ff 24       	eor	r15, r15
    2d04:	87 01       	movw	r16, r14
    2d06:	e6 18       	sub	r14, r6
    2d08:	f7 08       	sbc	r15, r7
    2d0a:	08 09       	sbc	r16, r8
    2d0c:	19 09       	sbc	r17, r9
    2d0e:	02 c0       	rjmp	.+4      	; 0x2d14 <rprintfNum+0x5a>
	}
	else
	{
	 	x = n;
    2d10:	84 01       	movw	r16, r8
    2d12:	73 01       	movw	r14, r6
	}

	// setup little string buffer
	count = (numDigits-1)-(isSigned?1:0);
    2d14:	2a a1       	ldd	r18, Y+34	; 0x22
    2d16:	21 50       	subi	r18, 0x01	; 1
    2d18:	90 e0       	ldi	r25, 0x00	; 0
    2d1a:	21 10       	cpse	r2, r1
    2d1c:	91 e0       	ldi	r25, 0x01	; 1
    2d1e:	29 1b       	sub	r18, r25
    2d20:	29 a3       	std	Y+33, r18	; 0x21
  	p = buf + sizeof (buf);
  	*--p = '\0';
    2d22:	18 a2       	std	Y+32, r1	; 0x20
	
	// force calculation of first digit
	// (to prevent zero from not printing at all!!!)
	*--p = hexchar(x%base); x /= base;
    2d24:	a8 2e       	mov	r10, r24
    2d26:	bb 24       	eor	r11, r11
    2d28:	cc 24       	eor	r12, r12
    2d2a:	dd 24       	eor	r13, r13
    2d2c:	c8 01       	movw	r24, r16
    2d2e:	b7 01       	movw	r22, r14
    2d30:	a6 01       	movw	r20, r12
    2d32:	95 01       	movw	r18, r10
    2d34:	0e 94 18 23 	call	0x4630	; 0x4630 <__udivmodsi4>
    2d38:	fb 01       	movw	r30, r22
    2d3a:	ef 70       	andi	r30, 0x0F	; 15
    2d3c:	f0 70       	andi	r31, 0x00	; 0
    2d3e:	e3 5d       	subi	r30, 0xD3	; 211
    2d40:	fd 4f       	sbci	r31, 0xFD	; 253
    2d42:	64 91       	lpm	r22, Z+
    2d44:	6f 8f       	std	Y+31, r22	; 0x1f
    2d46:	c8 01       	movw	r24, r16
    2d48:	b7 01       	movw	r22, r14
    2d4a:	a6 01       	movw	r20, r12
    2d4c:	95 01       	movw	r18, r10
    2d4e:	0e 94 18 23 	call	0x4630	; 0x4630 <__udivmodsi4>
    2d52:	c9 01       	movw	r24, r18
    2d54:	da 01       	movw	r26, r20
    2d56:	7c 01       	movw	r14, r24
    2d58:	8d 01       	movw	r16, r26
    2d5a:	9e e1       	ldi	r25, 0x1E	; 30
    2d5c:	49 2e       	mov	r4, r25
    2d5e:	51 2c       	mov	r5, r1
    2d60:	4c 0e       	add	r4, r28
    2d62:	5d 1e       	adc	r5, r29
    2d64:	39 a0       	ldd	r3, Y+33	; 0x21
    2d66:	25 c0       	rjmp	.+74     	; 0x2db2 <rprintfNum+0xf8>
	// calculate remaining digits
	while(count--)
	{
		if(x != 0)
    2d68:	e1 14       	cp	r14, r1
    2d6a:	f1 04       	cpc	r15, r1
    2d6c:	01 05       	cpc	r16, r1
    2d6e:	11 05       	cpc	r17, r1
    2d70:	c9 f0       	breq	.+50     	; 0x2da4 <rprintfNum+0xea>
		{
			// calculate next digit
			*--p = hexchar(x%base); x /= base;
    2d72:	c8 01       	movw	r24, r16
    2d74:	b7 01       	movw	r22, r14
    2d76:	a6 01       	movw	r20, r12
    2d78:	95 01       	movw	r18, r10
    2d7a:	0e 94 18 23 	call	0x4630	; 0x4630 <__udivmodsi4>
    2d7e:	fb 01       	movw	r30, r22
    2d80:	ef 70       	andi	r30, 0x0F	; 15
    2d82:	f0 70       	andi	r31, 0x00	; 0
    2d84:	e3 5d       	subi	r30, 0xD3	; 211
    2d86:	fd 4f       	sbci	r31, 0xFD	; 253
    2d88:	64 91       	lpm	r22, Z+
    2d8a:	f2 01       	movw	r30, r4
    2d8c:	60 83       	st	Z, r22
    2d8e:	c8 01       	movw	r24, r16
    2d90:	b7 01       	movw	r22, r14
    2d92:	a6 01       	movw	r20, r12
    2d94:	95 01       	movw	r18, r10
    2d96:	0e 94 18 23 	call	0x4630	; 0x4630 <__udivmodsi4>
    2d9a:	c9 01       	movw	r24, r18
    2d9c:	da 01       	movw	r26, r20
    2d9e:	7c 01       	movw	r14, r24
    2da0:	8d 01       	movw	r16, r26
    2da2:	03 c0       	rjmp	.+6      	; 0x2daa <rprintfNum+0xf0>
		}
		else
		{
			// no more digits left, pad out to desired length
			*--p = padchar;
    2da4:	2b a1       	ldd	r18, Y+35	; 0x23
    2da6:	f2 01       	movw	r30, r4
    2da8:	20 83       	st	Z, r18
    2daa:	3a 94       	dec	r3
    2dac:	08 94       	sec
    2dae:	41 08       	sbc	r4, r1
    2db0:	51 08       	sbc	r5, r1
	
	// force calculation of first digit
	// (to prevent zero from not printing at all!!!)
	*--p = hexchar(x%base); x /= base;
	// calculate remaining digits
	while(count--)
    2db2:	33 20       	and	r3, r3
    2db4:	c9 f6       	brne	.-78     	; 0x2d68 <rprintfNum+0xae>
    2db6:	ce 01       	movw	r24, r28
    2db8:	4f 96       	adiw	r24, 0x1f	; 31
    2dba:	8c 01       	movw	r16, r24
    2dbc:	e9 a1       	ldd	r30, Y+33	; 0x21
    2dbe:	0e 1b       	sub	r16, r30
    2dc0:	11 09       	sbc	r17, r1
			*--p = padchar;
		}
	}

	// apply signed notation if requested
	if( isSigned )
    2dc2:	22 20       	and	r2, r2
    2dc4:	f1 f0       	breq	.+60     	; 0x2e02 <rprintfNum+0x148>
	{
		if(n < 0)
    2dc6:	97 fe       	sbrs	r9, 7
    2dc8:	05 c0       	rjmp	.+10     	; 0x2dd4 <rprintfNum+0x11a>
		{
   			*--p = '-';
    2dca:	8d e2       	ldi	r24, 0x2D	; 45
    2dcc:	f8 01       	movw	r30, r16
    2dce:	82 93       	st	-Z, r24
    2dd0:	8f 01       	movw	r16, r30
    2dd2:	17 c0       	rjmp	.+46     	; 0x2e02 <rprintfNum+0x148>
    2dd4:	c8 01       	movw	r24, r16
    2dd6:	01 97       	sbiw	r24, 0x01	; 1
		}
		else if(n > 0)
    2dd8:	61 14       	cp	r6, r1
    2dda:	71 04       	cpc	r7, r1
    2ddc:	81 04       	cpc	r8, r1
    2dde:	91 04       	cpc	r9, r1
    2de0:	19 f0       	breq	.+6      	; 0x2de8 <rprintfNum+0x12e>
		{
	   		*--p = '+';
    2de2:	8c 01       	movw	r16, r24
    2de4:	8b e2       	ldi	r24, 0x2B	; 43
    2de6:	02 c0       	rjmp	.+4      	; 0x2dec <rprintfNum+0x132>
		}
		else
		{
	   		*--p = ' ';
    2de8:	8c 01       	movw	r16, r24
    2dea:	80 e2       	ldi	r24, 0x20	; 32
    2dec:	f8 01       	movw	r30, r16
    2dee:	80 83       	st	Z, r24
    2df0:	08 c0       	rjmp	.+16     	; 0x2e02 <rprintfNum+0x148>

	// print the string right-justified
	count = numDigits;
	while(count--)
	{
		rprintfChar(*p++);
    2df2:	f8 01       	movw	r30, r16
    2df4:	81 91       	ld	r24, Z+
    2df6:	8f 01       	movw	r16, r30
    2df8:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
    2dfc:	fa a1       	ldd	r31, Y+34	; 0x22
    2dfe:	f1 50       	subi	r31, 0x01	; 1
    2e00:	fa a3       	std	Y+34, r31	; 0x22
		}
	}

	// print the string right-justified
	count = numDigits;
	while(count--)
    2e02:	2a a1       	ldd	r18, Y+34	; 0x22
    2e04:	22 23       	and	r18, r18
    2e06:	a9 f7       	brne	.-22     	; 0x2df2 <rprintfNum+0x138>
	{
		rprintfChar(*p++);
	}
}
    2e08:	a3 96       	adiw	r28, 0x23	; 35
    2e0a:	0f b6       	in	r0, 0x3f	; 63
    2e0c:	f8 94       	cli
    2e0e:	de bf       	out	0x3e, r29	; 62
    2e10:	0f be       	out	0x3f, r0	; 63
    2e12:	cd bf       	out	0x3d, r28	; 61
    2e14:	cf 91       	pop	r28
    2e16:	df 91       	pop	r29
    2e18:	1f 91       	pop	r17
    2e1a:	0f 91       	pop	r16
    2e1c:	ff 90       	pop	r15
    2e1e:	ef 90       	pop	r14
    2e20:	df 90       	pop	r13
    2e22:	cf 90       	pop	r12
    2e24:	bf 90       	pop	r11
    2e26:	af 90       	pop	r10
    2e28:	9f 90       	pop	r9
    2e2a:	8f 90       	pop	r8
    2e2c:	7f 90       	pop	r7
    2e2e:	6f 90       	pop	r6
    2e30:	5f 90       	pop	r5
    2e32:	4f 90       	pop	r4
    2e34:	3f 90       	pop	r3
    2e36:	2f 90       	pop	r2
    2e38:	08 95       	ret

00002e3a <rprintfFloat>:

#ifdef RPRINTF_FLOAT
// *** rprintfFloat ***
// floating-point print
void rprintfFloat(char numDigits, double x)
{
    2e3a:	4f 92       	push	r4
    2e3c:	5f 92       	push	r5
    2e3e:	6f 92       	push	r6
    2e40:	7f 92       	push	r7
    2e42:	8f 92       	push	r8
    2e44:	9f 92       	push	r9
    2e46:	af 92       	push	r10
    2e48:	bf 92       	push	r11
    2e4a:	cf 92       	push	r12
    2e4c:	df 92       	push	r13
    2e4e:	ef 92       	push	r14
    2e50:	ff 92       	push	r15
    2e52:	0f 93       	push	r16
    2e54:	1f 93       	push	r17
    2e56:	cf 93       	push	r28
    2e58:	df 93       	push	r29
    2e5a:	48 2e       	mov	r4, r24
    2e5c:	5a 01       	movw	r10, r20
    2e5e:	6b 01       	movw	r12, r22
	double place = 1.0;
	
	// save sign
	negative = (x<0);
	// convert to absolute value
	x = (x>0)?(x):(-x);
    2e60:	cb 01       	movw	r24, r22
    2e62:	ba 01       	movw	r22, r20
    2e64:	20 e0       	ldi	r18, 0x00	; 0
    2e66:	30 e0       	ldi	r19, 0x00	; 0
    2e68:	40 e0       	ldi	r20, 0x00	; 0
    2e6a:	50 e0       	ldi	r21, 0x00	; 0
    2e6c:	0e 94 d9 20 	call	0x41b2	; 0x41b2 <__gesf2>
    2e70:	18 16       	cp	r1, r24
    2e72:	1c f4       	brge	.+6      	; 0x2e7a <rprintfFloat+0x40>
    2e74:	35 01       	movw	r6, r10
    2e76:	46 01       	movw	r8, r12
    2e78:	06 c0       	rjmp	.+12     	; 0x2e86 <rprintfFloat+0x4c>
    2e7a:	35 01       	movw	r6, r10
    2e7c:	46 01       	movw	r8, r12
    2e7e:	97 fa       	bst	r9, 7
    2e80:	90 94       	com	r9
    2e82:	97 f8       	bld	r9, 7
    2e84:	90 94       	com	r9
    2e86:	0f 2e       	mov	r0, r31
    2e88:	f0 e0       	ldi	r31, 0x00	; 0
    2e8a:	ef 2e       	mov	r14, r31
    2e8c:	f0 e0       	ldi	r31, 0x00	; 0
    2e8e:	ff 2e       	mov	r15, r31
    2e90:	f0 e8       	ldi	r31, 0x80	; 128
    2e92:	0f 2f       	mov	r16, r31
    2e94:	ff e3       	ldi	r31, 0x3F	; 63
    2e96:	1f 2f       	mov	r17, r31
    2e98:	f0 2d       	mov	r31, r0
    2e9a:	55 24       	eor	r5, r5
	
	// find starting digit place
	for(i=0; i<15; i++)
	{
		if((x/place) < 10.0)
    2e9c:	c4 01       	movw	r24, r8
    2e9e:	b3 01       	movw	r22, r6
    2ea0:	a8 01       	movw	r20, r16
    2ea2:	97 01       	movw	r18, r14
    2ea4:	0e 94 2c 1f 	call	0x3e58	; 0x3e58 <__divsf3>
    2ea8:	20 e0       	ldi	r18, 0x00	; 0
    2eaa:	30 e0       	ldi	r19, 0x00	; 0
    2eac:	40 e2       	ldi	r20, 0x20	; 32
    2eae:	51 e4       	ldi	r21, 0x41	; 65
    2eb0:	0e 94 25 1f 	call	0x3e4a	; 0x3e4a <__cmpsf2>
    2eb4:	87 fd       	sbrc	r24, 7
    2eb6:	0e c0       	rjmp	.+28     	; 0x2ed4 <rprintfFloat+0x9a>
			break;
		else
			place *= 10.0;
    2eb8:	c8 01       	movw	r24, r16
    2eba:	b7 01       	movw	r22, r14
    2ebc:	20 e0       	ldi	r18, 0x00	; 0
    2ebe:	30 e0       	ldi	r19, 0x00	; 0
    2ec0:	40 e2       	ldi	r20, 0x20	; 32
    2ec2:	51 e4       	ldi	r21, 0x41	; 65
    2ec4:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
    2ec8:	7b 01       	movw	r14, r22
    2eca:	8c 01       	movw	r16, r24
	negative = (x<0);
	// convert to absolute value
	x = (x>0)?(x):(-x);
	
	// find starting digit place
	for(i=0; i<15; i++)
    2ecc:	53 94       	inc	r5
    2ece:	8f e0       	ldi	r24, 0x0F	; 15
    2ed0:	58 16       	cp	r5, r24
    2ed2:	21 f7       	brne	.-56     	; 0x2e9c <rprintfFloat+0x62>
			break;
		else
			place *= 10.0;
	}
	// print polarity character
	if(negative)
    2ed4:	c6 01       	movw	r24, r12
    2ed6:	b5 01       	movw	r22, r10
    2ed8:	20 e0       	ldi	r18, 0x00	; 0
    2eda:	30 e0       	ldi	r19, 0x00	; 0
    2edc:	40 e0       	ldi	r20, 0x00	; 0
    2ede:	50 e0       	ldi	r21, 0x00	; 0
    2ee0:	0e 94 25 1f 	call	0x3e4a	; 0x3e4a <__cmpsf2>
    2ee4:	88 23       	and	r24, r24
    2ee6:	14 f4       	brge	.+4      	; 0x2eec <rprintfFloat+0xb2>
		rprintfChar('-');
    2ee8:	8d e2       	ldi	r24, 0x2D	; 45
    2eea:	01 c0       	rjmp	.+2      	; 0x2eee <rprintfFloat+0xb4>
	else
		rprintfChar('+');
    2eec:	8b e2       	ldi	r24, 0x2B	; 43
    2eee:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
    2ef2:	dd 24       	eor	r13, r13
    2ef4:	aa 24       	eor	r10, r10
    2ef6:	56 c0       	rjmp	.+172    	; 0x2fa4 <rprintfFloat+0x16a>

	// print digits
	for(i=0; i<numDigits; i++)
	{
		digit = (x/place);
    2ef8:	c4 01       	movw	r24, r8
    2efa:	b3 01       	movw	r22, r6
    2efc:	a8 01       	movw	r20, r16
    2efe:	97 01       	movw	r18, r14
    2f00:	0e 94 2c 1f 	call	0x3e58	; 0x3e58 <__divsf3>
    2f04:	0e 94 94 1f 	call	0x3f28	; 0x3f28 <__fixunssfsi>
    2f08:	b6 2e       	mov	r11, r22

		if(digit | firstplace | (place == 1.0))
    2f0a:	d6 2a       	or	r13, r22
    2f0c:	cd 2d       	mov	r28, r13
    2f0e:	d0 e0       	ldi	r29, 0x00	; 0
    2f10:	cc 24       	eor	r12, r12
    2f12:	dd 24       	eor	r13, r13
    2f14:	c8 01       	movw	r24, r16
    2f16:	b7 01       	movw	r22, r14
    2f18:	20 e0       	ldi	r18, 0x00	; 0
    2f1a:	30 e0       	ldi	r19, 0x00	; 0
    2f1c:	40 e8       	ldi	r20, 0x80	; 128
    2f1e:	5f e3       	ldi	r21, 0x3F	; 63
    2f20:	0e 94 25 1f 	call	0x3e4a	; 0x3e4a <__cmpsf2>
    2f24:	88 23       	and	r24, r24
    2f26:	19 f4       	brne	.+6      	; 0x2f2e <rprintfFloat+0xf4>
    2f28:	21 e0       	ldi	r18, 0x01	; 1
    2f2a:	c2 2e       	mov	r12, r18
    2f2c:	d1 2c       	mov	r13, r1
    2f2e:	cc 29       	or	r28, r12
    2f30:	dd 29       	or	r29, r13
    2f32:	cd 2b       	or	r28, r29
    2f34:	39 f0       	breq	.+14     	; 0x2f44 <rprintfFloat+0x10a>
		{
			firstplace = TRUE;
			rprintfChar(digit+0x30);
    2f36:	8b 2d       	mov	r24, r11
    2f38:	80 5d       	subi	r24, 0xD0	; 208
    2f3a:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
    2f3e:	dd 24       	eor	r13, r13
    2f40:	da 94       	dec	r13
    2f42:	04 c0       	rjmp	.+8      	; 0x2f4c <rprintfFloat+0x112>
		}
		else
			rprintfChar(' ');
    2f44:	80 e2       	ldi	r24, 0x20	; 32
    2f46:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
    2f4a:	dd 24       	eor	r13, r13
		
		if(place == 1.0)
    2f4c:	c8 01       	movw	r24, r16
    2f4e:	b7 01       	movw	r22, r14
    2f50:	20 e0       	ldi	r18, 0x00	; 0
    2f52:	30 e0       	ldi	r19, 0x00	; 0
    2f54:	40 e8       	ldi	r20, 0x80	; 128
    2f56:	5f e3       	ldi	r21, 0x3F	; 63
    2f58:	0e 94 25 1f 	call	0x3e4a	; 0x3e4a <__cmpsf2>
    2f5c:	88 23       	and	r24, r24
    2f5e:	19 f4       	brne	.+6      	; 0x2f66 <rprintfFloat+0x12c>
		{
			rprintfChar('.');
    2f60:	8e e2       	ldi	r24, 0x2E	; 46
    2f62:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
		}
		
		x -= (digit*place);
    2f66:	6b 2d       	mov	r22, r11
    2f68:	70 e0       	ldi	r23, 0x00	; 0
    2f6a:	88 27       	eor	r24, r24
    2f6c:	77 fd       	sbrc	r23, 7
    2f6e:	80 95       	com	r24
    2f70:	98 2f       	mov	r25, r24
    2f72:	0e 94 c2 1f 	call	0x3f84	; 0x3f84 <__floatsisf>
    2f76:	a8 01       	movw	r20, r16
    2f78:	97 01       	movw	r18, r14
    2f7a:	0e 94 29 21 	call	0x4252	; 0x4252 <__mulsf3>
    2f7e:	9b 01       	movw	r18, r22
    2f80:	ac 01       	movw	r20, r24
    2f82:	c4 01       	movw	r24, r8
    2f84:	b3 01       	movw	r22, r6
    2f86:	0e 94 5e 1e 	call	0x3cbc	; 0x3cbc <__subsf3>
    2f8a:	3b 01       	movw	r6, r22
    2f8c:	4c 01       	movw	r8, r24
		place /= 10.0;
    2f8e:	c8 01       	movw	r24, r16
    2f90:	b7 01       	movw	r22, r14
    2f92:	20 e0       	ldi	r18, 0x00	; 0
    2f94:	30 e0       	ldi	r19, 0x00	; 0
    2f96:	40 e2       	ldi	r20, 0x20	; 32
    2f98:	51 e4       	ldi	r21, 0x41	; 65
    2f9a:	0e 94 2c 1f 	call	0x3e58	; 0x3e58 <__divsf3>
    2f9e:	7b 01       	movw	r14, r22
    2fa0:	8c 01       	movw	r16, r24
		rprintfChar('-');
	else
		rprintfChar('+');

	// print digits
	for(i=0; i<numDigits; i++)
    2fa2:	a3 94       	inc	r10
    2fa4:	a4 14       	cp	r10, r4
    2fa6:	08 f4       	brcc	.+2      	; 0x2faa <rprintfFloat+0x170>
    2fa8:	a7 cf       	rjmp	.-178    	; 0x2ef8 <rprintfFloat+0xbe>
		}
		
		x -= (digit*place);
		place /= 10.0;
	}
}
    2faa:	df 91       	pop	r29
    2fac:	cf 91       	pop	r28
    2fae:	1f 91       	pop	r17
    2fb0:	0f 91       	pop	r16
    2fb2:	ff 90       	pop	r15
    2fb4:	ef 90       	pop	r14
    2fb6:	df 90       	pop	r13
    2fb8:	cf 90       	pop	r12
    2fba:	bf 90       	pop	r11
    2fbc:	af 90       	pop	r10
    2fbe:	9f 90       	pop	r9
    2fc0:	8f 90       	pop	r8
    2fc2:	7f 90       	pop	r7
    2fc4:	6f 90       	pop	r6
    2fc6:	5f 90       	pop	r5
    2fc8:	4f 90       	pop	r4
    2fca:	08 95       	ret

00002fcc <rprintf1RamRom>:
// Supports:
// %d - decimal
// %x - hex
// %c - character
int rprintf1RamRom(unsigned char stringInRom, const char *format, ...)
{
    2fcc:	7f 92       	push	r7
    2fce:	8f 92       	push	r8
    2fd0:	9f 92       	push	r9
    2fd2:	af 92       	push	r10
    2fd4:	bf 92       	push	r11
    2fd6:	cf 92       	push	r12
    2fd8:	df 92       	push	r13
    2fda:	ef 92       	push	r14
    2fdc:	ff 92       	push	r15
    2fde:	0f 93       	push	r16
    2fe0:	1f 93       	push	r17
    2fe2:	df 93       	push	r29
    2fe4:	cf 93       	push	r28
    2fe6:	cd b7       	in	r28, 0x3d	; 61
    2fe8:	de b7       	in	r29, 0x3e	; 62
    2fea:	78 88       	ldd	r7, Y+16	; 0x10
    2fec:	c9 88       	ldd	r12, Y+17	; 0x11
    2fee:	da 88       	ldd	r13, Y+18	; 0x12
    2ff0:	63 e1       	ldi	r22, 0x13	; 19
    2ff2:	e6 2e       	mov	r14, r22
    2ff4:	f1 2c       	mov	r15, r1
    2ff6:	ec 0e       	add	r14, r28
    2ff8:	fd 1e       	adc	r15, r29
    2ffa:	14 c0       	rjmp	.+40     	; 0x3024 <rprintf1RamRom+0x58>
	va_start(ap, format);
	for (;;)
	{
		while ((format_flag = READMEMBYTE(stringInRom,format++) ) != '%')
		{	// Until '%' or '\0'
			if (!format_flag)
    2ffc:	88 23       	and	r24, r24
    2ffe:	81 f4       	brne	.+32     	; 0x3020 <rprintf1RamRom+0x54>
				div_val /= base;
			} while (div_val);
		}
	}
	va_end(ap);
}
    3000:	80 e0       	ldi	r24, 0x00	; 0
    3002:	90 e0       	ldi	r25, 0x00	; 0
    3004:	cf 91       	pop	r28
    3006:	df 91       	pop	r29
    3008:	1f 91       	pop	r17
    300a:	0f 91       	pop	r16
    300c:	ff 90       	pop	r15
    300e:	ef 90       	pop	r14
    3010:	df 90       	pop	r13
    3012:	cf 90       	pop	r12
    3014:	bf 90       	pop	r11
    3016:	af 90       	pop	r10
    3018:	9f 90       	pop	r9
    301a:	8f 90       	pop	r8
    301c:	7f 90       	pop	r7
    301e:	08 95       	ret
			if (!format_flag)
			{
				va_end(ap);
				return(0);
			}
			rprintfChar(format_flag);
    3020:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
    3024:	96 01       	movw	r18, r12
    3026:	2f 5f       	subi	r18, 0xFF	; 255
    3028:	3f 4f       	sbci	r19, 0xFF	; 255
	va_list ap;

	va_start(ap, format);
	for (;;)
	{
		while ((format_flag = READMEMBYTE(stringInRom,format++) ) != '%')
    302a:	77 20       	and	r7, r7
    302c:	21 f0       	breq	.+8      	; 0x3036 <rprintf1RamRom+0x6a>
    302e:	f6 01       	movw	r30, r12
    3030:	69 01       	movw	r12, r18
    3032:	84 91       	lpm	r24, Z+
    3034:	03 c0       	rjmp	.+6      	; 0x303c <rprintf1RamRom+0x70>
    3036:	f6 01       	movw	r30, r12
    3038:	80 81       	ld	r24, Z
    303a:	69 01       	movw	r12, r18
    303c:	85 32       	cpi	r24, 0x25	; 37
    303e:	f1 f6       	brne	.-68     	; 0x2ffc <rprintf1RamRom+0x30>
    3040:	2f 5f       	subi	r18, 0xFF	; 255
    3042:	3f 4f       	sbci	r19, 0xFF	; 255
				return(0);
			}
			rprintfChar(format_flag);
		}

		switch (format_flag = READMEMBYTE(stringInRom,format++) )
    3044:	77 20       	and	r7, r7
    3046:	21 f0       	breq	.+8      	; 0x3050 <rprintf1RamRom+0x84>
    3048:	f6 01       	movw	r30, r12
    304a:	69 01       	movw	r12, r18
    304c:	84 91       	lpm	r24, Z+
    304e:	03 c0       	rjmp	.+6      	; 0x3056 <rprintf1RamRom+0x8a>
    3050:	f6 01       	movw	r30, r12
    3052:	80 81       	ld	r24, Z
    3054:	69 01       	movw	r12, r18
    3056:	84 36       	cpi	r24, 0x64	; 100
    3058:	29 f0       	breq	.+10     	; 0x3064 <rprintf1RamRom+0x98>
    305a:	88 37       	cpi	r24, 0x78	; 120
    305c:	81 f0       	breq	.+32     	; 0x307e <rprintf1RamRom+0xb2>
    305e:	83 36       	cpi	r24, 0x63	; 99
    3060:	f9 f6       	brne	.-66     	; 0x3020 <rprintf1RamRom+0x54>
    3062:	06 c0       	rjmp	.+12     	; 0x3070 <rprintf1RamRom+0xa4>
    3064:	00 e1       	ldi	r16, 0x10	; 16
    3066:	17 e2       	ldi	r17, 0x27	; 39
    3068:	5a e0       	ldi	r21, 0x0A	; 10
    306a:	a5 2e       	mov	r10, r21
    306c:	b1 2c       	mov	r11, r1
    306e:	0c c0       	rjmp	.+24     	; 0x3088 <rprintf1RamRom+0xbc>
		{
			case 'c': format_flag = va_arg(ap,int);
    3070:	f7 01       	movw	r30, r14
    3072:	80 81       	ld	r24, Z
    3074:	22 e0       	ldi	r18, 0x02	; 2
    3076:	30 e0       	ldi	r19, 0x00	; 0
    3078:	e2 0e       	add	r14, r18
    307a:	f3 1e       	adc	r15, r19
    307c:	d1 cf       	rjmp	.-94     	; 0x3020 <rprintf1RamRom+0x54>
			default:  rprintfChar(format_flag); continue;
    307e:	00 e0       	ldi	r16, 0x00	; 0
    3080:	10 e1       	ldi	r17, 0x10	; 16
    3082:	40 e1       	ldi	r20, 0x10	; 16
    3084:	a4 2e       	mov	r10, r20
    3086:	b1 2c       	mov	r11, r1
			case 'd': base = 10; div_val = 10000; goto CONVERSION_LOOP;
//			case 'x': base = 16; div_val = 0x10;
			case 'x': base = 16; div_val = 0x1000;

			CONVERSION_LOOP:
			u_val = va_arg(ap,int);
    3088:	32 e0       	ldi	r19, 0x02	; 2
    308a:	83 2e       	mov	r8, r19
    308c:	91 2c       	mov	r9, r1
    308e:	8e 0c       	add	r8, r14
    3090:	9f 1c       	adc	r9, r15
    3092:	f7 01       	movw	r30, r14
    3094:	e0 80       	ld	r14, Z
    3096:	f1 80       	ldd	r15, Z+1	; 0x01
			if (format_flag == 'd')
    3098:	84 36       	cpi	r24, 0x64	; 100
    309a:	b1 f4       	brne	.+44     	; 0x30c8 <rprintf1RamRom+0xfc>
			{
				if (((int)u_val) < 0)
    309c:	f7 fe       	sbrs	r15, 7
    309e:	11 c0       	rjmp	.+34     	; 0x30c2 <rprintf1RamRom+0xf6>
				{
					u_val = - u_val;
    30a0:	f0 94       	com	r15
    30a2:	e1 94       	neg	r14
    30a4:	f1 08       	sbc	r15, r1
    30a6:	f3 94       	inc	r15
					rprintfChar('-');
    30a8:	8d e2       	ldi	r24, 0x2D	; 45
    30aa:	0e 94 c7 15 	call	0x2b8e	; 0x2b8e <rprintfChar>
    30ae:	09 c0       	rjmp	.+18     	; 0x30c2 <rprintf1RamRom+0xf6>
				}
				while (div_val > 1 && div_val > u_val) div_val /= 10;
    30b0:	c8 01       	movw	r24, r16
    30b2:	6a e0       	ldi	r22, 0x0A	; 10
    30b4:	70 e0       	ldi	r23, 0x00	; 0
    30b6:	0e 94 f1 22 	call	0x45e2	; 0x45e2 <__udivmodhi4>
    30ba:	8b 01       	movw	r16, r22
    30bc:	62 30       	cpi	r22, 0x02	; 2
    30be:	71 05       	cpc	r23, r1
    30c0:	18 f0       	brcs	.+6      	; 0x30c8 <rprintf1RamRom+0xfc>
    30c2:	e0 16       	cp	r14, r16
    30c4:	f1 06       	cpc	r15, r17
    30c6:	a0 f3       	brcs	.-24     	; 0x30b0 <rprintf1RamRom+0xe4>
			}
			do
			{
				//rprintfChar(pgm_read_byte(HexChars+(u_val/div_val)));
				rprintfu04(u_val/div_val);
    30c8:	c7 01       	movw	r24, r14
    30ca:	b8 01       	movw	r22, r16
    30cc:	0e 94 f1 22 	call	0x45e2	; 0x45e2 <__udivmodhi4>
    30d0:	86 2f       	mov	r24, r22
    30d2:	0e 94 2a 16 	call	0x2c54	; 0x2c54 <rprintfu04>
				u_val %= div_val;
    30d6:	c7 01       	movw	r24, r14
    30d8:	b8 01       	movw	r22, r16
    30da:	0e 94 f1 22 	call	0x45e2	; 0x45e2 <__udivmodhi4>
    30de:	7c 01       	movw	r14, r24
				div_val /= base;
    30e0:	c8 01       	movw	r24, r16
    30e2:	b5 01       	movw	r22, r10
    30e4:	0e 94 f1 22 	call	0x45e2	; 0x45e2 <__udivmodhi4>
    30e8:	8b 01       	movw	r16, r22
			} while (div_val);
    30ea:	61 15       	cp	r22, r1
    30ec:	71 05       	cpc	r23, r1
    30ee:	61 f7       	brne	.-40     	; 0x30c8 <rprintf1RamRom+0xfc>
    30f0:	74 01       	movw	r14, r8
    30f2:	98 cf       	rjmp	.-208    	; 0x3024 <rprintf1RamRom+0x58>

000030f4 <i2cSetBitrate>:
	// SCL freq = F_CPU/(16+2*TWBR))
	#ifdef TWPS0
		// for processors with additional bitrate division (mega128)
		// SCL freq = F_CPU/(16+2*TWBR*4^TWPS)
		// set TWPS to zero
		cbi(TWSR, TWPS0);
    30f4:	20 91 b9 00 	lds	r18, 0x00B9
    30f8:	2e 7f       	andi	r18, 0xFE	; 254
    30fa:	20 93 b9 00 	sts	0x00B9, r18
		cbi(TWSR, TWPS1);
    30fe:	20 91 b9 00 	lds	r18, 0x00B9
    3102:	2d 7f       	andi	r18, 0xFD	; 253
    3104:	20 93 b9 00 	sts	0x00B9, r18
	#endif
	// calculate bitrate division	
	bitrate_div = ((F_CPU/1000l)/bitrateKHz);
    3108:	9c 01       	movw	r18, r24
    310a:	40 e0       	ldi	r20, 0x00	; 0
    310c:	50 e0       	ldi	r21, 0x00	; 0
    310e:	60 e8       	ldi	r22, 0x80	; 128
    3110:	7e e3       	ldi	r23, 0x3E	; 62
    3112:	80 e0       	ldi	r24, 0x00	; 0
    3114:	90 e0       	ldi	r25, 0x00	; 0
    3116:	0e 94 3a 23 	call	0x4674	; 0x4674 <__divmodsi4>
	if(bitrate_div >= 16)
    311a:	20 31       	cpi	r18, 0x10	; 16
    311c:	30 f0       	brcs	.+12     	; 0x312a <i2cSetBitrate+0x36>
		bitrate_div = (bitrate_div-16)/2;
    311e:	82 2f       	mov	r24, r18
    3120:	90 e0       	ldi	r25, 0x00	; 0
    3122:	40 97       	sbiw	r24, 0x10	; 16
    3124:	95 95       	asr	r25
    3126:	87 95       	ror	r24
    3128:	28 2f       	mov	r18, r24
	outb(TWBR, bitrate_div);
    312a:	20 93 b8 00 	sts	0x00B8, r18
}
    312e:	08 95       	ret

00003130 <i2cInit>:

// functions
void i2cInit(void)
{
	// set pull-up resistors on I2C bus pins
	sbi(PORTD, 0);	// i2c SCL on 640
    3130:	58 9a       	sbi	0x0b, 0	; 11
	sbi(PORTD, 1);	// i2c SDA on 640
    3132:	59 9a       	sbi	0x0b, 1	; 11

	// clear SlaveReceive and SlaveTransmit handler to null
	i2cSlaveReceive = 0;
    3134:	10 92 c1 05 	sts	0x05C1, r1
    3138:	10 92 c0 05 	sts	0x05C0, r1
	i2cSlaveTransmit = 0;
    313c:	10 92 c3 05 	sts	0x05C3, r1
    3140:	10 92 c2 05 	sts	0x05C2, r1
	// set i2c bit rate to 100KHz
	i2cSetBitrate(100);
    3144:	84 e6       	ldi	r24, 0x64	; 100
    3146:	90 e0       	ldi	r25, 0x00	; 0
    3148:	0e 94 7a 18 	call	0x30f4	; 0x30f4 <i2cSetBitrate>
	// enable TWI (two-wire interface)
	sbi(TWCR, TWEN);
    314c:	ec eb       	ldi	r30, 0xBC	; 188
    314e:	f0 e0       	ldi	r31, 0x00	; 0
    3150:	80 81       	ld	r24, Z
    3152:	84 60       	ori	r24, 0x04	; 4
    3154:	80 83       	st	Z, r24
	// set state
	I2cState = I2C_IDLE;
    3156:	10 92 7a 05 	sts	0x057A, r1
	// enable TWI interrupt and slave address ACK
	sbi(TWCR, TWIE);
    315a:	80 81       	ld	r24, Z
    315c:	81 60       	ori	r24, 0x01	; 1
    315e:	80 83       	st	Z, r24
	sbi(TWCR, TWEA);
    3160:	80 81       	ld	r24, Z
    3162:	80 64       	ori	r24, 0x40	; 64
    3164:	80 83       	st	Z, r24
	//outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
	// enable interrupts
	sei();
    3166:	78 94       	sei
}
    3168:	08 95       	ret

0000316a <i2cSetLocalDeviceAddr>:
}

void i2cSetLocalDeviceAddr(u08 deviceAddr, u08 genCallEn)
{
	// set local device address (used in slave mode only)
	outb(TWAR, ((deviceAddr&0xFE) | (genCallEn?1:0)) );
    316a:	90 e0       	ldi	r25, 0x00	; 0
    316c:	61 11       	cpse	r22, r1
    316e:	91 e0       	ldi	r25, 0x01	; 1
    3170:	8e 7f       	andi	r24, 0xFE	; 254
    3172:	98 2b       	or	r25, r24
    3174:	90 93 ba 00 	sts	0x00BA, r25
}
    3178:	08 95       	ret

0000317a <i2cSetSlaveReceiveHandler>:

void i2cSetSlaveReceiveHandler(void (*i2cSlaveRx_func)(u08 receiveDataLength, u08* recieveData))
{
	i2cSlaveReceive = i2cSlaveRx_func;
    317a:	90 93 c1 05 	sts	0x05C1, r25
    317e:	80 93 c0 05 	sts	0x05C0, r24
}
    3182:	08 95       	ret

00003184 <i2cSetSlaveTransmitHandler>:

void i2cSetSlaveTransmitHandler(u08 (*i2cSlaveTx_func)(u08 transmitDataLengthMax, u08* transmitData))
{
	i2cSlaveTransmit = i2cSlaveTx_func;
    3184:	90 93 c3 05 	sts	0x05C3, r25
    3188:	80 93 c2 05 	sts	0x05C2, r24
}
    318c:	08 95       	ret

0000318e <i2cSendStart>:

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    318e:	ec eb       	ldi	r30, 0xBC	; 188
    3190:	f0 e0       	ldi	r31, 0x00	; 0
    3192:	80 81       	ld	r24, Z
    3194:	8f 70       	andi	r24, 0x0F	; 15
    3196:	80 6a       	ori	r24, 0xA0	; 160
    3198:	80 83       	st	Z, r24
}
    319a:	08 95       	ret

0000319c <i2cSendStop>:

inline void i2cSendStop(void)
{
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
    319c:	ec eb       	ldi	r30, 0xBC	; 188
    319e:	f0 e0       	ldi	r31, 0x00	; 0
    31a0:	80 81       	ld	r24, Z
    31a2:	8f 70       	andi	r24, 0x0F	; 15
    31a4:	80 6d       	ori	r24, 0xD0	; 208
    31a6:	80 83       	st	Z, r24
}
    31a8:	08 95       	ret

000031aa <i2cWaitForComplete>:

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    31aa:	80 91 bc 00 	lds	r24, 0x00BC
    31ae:	87 ff       	sbrs	r24, 7
    31b0:	fc cf       	rjmp	.-8      	; 0x31aa <i2cWaitForComplete>
}
    31b2:	08 95       	ret

000031b4 <i2cSendByte>:

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    31b4:	80 93 bb 00 	sts	0x00BB, r24
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    31b8:	ec eb       	ldi	r30, 0xBC	; 188
    31ba:	f0 e0       	ldi	r31, 0x00	; 0
    31bc:	80 81       	ld	r24, Z
    31be:	8f 70       	andi	r24, 0x0F	; 15
    31c0:	80 68       	ori	r24, 0x80	; 128
    31c2:	80 83       	st	Z, r24
}
    31c4:	08 95       	ret

000031c6 <i2cReceiveByte>:

inline void i2cReceiveByte(u08 ackFlag)
{
	// begin receive over i2c
	if( ackFlag )
    31c6:	88 23       	and	r24, r24
    31c8:	29 f0       	breq	.+10     	; 0x31d4 <i2cReceiveByte+0xe>
	{
		// ackFlag = TRUE: ACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    31ca:	80 91 bc 00 	lds	r24, 0x00BC
    31ce:	8f 70       	andi	r24, 0x0F	; 15
    31d0:	80 6c       	ori	r24, 0xC0	; 192
    31d2:	04 c0       	rjmp	.+8      	; 0x31dc <i2cReceiveByte+0x16>
	}
	else
	{
		// ackFlag = FALSE: NACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    31d4:	80 91 bc 00 	lds	r24, 0x00BC
    31d8:	8f 70       	andi	r24, 0x0F	; 15
    31da:	80 68       	ori	r24, 0x80	; 128
    31dc:	80 93 bc 00 	sts	0x00BC, r24
    31e0:	08 95       	ret

000031e2 <i2cGetReceivedByte>:
}

inline u08 i2cGetReceivedByte(void)
{
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
    31e2:	80 91 bb 00 	lds	r24, 0x00BB
}
    31e6:	08 95       	ret

000031e8 <i2cGetStatus>:

inline u08 i2cGetStatus(void)
{
	// retieve current i2c status from i2c TWSR
	return( inb(TWSR) );
    31e8:	80 91 b9 00 	lds	r24, 0x00B9
}
    31ec:	08 95       	ret

000031ee <i2cMasterSend>:

void i2cMasterSend(u08 deviceAddr, u08 length, u08* data)
{
    31ee:	98 2f       	mov	r25, r24
	u08 i;
	// wait for interface to be ready
	while(I2cState);
    31f0:	80 91 7a 05 	lds	r24, 0x057A
    31f4:	88 23       	and	r24, r24
    31f6:	e1 f7       	brne	.-8      	; 0x31f0 <i2cMasterSend+0x2>
	// set state
	I2cState = I2C_MASTER_TX;
    31f8:	82 e0       	ldi	r24, 0x02	; 2
    31fa:	80 93 7a 05 	sts	0x057A, r24
	// save data
	I2cDeviceAddrRW = (deviceAddr & 0xFE);	// RW cleared: write operation
    31fe:	9e 7f       	andi	r25, 0xFE	; 254
    3200:	90 93 7b 05 	sts	0x057B, r25
    3204:	ac e7       	ldi	r26, 0x7C	; 124
    3206:	b5 e0       	ldi	r27, 0x05	; 5
    3208:	fa 01       	movw	r30, r20
    320a:	02 c0       	rjmp	.+4      	; 0x3210 <i2cMasterSend+0x22>
	for(i=0; i<length; i++)
		I2cSendData[i] = *data++;
    320c:	81 91       	ld	r24, Z+
    320e:	8d 93       	st	X+, r24
	while(I2cState);
	// set state
	I2cState = I2C_MASTER_TX;
	// save data
	I2cDeviceAddrRW = (deviceAddr & 0xFE);	// RW cleared: write operation
	for(i=0; i<length; i++)
    3210:	8e 2f       	mov	r24, r30
    3212:	84 1b       	sub	r24, r20
    3214:	86 17       	cp	r24, r22
    3216:	d0 f3       	brcs	.-12     	; 0x320c <i2cMasterSend+0x1e>
		I2cSendData[i] = *data++;
	I2cSendDataIndex = 0;
    3218:	10 92 9c 05 	sts	0x059C, r1
	I2cSendDataLength = length;
    321c:	60 93 9d 05 	sts	0x059D, r22
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    3220:	80 91 bc 00 	lds	r24, 0x00BC
    3224:	8f 70       	andi	r24, 0x0F	; 15
    3226:	80 6a       	ori	r24, 0xA0	; 160
    3228:	80 93 bc 00 	sts	0x00BC, r24
		I2cSendData[i] = *data++;
	I2cSendDataIndex = 0;
	I2cSendDataLength = length;
	// send start condition
	i2cSendStart();
}
    322c:	08 95       	ret

0000322e <i2cMasterReceive>:

void i2cMasterReceive(u08 deviceAddr, u08 length, u08* data)
{
    322e:	98 2f       	mov	r25, r24
	u08 i;
	// wait for interface to be ready
	while(I2cState);
    3230:	80 91 7a 05 	lds	r24, 0x057A
    3234:	88 23       	and	r24, r24
    3236:	e1 f7       	brne	.-8      	; 0x3230 <i2cMasterReceive+0x2>
	// set state
	I2cState = I2C_MASTER_RX;
    3238:	83 e0       	ldi	r24, 0x03	; 3
    323a:	80 93 7a 05 	sts	0x057A, r24
	// save data
	I2cDeviceAddrRW = (deviceAddr|0x01);	// RW set: read operation
    323e:	91 60       	ori	r25, 0x01	; 1
    3240:	90 93 7b 05 	sts	0x057B, r25
	I2cReceiveDataIndex = 0;
    3244:	10 92 be 05 	sts	0x05BE, r1
	I2cReceiveDataLength = length;
    3248:	60 93 bf 05 	sts	0x05BF, r22
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    324c:	80 91 bc 00 	lds	r24, 0x00BC
    3250:	8f 70       	andi	r24, 0x0F	; 15
    3252:	80 6a       	ori	r24, 0xA0	; 160
    3254:	80 93 bc 00 	sts	0x00BC, r24
	I2cReceiveDataIndex = 0;
	I2cReceiveDataLength = length;
	// send start condition
	i2cSendStart();
	// wait for data
	while(I2cState);
    3258:	80 91 7a 05 	lds	r24, 0x057A
    325c:	88 23       	and	r24, r24
    325e:	e1 f7       	brne	.-8      	; 0x3258 <i2cMasterReceive+0x2a>
    3260:	ae e9       	ldi	r26, 0x9E	; 158
    3262:	b5 e0       	ldi	r27, 0x05	; 5
    3264:	fa 01       	movw	r30, r20
    3266:	02 c0       	rjmp	.+4      	; 0x326c <i2cMasterReceive+0x3e>
	// return data
	for(i=0; i<length; i++)
		*data++ = I2cReceiveData[i];
    3268:	8d 91       	ld	r24, X+
    326a:	81 93       	st	Z+, r24
	// send start condition
	i2cSendStart();
	// wait for data
	while(I2cState);
	// return data
	for(i=0; i<length; i++)
    326c:	8e 2f       	mov	r24, r30
    326e:	84 1b       	sub	r24, r20
    3270:	86 17       	cp	r24, r22
    3272:	d0 f3       	brcs	.-12     	; 0x3268 <i2cMasterReceive+0x3a>
		*data++ = I2cReceiveData[i];
}
    3274:	08 95       	ret

00003276 <i2cMasterSendNI>:

u08 i2cMasterSendNI(u08 deviceAddr, u08 length, u08* data)
{
    3276:	98 2f       	mov	r25, r24
    3278:	fa 01       	movw	r30, r20
	u08 retval = I2C_OK;

	// disable TWI interrupt
	cbi(TWCR, TWIE);
    327a:	80 91 bc 00 	lds	r24, 0x00BC
    327e:	8e 7f       	andi	r24, 0xFE	; 254
    3280:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    3284:	80 91 bc 00 	lds	r24, 0x00BC
    3288:	8f 70       	andi	r24, 0x0F	; 15
    328a:	80 6a       	ori	r24, 0xA0	; 160
    328c:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    3290:	80 91 bc 00 	lds	r24, 0x00BC
    3294:	87 ff       	sbrs	r24, 7
    3296:	fc cf       	rjmp	.-8      	; 0x3290 <i2cMasterSendNI+0x1a>
	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// send device address with write
	i2cSendByte( deviceAddr & 0xFE );
    3298:	9e 7f       	andi	r25, 0xFE	; 254
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    329a:	90 93 bb 00 	sts	0x00BB, r25
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    329e:	80 91 bc 00 	lds	r24, 0x00BC
    32a2:	8f 70       	andi	r24, 0x0F	; 15
    32a4:	80 68       	ori	r24, 0x80	; 128
    32a6:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    32aa:	80 91 bc 00 	lds	r24, 0x00BC
    32ae:	87 ff       	sbrs	r24, 7
    32b0:	fc cf       	rjmp	.-8      	; 0x32aa <i2cMasterSendNI+0x34>
	// send device address with write
	i2cSendByte( deviceAddr & 0xFE );
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MT_SLA_ACK)
    32b2:	80 91 b9 00 	lds	r24, 0x00B9
    32b6:	88 31       	cpi	r24, 0x18	; 24
    32b8:	89 f0       	breq	.+34     	; 0x32dc <i2cMasterSendNI+0x66>
    32ba:	91 e0       	ldi	r25, 0x01	; 1
    32bc:	12 c0       	rjmp	.+36     	; 0x32e2 <i2cMasterSendNI+0x6c>
	{
		// send data
		while(length)
		{
			i2cSendByte( *data++ );
    32be:	80 81       	ld	r24, Z
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    32c0:	80 93 bb 00 	sts	0x00BB, r24
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    32c4:	80 91 bc 00 	lds	r24, 0x00BC
    32c8:	8f 70       	andi	r24, 0x0F	; 15
    32ca:	80 68       	ori	r24, 0x80	; 128
    32cc:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    32d0:	80 91 bc 00 	lds	r24, 0x00BC
    32d4:	87 ff       	sbrs	r24, 7
    32d6:	fc cf       	rjmp	.-8      	; 0x32d0 <i2cMasterSendNI+0x5a>
	if( inb(TWSR) == TW_MT_SLA_ACK)
	{
		// send data
		while(length)
		{
			i2cSendByte( *data++ );
    32d8:	31 96       	adiw	r30, 0x01	; 1
			i2cWaitForComplete();
			length--;
    32da:	61 50       	subi	r22, 0x01	; 1

	// check if device is present and live
	if( inb(TWSR) == TW_MT_SLA_ACK)
	{
		// send data
		while(length)
    32dc:	66 23       	and	r22, r22
    32de:	79 f7       	brne	.-34     	; 0x32be <i2cMasterSendNI+0x48>
    32e0:	90 e0       	ldi	r25, 0x00	; 0

inline void i2cSendStop(void)
{
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
    32e2:	80 91 bc 00 	lds	r24, 0x00BC
    32e6:	8f 70       	andi	r24, 0x0F	; 15
    32e8:	80 6d       	ori	r24, 0xD0	; 208
    32ea:	80 93 bc 00 	sts	0x00BC, r24
	}

	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();
	while( !(inb(TWCR) & BV(TWSTO)) );
    32ee:	80 91 bc 00 	lds	r24, 0x00BC
    32f2:	84 ff       	sbrs	r24, 4
    32f4:	fc cf       	rjmp	.-8      	; 0x32ee <i2cMasterSendNI+0x78>

	// enable TWI interrupt
	sbi(TWCR, TWIE);
    32f6:	80 91 bc 00 	lds	r24, 0x00BC
    32fa:	81 60       	ori	r24, 0x01	; 1
    32fc:	80 93 bc 00 	sts	0x00BC, r24

	return retval;
}
    3300:	89 2f       	mov	r24, r25
    3302:	08 95       	ret

00003304 <i2cMasterReceiveNI>:

u08 i2cMasterReceiveNI(u08 deviceAddr, u08 length, u08 *data)
{
    3304:	98 2f       	mov	r25, r24
    3306:	fa 01       	movw	r30, r20
	u08 retval = I2C_OK;

	// disable TWI interrupt
	cbi(TWCR, TWIE);
    3308:	80 91 bc 00 	lds	r24, 0x00BC
    330c:	8e 7f       	andi	r24, 0xFE	; 254
    330e:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cSendStart(void)
{
	// send start condition
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTA));
    3312:	80 91 bc 00 	lds	r24, 0x00BC
    3316:	8f 70       	andi	r24, 0x0F	; 15
    3318:	80 6a       	ori	r24, 0xA0	; 160
    331a:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    331e:	80 91 bc 00 	lds	r24, 0x00BC
    3322:	87 ff       	sbrs	r24, 7
    3324:	fc cf       	rjmp	.-8      	; 0x331e <i2cMasterReceiveNI+0x1a>
	// send start condition
	i2cSendStart();
	i2cWaitForComplete();

	// send device address with read
	i2cSendByte( deviceAddr | 0x01 );
    3326:	91 60       	ori	r25, 0x01	; 1
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    3328:	90 93 bb 00 	sts	0x00BB, r25
	// begin send
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    332c:	80 91 bc 00 	lds	r24, 0x00BC
    3330:	8f 70       	andi	r24, 0x0F	; 15
    3332:	80 68       	ori	r24, 0x80	; 128
    3334:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    3338:	80 91 bc 00 	lds	r24, 0x00BC
    333c:	87 ff       	sbrs	r24, 7
    333e:	fc cf       	rjmp	.-8      	; 0x3338 <i2cMasterReceiveNI+0x34>
	// send device address with read
	i2cSendByte( deviceAddr | 0x01 );
	i2cWaitForComplete();

	// check if device is present and live
	if( inb(TWSR) == TW_MR_SLA_ACK)
    3340:	80 91 b9 00 	lds	r24, 0x00B9
    3344:	80 34       	cpi	r24, 0x40	; 64
    3346:	81 f0       	breq	.+32     	; 0x3368 <i2cMasterReceiveNI+0x64>
    3348:	91 e0       	ldi	r25, 0x01	; 1
    334a:	1e c0       	rjmp	.+60     	; 0x3388 <i2cMasterReceiveNI+0x84>
{
	// begin receive over i2c
	if( ackFlag )
	{
		// ackFlag = TRUE: ACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    334c:	80 91 bc 00 	lds	r24, 0x00BC
    3350:	8f 70       	andi	r24, 0x0F	; 15
    3352:	80 6c       	ori	r24, 0xC0	; 192
    3354:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    3358:	80 91 bc 00 	lds	r24, 0x00BC
    335c:	87 ff       	sbrs	r24, 7
    335e:	fc cf       	rjmp	.-8      	; 0x3358 <i2cMasterReceiveNI+0x54>
}

inline u08 i2cGetReceivedByte(void)
{
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
    3360:	80 91 bb 00 	lds	r24, 0x00BB
		// accept receive data and ack it
		while(length > 1)
		{
			i2cReceiveByte(TRUE);
			i2cWaitForComplete();
			*data++ = i2cGetReceivedByte();
    3364:	81 93       	st	Z+, r24
			// decrement length
			length--;
    3366:	61 50       	subi	r22, 0x01	; 1

	// check if device is present and live
	if( inb(TWSR) == TW_MR_SLA_ACK)
	{
		// accept receive data and ack it
		while(length > 1)
    3368:	62 30       	cpi	r22, 0x02	; 2
    336a:	80 f7       	brcc	.-32     	; 0x334c <i2cMasterReceiveNI+0x48>
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
	}
	else
	{
		// ackFlag = FALSE: NACK the recevied data
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    336c:	80 91 bc 00 	lds	r24, 0x00BC
    3370:	8f 70       	andi	r24, 0x0F	; 15
    3372:	80 68       	ori	r24, 0x80	; 128
    3374:	80 93 bc 00 	sts	0x00BC, r24
}

inline void i2cWaitForComplete(void)
{
	// wait for i2c interface to complete operation
	while( !(inb(TWCR) & BV(TWINT)) );
    3378:	80 91 bc 00 	lds	r24, 0x00BC
    337c:	87 ff       	sbrs	r24, 7
    337e:	fc cf       	rjmp	.-8      	; 0x3378 <i2cMasterReceiveNI+0x74>
}

inline u08 i2cGetReceivedByte(void)
{
	// retieve received data byte from i2c TWDR
	return( inb(TWDR) );
    3380:	80 91 bb 00 	lds	r24, 0x00BB
		}

		// accept receive data and nack it (last-byte signal)
		i2cReceiveByte(FALSE);
		i2cWaitForComplete();
		*data++ = i2cGetReceivedByte();
    3384:	80 83       	st	Z, r24
    3386:	90 e0       	ldi	r25, 0x00	; 0

inline void i2cSendStop(void)
{
	// transmit stop condition
	// leave with TWEA on for slave receiving
	outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA)|BV(TWSTO));
    3388:	80 91 bc 00 	lds	r24, 0x00BC
    338c:	8f 70       	andi	r24, 0x0F	; 15
    338e:	80 6d       	ori	r24, 0xD0	; 208
    3390:	80 93 bc 00 	sts	0x00BC, r24
	// transmit stop condition
	// leave with TWEA on for slave receiving
	i2cSendStop();

	// enable TWI interrupt
	sbi(TWCR, TWIE);
    3394:	80 91 bc 00 	lds	r24, 0x00BC
    3398:	81 60       	ori	r24, 0x01	; 1
    339a:	80 93 bc 00 	sts	0x00BC, r24

	return retval;
}
    339e:	89 2f       	mov	r24, r25
    33a0:	08 95       	ret

000033a2 <__vector_39>:
}
*/

//! I2C (TWI) interrupt service routine
SIGNAL(SIG_2WIRE_SERIAL)
{
    33a2:	1f 92       	push	r1
    33a4:	0f 92       	push	r0
    33a6:	0f b6       	in	r0, 0x3f	; 63
    33a8:	0f 92       	push	r0
    33aa:	11 24       	eor	r1, r1
    33ac:	2f 93       	push	r18
    33ae:	3f 93       	push	r19
    33b0:	4f 93       	push	r20
    33b2:	5f 93       	push	r21
    33b4:	6f 93       	push	r22
    33b6:	7f 93       	push	r23
    33b8:	8f 93       	push	r24
    33ba:	9f 93       	push	r25
    33bc:	af 93       	push	r26
    33be:	bf 93       	push	r27
    33c0:	ef 93       	push	r30
    33c2:	ff 93       	push	r31
	// read status bits
	u08 status = inb(TWSR) & TWSR_STATUS_MASK;
    33c4:	80 91 b9 00 	lds	r24, 0x00B9

	switch(status)
    33c8:	88 7f       	andi	r24, 0xF8	; 248
    33ca:	80 36       	cpi	r24, 0x60	; 96
    33cc:	09 f4       	brne	.+2      	; 0x33d0 <__vector_39+0x2e>
    33ce:	a0 c0       	rjmp	.+320    	; 0x3510 <__vector_39+0x16e>
    33d0:	81 36       	cpi	r24, 0x61	; 97
    33d2:	70 f5       	brcc	.+92     	; 0x3430 <__vector_39+0x8e>
    33d4:	88 32       	cpi	r24, 0x28	; 40
    33d6:	09 f4       	brne	.+2      	; 0x33da <__vector_39+0x38>
    33d8:	5f c0       	rjmp	.+190    	; 0x3498 <__vector_39+0xf6>
    33da:	89 32       	cpi	r24, 0x29	; 41
    33dc:	98 f4       	brcc	.+38     	; 0x3404 <__vector_39+0x62>
    33de:	80 31       	cpi	r24, 0x10	; 16
    33e0:	09 f4       	brne	.+2      	; 0x33e4 <__vector_39+0x42>
    33e2:	57 c0       	rjmp	.+174    	; 0x3492 <__vector_39+0xf0>
    33e4:	81 31       	cpi	r24, 0x11	; 17
    33e6:	38 f4       	brcc	.+14     	; 0x33f6 <__vector_39+0x54>
    33e8:	88 23       	and	r24, r24
    33ea:	09 f4       	brne	.+2      	; 0x33ee <__vector_39+0x4c>
    33ec:	ea c0       	rjmp	.+468    	; 0x35c2 <__vector_39+0x220>
    33ee:	88 30       	cpi	r24, 0x08	; 8
    33f0:	09 f0       	breq	.+2      	; 0x33f4 <__vector_39+0x52>
    33f2:	ef c0       	rjmp	.+478    	; 0x35d2 <__vector_39+0x230>
    33f4:	4e c0       	rjmp	.+156    	; 0x3492 <__vector_39+0xf0>
    33f6:	88 31       	cpi	r24, 0x18	; 24
    33f8:	09 f4       	brne	.+2      	; 0x33fc <__vector_39+0x5a>
    33fa:	4e c0       	rjmp	.+156    	; 0x3498 <__vector_39+0xf6>
    33fc:	80 32       	cpi	r24, 0x20	; 32
    33fe:	09 f0       	breq	.+2      	; 0x3402 <__vector_39+0x60>
    3400:	e8 c0       	rjmp	.+464    	; 0x35d2 <__vector_39+0x230>
    3402:	df c0       	rjmp	.+446    	; 0x35c2 <__vector_39+0x220>
    3404:	80 34       	cpi	r24, 0x40	; 64
    3406:	09 f4       	brne	.+2      	; 0x340a <__vector_39+0x68>
    3408:	77 c0       	rjmp	.+238    	; 0x34f8 <__vector_39+0x156>
    340a:	81 34       	cpi	r24, 0x41	; 65
    340c:	38 f4       	brcc	.+14     	; 0x341c <__vector_39+0x7a>
    340e:	80 33       	cpi	r24, 0x30	; 48
    3410:	09 f4       	brne	.+2      	; 0x3414 <__vector_39+0x72>
    3412:	d7 c0       	rjmp	.+430    	; 0x35c2 <__vector_39+0x220>
    3414:	88 33       	cpi	r24, 0x38	; 56
    3416:	09 f0       	breq	.+2      	; 0x341a <__vector_39+0x78>
    3418:	dc c0       	rjmp	.+440    	; 0x35d2 <__vector_39+0x230>
    341a:	5d c0       	rjmp	.+186    	; 0x34d6 <__vector_39+0x134>
    341c:	80 35       	cpi	r24, 0x50	; 80
    341e:	09 f4       	brne	.+2      	; 0x3422 <__vector_39+0x80>
    3420:	5f c0       	rjmp	.+190    	; 0x34e0 <__vector_39+0x13e>
    3422:	88 35       	cpi	r24, 0x58	; 88
    3424:	09 f4       	brne	.+2      	; 0x3428 <__vector_39+0x86>
    3426:	4a c0       	rjmp	.+148    	; 0x34bc <__vector_39+0x11a>
    3428:	88 34       	cpi	r24, 0x48	; 72
    342a:	09 f0       	breq	.+2      	; 0x342e <__vector_39+0x8c>
    342c:	d2 c0       	rjmp	.+420    	; 0x35d2 <__vector_39+0x230>
    342e:	c9 c0       	rjmp	.+402    	; 0x35c2 <__vector_39+0x220>
    3430:	88 39       	cpi	r24, 0x98	; 152
    3432:	09 f4       	brne	.+2      	; 0x3436 <__vector_39+0x94>
    3434:	ba c0       	rjmp	.+372    	; 0x35aa <__vector_39+0x208>
    3436:	89 39       	cpi	r24, 0x99	; 153
    3438:	b0 f4       	brcc	.+44     	; 0x3466 <__vector_39+0xc4>
    343a:	88 37       	cpi	r24, 0x78	; 120
    343c:	09 f4       	brne	.+2      	; 0x3440 <__vector_39+0x9e>
    343e:	68 c0       	rjmp	.+208    	; 0x3510 <__vector_39+0x16e>
    3440:	89 37       	cpi	r24, 0x79	; 121
    3442:	38 f4       	brcc	.+14     	; 0x3452 <__vector_39+0xb0>
    3444:	88 36       	cpi	r24, 0x68	; 104
    3446:	09 f4       	brne	.+2      	; 0x344a <__vector_39+0xa8>
    3448:	63 c0       	rjmp	.+198    	; 0x3510 <__vector_39+0x16e>
    344a:	80 37       	cpi	r24, 0x70	; 112
    344c:	09 f0       	breq	.+2      	; 0x3450 <__vector_39+0xae>
    344e:	c1 c0       	rjmp	.+386    	; 0x35d2 <__vector_39+0x230>
    3450:	5f c0       	rjmp	.+190    	; 0x3510 <__vector_39+0x16e>
    3452:	88 38       	cpi	r24, 0x88	; 136
    3454:	09 f4       	brne	.+2      	; 0x3458 <__vector_39+0xb6>
    3456:	a9 c0       	rjmp	.+338    	; 0x35aa <__vector_39+0x208>
    3458:	80 39       	cpi	r24, 0x90	; 144
    345a:	09 f4       	brne	.+2      	; 0x345e <__vector_39+0xbc>
    345c:	5f c0       	rjmp	.+190    	; 0x351c <__vector_39+0x17a>
    345e:	80 38       	cpi	r24, 0x80	; 128
    3460:	09 f0       	breq	.+2      	; 0x3464 <__vector_39+0xc2>
    3462:	b7 c0       	rjmp	.+366    	; 0x35d2 <__vector_39+0x230>
    3464:	5b c0       	rjmp	.+182    	; 0x351c <__vector_39+0x17a>
    3466:	80 3b       	cpi	r24, 0xB0	; 176
    3468:	09 f4       	brne	.+2      	; 0x346c <__vector_39+0xca>
    346a:	79 c0       	rjmp	.+242    	; 0x355e <__vector_39+0x1bc>
    346c:	81 3b       	cpi	r24, 0xB1	; 177
    346e:	38 f4       	brcc	.+14     	; 0x347e <__vector_39+0xdc>
    3470:	80 3a       	cpi	r24, 0xA0	; 160
    3472:	09 f4       	brne	.+2      	; 0x3476 <__vector_39+0xd4>
    3474:	62 c0       	rjmp	.+196    	; 0x353a <__vector_39+0x198>
    3476:	88 3a       	cpi	r24, 0xA8	; 168
    3478:	09 f0       	breq	.+2      	; 0x347c <__vector_39+0xda>
    347a:	ab c0       	rjmp	.+342    	; 0x35d2 <__vector_39+0x230>
    347c:	70 c0       	rjmp	.+224    	; 0x355e <__vector_39+0x1bc>
    347e:	80 3c       	cpi	r24, 0xC0	; 192
    3480:	09 f4       	brne	.+2      	; 0x3484 <__vector_39+0xe2>
    3482:	9a c0       	rjmp	.+308    	; 0x35b8 <__vector_39+0x216>
    3484:	88 3c       	cpi	r24, 0xC8	; 200
    3486:	09 f4       	brne	.+2      	; 0x348a <__vector_39+0xe8>
    3488:	97 c0       	rjmp	.+302    	; 0x35b8 <__vector_39+0x216>
    348a:	88 3b       	cpi	r24, 0xB8	; 184
    348c:	09 f0       	breq	.+2      	; 0x3490 <__vector_39+0xee>
    348e:	a1 c0       	rjmp	.+322    	; 0x35d2 <__vector_39+0x230>
    3490:	77 c0       	rjmp	.+238    	; 0x3580 <__vector_39+0x1de>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: M->START\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// send device address
		i2cSendByte(I2cDeviceAddrRW);
    3492:	80 91 7b 05 	lds	r24, 0x057B
    3496:	0f c0       	rjmp	.+30     	; 0x34b6 <__vector_39+0x114>
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MT->SLA_ACK or DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		if(I2cSendDataIndex < I2cSendDataLength)
    3498:	90 91 9c 05 	lds	r25, 0x059C
    349c:	80 91 9d 05 	lds	r24, 0x059D
    34a0:	98 17       	cp	r25, r24
    34a2:	08 f0       	brcs	.+2      	; 0x34a6 <__vector_39+0x104>
    34a4:	8e c0       	rjmp	.+284    	; 0x35c2 <__vector_39+0x220>
		{
			// send data
			i2cSendByte( I2cSendData[I2cSendDataIndex++] );
    34a6:	e9 2f       	mov	r30, r25
    34a8:	f0 e0       	ldi	r31, 0x00	; 0
    34aa:	e4 58       	subi	r30, 0x84	; 132
    34ac:	fa 4f       	sbci	r31, 0xFA	; 250
    34ae:	80 81       	ld	r24, Z
    34b0:	9f 5f       	subi	r25, 0xFF	; 255
    34b2:	90 93 9c 05 	sts	0x059C, r25
}

inline void i2cSendByte(u08 data)
{
	// save data to the TWDR
	outb(TWDR, data);
    34b6:	80 93 bb 00 	sts	0x00BB, r24
    34ba:	77 c0       	rjmp	.+238    	; 0x35aa <__vector_39+0x208>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->DATA_NACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// store final received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
    34bc:	80 91 be 05 	lds	r24, 0x05BE
    34c0:	90 91 bb 00 	lds	r25, 0x00BB
    34c4:	e8 2f       	mov	r30, r24
    34c6:	f0 e0       	ldi	r31, 0x00	; 0
    34c8:	e2 56       	subi	r30, 0x62	; 98
    34ca:	fa 4f       	sbci	r31, 0xFA	; 250
    34cc:	90 83       	st	Z, r25
    34ce:	8f 5f       	subi	r24, 0xFF	; 255
    34d0:	80 93 be 05 	sts	0x05BE, r24
    34d4:	76 c0       	rjmp	.+236    	; 0x35c2 <__vector_39+0x220>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MT->ARB_LOST\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    34d6:	80 91 bc 00 	lds	r24, 0x00BC
    34da:	8f 70       	andi	r24, 0x0F	; 15
    34dc:	80 68       	ori	r24, 0x80	; 128
    34de:	75 c0       	rjmp	.+234    	; 0x35ca <__vector_39+0x228>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// store received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
    34e0:	80 91 be 05 	lds	r24, 0x05BE
    34e4:	90 91 bb 00 	lds	r25, 0x00BB
    34e8:	e8 2f       	mov	r30, r24
    34ea:	f0 e0       	ldi	r31, 0x00	; 0
    34ec:	e2 56       	subi	r30, 0x62	; 98
    34ee:	fa 4f       	sbci	r31, 0xFA	; 250
    34f0:	90 83       	st	Z, r25
    34f2:	8f 5f       	subi	r24, 0xFF	; 255
    34f4:	80 93 be 05 	sts	0x05BE, r24
		#ifdef I2C_DEBUG
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: MR->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		if(I2cReceiveDataIndex < (I2cReceiveDataLength-1))
    34f8:	20 91 be 05 	lds	r18, 0x05BE
    34fc:	30 e0       	ldi	r19, 0x00	; 0
    34fe:	80 91 bf 05 	lds	r24, 0x05BF
    3502:	90 e0       	ldi	r25, 0x00	; 0
    3504:	01 97       	sbiw	r24, 0x01	; 1
    3506:	28 17       	cp	r18, r24
    3508:	39 07       	cpc	r19, r25
    350a:	0c f0       	brlt	.+2      	; 0x350e <__vector_39+0x16c>
    350c:	4e c0       	rjmp	.+156    	; 0x35aa <__vector_39+0x208>
    350e:	48 c0       	rjmp	.+144    	; 0x35a0 <__vector_39+0x1fe>
		rprintf("I2C: SR->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// we are being addressed as slave for writing (data will be received from master)
		// set state
		I2cState = I2C_SLAVE_RX;
    3510:	85 e0       	ldi	r24, 0x05	; 5
    3512:	80 93 7a 05 	sts	0x057A, r24
		// prepare buffer
		I2cReceiveDataIndex = 0;
    3516:	10 92 be 05 	sts	0x05BE, r1
    351a:	42 c0       	rjmp	.+132    	; 0x35a0 <__vector_39+0x1fe>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// get previously received data byte
		I2cReceiveData[I2cReceiveDataIndex++] = inb(TWDR);
    351c:	80 91 be 05 	lds	r24, 0x05BE
    3520:	90 91 bb 00 	lds	r25, 0x00BB
    3524:	e8 2f       	mov	r30, r24
    3526:	f0 e0       	ldi	r31, 0x00	; 0
    3528:	e2 56       	subi	r30, 0x62	; 98
    352a:	fa 4f       	sbci	r31, 0xFA	; 250
    352c:	90 83       	st	Z, r25
    352e:	8f 5f       	subi	r24, 0xFF	; 255
    3530:	80 93 be 05 	sts	0x05BE, r24
		// check receive buffer status
		if(I2cReceiveDataIndex < I2C_RECEIVE_DATA_BUFFER_SIZE)
    3534:	80 32       	cpi	r24, 0x20	; 32
    3536:	c8 f5       	brcc	.+114    	; 0x35aa <__vector_39+0x208>
    3538:	33 c0       	rjmp	.+102    	; 0x35a0 <__vector_39+0x1fe>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: SR->SR_STOP\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// switch to SR mode with SLA ACK
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    353a:	80 91 bc 00 	lds	r24, 0x00BC
    353e:	8f 70       	andi	r24, 0x0F	; 15
    3540:	80 6c       	ori	r24, 0xC0	; 192
    3542:	80 93 bc 00 	sts	0x00BC, r24
		// i2c receive is complete, call i2cSlaveReceive
		if(i2cSlaveReceive) i2cSlaveReceive(I2cReceiveDataIndex, I2cReceiveData);
    3546:	e0 91 c0 05 	lds	r30, 0x05C0
    354a:	f0 91 c1 05 	lds	r31, 0x05C1
    354e:	30 97       	sbiw	r30, 0x00	; 0
    3550:	f1 f1       	breq	.+124    	; 0x35ce <__vector_39+0x22c>
    3552:	80 91 be 05 	lds	r24, 0x05BE
    3556:	6e e9       	ldi	r22, 0x9E	; 158
    3558:	75 e0       	ldi	r23, 0x05	; 5
    355a:	09 95       	icall
    355c:	38 c0       	rjmp	.+112    	; 0x35ce <__vector_39+0x22c>
		rprintf("I2C: ST->SLA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// we are being addressed as slave for reading (data must be transmitted back to master)
		// set state
		I2cState = I2C_SLAVE_TX;
    355e:	84 e0       	ldi	r24, 0x04	; 4
    3560:	80 93 7a 05 	sts	0x057A, r24
		// request data from application
		if(i2cSlaveTransmit) I2cSendDataLength = i2cSlaveTransmit(I2C_SEND_DATA_BUFFER_SIZE, I2cSendData);
    3564:	e0 91 c2 05 	lds	r30, 0x05C2
    3568:	f0 91 c3 05 	lds	r31, 0x05C3
    356c:	30 97       	sbiw	r30, 0x00	; 0
    356e:	31 f0       	breq	.+12     	; 0x357c <__vector_39+0x1da>
    3570:	80 e2       	ldi	r24, 0x20	; 32
    3572:	6c e7       	ldi	r22, 0x7C	; 124
    3574:	75 e0       	ldi	r23, 0x05	; 5
    3576:	09 95       	icall
    3578:	80 93 9d 05 	sts	0x059D, r24
		// reset data index
		I2cSendDataIndex = 0;
    357c:	10 92 9c 05 	sts	0x059C, r1
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: ST->DATA_ACK\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// transmit data byte
		outb(TWDR, I2cSendData[I2cSendDataIndex++]);
    3580:	90 91 9c 05 	lds	r25, 0x059C
    3584:	e9 2f       	mov	r30, r25
    3586:	f0 e0       	ldi	r31, 0x00	; 0
    3588:	e4 58       	subi	r30, 0x84	; 132
    358a:	fa 4f       	sbci	r31, 0xFA	; 250
    358c:	80 81       	ld	r24, Z
    358e:	80 93 bb 00 	sts	0x00BB, r24
    3592:	9f 5f       	subi	r25, 0xFF	; 255
    3594:	90 93 9c 05 	sts	0x059C, r25
		if(I2cSendDataIndex < I2cSendDataLength)
    3598:	80 91 9d 05 	lds	r24, 0x059D
    359c:	98 17       	cp	r25, r24
    359e:	28 f4       	brcc	.+10     	; 0x35aa <__vector_39+0x208>
			// expect ACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    35a0:	80 91 bc 00 	lds	r24, 0x00BC
    35a4:	8f 70       	andi	r24, 0x0F	; 15
    35a6:	80 6c       	ori	r24, 0xC0	; 192
    35a8:	04 c0       	rjmp	.+8      	; 0x35b2 <__vector_39+0x210>
		else
			// expect NACK to data byte
			outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT));
    35aa:	80 91 bc 00 	lds	r24, 0x00BC
    35ae:	8f 70       	andi	r24, 0x0F	; 15
    35b0:	80 68       	ori	r24, 0x80	; 128
    35b2:	80 93 bc 00 	sts	0x00BC, r24
    35b6:	0d c0       	rjmp	.+26     	; 0x35d2 <__vector_39+0x230>
		rprintf("I2C: ST->DATA_NACK or LAST_DATA\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// all done
		// switch to open slave
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWEA));
    35b8:	80 91 bc 00 	lds	r24, 0x00BC
    35bc:	8f 70       	andi	r24, 0x0F	; 15
    35be:	80 6c       	ori	r24, 0xC0	; 192
    35c0:	04 c0       	rjmp	.+8      	; 0x35ca <__vector_39+0x228>
		rprintfInit(uart1AddToTxBuffer);
		rprintf("I2C: BUS_ERROR\r\n");
		rprintfInit(uart1SendByte);
		#endif
		// reset internal hardware and release bus
		outb(TWCR, (inb(TWCR)&TWCR_CMD_MASK)|BV(TWINT)|BV(TWSTO)|BV(TWEA));
    35c2:	80 91 bc 00 	lds	r24, 0x00BC
    35c6:	8f 70       	andi	r24, 0x0F	; 15
    35c8:	80 6d       	ori	r24, 0xD0	; 208
    35ca:	80 93 bc 00 	sts	0x00BC, r24
		// set state
		I2cState = I2C_IDLE;
    35ce:	10 92 7a 05 	sts	0x057A, r1
		break;
	}
}
    35d2:	ff 91       	pop	r31
    35d4:	ef 91       	pop	r30
    35d6:	bf 91       	pop	r27
    35d8:	af 91       	pop	r26
    35da:	9f 91       	pop	r25
    35dc:	8f 91       	pop	r24
    35de:	7f 91       	pop	r23
    35e0:	6f 91       	pop	r22
    35e2:	5f 91       	pop	r21
    35e4:	4f 91       	pop	r20
    35e6:	3f 91       	pop	r19
    35e8:	2f 91       	pop	r18
    35ea:	0f 90       	pop	r0
    35ec:	0f be       	out	0x3f, r0	; 63
    35ee:	0f 90       	pop	r0
    35f0:	1f 90       	pop	r1
    35f2:	18 95       	reti

000035f4 <i2cGetState>:

eI2cStateType i2cGetState(void)
{
	return I2cState;
    35f4:	80 91 7a 05 	lds	r24, 0x057A
}
    35f8:	08 95       	ret

000035fa <init_LDS_buffer>:
uint8_t lds_buffer[BUFFER_SIZE];
uint8_t *lds_buffer_write_ndx = NULL;
uint8_t *lds_buffer_read_ndx = NULL;

void init_LDS_buffer(){
	lds_buffer_write_ndx = lds_buffer_read_ndx = lds_buffer;
    35fa:	81 e4       	ldi	r24, 0x41	; 65
    35fc:	96 e0       	ldi	r25, 0x06	; 6
    35fe:	90 93 c7 05 	sts	0x05C7, r25
    3602:	80 93 c6 05 	sts	0x05C6, r24
    3606:	90 93 c5 05 	sts	0x05C5, r25
    360a:	80 93 c4 05 	sts	0x05C4, r24
}
    360e:	08 95       	ret

00003610 <LDSRcv>:

void LDSRcv(unsigned char c){
	if(c != 0xff){
    3610:	8f 3f       	cpi	r24, 0xFF	; 255
    3612:	b9 f0       	breq	.+46     	; 0x3642 <LDSRcv+0x32>
		*lds_buffer_write_ndx = c;
    3614:	e0 91 c4 05 	lds	r30, 0x05C4
    3618:	f0 91 c5 05 	lds	r31, 0x05C5
    361c:	80 83       	st	Z, r24
		lds_buffer_write_ndx++;		
    361e:	80 91 c4 05 	lds	r24, 0x05C4
    3622:	90 91 c5 05 	lds	r25, 0x05C5
    3626:	01 96       	adiw	r24, 0x01	; 1
    3628:	90 93 c5 05 	sts	0x05C5, r25
    362c:	80 93 c4 05 	sts	0x05C4, r24
		if(lds_buffer_write_ndx >= (lds_buffer + BUFFER_SIZE)){ 
    3630:	81 54       	subi	r24, 0x41	; 65
    3632:	97 40       	sbci	r25, 0x07	; 7
    3634:	30 f0       	brcs	.+12     	; 0x3642 <LDSRcv+0x32>
			lds_buffer_write_ndx = lds_buffer;
    3636:	81 e4       	ldi	r24, 0x41	; 65
    3638:	96 e0       	ldi	r25, 0x06	; 6
    363a:	90 93 c5 05 	sts	0x05C5, r25
    363e:	80 93 c4 05 	sts	0x05C4, r24
    3642:	08 95       	ret

00003644 <error_checker>:
		lds_buffer_read_ndx = lds_buffer;
	}
	return data;
}

uint8_t error_checker(const uint16_t chk_data[], uint16_t checksum){
    3644:	0f 93       	push	r16
    3646:	1f 93       	push	r17
    3648:	cf 93       	push	r28
    364a:	df 93       	push	r29
    364c:	ec 01       	movw	r28, r24
    364e:	8b 01       	movw	r16, r22
    3650:	20 e0       	ldi	r18, 0x00	; 0
    3652:	30 e0       	ldi	r19, 0x00	; 0
    3654:	40 e0       	ldi	r20, 0x00	; 0
    3656:	50 e0       	ldi	r21, 0x00	; 0
    3658:	60 e0       	ldi	r22, 0x00	; 0
    365a:	70 e0       	ldi	r23, 0x00	; 0
    uint32_t chk32 = 0;
    for(uint8_t ndx = 0; ndx < 10; ndx++){
      chk32 = (chk32 << 1) + chk_data[ndx];
    365c:	22 0f       	add	r18, r18
    365e:	33 1f       	adc	r19, r19
    3660:	44 1f       	adc	r20, r20
    3662:	55 1f       	adc	r21, r21
    3664:	fe 01       	movw	r30, r28
    3666:	e6 0f       	add	r30, r22
    3668:	f7 1f       	adc	r31, r23
    366a:	80 81       	ld	r24, Z
    366c:	91 81       	ldd	r25, Z+1	; 0x01
    366e:	a0 e0       	ldi	r26, 0x00	; 0
    3670:	b0 e0       	ldi	r27, 0x00	; 0
    3672:	28 0f       	add	r18, r24
    3674:	39 1f       	adc	r19, r25
    3676:	4a 1f       	adc	r20, r26
    3678:	5b 1f       	adc	r21, r27
    367a:	6e 5f       	subi	r22, 0xFE	; 254
    367c:	7f 4f       	sbci	r23, 0xFF	; 255
	return data;
}

uint8_t error_checker(const uint16_t chk_data[], uint16_t checksum){
    uint32_t chk32 = 0;
    for(uint8_t ndx = 0; ndx < 10; ndx++){
    367e:	64 31       	cpi	r22, 0x14	; 20
    3680:	71 05       	cpc	r23, r1
    3682:	61 f7       	brne	.-40     	; 0x365c <error_checker+0x18>
      chk32 = (chk32 << 1) + chk_data[ndx];
    }
    uint16_t chk16 = (chk32 & 0x7FFF) + (chk32 >> 15);
    3684:	c9 01       	movw	r24, r18
    3686:	9f 77       	andi	r25, 0x7F	; 127
    3688:	6f e0       	ldi	r22, 0x0F	; 15
    368a:	56 95       	lsr	r21
    368c:	47 95       	ror	r20
    368e:	37 95       	ror	r19
    3690:	27 95       	ror	r18
    3692:	6a 95       	dec	r22
    3694:	d1 f7       	brne	.-12     	; 0x368a <error_checker+0x46>
    3696:	82 0f       	add	r24, r18
    3698:	93 1f       	adc	r25, r19
    369a:	20 e0       	ldi	r18, 0x00	; 0
    369c:	9f 77       	andi	r25, 0x7F	; 127
    369e:	80 17       	cp	r24, r16
    36a0:	91 07       	cpc	r25, r17
    36a2:	09 f4       	brne	.+2      	; 0x36a6 <error_checker+0x62>
    36a4:	21 e0       	ldi	r18, 0x01	; 1
    chk16 = chk16 & 0x7FFF;
    return (chk16 == checksum);
  }
    36a6:	82 2f       	mov	r24, r18
    36a8:	df 91       	pop	r29
    36aa:	cf 91       	pop	r28
    36ac:	1f 91       	pop	r17
    36ae:	0f 91       	pop	r16
    36b0:	08 95       	ret

000036b2 <conv_FrametoDist>:
			f_ndx++;
		}
	}
}

void conv_FrametoDist(const LDS_FRAME ldsf[], uint16_t ranges[]){
    36b2:	cf 93       	push	r28
    36b4:	df 93       	push	r29
    36b6:	ec 01       	movw	r28, r24
    36b8:	20 e0       	ldi	r18, 0x00	; 0
	// ldsf must be of length 90
	// ranges must be of length 360
	uint16_t r_ndx;
	for(uint8_t f_ndx = 0; f_ndx < 90; f_ndx++){
		// Maps frame indicies to range indices
		r_ndx = 4*ldsf[f_ndx].index - 640;
    36ba:	e8 81       	ld	r30, Y
    36bc:	f0 e0       	ldi	r31, 0x00	; 0
    36be:	e0 5a       	subi	r30, 0xA0	; 160
    36c0:	f0 40       	sbci	r31, 0x00	; 0
    36c2:	ee 0f       	add	r30, r30
    36c4:	ff 1f       	adc	r31, r31
    36c6:	ee 0f       	add	r30, r30
    36c8:	ff 1f       	adc	r31, r31
		ranges[r_ndx]     = (ldsf[f_ndx].distance[0]);
    36ca:	df 01       	movw	r26, r30
    36cc:	aa 0f       	add	r26, r26
    36ce:	bb 1f       	adc	r27, r27
    36d0:	a6 0f       	add	r26, r22
    36d2:	b7 1f       	adc	r27, r23
    36d4:	8b 85       	ldd	r24, Y+11	; 0x0b
    36d6:	9c 85       	ldd	r25, Y+12	; 0x0c
    36d8:	8d 93       	st	X+, r24
    36da:	9c 93       	st	X, r25
		ranges[r_ndx + 1] = (ldsf[f_ndx].distance[1]);
    36dc:	df 01       	movw	r26, r30
    36de:	11 96       	adiw	r26, 0x01	; 1
    36e0:	aa 0f       	add	r26, r26
    36e2:	bb 1f       	adc	r27, r27
    36e4:	a6 0f       	add	r26, r22
    36e6:	b7 1f       	adc	r27, r23
    36e8:	8d 85       	ldd	r24, Y+13	; 0x0d
    36ea:	9e 85       	ldd	r25, Y+14	; 0x0e
    36ec:	8d 93       	st	X+, r24
    36ee:	9c 93       	st	X, r25
		ranges[r_ndx + 2] = (ldsf[f_ndx].distance[2]);
    36f0:	32 96       	adiw	r30, 0x02	; 2
    36f2:	df 01       	movw	r26, r30
    36f4:	aa 0f       	add	r26, r26
    36f6:	bb 1f       	adc	r27, r27
    36f8:	a6 0f       	add	r26, r22
    36fa:	b7 1f       	adc	r27, r23
    36fc:	8f 85       	ldd	r24, Y+15	; 0x0f
    36fe:	98 89       	ldd	r25, Y+16	; 0x10
    3700:	8d 93       	st	X+, r24
    3702:	9c 93       	st	X, r25
		ranges[r_ndx + 3] = (ldsf[f_ndx].distance[3]);
    3704:	31 96       	adiw	r30, 0x01	; 1
    3706:	ee 0f       	add	r30, r30
    3708:	ff 1f       	adc	r31, r31
    370a:	e6 0f       	add	r30, r22
    370c:	f7 1f       	adc	r31, r23
    370e:	89 89       	ldd	r24, Y+17	; 0x11
    3710:	9a 89       	ldd	r25, Y+18	; 0x12
    3712:	91 83       	std	Z+1, r25	; 0x01
    3714:	80 83       	st	Z, r24

void conv_FrametoDist(const LDS_FRAME ldsf[], uint16_t ranges[]){
	// ldsf must be of length 90
	// ranges must be of length 360
	uint16_t r_ndx;
	for(uint8_t f_ndx = 0; f_ndx < 90; f_ndx++){
    3716:	2f 5f       	subi	r18, 0xFF	; 255
    3718:	6d 96       	adiw	r28, 0x1d	; 29
    371a:	2a 35       	cpi	r18, 0x5A	; 90
    371c:	71 f6       	brne	.-100    	; 0x36ba <conv_FrametoDist+0x8>
		ranges[r_ndx]     = (ldsf[f_ndx].distance[0]);
		ranges[r_ndx + 1] = (ldsf[f_ndx].distance[1]);
		ranges[r_ndx + 2] = (ldsf[f_ndx].distance[2]);
		ranges[r_ndx + 3] = (ldsf[f_ndx].distance[3]);
	}
}
    371e:	df 91       	pop	r29
    3720:	cf 91       	pop	r28
    3722:	08 95       	ret

00003724 <print_frame>:
	frame->checksum = (((uint16_t)read_LDS())) + (((uint16_t)read_LDS())<<8);
    
    return error_checker(chk_data, frame->checksum);
}  

void print_frame(LDS_FRAME frame){
    3724:	ef 92       	push	r14
    3726:	ff 92       	push	r15
    3728:	0f 93       	push	r16
    372a:	1f 93       	push	r17
    372c:	df 93       	push	r29
    372e:	cf 93       	push	r28
    3730:	cd b7       	in	r28, 0x3d	; 61
    3732:	de b7       	in	r29, 0x3e	; 62
    3734:	e9 84       	ldd	r14, Y+9	; 0x09
    3736:	0a 85       	ldd	r16, Y+10	; 0x0a
    3738:	1b 85       	ldd	r17, Y+11	; 0x0b
	rprintf("Index: ");
    373a:	00 d0       	rcall	.+0      	; 0x373c <print_frame+0x18>
    373c:	0f 92       	push	r0
    373e:	ff 24       	eor	r15, r15
    3740:	f3 94       	inc	r15
    3742:	ad b7       	in	r26, 0x3d	; 61
    3744:	be b7       	in	r27, 0x3e	; 62
    3746:	11 96       	adiw	r26, 0x01	; 1
    3748:	fc 92       	st	X, r15
    374a:	11 97       	sbiw	r26, 0x01	; 1
    374c:	8e e5       	ldi	r24, 0x5E	; 94
    374e:	92 e0       	ldi	r25, 0x02	; 2
    3750:	13 96       	adiw	r26, 0x03	; 3
    3752:	9c 93       	st	X, r25
    3754:	8e 93       	st	-X, r24
    3756:	12 97       	sbiw	r26, 0x02	; 2
    3758:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <rprintf1RamRom>
	rprintfu08(frame.index);
    375c:	0f 90       	pop	r0
    375e:	0f 90       	pop	r0
    3760:	0f 90       	pop	r0
    3762:	8e 2d       	mov	r24, r14
    3764:	0e 94 35 16 	call	0x2c6a	; 0x2c6a <rprintfu08>
	rprintf(" Motor Speed: ");
    3768:	00 d0       	rcall	.+0      	; 0x376a <print_frame+0x46>
    376a:	0f 92       	push	r0
    376c:	ed b7       	in	r30, 0x3d	; 61
    376e:	fe b7       	in	r31, 0x3e	; 62
    3770:	f1 82       	std	Z+1, r15	; 0x01
    3772:	8f e4       	ldi	r24, 0x4F	; 79
    3774:	92 e0       	ldi	r25, 0x02	; 2
    3776:	93 83       	std	Z+3, r25	; 0x03
    3778:	82 83       	std	Z+2, r24	; 0x02
    377a:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <rprintf1RamRom>
	rprintfu16(frame.motor_speed);
    377e:	0f 90       	pop	r0
    3780:	0f 90       	pop	r0
    3782:	0f 90       	pop	r0
    3784:	c8 01       	movw	r24, r16
    3786:	0e 94 40 16 	call	0x2c80	; 0x2c80 <rprintfu16>
	rprintf(" Distances: ");
    378a:	00 d0       	rcall	.+0      	; 0x378c <print_frame+0x68>
    378c:	0f 92       	push	r0
    378e:	ad b7       	in	r26, 0x3d	; 61
    3790:	be b7       	in	r27, 0x3e	; 62
    3792:	11 96       	adiw	r26, 0x01	; 1
    3794:	fc 92       	st	X, r15
    3796:	11 97       	sbiw	r26, 0x01	; 1
    3798:	82 e4       	ldi	r24, 0x42	; 66
    379a:	92 e0       	ldi	r25, 0x02	; 2
    379c:	13 96       	adiw	r26, 0x03	; 3
    379e:	9c 93       	st	X, r25
    37a0:	8e 93       	st	-X, r24
    37a2:	12 97       	sbiw	r26, 0x02	; 2
    37a4:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <rprintf1RamRom>
	for(uint8_t ndx = 0; ndx < 4; ndx++){
		rprintf("%d ",frame.distance[ndx]);
    37a8:	00 d0       	rcall	.+0      	; 0x37aa <print_frame+0x86>
    37aa:	ed b7       	in	r30, 0x3d	; 61
    37ac:	fe b7       	in	r31, 0x3e	; 62
    37ae:	31 96       	adiw	r30, 0x01	; 1
    37b0:	ad b7       	in	r26, 0x3d	; 61
    37b2:	be b7       	in	r27, 0x3e	; 62
    37b4:	11 96       	adiw	r26, 0x01	; 1
    37b6:	fc 92       	st	X, r15
    37b8:	0e e3       	ldi	r16, 0x3E	; 62
    37ba:	12 e0       	ldi	r17, 0x02	; 2
    37bc:	12 83       	std	Z+2, r17	; 0x02
    37be:	01 83       	std	Z+1, r16	; 0x01
    37c0:	8c 89       	ldd	r24, Y+20	; 0x14
    37c2:	9d 89       	ldd	r25, Y+21	; 0x15
    37c4:	94 83       	std	Z+4, r25	; 0x04
    37c6:	83 83       	std	Z+3, r24	; 0x03
    37c8:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <rprintf1RamRom>
    37cc:	ed b7       	in	r30, 0x3d	; 61
    37ce:	fe b7       	in	r31, 0x3e	; 62
    37d0:	31 96       	adiw	r30, 0x01	; 1
    37d2:	ad b7       	in	r26, 0x3d	; 61
    37d4:	be b7       	in	r27, 0x3e	; 62
    37d6:	11 96       	adiw	r26, 0x01	; 1
    37d8:	fc 92       	st	X, r15
    37da:	12 83       	std	Z+2, r17	; 0x02
    37dc:	01 83       	std	Z+1, r16	; 0x01
    37de:	8e 89       	ldd	r24, Y+22	; 0x16
    37e0:	9f 89       	ldd	r25, Y+23	; 0x17
    37e2:	94 83       	std	Z+4, r25	; 0x04
    37e4:	83 83       	std	Z+3, r24	; 0x03
    37e6:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <rprintf1RamRom>
    37ea:	ed b7       	in	r30, 0x3d	; 61
    37ec:	fe b7       	in	r31, 0x3e	; 62
    37ee:	31 96       	adiw	r30, 0x01	; 1
    37f0:	ad b7       	in	r26, 0x3d	; 61
    37f2:	be b7       	in	r27, 0x3e	; 62
    37f4:	11 96       	adiw	r26, 0x01	; 1
    37f6:	fc 92       	st	X, r15
    37f8:	12 83       	std	Z+2, r17	; 0x02
    37fa:	01 83       	std	Z+1, r16	; 0x01
    37fc:	88 8d       	ldd	r24, Y+24	; 0x18
    37fe:	99 8d       	ldd	r25, Y+25	; 0x19
    3800:	94 83       	std	Z+4, r25	; 0x04
    3802:	83 83       	std	Z+3, r24	; 0x03
    3804:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <rprintf1RamRom>
    3808:	ed b7       	in	r30, 0x3d	; 61
    380a:	fe b7       	in	r31, 0x3e	; 62
    380c:	31 96       	adiw	r30, 0x01	; 1
    380e:	ad b7       	in	r26, 0x3d	; 61
    3810:	be b7       	in	r27, 0x3e	; 62
    3812:	11 96       	adiw	r26, 0x01	; 1
    3814:	fc 92       	st	X, r15
    3816:	12 83       	std	Z+2, r17	; 0x02
    3818:	01 83       	std	Z+1, r16	; 0x01
    381a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    381c:	9b 8d       	ldd	r25, Y+27	; 0x1b
    381e:	94 83       	std	Z+4, r25	; 0x04
    3820:	83 83       	std	Z+3, r24	; 0x03
    3822:	0e 94 e6 17 	call	0x2fcc	; 0x2fcc <rprintf1RamRom>
	}
	rprintfCRLF();
    3826:	0f 90       	pop	r0
    3828:	0f 90       	pop	r0
    382a:	0f 90       	pop	r0
    382c:	0f 90       	pop	r0
    382e:	0f 90       	pop	r0
    3830:	0e 94 26 16 	call	0x2c4c	; 0x2c4c <rprintfCRLF>
}
    3834:	cf 91       	pop	r28
    3836:	df 91       	pop	r29
    3838:	1f 91       	pop	r17
    383a:	0f 91       	pop	r16
    383c:	ff 90       	pop	r15
    383e:	ef 90       	pop	r14
    3840:	08 95       	ret

00003842 <read_LDS>:
			lds_buffer_write_ndx = lds_buffer;
		}
	}
}

uint8_t read_LDS(){
    3842:	04 c0       	rjmp	.+8      	; 0x384c <read_LDS+0xa>
	while(lds_buffer_read_ndx == lds_buffer_write_ndx){ delay_us(10); };
    3844:	8a e0       	ldi	r24, 0x0A	; 10
    3846:	90 e0       	ldi	r25, 0x00	; 0
    3848:	0e 94 13 0b 	call	0x1626	; 0x1626 <delay_us>
    384c:	e0 91 c6 05 	lds	r30, 0x05C6
    3850:	f0 91 c7 05 	lds	r31, 0x05C7
    3854:	80 91 c4 05 	lds	r24, 0x05C4
    3858:	90 91 c5 05 	lds	r25, 0x05C5
    385c:	e8 17       	cp	r30, r24
    385e:	f9 07       	cpc	r31, r25
    3860:	89 f3       	breq	.-30     	; 0x3844 <read_LDS+0x2>
	uint8_t data = *lds_buffer_read_ndx;
    3862:	21 91       	ld	r18, Z+
	lds_buffer_read_ndx++;
    3864:	f0 93 c7 05 	sts	0x05C7, r31
    3868:	e0 93 c6 05 	sts	0x05C6, r30
	if(lds_buffer_read_ndx >= (lds_buffer + BUFFER_SIZE)){ 
    386c:	e1 54       	subi	r30, 0x41	; 65
    386e:	f7 40       	sbci	r31, 0x07	; 7
    3870:	30 f0       	brcs	.+12     	; 0x387e <read_LDS+0x3c>
		lds_buffer_read_ndx = lds_buffer;
    3872:	81 e4       	ldi	r24, 0x41	; 65
    3874:	96 e0       	ldi	r25, 0x06	; 6
    3876:	90 93 c7 05 	sts	0x05C7, r25
    387a:	80 93 c6 05 	sts	0x05C6, r24
	}
	return data;
}
    387e:	82 2f       	mov	r24, r18
    3880:	08 95       	ret

00003882 <parse_frame>:
    uint16_t chk16 = (chk32 & 0x7FFF) + (chk32 >> 15);
    chk16 = chk16 & 0x7FFF;
    return (chk16 == checksum);
  }

uint8_t parse_frame(LDS_FRAME *frame){
    3882:	2f 92       	push	r2
    3884:	3f 92       	push	r3
    3886:	4f 92       	push	r4
    3888:	5f 92       	push	r5
    388a:	6f 92       	push	r6
    388c:	7f 92       	push	r7
    388e:	8f 92       	push	r8
    3890:	9f 92       	push	r9
    3892:	af 92       	push	r10
    3894:	bf 92       	push	r11
    3896:	cf 92       	push	r12
    3898:	df 92       	push	r13
    389a:	ef 92       	push	r14
    389c:	ff 92       	push	r15
    389e:	0f 93       	push	r16
    38a0:	1f 93       	push	r17
    38a2:	df 93       	push	r29
    38a4:	cf 93       	push	r28
    38a6:	cd b7       	in	r28, 0x3d	; 61
    38a8:	de b7       	in	r29, 0x3e	; 62
    38aa:	6a 97       	sbiw	r28, 0x1a	; 26
    38ac:	0f b6       	in	r0, 0x3f	; 63
    38ae:	f8 94       	cli
    38b0:	de bf       	out	0x3e, r29	; 62
    38b2:	0f be       	out	0x3f, r0	; 63
    38b4:	cd bf       	out	0x3d, r28	; 61
    38b6:	2c 01       	movw	r4, r24
    // Array for use by the error checker
    uint16_t chk_data[10];

    // Read start byte
    uint8_t start_byte = read_LDS();
    38b8:	0e 94 21 1c 	call	0x3842	; 0x3842 <read_LDS>
    // If the byte read in is not the start byte (0xFA), then this is not the beginning of a frame
    if(start_byte != 0xFA) return FALSE; 
    38bc:	8a 3f       	cpi	r24, 0xFA	; 250
    38be:	09 f0       	breq	.+2      	; 0x38c2 <parse_frame+0x40>
    38c0:	ac c0       	rjmp	.+344    	; 0x3a1a <parse_frame+0x198>

    // Read index
	frame->index = read_LDS();
    38c2:	0e 94 21 1c 	call	0x3842	; 0x3842 <read_LDS>
    38c6:	28 2f       	mov	r18, r24
    38c8:	f2 01       	movw	r30, r4
    38ca:	80 83       	st	Z, r24
    // If the byte proceeding the start byte does not look like an index, then is is not the beginning of a frame
    if((frame->index < 0xA0)||(frame->index > 0xF9)) return FALSE;
    38cc:	80 5a       	subi	r24, 0xA0	; 160
    38ce:	8a 35       	cpi	r24, 0x5A	; 90
    38d0:	08 f0       	brcs	.+2      	; 0x38d4 <parse_frame+0x52>
    38d2:	a3 c0       	rjmp	.+326    	; 0x3a1a <parse_frame+0x198>

    // Add these bytes for the error checker
    chk_data[0] = (frame->index << 8) + start_byte;
    38d4:	92 2f       	mov	r25, r18
    38d6:	80 e0       	ldi	r24, 0x00	; 0
    38d8:	86 50       	subi	r24, 0x06	; 6
    38da:	9f 4f       	sbci	r25, 0xFF	; 255
    38dc:	9e 83       	std	Y+6, r25	; 0x06
    38de:	8d 83       	std	Y+5, r24	; 0x05
    //   MSB                                                               LSB
    //   15  14  13  12  11  10  9   8   7   6    5    4    3    2    1    0
    //   512 256 128 64  32  16  8   4   2   1 .  1/2  1/4  1/8  1/16 1/32 1/64
    //
	
	frame->motor_speed = ((uint16_t)read_LDS()) + ((uint16_t)read_LDS()<<8);
    38e0:	0e 94 21 1c 	call	0x3842	; 0x3842 <read_LDS>
    38e4:	18 2f       	mov	r17, r24
    38e6:	0e 94 21 1c 	call	0x3842	; 0x3842 <read_LDS>
    38ea:	38 2f       	mov	r19, r24
    38ec:	20 e0       	ldi	r18, 0x00	; 0
    38ee:	21 0f       	add	r18, r17
    38f0:	31 1d       	adc	r19, r1
    38f2:	f2 01       	movw	r30, r4
    38f4:	32 83       	std	Z+2, r19	; 0x02
    38f6:	21 83       	std	Z+1, r18	; 0x01
    // Add these bytes for the error checker
    chk_data[1] = frame->motor_speed;
    38f8:	38 87       	std	Y+8, r19	; 0x08
    38fa:	2f 83       	std	Y+7, r18	; 0x07
    38fc:	32 01       	movw	r6, r4
    38fe:	09 e0       	ldi	r16, 0x09	; 9
    3900:	80 2e       	mov	r8, r16
    3902:	91 2c       	mov	r9, r1
    3904:	8c 0e       	add	r8, r28
    3906:	9d 1e       	adc	r9, r29
    3908:	62 01       	movw	r12, r4
				
    // Read distances, intensities, and flags
    for(uint8_t itr = 0; itr < 4; itr++) {
      // Read in the four distance and intensity bytes
      uint8_t di_bytes[4];
	  for(uint8_t d_ndx = 0; d_ndx < 4; d_ndx++){
    390a:	15 e0       	ldi	r17, 0x05	; 5
    390c:	21 2e       	mov	r2, r17
    390e:	31 2c       	mov	r3, r1
    3910:	2c 0e       	add	r2, r28
    3912:	3d 1e       	adc	r3, r29
    // Add these bytes for the error checker
    chk_data[1] = frame->motor_speed;
	
				
    // Read distances, intensities, and flags
    for(uint8_t itr = 0; itr < 4; itr++) {
    3914:	ae 01       	movw	r20, r28
    3916:	47 5e       	subi	r20, 0xE7	; 231
    3918:	5f 4f       	sbci	r21, 0xFF	; 255
    391a:	5a 8f       	std	Y+26, r21	; 0x1a
    391c:	49 8f       	std	Y+25, r20	; 0x19
    391e:	46 c0       	rjmp	.+140    	; 0x39ac <parse_frame+0x12a>
      // Read in the four distance and intensity bytes
      uint8_t di_bytes[4];
	  for(uint8_t d_ndx = 0; d_ndx < 4; d_ndx++){
	  	di_bytes[d_ndx] = read_LDS();
    3920:	0e 94 21 1c 	call	0x3842	; 0x3842 <read_LDS>
    3924:	f8 01       	movw	r30, r16
    3926:	81 93       	st	Z+, r24
    3928:	8f 01       	movw	r16, r30
				
    // Read distances, intensities, and flags
    for(uint8_t itr = 0; itr < 4; itr++) {
      // Read in the four distance and intensity bytes
      uint8_t di_bytes[4];
	  for(uint8_t d_ndx = 0; d_ndx < 4; d_ndx++){
    392a:	e2 15       	cp	r30, r2
    392c:	f3 05       	cpc	r31, r3
    392e:	c1 f7       	brne	.-16     	; 0x3920 <parse_frame+0x9e>
	  	di_bytes[d_ndx] = read_LDS();
      }
      // The invalid and strength flags are the MSB and adjacent bit of the second (indexwise) distance byte
      frame->invalid[itr] = (uint8_t)(di_bytes[1] & 0x80);
    3930:	4a 81       	ldd	r20, Y+2	; 0x02
    3932:	94 2f       	mov	r25, r20
    3934:	90 78       	andi	r25, 0x80	; 128
    3936:	f3 01       	movw	r30, r6
    3938:	93 83       	std	Z+3, r25	; 0x03
      frame->strength_warning[itr] = (uint8_t)(di_bytes[1] & 0x40);
    393a:	84 2f       	mov	r24, r20
    393c:	80 74       	andi	r24, 0x40	; 64
    393e:	87 83       	std	Z+7, r24	; 0x07

      // Distance and intensity bytes are read in little endian, and therefore need to be switched and concatenated
      // The second distance byte (indexwise) is masked to eliminate the invalid and strength flags from the measurement
      if(frame->invalid[itr]){ // If this measurement is invalid, set it to zero
    3940:	99 23       	and	r25, r25
    3942:	21 f0       	breq	.+8      	; 0x394c <parse_frame+0xca>
		frame->distance[itr]  = 0;
    3944:	f6 01       	movw	r30, r12
    3946:	14 86       	std	Z+12, r1	; 0x0c
    3948:	13 86       	std	Z+11, r1	; 0x0b
    394a:	0c c0       	rjmp	.+24     	; 0x3964 <parse_frame+0xe2>
      }
      else{
		frame->distance[itr]  = ((di_bytes[1] & 0x3F) << 8) + di_bytes[0];
    394c:	84 2f       	mov	r24, r20
    394e:	90 e0       	ldi	r25, 0x00	; 0
    3950:	8f 73       	andi	r24, 0x3F	; 63
    3952:	90 70       	andi	r25, 0x00	; 0
    3954:	98 2f       	mov	r25, r24
    3956:	88 27       	eor	r24, r24
    3958:	29 81       	ldd	r18, Y+1	; 0x01
    395a:	82 0f       	add	r24, r18
    395c:	91 1d       	adc	r25, r1
    395e:	f6 01       	movw	r30, r12
    3960:	94 87       	std	Z+12, r25	; 0x0c
    3962:	83 87       	std	Z+11, r24	; 0x0b
      }

      frame->intensity[itr] = (di_bytes[3] << 8) + di_bytes[2];
    3964:	bc 80       	ldd	r11, Y+4	; 0x04
    3966:	aa 24       	eor	r10, r10
    3968:	8b 81       	ldd	r24, Y+3	; 0x03
    396a:	95 01       	movw	r18, r10
    396c:	28 0f       	add	r18, r24
    396e:	31 1d       	adc	r19, r1
    3970:	f6 01       	movw	r30, r12
    3972:	34 8b       	std	Z+20, r19	; 0x14
    3974:	23 8b       	std	Z+19, r18	; 0x13
      
      // Add these bytes for the error checker
      chk_data[2*itr + 2] = (di_bytes[1] << 8) + di_bytes[0];
    3976:	f4 2e       	mov	r15, r20
    3978:	ee 24       	eor	r14, r14
    397a:	89 81       	ldd	r24, Y+1	; 0x01
    397c:	a7 01       	movw	r20, r14
    397e:	48 0f       	add	r20, r24
    3980:	51 1d       	adc	r21, r1
    3982:	f4 01       	movw	r30, r8
    3984:	51 83       	std	Z+1, r21	; 0x01
    3986:	40 83       	st	Z, r20
      chk_data[2*itr + 3] = (di_bytes[3] << 8) + di_bytes[2];
    3988:	33 83       	std	Z+3, r19	; 0x03
    398a:	22 83       	std	Z+2, r18	; 0x02
    398c:	42 e0       	ldi	r20, 0x02	; 2
    398e:	50 e0       	ldi	r21, 0x00	; 0
    3990:	c4 0e       	add	r12, r20
    3992:	d5 1e       	adc	r13, r21
    3994:	84 e0       	ldi	r24, 0x04	; 4
    3996:	90 e0       	ldi	r25, 0x00	; 0
    3998:	88 0e       	add	r8, r24
    399a:	99 1e       	adc	r9, r25
    399c:	08 94       	sec
    399e:	61 1c       	adc	r6, r1
    39a0:	71 1c       	adc	r7, r1
    // Add these bytes for the error checker
    chk_data[1] = frame->motor_speed;
	
				
    // Read distances, intensities, and flags
    for(uint8_t itr = 0; itr < 4; itr++) {
    39a2:	e9 8d       	ldd	r30, Y+25	; 0x19
    39a4:	fa 8d       	ldd	r31, Y+26	; 0x1a
    39a6:	8e 16       	cp	r8, r30
    39a8:	9f 06       	cpc	r9, r31
    39aa:	21 f0       	breq	.+8      	; 0x39b4 <parse_frame+0x132>
    39ac:	8e 01       	movw	r16, r28
    39ae:	0f 5f       	subi	r16, 0xFF	; 255
    39b0:	1f 4f       	sbci	r17, 0xFF	; 255
    39b2:	b6 cf       	rjmp	.-148    	; 0x3920 <parse_frame+0x9e>
      chk_data[2*itr + 3] = (di_bytes[3] << 8) + di_bytes[2];
    }

    // Read checksum
    // Checksum is given in little endian, but because it is read into a uint16_t, it is ordered correctly
	frame->checksum = (((uint16_t)read_LDS())) + (((uint16_t)read_LDS())<<8);
    39b4:	0e 94 21 1c 	call	0x3842	; 0x3842 <read_LDS>
    39b8:	18 2f       	mov	r17, r24
    39ba:	0e 94 21 1c 	call	0x3842	; 0x3842 <read_LDS>
    39be:	38 2f       	mov	r19, r24
    39c0:	20 e0       	ldi	r18, 0x00	; 0
    39c2:	b9 01       	movw	r22, r18
    39c4:	61 0f       	add	r22, r17
    39c6:	71 1d       	adc	r23, r1
    39c8:	f2 01       	movw	r30, r4
    39ca:	74 8f       	std	Z+28, r23	; 0x1c
    39cc:	63 8f       	std	Z+27, r22	; 0x1b
    39ce:	f1 01       	movw	r30, r2
    39d0:	20 e0       	ldi	r18, 0x00	; 0
    39d2:	30 e0       	ldi	r19, 0x00	; 0
    39d4:	40 e0       	ldi	r20, 0x00	; 0
    39d6:	50 e0       	ldi	r21, 0x00	; 0
}

uint8_t error_checker(const uint16_t chk_data[], uint16_t checksum){
    uint32_t chk32 = 0;
    for(uint8_t ndx = 0; ndx < 10; ndx++){
      chk32 = (chk32 << 1) + chk_data[ndx];
    39d8:	22 0f       	add	r18, r18
    39da:	33 1f       	adc	r19, r19
    39dc:	44 1f       	adc	r20, r20
    39de:	55 1f       	adc	r21, r21
    39e0:	81 91       	ld	r24, Z+
    39e2:	91 91       	ld	r25, Z+
    39e4:	a0 e0       	ldi	r26, 0x00	; 0
    39e6:	b0 e0       	ldi	r27, 0x00	; 0
    39e8:	28 0f       	add	r18, r24
    39ea:	39 1f       	adc	r19, r25
    39ec:	4a 1f       	adc	r20, r26
    39ee:	5b 1f       	adc	r21, r27
	return data;
}

uint8_t error_checker(const uint16_t chk_data[], uint16_t checksum){
    uint32_t chk32 = 0;
    for(uint8_t ndx = 0; ndx < 10; ndx++){
    39f0:	e8 15       	cp	r30, r8
    39f2:	f9 05       	cpc	r31, r9
    39f4:	89 f7       	brne	.-30     	; 0x39d8 <parse_frame+0x156>
      chk32 = (chk32 << 1) + chk_data[ndx];
    }
    uint16_t chk16 = (chk32 & 0x7FFF) + (chk32 >> 15);
    39f6:	c9 01       	movw	r24, r18
    39f8:	9f 77       	andi	r25, 0x7F	; 127
    39fa:	ef e0       	ldi	r30, 0x0F	; 15
    39fc:	56 95       	lsr	r21
    39fe:	47 95       	ror	r20
    3a00:	37 95       	ror	r19
    3a02:	27 95       	ror	r18
    3a04:	ea 95       	dec	r30
    3a06:	d1 f7       	brne	.-12     	; 0x39fc <parse_frame+0x17a>
    3a08:	82 0f       	add	r24, r18
    3a0a:	93 1f       	adc	r25, r19
    chk16 = chk16 & 0x7FFF;
    return (chk16 == checksum);
    3a0c:	20 e0       	ldi	r18, 0x00	; 0
    3a0e:	9f 77       	andi	r25, 0x7F	; 127
    3a10:	86 17       	cp	r24, r22
    3a12:	97 07       	cpc	r25, r23
    3a14:	19 f4       	brne	.+6      	; 0x3a1c <parse_frame+0x19a>
    3a16:	21 e0       	ldi	r18, 0x01	; 1
    3a18:	01 c0       	rjmp	.+2      	; 0x3a1c <parse_frame+0x19a>

    // Read checksum
    // Checksum is given in little endian, but because it is read into a uint16_t, it is ordered correctly
	frame->checksum = (((uint16_t)read_LDS())) + (((uint16_t)read_LDS())<<8);
    
    return error_checker(chk_data, frame->checksum);
    3a1a:	20 e0       	ldi	r18, 0x00	; 0
}  
    3a1c:	82 2f       	mov	r24, r18
    3a1e:	6a 96       	adiw	r28, 0x1a	; 26
    3a20:	0f b6       	in	r0, 0x3f	; 63
    3a22:	f8 94       	cli
    3a24:	de bf       	out	0x3e, r29	; 62
    3a26:	0f be       	out	0x3f, r0	; 63
    3a28:	cd bf       	out	0x3d, r28	; 61
    3a2a:	cf 91       	pop	r28
    3a2c:	df 91       	pop	r29
    3a2e:	1f 91       	pop	r17
    3a30:	0f 91       	pop	r16
    3a32:	ff 90       	pop	r15
    3a34:	ef 90       	pop	r14
    3a36:	df 90       	pop	r13
    3a38:	cf 90       	pop	r12
    3a3a:	bf 90       	pop	r11
    3a3c:	af 90       	pop	r10
    3a3e:	9f 90       	pop	r9
    3a40:	8f 90       	pop	r8
    3a42:	7f 90       	pop	r7
    3a44:	6f 90       	pop	r6
    3a46:	5f 90       	pop	r5
    3a48:	4f 90       	pop	r4
    3a4a:	3f 90       	pop	r3
    3a4c:	2f 90       	pop	r2
    3a4e:	08 95       	ret

00003a50 <grab_frames>:
		rprintf("%d ",frame.distance[ndx]);
	}
	rprintfCRLF();
}

void grab_frames(const LDS_FRAME *frame, LDS_FRAME ldsf[]){
    3a50:	af 92       	push	r10
    3a52:	bf 92       	push	r11
    3a54:	cf 92       	push	r12
    3a56:	df 92       	push	r13
    3a58:	ef 92       	push	r14
    3a5a:	ff 92       	push	r15
    3a5c:	1f 93       	push	r17
    3a5e:	df 93       	push	r29
    3a60:	cf 93       	push	r28
    3a62:	cd b7       	in	r28, 0x3d	; 61
    3a64:	de b7       	in	r29, 0x3e	; 62
    3a66:	6d 97       	sbiw	r28, 0x1d	; 29
    3a68:	0f b6       	in	r0, 0x3f	; 63
    3a6a:	f8 94       	cli
    3a6c:	de bf       	out	0x3e, r29	; 62
    3a6e:	0f be       	out	0x3f, r0	; 63
    3a70:	cd bf       	out	0x3d, r28	; 61
    3a72:	7b 01       	movw	r14, r22
	LDS_FRAME t_frame;
	uint8_t f_ndx = 1;
	ldsf[0] = *frame;
    3a74:	db 01       	movw	r26, r22
    3a76:	fc 01       	movw	r30, r24
    3a78:	8d e1       	ldi	r24, 0x1D	; 29
    3a7a:	01 90       	ld	r0, Z+
    3a7c:	0d 92       	st	X+, r0
    3a7e:	81 50       	subi	r24, 0x01	; 1
    3a80:	e1 f7       	brne	.-8      	; 0x3a7a <grab_frames+0x2a>
    3a82:	11 e0       	ldi	r17, 0x01	; 1

	while(f_ndx < 90){
		if(parse_frame(&t_frame)){
    3a84:	6e 01       	movw	r12, r28
    3a86:	08 94       	sec
    3a88:	c1 1c       	adc	r12, r1
    3a8a:	d1 1c       	adc	r13, r1
			ldsf[f_ndx] = t_frame;
    3a8c:	8d e1       	ldi	r24, 0x1D	; 29
    3a8e:	a8 2e       	mov	r10, r24
    3a90:	b1 2c       	mov	r11, r1
	LDS_FRAME t_frame;
	uint8_t f_ndx = 1;
	ldsf[0] = *frame;

	while(f_ndx < 90){
		if(parse_frame(&t_frame)){
    3a92:	c6 01       	movw	r24, r12
    3a94:	0e 94 41 1c 	call	0x3882	; 0x3882 <parse_frame>
    3a98:	88 23       	and	r24, r24
    3a9a:	d9 f3       	breq	.-10     	; 0x3a92 <grab_frames+0x42>
			ldsf[f_ndx] = t_frame;
    3a9c:	81 2f       	mov	r24, r17
    3a9e:	90 e0       	ldi	r25, 0x00	; 0
    3aa0:	8a 9d       	mul	r24, r10
    3aa2:	f0 01       	movw	r30, r0
    3aa4:	8b 9d       	mul	r24, r11
    3aa6:	f0 0d       	add	r31, r0
    3aa8:	9a 9d       	mul	r25, r10
    3aaa:	f0 0d       	add	r31, r0
    3aac:	11 24       	eor	r1, r1
    3aae:	ee 0d       	add	r30, r14
    3ab0:	ff 1d       	adc	r31, r15
    3ab2:	d6 01       	movw	r26, r12
    3ab4:	8d e1       	ldi	r24, 0x1D	; 29
    3ab6:	0d 90       	ld	r0, X+
    3ab8:	01 92       	st	Z+, r0
    3aba:	81 50       	subi	r24, 0x01	; 1
    3abc:	e1 f7       	brne	.-8      	; 0x3ab6 <grab_frames+0x66>
			f_ndx++;
    3abe:	1f 5f       	subi	r17, 0xFF	; 255
void grab_frames(const LDS_FRAME *frame, LDS_FRAME ldsf[]){
	LDS_FRAME t_frame;
	uint8_t f_ndx = 1;
	ldsf[0] = *frame;

	while(f_ndx < 90){
    3ac0:	1a 35       	cpi	r17, 0x5A	; 90
    3ac2:	38 f3       	brcs	.-50     	; 0x3a92 <grab_frames+0x42>
		if(parse_frame(&t_frame)){
			ldsf[f_ndx] = t_frame;
			f_ndx++;
		}
	}
}
    3ac4:	6d 96       	adiw	r28, 0x1d	; 29
    3ac6:	0f b6       	in	r0, 0x3f	; 63
    3ac8:	f8 94       	cli
    3aca:	de bf       	out	0x3e, r29	; 62
    3acc:	0f be       	out	0x3f, r0	; 63
    3ace:	cd bf       	out	0x3d, r28	; 61
    3ad0:	cf 91       	pop	r28
    3ad2:	df 91       	pop	r29
    3ad4:	1f 91       	pop	r17
    3ad6:	ff 90       	pop	r15
    3ad8:	ef 90       	pop	r14
    3ada:	df 90       	pop	r13
    3adc:	cf 90       	pop	r12
    3ade:	bf 90       	pop	r11
    3ae0:	af 90       	pop	r10
    3ae2:	08 95       	ret

00003ae4 <get_range_scan>:
		ranges[r_ndx + 2] = (ldsf[f_ndx].distance[2]);
		ranges[r_ndx + 3] = (ldsf[f_ndx].distance[3]);
	}
}

void get_range_scan(uint16_t ranges[]){
    3ae4:	cf 92       	push	r12
    3ae6:	df 92       	push	r13
    3ae8:	ef 92       	push	r14
    3aea:	ff 92       	push	r15
    3aec:	0f 93       	push	r16
    3aee:	1f 93       	push	r17
    3af0:	df 93       	push	r29
    3af2:	cf 93       	push	r28
    3af4:	cd b7       	in	r28, 0x3d	; 61
    3af6:	de b7       	in	r29, 0x3e	; 62
    3af8:	cf 54       	subi	r28, 0x4F	; 79
    3afa:	da 40       	sbci	r29, 0x0A	; 10
    3afc:	0f b6       	in	r0, 0x3f	; 63
    3afe:	f8 94       	cli
    3b00:	de bf       	out	0x3e, r29	; 62
    3b02:	0f be       	out	0x3f, r0	; 63
    3b04:	cd bf       	out	0x3d, r28	; 61
    3b06:	6c 01       	movw	r12, r24
	uint8_t first_frame = UNSET;
	LDS_FRAME frame;
	LDS_FRAME ldsf[90];
	// Grab frames
	while(!first_frame){
		if(parse_frame(&frame)){
    3b08:	7e 01       	movw	r14, r28
    3b0a:	08 94       	sec
    3b0c:	e1 1c       	adc	r14, r1
    3b0e:	f1 1c       	adc	r15, r1
    3b10:	c7 01       	movw	r24, r14
    3b12:	0e 94 41 1c 	call	0x3882	; 0x3882 <parse_frame>
    3b16:	88 23       	and	r24, r24
    3b18:	d9 f3       	breq	.-10     	; 0x3b10 <get_range_scan+0x2c>
			//rprintf("Got frame.\n");
			// If you get the first frame, start reading into the frame buffer
			if(frame.index == 0xA0){
    3b1a:	89 81       	ldd	r24, Y+1	; 0x01
    3b1c:	80 3a       	cpi	r24, 0xA0	; 160
    3b1e:	c1 f7       	brne	.-16     	; 0x3b10 <get_range_scan+0x2c>
				first_frame = SET;
				grab_frames(&frame,ldsf);
    3b20:	8e 01       	movw	r16, r28
    3b22:	02 5e       	subi	r16, 0xE2	; 226
    3b24:	1f 4f       	sbci	r17, 0xFF	; 255
    3b26:	c7 01       	movw	r24, r14
    3b28:	b8 01       	movw	r22, r16
    3b2a:	0e 94 28 1d 	call	0x3a50	; 0x3a50 <grab_frames>
				//rprintf("Frames grabbed.\n");
				// Convert frames into distances
				conv_FrametoDist(ldsf,ranges);
    3b2e:	c8 01       	movw	r24, r16
    3b30:	b6 01       	movw	r22, r12
    3b32:	0e 94 59 1b 	call	0x36b2	; 0x36b2 <conv_FrametoDist>
				rprintf("\nScan end\n\n");
				*/
			}
		}
	}
}
    3b36:	c1 5b       	subi	r28, 0xB1	; 177
    3b38:	d5 4f       	sbci	r29, 0xF5	; 245
    3b3a:	0f b6       	in	r0, 0x3f	; 63
    3b3c:	f8 94       	cli
    3b3e:	de bf       	out	0x3e, r29	; 62
    3b40:	0f be       	out	0x3f, r0	; 63
    3b42:	cd bf       	out	0x3d, r28	; 61
    3b44:	cf 91       	pop	r28
    3b46:	df 91       	pop	r29
    3b48:	1f 91       	pop	r17
    3b4a:	0f 91       	pop	r16
    3b4c:	ff 90       	pop	r15
    3b4e:	ef 90       	pop	r14
    3b50:	df 90       	pop	r13
    3b52:	cf 90       	pop	r12
    3b54:	08 95       	ret

00003b56 <bufferInit>:
// global variables

// initialization

void bufferInit(cBuffer* buffer, unsigned char *start, unsigned short size)
{
    3b56:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
    3b58:	8f b7       	in	r24, 0x3f	; 63
    3b5a:	f8 94       	cli
	// set start pointer of the buffer
	buffer->dataptr = start;
    3b5c:	71 83       	std	Z+1, r23	; 0x01
    3b5e:	60 83       	st	Z, r22
	buffer->size = size;
    3b60:	53 83       	std	Z+3, r21	; 0x03
    3b62:	42 83       	std	Z+2, r20	; 0x02
	// initialize index and length
	buffer->dataindex = 0;
    3b64:	17 82       	std	Z+7, r1	; 0x07
    3b66:	16 82       	std	Z+6, r1	; 0x06
	buffer->datalength = 0;
    3b68:	15 82       	std	Z+5, r1	; 0x05
    3b6a:	14 82       	std	Z+4, r1	; 0x04
	// end critical section
	CRITICAL_SECTION_END;
    3b6c:	8f bf       	out	0x3f, r24	; 63
}
    3b6e:	08 95       	ret

00003b70 <bufferGetFromFront>:

// access routines
unsigned char  bufferGetFromFront(cBuffer* buffer)
{
    3b70:	dc 01       	movw	r26, r24
	unsigned char data = 0;
	// begin critical section
	CRITICAL_SECTION_START;
    3b72:	4f b7       	in	r20, 0x3f	; 63
    3b74:	f8 94       	cli
	// check to see if there's data in the buffer
	if(buffer->datalength)
    3b76:	14 96       	adiw	r26, 0x04	; 4
    3b78:	8d 91       	ld	r24, X+
    3b7a:	9c 91       	ld	r25, X
    3b7c:	15 97       	sbiw	r26, 0x05	; 5
    3b7e:	89 2b       	or	r24, r25
    3b80:	11 f4       	brne	.+4      	; 0x3b86 <bufferGetFromFront+0x16>
    3b82:	e0 e0       	ldi	r30, 0x00	; 0
    3b84:	25 c0       	rjmp	.+74     	; 0x3bd0 <bufferGetFromFront+0x60>
	{
		// get the first character from buffer
		data = buffer->dataptr[buffer->dataindex];
    3b86:	16 96       	adiw	r26, 0x06	; 6
    3b88:	8d 91       	ld	r24, X+
    3b8a:	9c 91       	ld	r25, X
    3b8c:	17 97       	sbiw	r26, 0x07	; 7
    3b8e:	ed 91       	ld	r30, X+
    3b90:	fc 91       	ld	r31, X
    3b92:	11 97       	sbiw	r26, 0x01	; 1
    3b94:	e8 0f       	add	r30, r24
    3b96:	f9 1f       	adc	r31, r25
    3b98:	e0 81       	ld	r30, Z
		// move index down and decrement length
		buffer->dataindex++;
    3b9a:	01 96       	adiw	r24, 0x01	; 1
    3b9c:	17 96       	adiw	r26, 0x07	; 7
    3b9e:	9c 93       	st	X, r25
    3ba0:	8e 93       	st	-X, r24
    3ba2:	16 97       	sbiw	r26, 0x06	; 6
		if(buffer->dataindex >= buffer->size)
    3ba4:	12 96       	adiw	r26, 0x02	; 2
    3ba6:	2d 91       	ld	r18, X+
    3ba8:	3c 91       	ld	r19, X
    3baa:	13 97       	sbiw	r26, 0x03	; 3
    3bac:	82 17       	cp	r24, r18
    3bae:	93 07       	cpc	r25, r19
    3bb0:	30 f0       	brcs	.+12     	; 0x3bbe <bufferGetFromFront+0x4e>
		{
			buffer->dataindex -= buffer->size;
    3bb2:	82 1b       	sub	r24, r18
    3bb4:	93 0b       	sbc	r25, r19
    3bb6:	17 96       	adiw	r26, 0x07	; 7
    3bb8:	9c 93       	st	X, r25
    3bba:	8e 93       	st	-X, r24
    3bbc:	16 97       	sbiw	r26, 0x06	; 6
		}
		buffer->datalength--;
    3bbe:	14 96       	adiw	r26, 0x04	; 4
    3bc0:	8d 91       	ld	r24, X+
    3bc2:	9c 91       	ld	r25, X
    3bc4:	15 97       	sbiw	r26, 0x05	; 5
    3bc6:	01 97       	sbiw	r24, 0x01	; 1
    3bc8:	15 96       	adiw	r26, 0x05	; 5
    3bca:	9c 93       	st	X, r25
    3bcc:	8e 93       	st	-X, r24
    3bce:	14 97       	sbiw	r26, 0x04	; 4
	}
	// end critical section
	CRITICAL_SECTION_END;
    3bd0:	4f bf       	out	0x3f, r20	; 63
	// return
	return data;
}
    3bd2:	8e 2f       	mov	r24, r30
    3bd4:	08 95       	ret

00003bd6 <bufferDumpFromFront>:

void bufferDumpFromFront(cBuffer* buffer, unsigned short numbytes)
{
    3bd6:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
    3bd8:	4f b7       	in	r20, 0x3f	; 63
    3bda:	f8 94       	cli
	// dump numbytes from the front of the buffer
	// are we dumping less than the entire buffer?
	if(numbytes < buffer->datalength)
    3bdc:	84 81       	ldd	r24, Z+4	; 0x04
    3bde:	95 81       	ldd	r25, Z+5	; 0x05
    3be0:	68 17       	cp	r22, r24
    3be2:	79 07       	cpc	r23, r25
    3be4:	b0 f4       	brcc	.+44     	; 0x3c12 <bufferDumpFromFront+0x3c>
	{
		// move index down by numbytes and decrement length by numbytes
		buffer->dataindex += numbytes;
    3be6:	86 81       	ldd	r24, Z+6	; 0x06
    3be8:	97 81       	ldd	r25, Z+7	; 0x07
    3bea:	86 0f       	add	r24, r22
    3bec:	97 1f       	adc	r25, r23
    3bee:	97 83       	std	Z+7, r25	; 0x07
    3bf0:	86 83       	std	Z+6, r24	; 0x06
		if(buffer->dataindex >= buffer->size)
    3bf2:	22 81       	ldd	r18, Z+2	; 0x02
    3bf4:	33 81       	ldd	r19, Z+3	; 0x03
    3bf6:	82 17       	cp	r24, r18
    3bf8:	93 07       	cpc	r25, r19
    3bfa:	20 f0       	brcs	.+8      	; 0x3c04 <bufferDumpFromFront+0x2e>
		{
			buffer->dataindex -= buffer->size;
    3bfc:	82 1b       	sub	r24, r18
    3bfe:	93 0b       	sbc	r25, r19
    3c00:	97 83       	std	Z+7, r25	; 0x07
    3c02:	86 83       	std	Z+6, r24	; 0x06
		}
		buffer->datalength -= numbytes;
    3c04:	84 81       	ldd	r24, Z+4	; 0x04
    3c06:	95 81       	ldd	r25, Z+5	; 0x05
    3c08:	86 1b       	sub	r24, r22
    3c0a:	97 0b       	sbc	r25, r23
    3c0c:	95 83       	std	Z+5, r25	; 0x05
    3c0e:	84 83       	std	Z+4, r24	; 0x04
    3c10:	02 c0       	rjmp	.+4      	; 0x3c16 <bufferDumpFromFront+0x40>
	}
	else
	{
		// flush the whole buffer
		buffer->datalength = 0;
    3c12:	15 82       	std	Z+5, r1	; 0x05
    3c14:	14 82       	std	Z+4, r1	; 0x04
	}
	// end critical section
	CRITICAL_SECTION_END;
    3c16:	4f bf       	out	0x3f, r20	; 63
}
    3c18:	08 95       	ret

00003c1a <bufferGetAtIndex>:

unsigned char bufferGetAtIndex(cBuffer* buffer, unsigned short index)
{
    3c1a:	fc 01       	movw	r30, r24
    3c1c:	cb 01       	movw	r24, r22
	// begin critical section
	CRITICAL_SECTION_START;
    3c1e:	2f b7       	in	r18, 0x3f	; 63
    3c20:	f8 94       	cli
	// return character at index in buffer
	unsigned char data = buffer->dataptr[(buffer->dataindex+index)%(buffer->size)];
	// end critical section
	CRITICAL_SECTION_END;
    3c22:	2f bf       	out	0x3f, r18	; 63
    3c24:	26 81       	ldd	r18, Z+6	; 0x06
    3c26:	37 81       	ldd	r19, Z+7	; 0x07
    3c28:	62 81       	ldd	r22, Z+2	; 0x02
    3c2a:	73 81       	ldd	r23, Z+3	; 0x03
    3c2c:	82 0f       	add	r24, r18
    3c2e:	93 1f       	adc	r25, r19
    3c30:	0e 94 f1 22 	call	0x45e2	; 0x45e2 <__udivmodhi4>
    3c34:	01 90       	ld	r0, Z+
    3c36:	f0 81       	ld	r31, Z
    3c38:	e0 2d       	mov	r30, r0
    3c3a:	e8 0f       	add	r30, r24
    3c3c:	f9 1f       	adc	r31, r25
	return data;
}
    3c3e:	80 81       	ld	r24, Z
    3c40:	08 95       	ret

00003c42 <bufferAddToEnd>:

unsigned char bufferAddToEnd(cBuffer* buffer, unsigned char data)
{
    3c42:	1f 93       	push	r17
    3c44:	cf 93       	push	r28
    3c46:	df 93       	push	r29
    3c48:	ec 01       	movw	r28, r24
    3c4a:	16 2f       	mov	r17, r22
	// begin critical section
	CRITICAL_SECTION_START;
    3c4c:	4f b7       	in	r20, 0x3f	; 63
    3c4e:	f8 94       	cli
	// make sure the buffer has room
	if(buffer->datalength < buffer->size)
    3c50:	2c 81       	ldd	r18, Y+4	; 0x04
    3c52:	3d 81       	ldd	r19, Y+5	; 0x05
    3c54:	6a 81       	ldd	r22, Y+2	; 0x02
    3c56:	7b 81       	ldd	r23, Y+3	; 0x03
    3c58:	26 17       	cp	r18, r22
    3c5a:	37 07       	cpc	r19, r23
    3c5c:	98 f4       	brcc	.+38     	; 0x3c84 <bufferAddToEnd+0x42>
	{
		// save data byte at end of buffer
		buffer->dataptr[(buffer->dataindex + buffer->datalength) % buffer->size] = data;
    3c5e:	8e 81       	ldd	r24, Y+6	; 0x06
    3c60:	9f 81       	ldd	r25, Y+7	; 0x07
    3c62:	82 0f       	add	r24, r18
    3c64:	93 1f       	adc	r25, r19
    3c66:	0e 94 f1 22 	call	0x45e2	; 0x45e2 <__udivmodhi4>
    3c6a:	e8 81       	ld	r30, Y
    3c6c:	f9 81       	ldd	r31, Y+1	; 0x01
    3c6e:	e8 0f       	add	r30, r24
    3c70:	f9 1f       	adc	r31, r25
    3c72:	10 83       	st	Z, r17
		// increment the length
		buffer->datalength++;
    3c74:	8c 81       	ldd	r24, Y+4	; 0x04
    3c76:	9d 81       	ldd	r25, Y+5	; 0x05
    3c78:	01 96       	adiw	r24, 0x01	; 1
    3c7a:	9d 83       	std	Y+5, r25	; 0x05
    3c7c:	8c 83       	std	Y+4, r24	; 0x04
		// end critical section
		CRITICAL_SECTION_END;
    3c7e:	4f bf       	out	0x3f, r20	; 63
    3c80:	8f ef       	ldi	r24, 0xFF	; 255
    3c82:	02 c0       	rjmp	.+4      	; 0x3c88 <bufferAddToEnd+0x46>
		// return success
		return -1;
	}
	// end critical section
	CRITICAL_SECTION_END;
    3c84:	4f bf       	out	0x3f, r20	; 63
    3c86:	80 e0       	ldi	r24, 0x00	; 0
	// return failure
	return 0;
}
    3c88:	df 91       	pop	r29
    3c8a:	cf 91       	pop	r28
    3c8c:	1f 91       	pop	r17
    3c8e:	08 95       	ret

00003c90 <bufferIsNotFull>:

unsigned short bufferIsNotFull(cBuffer* buffer)
{
    3c90:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
    3c92:	8f b7       	in	r24, 0x3f	; 63
    3c94:	f8 94       	cli
	// check to see if the buffer has room
	// return true if there is room
	unsigned short bytesleft = (buffer->size - buffer->datalength);
	// end critical section
	CRITICAL_SECTION_END;
    3c96:	8f bf       	out	0x3f, r24	; 63
    3c98:	22 81       	ldd	r18, Z+2	; 0x02
    3c9a:	33 81       	ldd	r19, Z+3	; 0x03
    3c9c:	84 81       	ldd	r24, Z+4	; 0x04
    3c9e:	95 81       	ldd	r25, Z+5	; 0x05
    3ca0:	28 1b       	sub	r18, r24
    3ca2:	39 0b       	sbc	r19, r25
	return bytesleft;
}
    3ca4:	c9 01       	movw	r24, r18
    3ca6:	08 95       	ret

00003ca8 <bufferFlush>:

void bufferFlush(cBuffer* buffer)
{
    3ca8:	fc 01       	movw	r30, r24
	// begin critical section
	CRITICAL_SECTION_START;
    3caa:	8f b7       	in	r24, 0x3f	; 63
    3cac:	f8 94       	cli
	// flush contents of the buffer
	buffer->datalength = 0;
    3cae:	15 82       	std	Z+5, r1	; 0x05
    3cb0:	14 82       	std	Z+4, r1	; 0x04
	// end critical section
	CRITICAL_SECTION_END;
    3cb2:	8f bf       	out	0x3f, r24	; 63
}
    3cb4:	08 95       	ret

00003cb6 <exit>:
    3cb6:	f8 94       	cli
    3cb8:	0c 94 55 23 	jmp	0x46aa	; 0x46aa <_exit>

00003cbc <__subsf3>:
    3cbc:	50 58       	subi	r21, 0x80	; 128

00003cbe <__addsf3>:
    3cbe:	bb 27       	eor	r27, r27
    3cc0:	aa 27       	eor	r26, r26
    3cc2:	0e d0       	rcall	.+28     	; 0x3ce0 <__addsf3x>
    3cc4:	2b c2       	rjmp	.+1110   	; 0x411c <__fp_round>
    3cc6:	eb d1       	rcall	.+982    	; 0x409e <__fp_pscA>
    3cc8:	30 f0       	brcs	.+12     	; 0x3cd6 <__addsf3+0x18>
    3cca:	f0 d1       	rcall	.+992    	; 0x40ac <__fp_pscB>
    3ccc:	20 f0       	brcs	.+8      	; 0x3cd6 <__addsf3+0x18>
    3cce:	31 f4       	brne	.+12     	; 0x3cdc <__addsf3+0x1e>
    3cd0:	9f 3f       	cpi	r25, 0xFF	; 255
    3cd2:	11 f4       	brne	.+4      	; 0x3cd8 <__addsf3+0x1a>
    3cd4:	1e f4       	brtc	.+6      	; 0x3cdc <__addsf3+0x1e>
    3cd6:	bb c1       	rjmp	.+886    	; 0x404e <__fp_nan>
    3cd8:	0e f4       	brtc	.+2      	; 0x3cdc <__addsf3+0x1e>
    3cda:	e0 95       	com	r30
    3cdc:	e7 fb       	bst	r30, 7
    3cde:	b1 c1       	rjmp	.+866    	; 0x4042 <__fp_inf>

00003ce0 <__addsf3x>:
    3ce0:	e9 2f       	mov	r30, r25
    3ce2:	3e d2       	rcall	.+1148   	; 0x4160 <__fp_split3>
    3ce4:	80 f3       	brcs	.-32     	; 0x3cc6 <__addsf3+0x8>
    3ce6:	ba 17       	cp	r27, r26
    3ce8:	62 07       	cpc	r22, r18
    3cea:	73 07       	cpc	r23, r19
    3cec:	84 07       	cpc	r24, r20
    3cee:	95 07       	cpc	r25, r21
    3cf0:	18 f0       	brcs	.+6      	; 0x3cf8 <__addsf3x+0x18>
    3cf2:	71 f4       	brne	.+28     	; 0x3d10 <__addsf3x+0x30>
    3cf4:	9e f5       	brtc	.+102    	; 0x3d5c <__addsf3x+0x7c>
    3cf6:	56 c2       	rjmp	.+1196   	; 0x41a4 <__fp_zero>
    3cf8:	0e f4       	brtc	.+2      	; 0x3cfc <__addsf3x+0x1c>
    3cfa:	e0 95       	com	r30
    3cfc:	0b 2e       	mov	r0, r27
    3cfe:	ba 2f       	mov	r27, r26
    3d00:	a0 2d       	mov	r26, r0
    3d02:	0b 01       	movw	r0, r22
    3d04:	b9 01       	movw	r22, r18
    3d06:	90 01       	movw	r18, r0
    3d08:	0c 01       	movw	r0, r24
    3d0a:	ca 01       	movw	r24, r20
    3d0c:	a0 01       	movw	r20, r0
    3d0e:	11 24       	eor	r1, r1
    3d10:	ff 27       	eor	r31, r31
    3d12:	59 1b       	sub	r21, r25
    3d14:	99 f0       	breq	.+38     	; 0x3d3c <__addsf3x+0x5c>
    3d16:	59 3f       	cpi	r21, 0xF9	; 249
    3d18:	50 f4       	brcc	.+20     	; 0x3d2e <__addsf3x+0x4e>
    3d1a:	50 3e       	cpi	r21, 0xE0	; 224
    3d1c:	68 f1       	brcs	.+90     	; 0x3d78 <__addsf3x+0x98>
    3d1e:	1a 16       	cp	r1, r26
    3d20:	f0 40       	sbci	r31, 0x00	; 0
    3d22:	a2 2f       	mov	r26, r18
    3d24:	23 2f       	mov	r18, r19
    3d26:	34 2f       	mov	r19, r20
    3d28:	44 27       	eor	r20, r20
    3d2a:	58 5f       	subi	r21, 0xF8	; 248
    3d2c:	f3 cf       	rjmp	.-26     	; 0x3d14 <__addsf3x+0x34>
    3d2e:	46 95       	lsr	r20
    3d30:	37 95       	ror	r19
    3d32:	27 95       	ror	r18
    3d34:	a7 95       	ror	r26
    3d36:	f0 40       	sbci	r31, 0x00	; 0
    3d38:	53 95       	inc	r21
    3d3a:	c9 f7       	brne	.-14     	; 0x3d2e <__addsf3x+0x4e>
    3d3c:	7e f4       	brtc	.+30     	; 0x3d5c <__addsf3x+0x7c>
    3d3e:	1f 16       	cp	r1, r31
    3d40:	ba 0b       	sbc	r27, r26
    3d42:	62 0b       	sbc	r22, r18
    3d44:	73 0b       	sbc	r23, r19
    3d46:	84 0b       	sbc	r24, r20
    3d48:	ba f0       	brmi	.+46     	; 0x3d78 <__addsf3x+0x98>
    3d4a:	91 50       	subi	r25, 0x01	; 1
    3d4c:	a1 f0       	breq	.+40     	; 0x3d76 <__addsf3x+0x96>
    3d4e:	ff 0f       	add	r31, r31
    3d50:	bb 1f       	adc	r27, r27
    3d52:	66 1f       	adc	r22, r22
    3d54:	77 1f       	adc	r23, r23
    3d56:	88 1f       	adc	r24, r24
    3d58:	c2 f7       	brpl	.-16     	; 0x3d4a <__addsf3x+0x6a>
    3d5a:	0e c0       	rjmp	.+28     	; 0x3d78 <__addsf3x+0x98>
    3d5c:	ba 0f       	add	r27, r26
    3d5e:	62 1f       	adc	r22, r18
    3d60:	73 1f       	adc	r23, r19
    3d62:	84 1f       	adc	r24, r20
    3d64:	48 f4       	brcc	.+18     	; 0x3d78 <__addsf3x+0x98>
    3d66:	87 95       	ror	r24
    3d68:	77 95       	ror	r23
    3d6a:	67 95       	ror	r22
    3d6c:	b7 95       	ror	r27
    3d6e:	f7 95       	ror	r31
    3d70:	9e 3f       	cpi	r25, 0xFE	; 254
    3d72:	08 f0       	brcs	.+2      	; 0x3d76 <__addsf3x+0x96>
    3d74:	b3 cf       	rjmp	.-154    	; 0x3cdc <__addsf3+0x1e>
    3d76:	93 95       	inc	r25
    3d78:	88 0f       	add	r24, r24
    3d7a:	08 f0       	brcs	.+2      	; 0x3d7e <__addsf3x+0x9e>
    3d7c:	99 27       	eor	r25, r25
    3d7e:	ee 0f       	add	r30, r30
    3d80:	97 95       	ror	r25
    3d82:	87 95       	ror	r24
    3d84:	08 95       	ret
    3d86:	8b d1       	rcall	.+790    	; 0x409e <__fp_pscA>
    3d88:	58 f0       	brcs	.+22     	; 0x3da0 <__addsf3x+0xc0>
    3d8a:	80 e8       	ldi	r24, 0x80	; 128
    3d8c:	91 e0       	ldi	r25, 0x01	; 1
    3d8e:	09 f4       	brne	.+2      	; 0x3d92 <__addsf3x+0xb2>
    3d90:	9e ef       	ldi	r25, 0xFE	; 254
    3d92:	8c d1       	rcall	.+792    	; 0x40ac <__fp_pscB>
    3d94:	28 f0       	brcs	.+10     	; 0x3da0 <__addsf3x+0xc0>
    3d96:	40 e8       	ldi	r20, 0x80	; 128
    3d98:	51 e0       	ldi	r21, 0x01	; 1
    3d9a:	59 f4       	brne	.+22     	; 0x3db2 <atan2+0xe>
    3d9c:	5e ef       	ldi	r21, 0xFE	; 254
    3d9e:	09 c0       	rjmp	.+18     	; 0x3db2 <atan2+0xe>
    3da0:	56 c1       	rjmp	.+684    	; 0x404e <__fp_nan>
    3da2:	00 c2       	rjmp	.+1024   	; 0x41a4 <__fp_zero>

00003da4 <atan2>:
    3da4:	e9 2f       	mov	r30, r25
    3da6:	e0 78       	andi	r30, 0x80	; 128
    3da8:	db d1       	rcall	.+950    	; 0x4160 <__fp_split3>
    3daa:	68 f3       	brcs	.-38     	; 0x3d86 <__addsf3x+0xa6>
    3dac:	09 2e       	mov	r0, r25
    3dae:	05 2a       	or	r0, r21
    3db0:	c1 f3       	breq	.-16     	; 0x3da2 <__addsf3x+0xc2>
    3db2:	26 17       	cp	r18, r22
    3db4:	37 07       	cpc	r19, r23
    3db6:	48 07       	cpc	r20, r24
    3db8:	59 07       	cpc	r21, r25
    3dba:	38 f0       	brcs	.+14     	; 0x3dca <atan2+0x26>
    3dbc:	0e 2e       	mov	r0, r30
    3dbe:	07 f8       	bld	r0, 7
    3dc0:	e0 25       	eor	r30, r0
    3dc2:	69 f0       	breq	.+26     	; 0x3dde <atan2+0x3a>
    3dc4:	e0 25       	eor	r30, r0
    3dc6:	e0 64       	ori	r30, 0x40	; 64
    3dc8:	0a c0       	rjmp	.+20     	; 0x3dde <atan2+0x3a>
    3dca:	ef 63       	ori	r30, 0x3F	; 63
    3dcc:	07 f8       	bld	r0, 7
    3dce:	00 94       	com	r0
    3dd0:	07 fa       	bst	r0, 7
    3dd2:	db 01       	movw	r26, r22
    3dd4:	b9 01       	movw	r22, r18
    3dd6:	9d 01       	movw	r18, r26
    3dd8:	dc 01       	movw	r26, r24
    3dda:	ca 01       	movw	r24, r20
    3ddc:	ad 01       	movw	r20, r26
    3dde:	ef 93       	push	r30
    3de0:	4a d0       	rcall	.+148    	; 0x3e76 <__divsf3_pse>
    3de2:	9c d1       	rcall	.+824    	; 0x411c <__fp_round>
    3de4:	0a d0       	rcall	.+20     	; 0x3dfa <atan>
    3de6:	5f 91       	pop	r21
    3de8:	55 23       	and	r21, r21
    3dea:	31 f0       	breq	.+12     	; 0x3df8 <atan2+0x54>
    3dec:	2b ed       	ldi	r18, 0xDB	; 219
    3dee:	3f e0       	ldi	r19, 0x0F	; 15
    3df0:	49 e4       	ldi	r20, 0x49	; 73
    3df2:	50 fd       	sbrc	r21, 0
    3df4:	49 ec       	ldi	r20, 0xC9	; 201
    3df6:	63 cf       	rjmp	.-314    	; 0x3cbe <__addsf3>
    3df8:	08 95       	ret

00003dfa <atan>:
    3dfa:	df 93       	push	r29
    3dfc:	dd 27       	eor	r29, r29
    3dfe:	b9 2f       	mov	r27, r25
    3e00:	bf 77       	andi	r27, 0x7F	; 127
    3e02:	40 e8       	ldi	r20, 0x80	; 128
    3e04:	5f e3       	ldi	r21, 0x3F	; 63
    3e06:	16 16       	cp	r1, r22
    3e08:	17 06       	cpc	r1, r23
    3e0a:	48 07       	cpc	r20, r24
    3e0c:	5b 07       	cpc	r21, r27
    3e0e:	10 f4       	brcc	.+4      	; 0x3e14 <atan+0x1a>
    3e10:	d9 2f       	mov	r29, r25
    3e12:	d3 d1       	rcall	.+934    	; 0x41ba <inverse>
    3e14:	9f 93       	push	r25
    3e16:	8f 93       	push	r24
    3e18:	7f 93       	push	r23
    3e1a:	6f 93       	push	r22
    3e1c:	1d d3       	rcall	.+1594   	; 0x4458 <square>
    3e1e:	e4 ee       	ldi	r30, 0xE4	; 228
    3e20:	f0 e0       	ldi	r31, 0x00	; 0
    3e22:	18 d1       	rcall	.+560    	; 0x4054 <__fp_powser>
    3e24:	7b d1       	rcall	.+758    	; 0x411c <__fp_round>
    3e26:	2f 91       	pop	r18
    3e28:	3f 91       	pop	r19
    3e2a:	4f 91       	pop	r20
    3e2c:	5f 91       	pop	r21
    3e2e:	1d d2       	rcall	.+1082   	; 0x426a <__mulsf3x>
    3e30:	dd 23       	and	r29, r29
    3e32:	49 f0       	breq	.+18     	; 0x3e46 <atan+0x4c>
    3e34:	90 58       	subi	r25, 0x80	; 128
    3e36:	a2 ea       	ldi	r26, 0xA2	; 162
    3e38:	2a ed       	ldi	r18, 0xDA	; 218
    3e3a:	3f e0       	ldi	r19, 0x0F	; 15
    3e3c:	49 ec       	ldi	r20, 0xC9	; 201
    3e3e:	5f e3       	ldi	r21, 0x3F	; 63
    3e40:	d0 78       	andi	r29, 0x80	; 128
    3e42:	5d 27       	eor	r21, r29
    3e44:	4d df       	rcall	.-358    	; 0x3ce0 <__addsf3x>
    3e46:	df 91       	pop	r29
    3e48:	69 c1       	rjmp	.+722    	; 0x411c <__fp_round>

00003e4a <__cmpsf2>:
    3e4a:	d7 d0       	rcall	.+430    	; 0x3ffa <__fp_cmp>
    3e4c:	08 f4       	brcc	.+2      	; 0x3e50 <__cmpsf2+0x6>
    3e4e:	81 e0       	ldi	r24, 0x01	; 1
    3e50:	08 95       	ret

00003e52 <cos>:
    3e52:	34 d1       	rcall	.+616    	; 0x40bc <__fp_rempio2>
    3e54:	e3 95       	inc	r30
    3e56:	73 c1       	rjmp	.+742    	; 0x413e <__fp_sinus>

00003e58 <__divsf3>:
    3e58:	0c d0       	rcall	.+24     	; 0x3e72 <__divsf3x>
    3e5a:	60 c1       	rjmp	.+704    	; 0x411c <__fp_round>
    3e5c:	27 d1       	rcall	.+590    	; 0x40ac <__fp_pscB>
    3e5e:	40 f0       	brcs	.+16     	; 0x3e70 <__divsf3+0x18>
    3e60:	1e d1       	rcall	.+572    	; 0x409e <__fp_pscA>
    3e62:	30 f0       	brcs	.+12     	; 0x3e70 <__divsf3+0x18>
    3e64:	21 f4       	brne	.+8      	; 0x3e6e <__divsf3+0x16>
    3e66:	5f 3f       	cpi	r21, 0xFF	; 255
    3e68:	19 f0       	breq	.+6      	; 0x3e70 <__divsf3+0x18>
    3e6a:	eb c0       	rjmp	.+470    	; 0x4042 <__fp_inf>
    3e6c:	51 11       	cpse	r21, r1
    3e6e:	9b c1       	rjmp	.+822    	; 0x41a6 <__fp_szero>
    3e70:	ee c0       	rjmp	.+476    	; 0x404e <__fp_nan>

00003e72 <__divsf3x>:
    3e72:	76 d1       	rcall	.+748    	; 0x4160 <__fp_split3>
    3e74:	98 f3       	brcs	.-26     	; 0x3e5c <__divsf3+0x4>

00003e76 <__divsf3_pse>:
    3e76:	99 23       	and	r25, r25
    3e78:	c9 f3       	breq	.-14     	; 0x3e6c <__divsf3+0x14>
    3e7a:	55 23       	and	r21, r21
    3e7c:	b1 f3       	breq	.-20     	; 0x3e6a <__divsf3+0x12>
    3e7e:	95 1b       	sub	r25, r21
    3e80:	55 0b       	sbc	r21, r21
    3e82:	bb 27       	eor	r27, r27
    3e84:	aa 27       	eor	r26, r26
    3e86:	62 17       	cp	r22, r18
    3e88:	73 07       	cpc	r23, r19
    3e8a:	84 07       	cpc	r24, r20
    3e8c:	38 f0       	brcs	.+14     	; 0x3e9c <__divsf3_pse+0x26>
    3e8e:	9f 5f       	subi	r25, 0xFF	; 255
    3e90:	5f 4f       	sbci	r21, 0xFF	; 255
    3e92:	22 0f       	add	r18, r18
    3e94:	33 1f       	adc	r19, r19
    3e96:	44 1f       	adc	r20, r20
    3e98:	aa 1f       	adc	r26, r26
    3e9a:	a9 f3       	breq	.-22     	; 0x3e86 <__divsf3_pse+0x10>
    3e9c:	33 d0       	rcall	.+102    	; 0x3f04 <__divsf3_pse+0x8e>
    3e9e:	0e 2e       	mov	r0, r30
    3ea0:	3a f0       	brmi	.+14     	; 0x3eb0 <__divsf3_pse+0x3a>
    3ea2:	e0 e8       	ldi	r30, 0x80	; 128
    3ea4:	30 d0       	rcall	.+96     	; 0x3f06 <__divsf3_pse+0x90>
    3ea6:	91 50       	subi	r25, 0x01	; 1
    3ea8:	50 40       	sbci	r21, 0x00	; 0
    3eaa:	e6 95       	lsr	r30
    3eac:	00 1c       	adc	r0, r0
    3eae:	ca f7       	brpl	.-14     	; 0x3ea2 <__divsf3_pse+0x2c>
    3eb0:	29 d0       	rcall	.+82     	; 0x3f04 <__divsf3_pse+0x8e>
    3eb2:	fe 2f       	mov	r31, r30
    3eb4:	27 d0       	rcall	.+78     	; 0x3f04 <__divsf3_pse+0x8e>
    3eb6:	66 0f       	add	r22, r22
    3eb8:	77 1f       	adc	r23, r23
    3eba:	88 1f       	adc	r24, r24
    3ebc:	bb 1f       	adc	r27, r27
    3ebe:	26 17       	cp	r18, r22
    3ec0:	37 07       	cpc	r19, r23
    3ec2:	48 07       	cpc	r20, r24
    3ec4:	ab 07       	cpc	r26, r27
    3ec6:	b0 e8       	ldi	r27, 0x80	; 128
    3ec8:	09 f0       	breq	.+2      	; 0x3ecc <__divsf3_pse+0x56>
    3eca:	bb 0b       	sbc	r27, r27
    3ecc:	80 2d       	mov	r24, r0
    3ece:	bf 01       	movw	r22, r30
    3ed0:	ff 27       	eor	r31, r31
    3ed2:	93 58       	subi	r25, 0x83	; 131
    3ed4:	5f 4f       	sbci	r21, 0xFF	; 255
    3ed6:	2a f0       	brmi	.+10     	; 0x3ee2 <__divsf3_pse+0x6c>
    3ed8:	9e 3f       	cpi	r25, 0xFE	; 254
    3eda:	51 05       	cpc	r21, r1
    3edc:	68 f0       	brcs	.+26     	; 0x3ef8 <__divsf3_pse+0x82>
    3ede:	b1 c0       	rjmp	.+354    	; 0x4042 <__fp_inf>
    3ee0:	62 c1       	rjmp	.+708    	; 0x41a6 <__fp_szero>
    3ee2:	5f 3f       	cpi	r21, 0xFF	; 255
    3ee4:	ec f3       	brlt	.-6      	; 0x3ee0 <__divsf3_pse+0x6a>
    3ee6:	98 3e       	cpi	r25, 0xE8	; 232
    3ee8:	dc f3       	brlt	.-10     	; 0x3ee0 <__divsf3_pse+0x6a>
    3eea:	86 95       	lsr	r24
    3eec:	77 95       	ror	r23
    3eee:	67 95       	ror	r22
    3ef0:	b7 95       	ror	r27
    3ef2:	f7 95       	ror	r31
    3ef4:	9f 5f       	subi	r25, 0xFF	; 255
    3ef6:	c9 f7       	brne	.-14     	; 0x3eea <__divsf3_pse+0x74>
    3ef8:	88 0f       	add	r24, r24
    3efa:	91 1d       	adc	r25, r1
    3efc:	96 95       	lsr	r25
    3efe:	87 95       	ror	r24
    3f00:	97 f9       	bld	r25, 7
    3f02:	08 95       	ret
    3f04:	e1 e0       	ldi	r30, 0x01	; 1
    3f06:	66 0f       	add	r22, r22
    3f08:	77 1f       	adc	r23, r23
    3f0a:	88 1f       	adc	r24, r24
    3f0c:	bb 1f       	adc	r27, r27
    3f0e:	62 17       	cp	r22, r18
    3f10:	73 07       	cpc	r23, r19
    3f12:	84 07       	cpc	r24, r20
    3f14:	ba 07       	cpc	r27, r26
    3f16:	20 f0       	brcs	.+8      	; 0x3f20 <__divsf3_pse+0xaa>
    3f18:	62 1b       	sub	r22, r18
    3f1a:	73 0b       	sbc	r23, r19
    3f1c:	84 0b       	sbc	r24, r20
    3f1e:	ba 0b       	sbc	r27, r26
    3f20:	ee 1f       	adc	r30, r30
    3f22:	88 f7       	brcc	.-30     	; 0x3f06 <__divsf3_pse+0x90>
    3f24:	e0 95       	com	r30
    3f26:	08 95       	ret

00003f28 <__fixunssfsi>:
    3f28:	23 d1       	rcall	.+582    	; 0x4170 <__fp_splitA>
    3f2a:	88 f0       	brcs	.+34     	; 0x3f4e <__fixunssfsi+0x26>
    3f2c:	9f 57       	subi	r25, 0x7F	; 127
    3f2e:	90 f0       	brcs	.+36     	; 0x3f54 <__fixunssfsi+0x2c>
    3f30:	b9 2f       	mov	r27, r25
    3f32:	99 27       	eor	r25, r25
    3f34:	b7 51       	subi	r27, 0x17	; 23
    3f36:	a0 f0       	brcs	.+40     	; 0x3f60 <__fixunssfsi+0x38>
    3f38:	d1 f0       	breq	.+52     	; 0x3f6e <__fixunssfsi+0x46>
    3f3a:	66 0f       	add	r22, r22
    3f3c:	77 1f       	adc	r23, r23
    3f3e:	88 1f       	adc	r24, r24
    3f40:	99 1f       	adc	r25, r25
    3f42:	1a f0       	brmi	.+6      	; 0x3f4a <__fixunssfsi+0x22>
    3f44:	ba 95       	dec	r27
    3f46:	c9 f7       	brne	.-14     	; 0x3f3a <__fixunssfsi+0x12>
    3f48:	12 c0       	rjmp	.+36     	; 0x3f6e <__fixunssfsi+0x46>
    3f4a:	b1 30       	cpi	r27, 0x01	; 1
    3f4c:	81 f0       	breq	.+32     	; 0x3f6e <__fixunssfsi+0x46>
    3f4e:	2a d1       	rcall	.+596    	; 0x41a4 <__fp_zero>
    3f50:	b1 e0       	ldi	r27, 0x01	; 1
    3f52:	08 95       	ret
    3f54:	27 c1       	rjmp	.+590    	; 0x41a4 <__fp_zero>
    3f56:	67 2f       	mov	r22, r23
    3f58:	78 2f       	mov	r23, r24
    3f5a:	88 27       	eor	r24, r24
    3f5c:	b8 5f       	subi	r27, 0xF8	; 248
    3f5e:	39 f0       	breq	.+14     	; 0x3f6e <__fixunssfsi+0x46>
    3f60:	b9 3f       	cpi	r27, 0xF9	; 249
    3f62:	cc f3       	brlt	.-14     	; 0x3f56 <__fixunssfsi+0x2e>
    3f64:	86 95       	lsr	r24
    3f66:	77 95       	ror	r23
    3f68:	67 95       	ror	r22
    3f6a:	b3 95       	inc	r27
    3f6c:	d9 f7       	brne	.-10     	; 0x3f64 <__fixunssfsi+0x3c>
    3f6e:	3e f4       	brtc	.+14     	; 0x3f7e <__fixunssfsi+0x56>
    3f70:	90 95       	com	r25
    3f72:	80 95       	com	r24
    3f74:	70 95       	com	r23
    3f76:	61 95       	neg	r22
    3f78:	7f 4f       	sbci	r23, 0xFF	; 255
    3f7a:	8f 4f       	sbci	r24, 0xFF	; 255
    3f7c:	9f 4f       	sbci	r25, 0xFF	; 255
    3f7e:	08 95       	ret

00003f80 <__floatunsisf>:
    3f80:	e8 94       	clt
    3f82:	09 c0       	rjmp	.+18     	; 0x3f96 <__floatsisf+0x12>

00003f84 <__floatsisf>:
    3f84:	97 fb       	bst	r25, 7
    3f86:	3e f4       	brtc	.+14     	; 0x3f96 <__floatsisf+0x12>
    3f88:	90 95       	com	r25
    3f8a:	80 95       	com	r24
    3f8c:	70 95       	com	r23
    3f8e:	61 95       	neg	r22
    3f90:	7f 4f       	sbci	r23, 0xFF	; 255
    3f92:	8f 4f       	sbci	r24, 0xFF	; 255
    3f94:	9f 4f       	sbci	r25, 0xFF	; 255
    3f96:	99 23       	and	r25, r25
    3f98:	a9 f0       	breq	.+42     	; 0x3fc4 <__floatsisf+0x40>
    3f9a:	f9 2f       	mov	r31, r25
    3f9c:	96 e9       	ldi	r25, 0x96	; 150
    3f9e:	bb 27       	eor	r27, r27
    3fa0:	93 95       	inc	r25
    3fa2:	f6 95       	lsr	r31
    3fa4:	87 95       	ror	r24
    3fa6:	77 95       	ror	r23
    3fa8:	67 95       	ror	r22
    3faa:	b7 95       	ror	r27
    3fac:	f1 11       	cpse	r31, r1
    3fae:	f8 cf       	rjmp	.-16     	; 0x3fa0 <__floatsisf+0x1c>
    3fb0:	fa f4       	brpl	.+62     	; 0x3ff0 <__floatsisf+0x6c>
    3fb2:	bb 0f       	add	r27, r27
    3fb4:	11 f4       	brne	.+4      	; 0x3fba <__floatsisf+0x36>
    3fb6:	60 ff       	sbrs	r22, 0
    3fb8:	1b c0       	rjmp	.+54     	; 0x3ff0 <__floatsisf+0x6c>
    3fba:	6f 5f       	subi	r22, 0xFF	; 255
    3fbc:	7f 4f       	sbci	r23, 0xFF	; 255
    3fbe:	8f 4f       	sbci	r24, 0xFF	; 255
    3fc0:	9f 4f       	sbci	r25, 0xFF	; 255
    3fc2:	16 c0       	rjmp	.+44     	; 0x3ff0 <__floatsisf+0x6c>
    3fc4:	88 23       	and	r24, r24
    3fc6:	11 f0       	breq	.+4      	; 0x3fcc <__floatsisf+0x48>
    3fc8:	96 e9       	ldi	r25, 0x96	; 150
    3fca:	11 c0       	rjmp	.+34     	; 0x3fee <__floatsisf+0x6a>
    3fcc:	77 23       	and	r23, r23
    3fce:	21 f0       	breq	.+8      	; 0x3fd8 <__floatsisf+0x54>
    3fd0:	9e e8       	ldi	r25, 0x8E	; 142
    3fd2:	87 2f       	mov	r24, r23
    3fd4:	76 2f       	mov	r23, r22
    3fd6:	05 c0       	rjmp	.+10     	; 0x3fe2 <__floatsisf+0x5e>
    3fd8:	66 23       	and	r22, r22
    3fda:	71 f0       	breq	.+28     	; 0x3ff8 <__floatsisf+0x74>
    3fdc:	96 e8       	ldi	r25, 0x86	; 134
    3fde:	86 2f       	mov	r24, r22
    3fe0:	70 e0       	ldi	r23, 0x00	; 0
    3fe2:	60 e0       	ldi	r22, 0x00	; 0
    3fe4:	2a f0       	brmi	.+10     	; 0x3ff0 <__floatsisf+0x6c>
    3fe6:	9a 95       	dec	r25
    3fe8:	66 0f       	add	r22, r22
    3fea:	77 1f       	adc	r23, r23
    3fec:	88 1f       	adc	r24, r24
    3fee:	da f7       	brpl	.-10     	; 0x3fe6 <__floatsisf+0x62>
    3ff0:	88 0f       	add	r24, r24
    3ff2:	96 95       	lsr	r25
    3ff4:	87 95       	ror	r24
    3ff6:	97 f9       	bld	r25, 7
    3ff8:	08 95       	ret

00003ffa <__fp_cmp>:
    3ffa:	99 0f       	add	r25, r25
    3ffc:	00 08       	sbc	r0, r0
    3ffe:	55 0f       	add	r21, r21
    4000:	aa 0b       	sbc	r26, r26
    4002:	e0 e8       	ldi	r30, 0x80	; 128
    4004:	fe ef       	ldi	r31, 0xFE	; 254
    4006:	16 16       	cp	r1, r22
    4008:	17 06       	cpc	r1, r23
    400a:	e8 07       	cpc	r30, r24
    400c:	f9 07       	cpc	r31, r25
    400e:	c0 f0       	brcs	.+48     	; 0x4040 <__fp_cmp+0x46>
    4010:	12 16       	cp	r1, r18
    4012:	13 06       	cpc	r1, r19
    4014:	e4 07       	cpc	r30, r20
    4016:	f5 07       	cpc	r31, r21
    4018:	98 f0       	brcs	.+38     	; 0x4040 <__fp_cmp+0x46>
    401a:	62 1b       	sub	r22, r18
    401c:	73 0b       	sbc	r23, r19
    401e:	84 0b       	sbc	r24, r20
    4020:	95 0b       	sbc	r25, r21
    4022:	39 f4       	brne	.+14     	; 0x4032 <__fp_cmp+0x38>
    4024:	0a 26       	eor	r0, r26
    4026:	61 f0       	breq	.+24     	; 0x4040 <__fp_cmp+0x46>
    4028:	23 2b       	or	r18, r19
    402a:	24 2b       	or	r18, r20
    402c:	25 2b       	or	r18, r21
    402e:	21 f4       	brne	.+8      	; 0x4038 <__fp_cmp+0x3e>
    4030:	08 95       	ret
    4032:	0a 26       	eor	r0, r26
    4034:	09 f4       	brne	.+2      	; 0x4038 <__fp_cmp+0x3e>
    4036:	a1 40       	sbci	r26, 0x01	; 1
    4038:	a6 95       	lsr	r26
    403a:	8f ef       	ldi	r24, 0xFF	; 255
    403c:	81 1d       	adc	r24, r1
    403e:	81 1d       	adc	r24, r1
    4040:	08 95       	ret

00004042 <__fp_inf>:
    4042:	97 f9       	bld	r25, 7
    4044:	9f 67       	ori	r25, 0x7F	; 127
    4046:	80 e8       	ldi	r24, 0x80	; 128
    4048:	70 e0       	ldi	r23, 0x00	; 0
    404a:	60 e0       	ldi	r22, 0x00	; 0
    404c:	08 95       	ret

0000404e <__fp_nan>:
    404e:	9f ef       	ldi	r25, 0xFF	; 255
    4050:	80 ec       	ldi	r24, 0xC0	; 192
    4052:	08 95       	ret

00004054 <__fp_powser>:
    4054:	df 93       	push	r29
    4056:	cf 93       	push	r28
    4058:	1f 93       	push	r17
    405a:	0f 93       	push	r16
    405c:	ff 92       	push	r15
    405e:	ef 92       	push	r14
    4060:	df 92       	push	r13
    4062:	7b 01       	movw	r14, r22
    4064:	8c 01       	movw	r16, r24
    4066:	68 94       	set
    4068:	05 c0       	rjmp	.+10     	; 0x4074 <__fp_powser+0x20>
    406a:	da 2e       	mov	r13, r26
    406c:	ef 01       	movw	r28, r30
    406e:	fd d0       	rcall	.+506    	; 0x426a <__mulsf3x>
    4070:	fe 01       	movw	r30, r28
    4072:	e8 94       	clt
    4074:	a5 91       	lpm	r26, Z+
    4076:	25 91       	lpm	r18, Z+
    4078:	35 91       	lpm	r19, Z+
    407a:	45 91       	lpm	r20, Z+
    407c:	55 91       	lpm	r21, Z+
    407e:	ae f3       	brts	.-22     	; 0x406a <__fp_powser+0x16>
    4080:	ef 01       	movw	r28, r30
    4082:	2e de       	rcall	.-932    	; 0x3ce0 <__addsf3x>
    4084:	fe 01       	movw	r30, r28
    4086:	97 01       	movw	r18, r14
    4088:	a8 01       	movw	r20, r16
    408a:	da 94       	dec	r13
    408c:	79 f7       	brne	.-34     	; 0x406c <__fp_powser+0x18>
    408e:	df 90       	pop	r13
    4090:	ef 90       	pop	r14
    4092:	ff 90       	pop	r15
    4094:	0f 91       	pop	r16
    4096:	1f 91       	pop	r17
    4098:	cf 91       	pop	r28
    409a:	df 91       	pop	r29
    409c:	08 95       	ret

0000409e <__fp_pscA>:
    409e:	00 24       	eor	r0, r0
    40a0:	0a 94       	dec	r0
    40a2:	16 16       	cp	r1, r22
    40a4:	17 06       	cpc	r1, r23
    40a6:	18 06       	cpc	r1, r24
    40a8:	09 06       	cpc	r0, r25
    40aa:	08 95       	ret

000040ac <__fp_pscB>:
    40ac:	00 24       	eor	r0, r0
    40ae:	0a 94       	dec	r0
    40b0:	12 16       	cp	r1, r18
    40b2:	13 06       	cpc	r1, r19
    40b4:	14 06       	cpc	r1, r20
    40b6:	05 06       	cpc	r0, r21
    40b8:	08 95       	ret
    40ba:	c9 cf       	rjmp	.-110    	; 0x404e <__fp_nan>

000040bc <__fp_rempio2>:
    40bc:	59 d0       	rcall	.+178    	; 0x4170 <__fp_splitA>
    40be:	e8 f3       	brcs	.-6      	; 0x40ba <__fp_pscB+0xe>
    40c0:	e8 94       	clt
    40c2:	ef ef       	ldi	r30, 0xFF	; 255
    40c4:	bb 27       	eor	r27, r27
    40c6:	3f e0       	ldi	r19, 0x0F	; 15
    40c8:	48 ec       	ldi	r20, 0xC8	; 200
    40ca:	5f e7       	ldi	r21, 0x7F	; 127
    40cc:	6b 3d       	cpi	r22, 0xDB	; 219
    40ce:	73 07       	cpc	r23, r19
    40d0:	84 07       	cpc	r24, r20
    40d2:	95 07       	cpc	r25, r21
    40d4:	08 f1       	brcs	.+66     	; 0x4118 <__fp_rempio2+0x5c>
    40d6:	ff 27       	eor	r31, r31
    40d8:	9f 57       	subi	r25, 0x7F	; 127
    40da:	b2 5a       	subi	r27, 0xA2	; 162
    40dc:	6a 4d       	sbci	r22, 0xDA	; 218
    40de:	7f 40       	sbci	r23, 0x0F	; 15
    40e0:	89 4c       	sbci	r24, 0xC9	; 201
    40e2:	f0 40       	sbci	r31, 0x00	; 0
    40e4:	32 f4       	brpl	.+12     	; 0x40f2 <__fp_rempio2+0x36>
    40e6:	be 55       	subi	r27, 0x5E	; 94
    40e8:	65 42       	sbci	r22, 0x25	; 37
    40ea:	70 4f       	sbci	r23, 0xF0	; 240
    40ec:	86 43       	sbci	r24, 0x36	; 54
    40ee:	ff 4f       	sbci	r31, 0xFF	; 255
    40f0:	08 94       	sec
    40f2:	ee 1f       	adc	r30, r30
    40f4:	91 50       	subi	r25, 0x01	; 1
    40f6:	30 f0       	brcs	.+12     	; 0x4104 <__fp_rempio2+0x48>
    40f8:	bb 0f       	add	r27, r27
    40fa:	66 1f       	adc	r22, r22
    40fc:	77 1f       	adc	r23, r23
    40fe:	88 1f       	adc	r24, r24
    4100:	ff 1f       	adc	r31, r31
    4102:	eb cf       	rjmp	.-42     	; 0x40da <__fp_rempio2+0x1e>
    4104:	9e e7       	ldi	r25, 0x7E	; 126
    4106:	88 23       	and	r24, r24
    4108:	32 f0       	brmi	.+12     	; 0x4116 <__fp_rempio2+0x5a>
    410a:	bb 0f       	add	r27, r27
    410c:	66 1f       	adc	r22, r22
    410e:	77 1f       	adc	r23, r23
    4110:	88 1f       	adc	r24, r24
    4112:	9a 95       	dec	r25
    4114:	c1 f7       	brne	.-16     	; 0x4106 <__fp_rempio2+0x4a>
    4116:	93 95       	inc	r25
    4118:	e0 95       	com	r30
    411a:	d2 c1       	rjmp	.+932    	; 0x44c0 <__fp_mpack>

0000411c <__fp_round>:
    411c:	09 2e       	mov	r0, r25
    411e:	03 94       	inc	r0
    4120:	00 0c       	add	r0, r0
    4122:	11 f4       	brne	.+4      	; 0x4128 <__fp_round+0xc>
    4124:	88 23       	and	r24, r24
    4126:	52 f0       	brmi	.+20     	; 0x413c <__fp_round+0x20>
    4128:	bb 0f       	add	r27, r27
    412a:	40 f4       	brcc	.+16     	; 0x413c <__fp_round+0x20>
    412c:	bf 2b       	or	r27, r31
    412e:	11 f4       	brne	.+4      	; 0x4134 <__fp_round+0x18>
    4130:	60 ff       	sbrs	r22, 0
    4132:	04 c0       	rjmp	.+8      	; 0x413c <__fp_round+0x20>
    4134:	6f 5f       	subi	r22, 0xFF	; 255
    4136:	7f 4f       	sbci	r23, 0xFF	; 255
    4138:	8f 4f       	sbci	r24, 0xFF	; 255
    413a:	9f 4f       	sbci	r25, 0xFF	; 255
    413c:	08 95       	ret

0000413e <__fp_sinus>:
    413e:	ef 93       	push	r30
    4140:	e0 ff       	sbrs	r30, 0
    4142:	06 c0       	rjmp	.+12     	; 0x4150 <__fp_sinus+0x12>
    4144:	a2 ea       	ldi	r26, 0xA2	; 162
    4146:	2a ed       	ldi	r18, 0xDA	; 218
    4148:	3f e0       	ldi	r19, 0x0F	; 15
    414a:	49 ec       	ldi	r20, 0xC9	; 201
    414c:	5f eb       	ldi	r21, 0xBF	; 191
    414e:	c8 dd       	rcall	.-1136   	; 0x3ce0 <__addsf3x>
    4150:	e5 df       	rcall	.-54     	; 0x411c <__fp_round>
    4152:	0f 90       	pop	r0
    4154:	03 94       	inc	r0
    4156:	01 fc       	sbrc	r0, 1
    4158:	90 58       	subi	r25, 0x80	; 128
    415a:	e1 e1       	ldi	r30, 0x11	; 17
    415c:	f1 e0       	ldi	r31, 0x01	; 1
    415e:	c7 c1       	rjmp	.+910    	; 0x44ee <__fp_powsodd>

00004160 <__fp_split3>:
    4160:	57 fd       	sbrc	r21, 7
    4162:	90 58       	subi	r25, 0x80	; 128
    4164:	44 0f       	add	r20, r20
    4166:	55 1f       	adc	r21, r21
    4168:	59 f0       	breq	.+22     	; 0x4180 <__fp_splitA+0x10>
    416a:	5f 3f       	cpi	r21, 0xFF	; 255
    416c:	71 f0       	breq	.+28     	; 0x418a <__fp_splitA+0x1a>
    416e:	47 95       	ror	r20

00004170 <__fp_splitA>:
    4170:	88 0f       	add	r24, r24
    4172:	97 fb       	bst	r25, 7
    4174:	99 1f       	adc	r25, r25
    4176:	61 f0       	breq	.+24     	; 0x4190 <__fp_splitA+0x20>
    4178:	9f 3f       	cpi	r25, 0xFF	; 255
    417a:	79 f0       	breq	.+30     	; 0x419a <__fp_splitA+0x2a>
    417c:	87 95       	ror	r24
    417e:	08 95       	ret
    4180:	12 16       	cp	r1, r18
    4182:	13 06       	cpc	r1, r19
    4184:	14 06       	cpc	r1, r20
    4186:	55 1f       	adc	r21, r21
    4188:	f2 cf       	rjmp	.-28     	; 0x416e <__fp_split3+0xe>
    418a:	46 95       	lsr	r20
    418c:	f1 df       	rcall	.-30     	; 0x4170 <__fp_splitA>
    418e:	08 c0       	rjmp	.+16     	; 0x41a0 <__fp_splitA+0x30>
    4190:	16 16       	cp	r1, r22
    4192:	17 06       	cpc	r1, r23
    4194:	18 06       	cpc	r1, r24
    4196:	99 1f       	adc	r25, r25
    4198:	f1 cf       	rjmp	.-30     	; 0x417c <__fp_splitA+0xc>
    419a:	86 95       	lsr	r24
    419c:	71 05       	cpc	r23, r1
    419e:	61 05       	cpc	r22, r1
    41a0:	08 94       	sec
    41a2:	08 95       	ret

000041a4 <__fp_zero>:
    41a4:	e8 94       	clt

000041a6 <__fp_szero>:
    41a6:	bb 27       	eor	r27, r27
    41a8:	66 27       	eor	r22, r22
    41aa:	77 27       	eor	r23, r23
    41ac:	cb 01       	movw	r24, r22
    41ae:	97 f9       	bld	r25, 7
    41b0:	08 95       	ret

000041b2 <__gesf2>:
    41b2:	23 df       	rcall	.-442    	; 0x3ffa <__fp_cmp>
    41b4:	08 f4       	brcc	.+2      	; 0x41b8 <__gesf2+0x6>
    41b6:	8f ef       	ldi	r24, 0xFF	; 255
    41b8:	08 95       	ret

000041ba <inverse>:
    41ba:	9b 01       	movw	r18, r22
    41bc:	ac 01       	movw	r20, r24
    41be:	60 e0       	ldi	r22, 0x00	; 0
    41c0:	70 e0       	ldi	r23, 0x00	; 0
    41c2:	80 e8       	ldi	r24, 0x80	; 128
    41c4:	9f e3       	ldi	r25, 0x3F	; 63
    41c6:	48 ce       	rjmp	.-880    	; 0x3e58 <__divsf3>
    41c8:	0e f0       	brts	.+2      	; 0x41cc <inverse+0x12>
    41ca:	7a c1       	rjmp	.+756    	; 0x44c0 <__fp_mpack>
    41cc:	40 cf       	rjmp	.-384    	; 0x404e <__fp_nan>
    41ce:	68 94       	set
    41d0:	38 cf       	rjmp	.-400    	; 0x4042 <__fp_inf>

000041d2 <log>:
    41d2:	ce df       	rcall	.-100    	; 0x4170 <__fp_splitA>
    41d4:	c8 f3       	brcs	.-14     	; 0x41c8 <inverse+0xe>
    41d6:	99 23       	and	r25, r25
    41d8:	d1 f3       	breq	.-12     	; 0x41ce <inverse+0x14>
    41da:	c6 f3       	brts	.-16     	; 0x41cc <inverse+0x12>
    41dc:	df 93       	push	r29
    41de:	cf 93       	push	r28
    41e0:	1f 93       	push	r17
    41e2:	0f 93       	push	r16
    41e4:	ff 92       	push	r15
    41e6:	c9 2f       	mov	r28, r25
    41e8:	dd 27       	eor	r29, r29
    41ea:	88 23       	and	r24, r24
    41ec:	2a f0       	brmi	.+10     	; 0x41f8 <log+0x26>
    41ee:	21 97       	sbiw	r28, 0x01	; 1
    41f0:	66 0f       	add	r22, r22
    41f2:	77 1f       	adc	r23, r23
    41f4:	88 1f       	adc	r24, r24
    41f6:	da f7       	brpl	.-10     	; 0x41ee <log+0x1c>
    41f8:	20 e0       	ldi	r18, 0x00	; 0
    41fa:	30 e0       	ldi	r19, 0x00	; 0
    41fc:	40 e8       	ldi	r20, 0x80	; 128
    41fe:	5f eb       	ldi	r21, 0xBF	; 191
    4200:	9f e3       	ldi	r25, 0x3F	; 63
    4202:	88 39       	cpi	r24, 0x98	; 152
    4204:	20 f0       	brcs	.+8      	; 0x420e <log+0x3c>
    4206:	80 3e       	cpi	r24, 0xE0	; 224
    4208:	30 f0       	brcs	.+12     	; 0x4216 <log+0x44>
    420a:	21 96       	adiw	r28, 0x01	; 1
    420c:	8f 77       	andi	r24, 0x7F	; 127
    420e:	57 dd       	rcall	.-1362   	; 0x3cbe <__addsf3>
    4210:	ef e2       	ldi	r30, 0x2F	; 47
    4212:	f1 e0       	ldi	r31, 0x01	; 1
    4214:	03 c0       	rjmp	.+6      	; 0x421c <log+0x4a>
    4216:	53 dd       	rcall	.-1370   	; 0x3cbe <__addsf3>
    4218:	ec e5       	ldi	r30, 0x5C	; 92
    421a:	f1 e0       	ldi	r31, 0x01	; 1
    421c:	1b df       	rcall	.-458    	; 0x4054 <__fp_powser>
    421e:	8b 01       	movw	r16, r22
    4220:	be 01       	movw	r22, r28
    4222:	ec 01       	movw	r28, r24
    4224:	fb 2e       	mov	r15, r27
    4226:	6f 57       	subi	r22, 0x7F	; 127
    4228:	71 09       	sbc	r23, r1
    422a:	75 95       	asr	r23
    422c:	77 1f       	adc	r23, r23
    422e:	88 0b       	sbc	r24, r24
    4230:	99 0b       	sbc	r25, r25
    4232:	a8 de       	rcall	.-688    	; 0x3f84 <__floatsisf>
    4234:	28 e1       	ldi	r18, 0x18	; 24
    4236:	32 e7       	ldi	r19, 0x72	; 114
    4238:	41 e3       	ldi	r20, 0x31	; 49
    423a:	5f e3       	ldi	r21, 0x3F	; 63
    423c:	16 d0       	rcall	.+44     	; 0x426a <__mulsf3x>
    423e:	af 2d       	mov	r26, r15
    4240:	98 01       	movw	r18, r16
    4242:	ae 01       	movw	r20, r28
    4244:	ff 90       	pop	r15
    4246:	0f 91       	pop	r16
    4248:	1f 91       	pop	r17
    424a:	cf 91       	pop	r28
    424c:	df 91       	pop	r29
    424e:	48 dd       	rcall	.-1392   	; 0x3ce0 <__addsf3x>
    4250:	65 cf       	rjmp	.-310    	; 0x411c <__fp_round>

00004252 <__mulsf3>:
    4252:	0b d0       	rcall	.+22     	; 0x426a <__mulsf3x>
    4254:	63 cf       	rjmp	.-314    	; 0x411c <__fp_round>
    4256:	23 df       	rcall	.-442    	; 0x409e <__fp_pscA>
    4258:	28 f0       	brcs	.+10     	; 0x4264 <__mulsf3+0x12>
    425a:	28 df       	rcall	.-432    	; 0x40ac <__fp_pscB>
    425c:	18 f0       	brcs	.+6      	; 0x4264 <__mulsf3+0x12>
    425e:	95 23       	and	r25, r21
    4260:	09 f0       	breq	.+2      	; 0x4264 <__mulsf3+0x12>
    4262:	ef ce       	rjmp	.-546    	; 0x4042 <__fp_inf>
    4264:	f4 ce       	rjmp	.-536    	; 0x404e <__fp_nan>
    4266:	11 24       	eor	r1, r1
    4268:	9e cf       	rjmp	.-196    	; 0x41a6 <__fp_szero>

0000426a <__mulsf3x>:
    426a:	7a df       	rcall	.-268    	; 0x4160 <__fp_split3>
    426c:	a0 f3       	brcs	.-24     	; 0x4256 <__mulsf3+0x4>

0000426e <__mulsf3_pse>:
    426e:	95 9f       	mul	r25, r21
    4270:	d1 f3       	breq	.-12     	; 0x4266 <__mulsf3+0x14>
    4272:	95 0f       	add	r25, r21
    4274:	50 e0       	ldi	r21, 0x00	; 0
    4276:	55 1f       	adc	r21, r21
    4278:	62 9f       	mul	r22, r18
    427a:	f0 01       	movw	r30, r0
    427c:	72 9f       	mul	r23, r18
    427e:	bb 27       	eor	r27, r27
    4280:	f0 0d       	add	r31, r0
    4282:	b1 1d       	adc	r27, r1
    4284:	63 9f       	mul	r22, r19
    4286:	aa 27       	eor	r26, r26
    4288:	f0 0d       	add	r31, r0
    428a:	b1 1d       	adc	r27, r1
    428c:	aa 1f       	adc	r26, r26
    428e:	64 9f       	mul	r22, r20
    4290:	66 27       	eor	r22, r22
    4292:	b0 0d       	add	r27, r0
    4294:	a1 1d       	adc	r26, r1
    4296:	66 1f       	adc	r22, r22
    4298:	82 9f       	mul	r24, r18
    429a:	22 27       	eor	r18, r18
    429c:	b0 0d       	add	r27, r0
    429e:	a1 1d       	adc	r26, r1
    42a0:	62 1f       	adc	r22, r18
    42a2:	73 9f       	mul	r23, r19
    42a4:	b0 0d       	add	r27, r0
    42a6:	a1 1d       	adc	r26, r1
    42a8:	62 1f       	adc	r22, r18
    42aa:	83 9f       	mul	r24, r19
    42ac:	a0 0d       	add	r26, r0
    42ae:	61 1d       	adc	r22, r1
    42b0:	22 1f       	adc	r18, r18
    42b2:	74 9f       	mul	r23, r20
    42b4:	33 27       	eor	r19, r19
    42b6:	a0 0d       	add	r26, r0
    42b8:	61 1d       	adc	r22, r1
    42ba:	23 1f       	adc	r18, r19
    42bc:	84 9f       	mul	r24, r20
    42be:	60 0d       	add	r22, r0
    42c0:	21 1d       	adc	r18, r1
    42c2:	82 2f       	mov	r24, r18
    42c4:	76 2f       	mov	r23, r22
    42c6:	6a 2f       	mov	r22, r26
    42c8:	11 24       	eor	r1, r1
    42ca:	9f 57       	subi	r25, 0x7F	; 127
    42cc:	50 40       	sbci	r21, 0x00	; 0
    42ce:	8a f0       	brmi	.+34     	; 0x42f2 <__mulsf3_pse+0x84>
    42d0:	e1 f0       	breq	.+56     	; 0x430a <__mulsf3_pse+0x9c>
    42d2:	88 23       	and	r24, r24
    42d4:	4a f0       	brmi	.+18     	; 0x42e8 <__mulsf3_pse+0x7a>
    42d6:	ee 0f       	add	r30, r30
    42d8:	ff 1f       	adc	r31, r31
    42da:	bb 1f       	adc	r27, r27
    42dc:	66 1f       	adc	r22, r22
    42de:	77 1f       	adc	r23, r23
    42e0:	88 1f       	adc	r24, r24
    42e2:	91 50       	subi	r25, 0x01	; 1
    42e4:	50 40       	sbci	r21, 0x00	; 0
    42e6:	a9 f7       	brne	.-22     	; 0x42d2 <__mulsf3_pse+0x64>
    42e8:	9e 3f       	cpi	r25, 0xFE	; 254
    42ea:	51 05       	cpc	r21, r1
    42ec:	70 f0       	brcs	.+28     	; 0x430a <__mulsf3_pse+0x9c>
    42ee:	a9 ce       	rjmp	.-686    	; 0x4042 <__fp_inf>
    42f0:	5a cf       	rjmp	.-332    	; 0x41a6 <__fp_szero>
    42f2:	5f 3f       	cpi	r21, 0xFF	; 255
    42f4:	ec f3       	brlt	.-6      	; 0x42f0 <__mulsf3_pse+0x82>
    42f6:	98 3e       	cpi	r25, 0xE8	; 232
    42f8:	dc f3       	brlt	.-10     	; 0x42f0 <__mulsf3_pse+0x82>
    42fa:	86 95       	lsr	r24
    42fc:	77 95       	ror	r23
    42fe:	67 95       	ror	r22
    4300:	b7 95       	ror	r27
    4302:	f7 95       	ror	r31
    4304:	e7 95       	ror	r30
    4306:	9f 5f       	subi	r25, 0xFF	; 255
    4308:	c1 f7       	brne	.-16     	; 0x42fa <__mulsf3_pse+0x8c>
    430a:	fe 2b       	or	r31, r30
    430c:	88 0f       	add	r24, r24
    430e:	91 1d       	adc	r25, r1
    4310:	96 95       	lsr	r25
    4312:	87 95       	ror	r24
    4314:	97 f9       	bld	r25, 7
    4316:	08 95       	ret

00004318 <pow>:
    4318:	fa 01       	movw	r30, r20
    431a:	ee 0f       	add	r30, r30
    431c:	ff 1f       	adc	r31, r31
    431e:	30 96       	adiw	r30, 0x00	; 0
    4320:	21 05       	cpc	r18, r1
    4322:	31 05       	cpc	r19, r1
    4324:	99 f1       	breq	.+102    	; 0x438c <pow+0x74>
    4326:	61 15       	cp	r22, r1
    4328:	71 05       	cpc	r23, r1
    432a:	61 f4       	brne	.+24     	; 0x4344 <pow+0x2c>
    432c:	80 38       	cpi	r24, 0x80	; 128
    432e:	bf e3       	ldi	r27, 0x3F	; 63
    4330:	9b 07       	cpc	r25, r27
    4332:	49 f1       	breq	.+82     	; 0x4386 <pow+0x6e>
    4334:	68 94       	set
    4336:	90 38       	cpi	r25, 0x80	; 128
    4338:	81 05       	cpc	r24, r1
    433a:	61 f0       	breq	.+24     	; 0x4354 <pow+0x3c>
    433c:	80 38       	cpi	r24, 0x80	; 128
    433e:	bf ef       	ldi	r27, 0xFF	; 255
    4340:	9b 07       	cpc	r25, r27
    4342:	41 f0       	breq	.+16     	; 0x4354 <pow+0x3c>
    4344:	99 23       	and	r25, r25
    4346:	42 f5       	brpl	.+80     	; 0x4398 <pow+0x80>
    4348:	ff 3f       	cpi	r31, 0xFF	; 255
    434a:	e1 05       	cpc	r30, r1
    434c:	31 05       	cpc	r19, r1
    434e:	21 05       	cpc	r18, r1
    4350:	11 f1       	breq	.+68     	; 0x4396 <pow+0x7e>
    4352:	e8 94       	clt
    4354:	08 94       	sec
    4356:	e7 95       	ror	r30
    4358:	d9 01       	movw	r26, r18
    435a:	aa 23       	and	r26, r26
    435c:	29 f4       	brne	.+10     	; 0x4368 <pow+0x50>
    435e:	ab 2f       	mov	r26, r27
    4360:	be 2f       	mov	r27, r30
    4362:	f8 5f       	subi	r31, 0xF8	; 248
    4364:	d0 f3       	brcs	.-12     	; 0x435a <pow+0x42>
    4366:	10 c0       	rjmp	.+32     	; 0x4388 <pow+0x70>
    4368:	ff 5f       	subi	r31, 0xFF	; 255
    436a:	70 f4       	brcc	.+28     	; 0x4388 <pow+0x70>
    436c:	a6 95       	lsr	r26
    436e:	e0 f7       	brcc	.-8      	; 0x4368 <pow+0x50>
    4370:	f7 39       	cpi	r31, 0x97	; 151
    4372:	50 f0       	brcs	.+20     	; 0x4388 <pow+0x70>
    4374:	19 f0       	breq	.+6      	; 0x437c <pow+0x64>
    4376:	ff 3a       	cpi	r31, 0xAF	; 175
    4378:	38 f4       	brcc	.+14     	; 0x4388 <pow+0x70>
    437a:	9f 77       	andi	r25, 0x7F	; 127
    437c:	9f 93       	push	r25
    437e:	0c d0       	rcall	.+24     	; 0x4398 <pow+0x80>
    4380:	0f 90       	pop	r0
    4382:	07 fc       	sbrc	r0, 7
    4384:	90 58       	subi	r25, 0x80	; 128
    4386:	08 95       	ret
    4388:	3e f0       	brts	.+14     	; 0x4398 <pow+0x80>
    438a:	61 ce       	rjmp	.-830    	; 0x404e <__fp_nan>
    438c:	60 e0       	ldi	r22, 0x00	; 0
    438e:	70 e0       	ldi	r23, 0x00	; 0
    4390:	80 e8       	ldi	r24, 0x80	; 128
    4392:	9f e3       	ldi	r25, 0x3F	; 63
    4394:	08 95       	ret
    4396:	4f e7       	ldi	r20, 0x7F	; 127
    4398:	9f 77       	andi	r25, 0x7F	; 127
    439a:	5f 93       	push	r21
    439c:	4f 93       	push	r20
    439e:	3f 93       	push	r19
    43a0:	2f 93       	push	r18
    43a2:	17 df       	rcall	.-466    	; 0x41d2 <log>
    43a4:	2f 91       	pop	r18
    43a6:	3f 91       	pop	r19
    43a8:	4f 91       	pop	r20
    43aa:	5f 91       	pop	r21
    43ac:	52 df       	rcall	.-348    	; 0x4252 <__mulsf3>
    43ae:	5c c0       	rjmp	.+184    	; 0x4468 <exp>

000043b0 <sin>:
    43b0:	9f 93       	push	r25
    43b2:	84 de       	rcall	.-760    	; 0x40bc <__fp_rempio2>
    43b4:	0f 90       	pop	r0
    43b6:	07 fc       	sbrc	r0, 7
    43b8:	ee 5f       	subi	r30, 0xFE	; 254
    43ba:	c1 ce       	rjmp	.-638    	; 0x413e <__fp_sinus>
    43bc:	11 f4       	brne	.+4      	; 0x43c2 <sin+0x12>
    43be:	0e f4       	brtc	.+2      	; 0x43c2 <sin+0x12>
    43c0:	46 ce       	rjmp	.-884    	; 0x404e <__fp_nan>
    43c2:	7e c0       	rjmp	.+252    	; 0x44c0 <__fp_mpack>

000043c4 <sqrt>:
    43c4:	d5 de       	rcall	.-598    	; 0x4170 <__fp_splitA>
    43c6:	d0 f3       	brcs	.-12     	; 0x43bc <sin+0xc>
    43c8:	99 23       	and	r25, r25
    43ca:	d9 f3       	breq	.-10     	; 0x43c2 <sin+0x12>
    43cc:	ce f3       	brts	.-14     	; 0x43c0 <sin+0x10>
    43ce:	9f 57       	subi	r25, 0x7F	; 127
    43d0:	55 0b       	sbc	r21, r21
    43d2:	87 ff       	sbrs	r24, 7
    43d4:	85 d0       	rcall	.+266    	; 0x44e0 <__fp_norm2>
    43d6:	56 95       	lsr	r21
    43d8:	97 95       	ror	r25
    43da:	b0 e0       	ldi	r27, 0x00	; 0
    43dc:	20 f4       	brcc	.+8      	; 0x43e6 <sqrt+0x22>
    43de:	66 0f       	add	r22, r22
    43e0:	77 1f       	adc	r23, r23
    43e2:	88 1f       	adc	r24, r24
    43e4:	bb 1f       	adc	r27, r27
    43e6:	1f 93       	push	r17
    43e8:	0f 93       	push	r16
    43ea:	00 24       	eor	r0, r0
    43ec:	90 01       	movw	r18, r0
    43ee:	a0 01       	movw	r20, r0
    43f0:	80 01       	movw	r16, r0
    43f2:	f0 01       	movw	r30, r0
    43f4:	a0 e8       	ldi	r26, 0x80	; 128
    43f6:	0e 0f       	add	r16, r30
    43f8:	1f 1f       	adc	r17, r31
    43fa:	0a 1e       	adc	r0, r26
    43fc:	51 1d       	adc	r21, r1
    43fe:	60 1b       	sub	r22, r16
    4400:	71 0b       	sbc	r23, r17
    4402:	80 09       	sbc	r24, r0
    4404:	b5 0b       	sbc	r27, r21
    4406:	48 f4       	brcc	.+18     	; 0x441a <sqrt+0x56>
    4408:	60 0f       	add	r22, r16
    440a:	71 1f       	adc	r23, r17
    440c:	80 1d       	adc	r24, r0
    440e:	b5 1f       	adc	r27, r21
    4410:	0e 1b       	sub	r16, r30
    4412:	1f 0b       	sbc	r17, r31
    4414:	0a 0a       	sbc	r0, r26
    4416:	51 09       	sbc	r21, r1
    4418:	07 c0       	rjmp	.+14     	; 0x4428 <sqrt+0x64>
    441a:	2e 0f       	add	r18, r30
    441c:	3f 1f       	adc	r19, r31
    441e:	4a 1f       	adc	r20, r26
    4420:	0e 0f       	add	r16, r30
    4422:	1f 1f       	adc	r17, r31
    4424:	0a 1e       	adc	r0, r26
    4426:	51 1d       	adc	r21, r1
    4428:	66 0f       	add	r22, r22
    442a:	77 1f       	adc	r23, r23
    442c:	88 1f       	adc	r24, r24
    442e:	bb 1f       	adc	r27, r27
    4430:	a6 95       	lsr	r26
    4432:	f7 95       	ror	r31
    4434:	e7 95       	ror	r30
    4436:	f8 f6       	brcc	.-66     	; 0x43f6 <sqrt+0x32>
    4438:	06 17       	cp	r16, r22
    443a:	17 07       	cpc	r17, r23
    443c:	08 06       	cpc	r0, r24
    443e:	5b 07       	cpc	r21, r27
    4440:	21 1d       	adc	r18, r1
    4442:	31 1d       	adc	r19, r1
    4444:	41 1d       	adc	r20, r1
    4446:	0f 91       	pop	r16
    4448:	1f 91       	pop	r17
    444a:	b9 01       	movw	r22, r18
    444c:	84 2f       	mov	r24, r20
    444e:	91 58       	subi	r25, 0x81	; 129
    4450:	88 0f       	add	r24, r24
    4452:	96 95       	lsr	r25
    4454:	87 95       	ror	r24
    4456:	08 95       	ret

00004458 <square>:
    4458:	9b 01       	movw	r18, r22
    445a:	ac 01       	movw	r20, r24
    445c:	fa ce       	rjmp	.-524    	; 0x4252 <__mulsf3>
    445e:	19 f4       	brne	.+6      	; 0x4466 <square+0xe>
    4460:	0e f0       	brts	.+2      	; 0x4464 <square+0xc>
    4462:	ef cd       	rjmp	.-1058   	; 0x4042 <__fp_inf>
    4464:	9f ce       	rjmp	.-706    	; 0x41a4 <__fp_zero>
    4466:	f3 cd       	rjmp	.-1050   	; 0x404e <__fp_nan>

00004468 <exp>:
    4468:	83 de       	rcall	.-762    	; 0x4170 <__fp_splitA>
    446a:	c8 f3       	brcs	.-14     	; 0x445e <square+0x6>
    446c:	96 38       	cpi	r25, 0x86	; 134
    446e:	c0 f7       	brcc	.-16     	; 0x4460 <square+0x8>
    4470:	07 f8       	bld	r0, 7
    4472:	0f 92       	push	r0
    4474:	e8 94       	clt
    4476:	2b e3       	ldi	r18, 0x3B	; 59
    4478:	3a ea       	ldi	r19, 0xAA	; 170
    447a:	48 eb       	ldi	r20, 0xB8	; 184
    447c:	5f e7       	ldi	r21, 0x7F	; 127
    447e:	f7 de       	rcall	.-530    	; 0x426e <__mulsf3_pse>
    4480:	0f 92       	push	r0
    4482:	0f 92       	push	r0
    4484:	0f 92       	push	r0
    4486:	4d b7       	in	r20, 0x3d	; 61
    4488:	5e b7       	in	r21, 0x3e	; 62
    448a:	0f 92       	push	r0
    448c:	77 d0       	rcall	.+238    	; 0x457c <modf>
    448e:	e9 e8       	ldi	r30, 0x89	; 137
    4490:	f1 e0       	ldi	r31, 0x01	; 1
    4492:	e0 dd       	rcall	.-1088   	; 0x4054 <__fp_powser>
    4494:	4f 91       	pop	r20
    4496:	5f 91       	pop	r21
    4498:	ef 91       	pop	r30
    449a:	ff 91       	pop	r31
    449c:	e5 95       	asr	r30
    449e:	ee 1f       	adc	r30, r30
    44a0:	ff 1f       	adc	r31, r31
    44a2:	49 f0       	breq	.+18     	; 0x44b6 <exp+0x4e>
    44a4:	fe 57       	subi	r31, 0x7E	; 126
    44a6:	e0 68       	ori	r30, 0x80	; 128
    44a8:	44 27       	eor	r20, r20
    44aa:	ee 0f       	add	r30, r30
    44ac:	44 1f       	adc	r20, r20
    44ae:	fa 95       	dec	r31
    44b0:	e1 f7       	brne	.-8      	; 0x44aa <exp+0x42>
    44b2:	41 95       	neg	r20
    44b4:	55 0b       	sbc	r21, r21
    44b6:	2e d0       	rcall	.+92     	; 0x4514 <ldexp>
    44b8:	0f 90       	pop	r0
    44ba:	07 fe       	sbrs	r0, 7
    44bc:	7e ce       	rjmp	.-772    	; 0x41ba <inverse>
    44be:	08 95       	ret

000044c0 <__fp_mpack>:
    44c0:	9f 3f       	cpi	r25, 0xFF	; 255
    44c2:	49 f0       	breq	.+18     	; 0x44d6 <__fp_mpack+0x16>
    44c4:	91 50       	subi	r25, 0x01	; 1
    44c6:	28 f4       	brcc	.+10     	; 0x44d2 <__fp_mpack+0x12>
    44c8:	86 95       	lsr	r24
    44ca:	77 95       	ror	r23
    44cc:	67 95       	ror	r22
    44ce:	b7 95       	ror	r27
    44d0:	9f 5f       	subi	r25, 0xFF	; 255
    44d2:	80 38       	cpi	r24, 0x80	; 128
    44d4:	9f 4f       	sbci	r25, 0xFF	; 255
    44d6:	88 0f       	add	r24, r24
    44d8:	96 95       	lsr	r25
    44da:	87 95       	ror	r24
    44dc:	97 f9       	bld	r25, 7
    44de:	08 95       	ret

000044e0 <__fp_norm2>:
    44e0:	91 50       	subi	r25, 0x01	; 1
    44e2:	50 40       	sbci	r21, 0x00	; 0
    44e4:	66 0f       	add	r22, r22
    44e6:	77 1f       	adc	r23, r23
    44e8:	88 1f       	adc	r24, r24
    44ea:	d2 f7       	brpl	.-12     	; 0x44e0 <__fp_norm2>
    44ec:	08 95       	ret

000044ee <__fp_powsodd>:
    44ee:	9f 93       	push	r25
    44f0:	8f 93       	push	r24
    44f2:	7f 93       	push	r23
    44f4:	6f 93       	push	r22
    44f6:	ff 93       	push	r31
    44f8:	ef 93       	push	r30
    44fa:	9b 01       	movw	r18, r22
    44fc:	ac 01       	movw	r20, r24
    44fe:	a9 de       	rcall	.-686    	; 0x4252 <__mulsf3>
    4500:	ef 91       	pop	r30
    4502:	ff 91       	pop	r31
    4504:	a7 dd       	rcall	.-1202   	; 0x4054 <__fp_powser>
    4506:	2f 91       	pop	r18
    4508:	3f 91       	pop	r19
    450a:	4f 91       	pop	r20
    450c:	5f 91       	pop	r21
    450e:	a1 ce       	rjmp	.-702    	; 0x4252 <__mulsf3>
    4510:	98 cd       	rjmp	.-1232   	; 0x4042 <__fp_inf>
    4512:	d6 cf       	rjmp	.-84     	; 0x44c0 <__fp_mpack>

00004514 <ldexp>:
    4514:	2d de       	rcall	.-934    	; 0x4170 <__fp_splitA>
    4516:	e8 f3       	brcs	.-6      	; 0x4512 <__fp_powsodd+0x24>
    4518:	99 23       	and	r25, r25
    451a:	d9 f3       	breq	.-10     	; 0x4512 <__fp_powsodd+0x24>
    451c:	94 0f       	add	r25, r20
    451e:	51 1d       	adc	r21, r1
    4520:	bb f3       	brvs	.-18     	; 0x4510 <__fp_powsodd+0x22>
    4522:	91 50       	subi	r25, 0x01	; 1
    4524:	50 40       	sbci	r21, 0x00	; 0
    4526:	94 f0       	brlt	.+36     	; 0x454c <ldexp+0x38>
    4528:	59 f0       	breq	.+22     	; 0x4540 <ldexp+0x2c>
    452a:	88 23       	and	r24, r24
    452c:	32 f0       	brmi	.+12     	; 0x453a <ldexp+0x26>
    452e:	66 0f       	add	r22, r22
    4530:	77 1f       	adc	r23, r23
    4532:	88 1f       	adc	r24, r24
    4534:	91 50       	subi	r25, 0x01	; 1
    4536:	50 40       	sbci	r21, 0x00	; 0
    4538:	c1 f7       	brne	.-16     	; 0x452a <ldexp+0x16>
    453a:	9e 3f       	cpi	r25, 0xFE	; 254
    453c:	51 05       	cpc	r21, r1
    453e:	44 f7       	brge	.-48     	; 0x4510 <__fp_powsodd+0x22>
    4540:	88 0f       	add	r24, r24
    4542:	91 1d       	adc	r25, r1
    4544:	96 95       	lsr	r25
    4546:	87 95       	ror	r24
    4548:	97 f9       	bld	r25, 7
    454a:	08 95       	ret
    454c:	5f 3f       	cpi	r21, 0xFF	; 255
    454e:	ac f0       	brlt	.+42     	; 0x457a <ldexp+0x66>
    4550:	98 3e       	cpi	r25, 0xE8	; 232
    4552:	9c f0       	brlt	.+38     	; 0x457a <ldexp+0x66>
    4554:	bb 27       	eor	r27, r27
    4556:	86 95       	lsr	r24
    4558:	77 95       	ror	r23
    455a:	67 95       	ror	r22
    455c:	b7 95       	ror	r27
    455e:	08 f4       	brcc	.+2      	; 0x4562 <ldexp+0x4e>
    4560:	b1 60       	ori	r27, 0x01	; 1
    4562:	93 95       	inc	r25
    4564:	c1 f7       	brne	.-16     	; 0x4556 <ldexp+0x42>
    4566:	bb 0f       	add	r27, r27
    4568:	58 f7       	brcc	.-42     	; 0x4540 <ldexp+0x2c>
    456a:	11 f4       	brne	.+4      	; 0x4570 <ldexp+0x5c>
    456c:	60 ff       	sbrs	r22, 0
    456e:	e8 cf       	rjmp	.-48     	; 0x4540 <ldexp+0x2c>
    4570:	6f 5f       	subi	r22, 0xFF	; 255
    4572:	7f 4f       	sbci	r23, 0xFF	; 255
    4574:	8f 4f       	sbci	r24, 0xFF	; 255
    4576:	9f 4f       	sbci	r25, 0xFF	; 255
    4578:	e3 cf       	rjmp	.-58     	; 0x4540 <ldexp+0x2c>
    457a:	15 ce       	rjmp	.-982    	; 0x41a6 <__fp_szero>

0000457c <modf>:
    457c:	fa 01       	movw	r30, r20
    457e:	dc 01       	movw	r26, r24
    4580:	aa 0f       	add	r26, r26
    4582:	bb 1f       	adc	r27, r27
    4584:	9b 01       	movw	r18, r22
    4586:	ac 01       	movw	r20, r24
    4588:	bf 57       	subi	r27, 0x7F	; 127
    458a:	28 f4       	brcc	.+10     	; 0x4596 <modf+0x1a>
    458c:	22 27       	eor	r18, r18
    458e:	33 27       	eor	r19, r19
    4590:	44 27       	eor	r20, r20
    4592:	50 78       	andi	r21, 0x80	; 128
    4594:	1f c0       	rjmp	.+62     	; 0x45d4 <modf+0x58>
    4596:	b7 51       	subi	r27, 0x17	; 23
    4598:	88 f4       	brcc	.+34     	; 0x45bc <modf+0x40>
    459a:	ab 2f       	mov	r26, r27
    459c:	00 24       	eor	r0, r0
    459e:	46 95       	lsr	r20
    45a0:	37 95       	ror	r19
    45a2:	27 95       	ror	r18
    45a4:	01 1c       	adc	r0, r1
    45a6:	a3 95       	inc	r26
    45a8:	d2 f3       	brmi	.-12     	; 0x459e <modf+0x22>
    45aa:	00 20       	and	r0, r0
    45ac:	69 f0       	breq	.+26     	; 0x45c8 <modf+0x4c>
    45ae:	22 0f       	add	r18, r18
    45b0:	33 1f       	adc	r19, r19
    45b2:	44 1f       	adc	r20, r20
    45b4:	b3 95       	inc	r27
    45b6:	da f3       	brmi	.-10     	; 0x45ae <modf+0x32>
    45b8:	0d d0       	rcall	.+26     	; 0x45d4 <modf+0x58>
    45ba:	80 cb       	rjmp	.-2304   	; 0x3cbc <__subsf3>
    45bc:	61 30       	cpi	r22, 0x01	; 1
    45be:	71 05       	cpc	r23, r1
    45c0:	a0 e8       	ldi	r26, 0x80	; 128
    45c2:	8a 07       	cpc	r24, r26
    45c4:	b9 46       	sbci	r27, 0x69	; 105
    45c6:	30 f4       	brcc	.+12     	; 0x45d4 <modf+0x58>
    45c8:	9b 01       	movw	r18, r22
    45ca:	ac 01       	movw	r20, r24
    45cc:	66 27       	eor	r22, r22
    45ce:	77 27       	eor	r23, r23
    45d0:	88 27       	eor	r24, r24
    45d2:	90 78       	andi	r25, 0x80	; 128
    45d4:	30 96       	adiw	r30, 0x00	; 0
    45d6:	21 f0       	breq	.+8      	; 0x45e0 <modf+0x64>
    45d8:	20 83       	st	Z, r18
    45da:	31 83       	std	Z+1, r19	; 0x01
    45dc:	42 83       	std	Z+2, r20	; 0x02
    45de:	53 83       	std	Z+3, r21	; 0x03
    45e0:	08 95       	ret

000045e2 <__udivmodhi4>:
    45e2:	aa 1b       	sub	r26, r26
    45e4:	bb 1b       	sub	r27, r27
    45e6:	51 e1       	ldi	r21, 0x11	; 17
    45e8:	07 c0       	rjmp	.+14     	; 0x45f8 <__udivmodhi4_ep>

000045ea <__udivmodhi4_loop>:
    45ea:	aa 1f       	adc	r26, r26
    45ec:	bb 1f       	adc	r27, r27
    45ee:	a6 17       	cp	r26, r22
    45f0:	b7 07       	cpc	r27, r23
    45f2:	10 f0       	brcs	.+4      	; 0x45f8 <__udivmodhi4_ep>
    45f4:	a6 1b       	sub	r26, r22
    45f6:	b7 0b       	sbc	r27, r23

000045f8 <__udivmodhi4_ep>:
    45f8:	88 1f       	adc	r24, r24
    45fa:	99 1f       	adc	r25, r25
    45fc:	5a 95       	dec	r21
    45fe:	a9 f7       	brne	.-22     	; 0x45ea <__udivmodhi4_loop>
    4600:	80 95       	com	r24
    4602:	90 95       	com	r25
    4604:	bc 01       	movw	r22, r24
    4606:	cd 01       	movw	r24, r26
    4608:	08 95       	ret

0000460a <__divmodhi4>:
    460a:	97 fb       	bst	r25, 7
    460c:	09 2e       	mov	r0, r25
    460e:	07 26       	eor	r0, r23
    4610:	0a d0       	rcall	.+20     	; 0x4626 <__divmodhi4_neg1>
    4612:	77 fd       	sbrc	r23, 7
    4614:	04 d0       	rcall	.+8      	; 0x461e <__divmodhi4_neg2>
    4616:	e5 df       	rcall	.-54     	; 0x45e2 <__udivmodhi4>
    4618:	06 d0       	rcall	.+12     	; 0x4626 <__divmodhi4_neg1>
    461a:	00 20       	and	r0, r0
    461c:	1a f4       	brpl	.+6      	; 0x4624 <__divmodhi4_exit>

0000461e <__divmodhi4_neg2>:
    461e:	70 95       	com	r23
    4620:	61 95       	neg	r22
    4622:	7f 4f       	sbci	r23, 0xFF	; 255

00004624 <__divmodhi4_exit>:
    4624:	08 95       	ret

00004626 <__divmodhi4_neg1>:
    4626:	f6 f7       	brtc	.-4      	; 0x4624 <__divmodhi4_exit>
    4628:	90 95       	com	r25
    462a:	81 95       	neg	r24
    462c:	9f 4f       	sbci	r25, 0xFF	; 255
    462e:	08 95       	ret

00004630 <__udivmodsi4>:
    4630:	a1 e2       	ldi	r26, 0x21	; 33
    4632:	1a 2e       	mov	r1, r26
    4634:	aa 1b       	sub	r26, r26
    4636:	bb 1b       	sub	r27, r27
    4638:	fd 01       	movw	r30, r26
    463a:	0d c0       	rjmp	.+26     	; 0x4656 <__udivmodsi4_ep>

0000463c <__udivmodsi4_loop>:
    463c:	aa 1f       	adc	r26, r26
    463e:	bb 1f       	adc	r27, r27
    4640:	ee 1f       	adc	r30, r30
    4642:	ff 1f       	adc	r31, r31
    4644:	a2 17       	cp	r26, r18
    4646:	b3 07       	cpc	r27, r19
    4648:	e4 07       	cpc	r30, r20
    464a:	f5 07       	cpc	r31, r21
    464c:	20 f0       	brcs	.+8      	; 0x4656 <__udivmodsi4_ep>
    464e:	a2 1b       	sub	r26, r18
    4650:	b3 0b       	sbc	r27, r19
    4652:	e4 0b       	sbc	r30, r20
    4654:	f5 0b       	sbc	r31, r21

00004656 <__udivmodsi4_ep>:
    4656:	66 1f       	adc	r22, r22
    4658:	77 1f       	adc	r23, r23
    465a:	88 1f       	adc	r24, r24
    465c:	99 1f       	adc	r25, r25
    465e:	1a 94       	dec	r1
    4660:	69 f7       	brne	.-38     	; 0x463c <__udivmodsi4_loop>
    4662:	60 95       	com	r22
    4664:	70 95       	com	r23
    4666:	80 95       	com	r24
    4668:	90 95       	com	r25
    466a:	9b 01       	movw	r18, r22
    466c:	ac 01       	movw	r20, r24
    466e:	bd 01       	movw	r22, r26
    4670:	cf 01       	movw	r24, r30
    4672:	08 95       	ret

00004674 <__divmodsi4>:
    4674:	97 fb       	bst	r25, 7
    4676:	09 2e       	mov	r0, r25
    4678:	05 26       	eor	r0, r21
    467a:	0e d0       	rcall	.+28     	; 0x4698 <__divmodsi4_neg1>
    467c:	57 fd       	sbrc	r21, 7
    467e:	04 d0       	rcall	.+8      	; 0x4688 <__divmodsi4_neg2>
    4680:	d7 df       	rcall	.-82     	; 0x4630 <__udivmodsi4>
    4682:	0a d0       	rcall	.+20     	; 0x4698 <__divmodsi4_neg1>
    4684:	00 1c       	adc	r0, r0
    4686:	38 f4       	brcc	.+14     	; 0x4696 <__divmodsi4_exit>

00004688 <__divmodsi4_neg2>:
    4688:	50 95       	com	r21
    468a:	40 95       	com	r20
    468c:	30 95       	com	r19
    468e:	21 95       	neg	r18
    4690:	3f 4f       	sbci	r19, 0xFF	; 255
    4692:	4f 4f       	sbci	r20, 0xFF	; 255
    4694:	5f 4f       	sbci	r21, 0xFF	; 255

00004696 <__divmodsi4_exit>:
    4696:	08 95       	ret

00004698 <__divmodsi4_neg1>:
    4698:	f6 f7       	brtc	.-4      	; 0x4696 <__divmodsi4_exit>
    469a:	90 95       	com	r25
    469c:	80 95       	com	r24
    469e:	70 95       	com	r23
    46a0:	61 95       	neg	r22
    46a2:	7f 4f       	sbci	r23, 0xFF	; 255
    46a4:	8f 4f       	sbci	r24, 0xFF	; 255
    46a6:	9f 4f       	sbci	r25, 0xFF	; 255
    46a8:	08 95       	ret

000046aa <_exit>:
    46aa:	f8 94       	cli

000046ac <__stop_program>:
    46ac:	ff cf       	rjmp	.-2      	; 0x46ac <__stop_program>
