instruction memory:
	instrMem[ 0 ] = lw 0 2 20
	instrMem[ 1 ] = lw 0 3 21
	instrMem[ 2 ] = lw 0 5 18
	instrMem[ 3 ] = lw 0 7 18
	instrMem[ 4 ] = nor 3 3 3
	instrMem[ 5 ] = nor 7 7 7
	instrMem[ 6 ] = nor 7 3 4
	instrMem[ 7 ] = beq 0 4 1
	instrMem[ 8 ] = add 1 2 1
	instrMem[ 9 ] = lw 0 4 19
	instrMem[ 10 ] = beq 5 4 6
	instrMem[ 11 ] = add 2 2 2
	instrMem[ 12 ] = nor 7 7 7
	instrMem[ 13 ] = add 7 7 7
	instrMem[ 14 ] = lw 0 6 18
	instrMem[ 15 ] = add 6 5 5
	instrMem[ 16 ] = beq 0 0 65524
	instrMem[ 17 ] = halt 0 0 0
	instrMem[ 18 ] = add 0 0 1
	instrMem[ 19 ] = add 0 0 15
	instrMem[ 20 ] = add 0 0 1103
	instrMem[ 21 ] = add 0 0 7043

@@@
state before cycle 0 starts:
	pc = 0
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 0 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 0 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 1 starts:
	pc = 1
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 8519700 ( lw 0 2 20 )
		pcPlus1 = 1
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 0 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 2 starts:
	pc = 2
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 8585237 ( lw 0 3 21 )
		pcPlus1 = 2
	ID/EX pipeline register:
		instruction = 8519700 ( lw 0 2 20 )
		pcPlus1 = 1
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 20
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 3 starts:
	pc = 3
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 8716306 ( lw 0 5 18 )
		pcPlus1 = 3
	ID/EX pipeline register:
		instruction = 8585237 ( lw 0 3 21 )
		pcPlus1 = 2
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 21
	EX/MEM pipeline register:
		instruction = 8519700 ( lw 0 2 20 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 20
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 4 starts:
	pc = 4
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 0
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 8847378 ( lw 0 7 18 )
		pcPlus1 = 4
	ID/EX pipeline register:
		instruction = 8716306 ( lw 0 5 18 )
		pcPlus1 = 3
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 8585237 ( lw 0 3 21 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 21
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8519700 ( lw 0 2 20 )
		writeData = 1103
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 5 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 1103
		reg[ 3 ] = 0
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 5963779 ( nor 3 3 3 )
		pcPlus1 = 5
	ID/EX pipeline register:
		instruction = 8847378 ( lw 0 7 18 )
		pcPlus1 = 4
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 8716306 ( lw 0 5 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8585237 ( lw 0 3 21 )
		writeData = 7043
	WB/END pipeline register:
		instruction = 8519700 ( lw 0 2 20 )
		writeData = 1103
end state

@@@
state before cycle 6 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 1103
		reg[ 3 ] = 7043
		reg[ 4 ] = 0
		reg[ 5 ] = 0
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 5963779 ( nor 3 3 3 )
		pcPlus1 = 5
		readRegA = 0
		readRegB = 0
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8847378 ( lw 0 7 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8716306 ( lw 0 5 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 8585237 ( lw 0 3 21 )
		writeData = 7043
end state

@@@
state before cycle 7 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 1103
		reg[ 3 ] = 7043
		reg[ 4 ] = 0
		reg[ 5 ] = 1
		reg[ 6 ] = 0
		reg[ 7 ] = 0
	IF/ID pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
		readRegA = 0
		readRegB = 0
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 5963779 ( nor 3 3 3 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = -7044
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8847378 ( lw 0 7 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 8716306 ( lw 0 5 18 )
		writeData = 1
end state

@@@
state before cycle 8 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 1103
		reg[ 3 ] = 7043
		reg[ 4 ] = 0
		reg[ 5 ] = 1
		reg[ 6 ] = 0
		reg[ 7 ] = 1
	IF/ID pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
		readRegA = 0
		readRegB = 7043
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = -2
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 5963779 ( nor 3 3 3 )
		writeData = -7044
	WB/END pipeline register:
		instruction = 8847378 ( lw 0 7 18 )
		writeData = 1
end state

@@@
state before cycle 9 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 1103
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 1
		reg[ 6 ] = 0
		reg[ 7 ] = 1
	IF/ID pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 0
		offset = 1
	EX/MEM pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 1
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -2
	WB/END pipeline register:
		instruction = 5963779 ( nor 3 3 3 )
		writeData = -7044
end state

@@@
state before cycle 10 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 1103
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 1
		reg[ 6 ] = 0
		reg[ 7 ] = -2
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
		readRegA = 0
		readRegB = 1103
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		branchTarget 9
		eq ? False
		aluResult = 1 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 1
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -2
end state

@@@
state before cycle 11 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 1103
		reg[ 3 ] = -7044
		reg[ 4 ] = 1
		reg[ 5 ] = 1
		reg[ 6 ] = 0
		reg[ 7 ] = -2
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 19
	EX/MEM pipeline register:
		instruction = 655361 ( add 1 2 1 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 1103
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 1 (Don't Care)
	WB/END pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 1
end state

@@@
state before cycle 12 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 0
		reg[ 2 ] = 1103
		reg[ 3 ] = -7044
		reg[ 4 ] = 1
		reg[ 5 ] = 1
		reg[ 6 ] = 0
		reg[ 7 ] = -2
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 1 (Don't Care)
		readRegB = 1 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 19
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 655361 ( add 1 2 1 )
		writeData = 1103
	WB/END pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 1 (Don't Care)
end state

@@@
state before cycle 13 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 1103
		reg[ 3 ] = -7044
		reg[ 4 ] = 1
		reg[ 5 ] = 1
		reg[ 6 ] = 0
		reg[ 7 ] = -2
	IF/ID pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
		readRegA = 1
		readRegB = 1
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
	WB/END pipeline register:
		instruction = 655361 ( add 1 2 1 )
		writeData = 1103
end state

@@@
state before cycle 14 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 1103
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 1
		reg[ 6 ] = 0
		reg[ 7 ] = -2
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
		readRegA = 1103
		readRegB = 1103
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		branchTarget 17
		eq ? False
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
end state

@@@
state before cycle 15 starts:
	pc = 14
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 1103
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 1
		reg[ 6 ] = 0
		reg[ 7 ] = -2
	IF/ID pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
		readRegA = -2
		readRegB = -2
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 2206
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 16 starts:
	pc = 15
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 1103
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 1
		reg[ 6 ] = 0
		reg[ 7 ] = -2
	IF/ID pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
	ID/EX pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
		readRegA = -2
		readRegB = -2
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 1
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 2206
	WB/END pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 17 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 1
		reg[ 6 ] = 0
		reg[ 7 ] = -2
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 2
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 1
	WB/END pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 2206
end state

@@@
state before cycle 18 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 1
		reg[ 6 ] = 0
		reg[ 7 ] = 1
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 16 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 1 (Don't Care)
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 2
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 1
end state

@@@
state before cycle 19 starts:
	pc = 17
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 1
		reg[ 6 ] = 0
		reg[ 7 ] = 2
	IF/ID pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
	ID/EX pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
		readRegA = 0
		readRegB = 1
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 2
end state

@@@
state before cycle 20 starts:
	pc = 18
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 1
		reg[ 6 ] = 1
		reg[ 7 ] = 2
	IF/ID pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
	ID/EX pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
		readRegA = 0
		readRegB = 0
		offset = -12
	EX/MEM pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 2
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
	WB/END pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
end state

@@@
state before cycle 21 starts:
	pc = 19
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 1
		reg[ 6 ] = 1
		reg[ 7 ] = 2
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
	ID/EX pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		branchTarget 5
		eq ? True
		aluResult = 2 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 2
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
end state

@@@
state before cycle 22 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = 2
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 19 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 2 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 2 (Don't Care)
	WB/END pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 2
end state

@@@
state before cycle 23 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = 2
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 2 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 2 (Don't Care)
	WB/END pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 2 (Don't Care)
end state

@@@
state before cycle 24 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = 2
	IF/ID pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
		readRegA = 2
		readRegB = 2
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 2 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 2 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 2 (Don't Care)
end state

@@@
state before cycle 25 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = 2
	IF/ID pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
		readRegA = 2
		readRegB = -7044
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -3
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 2 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 2 (Don't Care)
end state

@@@
state before cycle 26 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = 2
	IF/ID pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 15
		offset = 1
	EX/MEM pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 2
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -3
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 2 (Don't Care)
end state

@@@
state before cycle 27 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = -3
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
		readRegA = 1103
		readRegB = 2206
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		branchTarget 9
		eq ? False
		aluResult = 2 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 2
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -3
end state

@@@
state before cycle 28 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 2
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = -3
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
		readRegA = 0
		readRegB = 15 (Don't Care)
		offset = 19
	EX/MEM pipeline register:
		instruction = 655361 ( add 1 2 1 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 3309
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 2 (Don't Care)
	WB/END pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 2
end state

@@@
state before cycle 29 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 1103
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 2
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = -3
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 2 (Don't Care)
		readRegB = 2 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 19
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 655361 ( add 1 2 1 )
		writeData = 3309
	WB/END pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 2 (Don't Care)
end state

@@@
state before cycle 30 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 2
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = -3
	IF/ID pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
		readRegA = 2
		readRegB = 2
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
	WB/END pipeline register:
		instruction = 655361 ( add 1 2 1 )
		writeData = 3309
end state

@@@
state before cycle 31 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = -3
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
		readRegA = 2206
		readRegB = 2206
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		branchTarget 17
		eq ? False
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
end state

@@@
state before cycle 32 starts:
	pc = 14
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = -3
	IF/ID pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
		readRegA = -3
		readRegB = -3
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 4412
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 33 starts:
	pc = 15
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 2206
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = -3
	IF/ID pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
	ID/EX pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
		readRegA = -3
		readRegB = -3
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 2
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 4412
	WB/END pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 34 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = -3
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
		readRegA = 0
		readRegB = 1 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 4
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 2
	WB/END pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 4412
end state

@@@
state before cycle 35 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = 2
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 16 (Don't Care)
		readRegA = 1 (Don't Care)
		readRegB = 2 (Don't Care)
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 4
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 2
end state

@@@
state before cycle 36 starts:
	pc = 17
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = 4
	IF/ID pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
	ID/EX pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
		readRegA = 1
		readRegB = 2
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 4
end state

@@@
state before cycle 37 starts:
	pc = 18
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = 4
	IF/ID pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
	ID/EX pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
		readRegA = 0
		readRegB = 0
		offset = -12
	EX/MEM pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 3
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
	WB/END pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
end state

@@@
state before cycle 38 starts:
	pc = 19
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 2
		reg[ 6 ] = 1
		reg[ 7 ] = 4
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
	ID/EX pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		branchTarget 5
		eq ? True
		aluResult = 3 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 3
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
end state

@@@
state before cycle 39 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = 4
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 19 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 3 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 3 (Don't Care)
	WB/END pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 3
end state

@@@
state before cycle 40 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = 4
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 3 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 3 (Don't Care)
	WB/END pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 3 (Don't Care)
end state

@@@
state before cycle 41 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = 4
	IF/ID pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
		readRegA = 4
		readRegB = 4
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 3 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 3 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 3 (Don't Care)
end state

@@@
state before cycle 42 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = 4
	IF/ID pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
		readRegA = 4
		readRegB = -7044
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -5
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 3 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 3 (Don't Care)
end state

@@@
state before cycle 43 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = 4
	IF/ID pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 15
		offset = 1
	EX/MEM pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -5
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 3 (Don't Care)
end state

@@@
state before cycle 44 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = -5
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
		readRegA = 3309
		readRegB = 4412
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		branchTarget 9
		eq ? True
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -5
end state

@@@
state before cycle 45 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = -5
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 10 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 15 (Don't Care)
		offset = 19 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 7721 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
end state

@@@
state before cycle 46 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = -5
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 7721 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 47 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = -5
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 19
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 7721 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 48 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = -5
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 3 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 49 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = -5
	IF/ID pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
		readRegA = 3
		readRegB = 0
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 50 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = -5
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
		readRegA = 4412
		readRegB = 4412
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		branchTarget 17
		eq ? False
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
end state

@@@
state before cycle 51 starts:
	pc = 14
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = -5
	IF/ID pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
		readRegA = -5
		readRegB = -5
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 8824
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 52 starts:
	pc = 15
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 4412
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = -5
	IF/ID pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
	ID/EX pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
		readRegA = -5
		readRegB = -5
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 4
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 8824
	WB/END pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 53 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = -5
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
		readRegA = 0
		readRegB = 1 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 8
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 4
	WB/END pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 8824
end state

@@@
state before cycle 54 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = 4
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 16 (Don't Care)
		readRegA = 1 (Don't Care)
		readRegB = 3 (Don't Care)
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 8
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 4
end state

@@@
state before cycle 55 starts:
	pc = 17
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = 8
	IF/ID pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
	ID/EX pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
		readRegA = 1
		readRegB = 3
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 8
end state

@@@
state before cycle 56 starts:
	pc = 18
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = 8
	IF/ID pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
	ID/EX pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
		readRegA = 0
		readRegB = 0
		offset = -12
	EX/MEM pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 4
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
	WB/END pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
end state

@@@
state before cycle 57 starts:
	pc = 19
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 3
		reg[ 6 ] = 1
		reg[ 7 ] = 8
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
	ID/EX pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		branchTarget 5
		eq ? True
		aluResult = 4 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 4
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
end state

@@@
state before cycle 58 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = 8
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 19 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 4 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 4 (Don't Care)
	WB/END pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 4
end state

@@@
state before cycle 59 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = 8
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 4 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 4 (Don't Care)
	WB/END pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 4 (Don't Care)
end state

@@@
state before cycle 60 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = 8
	IF/ID pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
		readRegA = 8
		readRegB = 8
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 4 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 4 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 4 (Don't Care)
end state

@@@
state before cycle 61 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = 8
	IF/ID pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
		readRegA = 8
		readRegB = -7044
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -9
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 4 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 4 (Don't Care)
end state

@@@
state before cycle 62 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = 8
	IF/ID pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 15
		offset = 1
	EX/MEM pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -9
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 4 (Don't Care)
end state

@@@
state before cycle 63 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = -9
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
		readRegA = 3309
		readRegB = 8824
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		branchTarget 9
		eq ? True
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -9
end state

@@@
state before cycle 64 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = -9
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 10 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 15 (Don't Care)
		offset = 19 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 12133 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
end state

@@@
state before cycle 65 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = -9
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 12133 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 66 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = -9
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 19
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 12133 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 67 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = -9
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 4 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 68 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = -9
	IF/ID pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
		readRegA = 4
		readRegB = 0
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 69 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = -9
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
		readRegA = 8824
		readRegB = 8824
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		branchTarget 17
		eq ? False
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
end state

@@@
state before cycle 70 starts:
	pc = 14
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = -9
	IF/ID pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
		readRegA = -9
		readRegB = -9
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 17648
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 71 starts:
	pc = 15
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 8824
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = -9
	IF/ID pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
	ID/EX pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
		readRegA = -9
		readRegB = -9
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 8
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 17648
	WB/END pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 72 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = -9
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
		readRegA = 0
		readRegB = 1 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 16
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 8
	WB/END pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 17648
end state

@@@
state before cycle 73 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = 8
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 16 (Don't Care)
		readRegA = 1 (Don't Care)
		readRegB = 4 (Don't Care)
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 16
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 8
end state

@@@
state before cycle 74 starts:
	pc = 17
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = 16
	IF/ID pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
	ID/EX pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
		readRegA = 1
		readRegB = 4
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 16
end state

@@@
state before cycle 75 starts:
	pc = 18
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = 16
	IF/ID pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
	ID/EX pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
		readRegA = 0
		readRegB = 0
		offset = -12
	EX/MEM pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 5
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
	WB/END pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
end state

@@@
state before cycle 76 starts:
	pc = 19
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 4
		reg[ 6 ] = 1
		reg[ 7 ] = 16
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
	ID/EX pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		branchTarget 5
		eq ? True
		aluResult = 5 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 5
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
end state

@@@
state before cycle 77 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = 16
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 19 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 5 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 5 (Don't Care)
	WB/END pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 5
end state

@@@
state before cycle 78 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = 16
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 5 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 5 (Don't Care)
	WB/END pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 5 (Don't Care)
end state

@@@
state before cycle 79 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = 16
	IF/ID pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
		readRegA = 16
		readRegB = 16
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 5 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 5 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 5 (Don't Care)
end state

@@@
state before cycle 80 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = 16
	IF/ID pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
		readRegA = 16
		readRegB = -7044
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -17
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 5 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 5 (Don't Care)
end state

@@@
state before cycle 81 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = 16
	IF/ID pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 15
		offset = 1
	EX/MEM pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -17
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 5 (Don't Care)
end state

@@@
state before cycle 82 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = -17
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
		readRegA = 3309
		readRegB = 17648
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		branchTarget 9
		eq ? True
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -17
end state

@@@
state before cycle 83 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = -17
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 10 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 15 (Don't Care)
		offset = 19 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 20957 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
end state

@@@
state before cycle 84 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = -17
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 20957 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 85 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = -17
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 19
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 20957 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 86 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = -17
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 5 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 87 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = -17
	IF/ID pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
		readRegA = 5
		readRegB = 0
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 88 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = -17
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
		readRegA = 17648
		readRegB = 17648
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		branchTarget 17
		eq ? False
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
end state

@@@
state before cycle 89 starts:
	pc = 14
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = -17
	IF/ID pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
		readRegA = -17
		readRegB = -17
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 35296
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 90 starts:
	pc = 15
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 17648
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = -17
	IF/ID pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
	ID/EX pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
		readRegA = -17
		readRegB = -17
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 16
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 35296
	WB/END pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 91 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = -17
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
		readRegA = 0
		readRegB = 1 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 32
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 16
	WB/END pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 35296
end state

@@@
state before cycle 92 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = 16
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 16 (Don't Care)
		readRegA = 1 (Don't Care)
		readRegB = 5 (Don't Care)
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 32
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 16
end state

@@@
state before cycle 93 starts:
	pc = 17
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = 32
	IF/ID pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
	ID/EX pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
		readRegA = 1
		readRegB = 5
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 32
end state

@@@
state before cycle 94 starts:
	pc = 18
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = 32
	IF/ID pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
	ID/EX pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
		readRegA = 0
		readRegB = 0
		offset = -12
	EX/MEM pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 6
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
	WB/END pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
end state

@@@
state before cycle 95 starts:
	pc = 19
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 5
		reg[ 6 ] = 1
		reg[ 7 ] = 32
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
	ID/EX pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		branchTarget 5
		eq ? True
		aluResult = 6 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 6
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
end state

@@@
state before cycle 96 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = 32
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 19 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 6 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 6 (Don't Care)
	WB/END pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 6
end state

@@@
state before cycle 97 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = 32
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 6 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 6 (Don't Care)
	WB/END pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 6 (Don't Care)
end state

@@@
state before cycle 98 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = 32
	IF/ID pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
		readRegA = 32
		readRegB = 32
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 6 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 6 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 6 (Don't Care)
end state

@@@
state before cycle 99 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = 32
	IF/ID pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
		readRegA = 32
		readRegB = -7044
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -33
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 6 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 6 (Don't Care)
end state

@@@
state before cycle 100 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = 32
	IF/ID pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 15
		offset = 1
	EX/MEM pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -33
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 6 (Don't Care)
end state

@@@
state before cycle 101 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = -33
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
		readRegA = 3309
		readRegB = 35296
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		branchTarget 9
		eq ? True
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -33
end state

@@@
state before cycle 102 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = -33
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 10 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 15 (Don't Care)
		offset = 19 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 38605 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
end state

@@@
state before cycle 103 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = -33
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 38605 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 104 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = -33
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 19
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 38605 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 105 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = -33
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 6 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 106 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = -33
	IF/ID pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
		readRegA = 6
		readRegB = 0
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 107 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = -33
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
		readRegA = 35296
		readRegB = 35296
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		branchTarget 17
		eq ? False
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
end state

@@@
state before cycle 108 starts:
	pc = 14
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = -33
	IF/ID pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
		readRegA = -33
		readRegB = -33
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 70592
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 109 starts:
	pc = 15
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 35296
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = -33
	IF/ID pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
	ID/EX pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
		readRegA = -33
		readRegB = -33
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 32
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 70592
	WB/END pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 110 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = -33
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
		readRegA = 0
		readRegB = 1 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 64
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 32
	WB/END pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 70592
end state

@@@
state before cycle 111 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = 32
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 16 (Don't Care)
		readRegA = 1 (Don't Care)
		readRegB = 6 (Don't Care)
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 64
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 32
end state

@@@
state before cycle 112 starts:
	pc = 17
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = 64
	IF/ID pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
	ID/EX pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
		readRegA = 1
		readRegB = 6
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 64
end state

@@@
state before cycle 113 starts:
	pc = 18
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = 64
	IF/ID pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
	ID/EX pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
		readRegA = 0
		readRegB = 0
		offset = -12
	EX/MEM pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 7
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
	WB/END pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
end state

@@@
state before cycle 114 starts:
	pc = 19
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 6
		reg[ 6 ] = 1
		reg[ 7 ] = 64
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
	ID/EX pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		branchTarget 5
		eq ? True
		aluResult = 7 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 7
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
end state

@@@
state before cycle 115 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = 64
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 19 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 7 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 7 (Don't Care)
	WB/END pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 7
end state

@@@
state before cycle 116 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = 64
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 7 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 7 (Don't Care)
	WB/END pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 7 (Don't Care)
end state

@@@
state before cycle 117 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = 64
	IF/ID pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
		readRegA = 64
		readRegB = 64
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 7 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 7 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 7 (Don't Care)
end state

@@@
state before cycle 118 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = 64
	IF/ID pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
		readRegA = 64
		readRegB = -7044
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -65
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 7 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 7 (Don't Care)
end state

@@@
state before cycle 119 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = 64
	IF/ID pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 15
		offset = 1
	EX/MEM pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -65
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 7 (Don't Care)
end state

@@@
state before cycle 120 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = -65
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
		readRegA = 3309
		readRegB = 70592
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		branchTarget 9
		eq ? True
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -65
end state

@@@
state before cycle 121 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = -65
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 10 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 15 (Don't Care)
		offset = 19 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 73901 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
end state

@@@
state before cycle 122 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = -65
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 73901 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 123 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = -65
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 19
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 73901 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 124 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = -65
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 7 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 125 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = -65
	IF/ID pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
		readRegA = 7
		readRegB = 0
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 126 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = -65
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
		readRegA = 70592
		readRegB = 70592
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		branchTarget 17
		eq ? False
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
end state

@@@
state before cycle 127 starts:
	pc = 14
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = -65
	IF/ID pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
		readRegA = -65
		readRegB = -65
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 141184
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 128 starts:
	pc = 15
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 70592
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = -65
	IF/ID pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
	ID/EX pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
		readRegA = -65
		readRegB = -65
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 64
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 141184
	WB/END pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 129 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = -65
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
		readRegA = 0
		readRegB = 1 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 128
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 64
	WB/END pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 141184
end state

@@@
state before cycle 130 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = 64
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 16 (Don't Care)
		readRegA = 1 (Don't Care)
		readRegB = 7 (Don't Care)
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 128
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 64
end state

@@@
state before cycle 131 starts:
	pc = 17
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = 128
	IF/ID pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
	ID/EX pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
		readRegA = 1
		readRegB = 7
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 128
end state

@@@
state before cycle 132 starts:
	pc = 18
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = 128
	IF/ID pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
	ID/EX pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
		readRegA = 0
		readRegB = 0
		offset = -12
	EX/MEM pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 8
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
	WB/END pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
end state

@@@
state before cycle 133 starts:
	pc = 19
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 7
		reg[ 6 ] = 1
		reg[ 7 ] = 128
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
	ID/EX pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		branchTarget 5
		eq ? True
		aluResult = 8 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 8
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
end state

@@@
state before cycle 134 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = 128
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 19 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 8 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 8 (Don't Care)
	WB/END pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 8
end state

@@@
state before cycle 135 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = 128
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 8 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 8 (Don't Care)
	WB/END pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 8 (Don't Care)
end state

@@@
state before cycle 136 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = 128
	IF/ID pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
		readRegA = 128
		readRegB = 128
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 8 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 8 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 8 (Don't Care)
end state

@@@
state before cycle 137 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = 128
	IF/ID pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
		readRegA = 128
		readRegB = -7044
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -129
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 8 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 8 (Don't Care)
end state

@@@
state before cycle 138 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = 128
	IF/ID pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 15
		offset = 1
	EX/MEM pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 128
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -129
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 8 (Don't Care)
end state

@@@
state before cycle 139 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = -129
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
		readRegA = 3309
		readRegB = 141184
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		branchTarget 9
		eq ? False
		aluResult = 128 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 128
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -129
end state

@@@
state before cycle 140 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 128
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = -129
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
		readRegA = 0
		readRegB = 15 (Don't Care)
		offset = 19
	EX/MEM pipeline register:
		instruction = 655361 ( add 1 2 1 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 144493
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 128 (Don't Care)
	WB/END pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 128
end state

@@@
state before cycle 141 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3309
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 128
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = -129
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 8 (Don't Care)
		readRegB = 128 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 19
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 655361 ( add 1 2 1 )
		writeData = 144493
	WB/END pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 128 (Don't Care)
end state

@@@
state before cycle 142 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 128
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = -129
	IF/ID pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
		readRegA = 8
		readRegB = 128
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
	WB/END pipeline register:
		instruction = 655361 ( add 1 2 1 )
		writeData = 144493
end state

@@@
state before cycle 143 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = -129
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
		readRegA = 141184
		readRegB = 141184
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		branchTarget 17
		eq ? False
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
end state

@@@
state before cycle 144 starts:
	pc = 14
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = -129
	IF/ID pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
		readRegA = -129
		readRegB = -129
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 282368
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 145 starts:
	pc = 15
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 141184
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = -129
	IF/ID pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
	ID/EX pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
		readRegA = -129
		readRegB = -129
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 128
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 282368
	WB/END pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 146 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = -129
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
		readRegA = 0
		readRegB = 1 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 256
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 128
	WB/END pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 282368
end state

@@@
state before cycle 147 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = 128
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 16 (Don't Care)
		readRegA = 1 (Don't Care)
		readRegB = 8 (Don't Care)
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 256
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 128
end state

@@@
state before cycle 148 starts:
	pc = 17
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = 256
	IF/ID pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
	ID/EX pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
		readRegA = 1
		readRegB = 8
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 256
end state

@@@
state before cycle 149 starts:
	pc = 18
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = 256
	IF/ID pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
	ID/EX pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
		readRegA = 0
		readRegB = 0
		offset = -12
	EX/MEM pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 9
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
	WB/END pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
end state

@@@
state before cycle 150 starts:
	pc = 19
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 8
		reg[ 6 ] = 1
		reg[ 7 ] = 256
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
	ID/EX pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		branchTarget 5
		eq ? True
		aluResult = 9 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 9
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
end state

@@@
state before cycle 151 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = 256
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 19 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 9 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 9 (Don't Care)
	WB/END pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 9
end state

@@@
state before cycle 152 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = 256
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 9 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 9 (Don't Care)
	WB/END pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 9 (Don't Care)
end state

@@@
state before cycle 153 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = 256
	IF/ID pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
		readRegA = 256
		readRegB = 256
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 9 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 9 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 9 (Don't Care)
end state

@@@
state before cycle 154 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = 256
	IF/ID pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
		readRegA = 256
		readRegB = -7044
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -257
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 9 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 9 (Don't Care)
end state

@@@
state before cycle 155 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = 256
	IF/ID pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 15
		offset = 1
	EX/MEM pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 256
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -257
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 9 (Don't Care)
end state

@@@
state before cycle 156 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = -257
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
		readRegA = 144493
		readRegB = 282368
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		branchTarget 9
		eq ? False
		aluResult = 256 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 256
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -257
end state

@@@
state before cycle 157 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 256
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = -257
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
		readRegA = 0
		readRegB = 15 (Don't Care)
		offset = 19
	EX/MEM pipeline register:
		instruction = 655361 ( add 1 2 1 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 426861
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 256 (Don't Care)
	WB/END pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 256
end state

@@@
state before cycle 158 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 144493
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 256
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = -257
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 9 (Don't Care)
		readRegB = 256 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 19
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 655361 ( add 1 2 1 )
		writeData = 426861
	WB/END pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 256 (Don't Care)
end state

@@@
state before cycle 159 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 256
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = -257
	IF/ID pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
		readRegA = 9
		readRegB = 256
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
	WB/END pipeline register:
		instruction = 655361 ( add 1 2 1 )
		writeData = 426861
end state

@@@
state before cycle 160 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = -257
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
		readRegA = 282368
		readRegB = 282368
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		branchTarget 17
		eq ? False
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
end state

@@@
state before cycle 161 starts:
	pc = 14
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = -257
	IF/ID pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
		readRegA = -257
		readRegB = -257
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 564736
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 162 starts:
	pc = 15
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 282368
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = -257
	IF/ID pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
	ID/EX pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
		readRegA = -257
		readRegB = -257
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 256
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 564736
	WB/END pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 163 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = -257
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
		readRegA = 0
		readRegB = 1 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 512
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 256
	WB/END pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 564736
end state

@@@
state before cycle 164 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = 256
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 16 (Don't Care)
		readRegA = 1 (Don't Care)
		readRegB = 9 (Don't Care)
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 512
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 256
end state

@@@
state before cycle 165 starts:
	pc = 17
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = 512
	IF/ID pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
	ID/EX pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
		readRegA = 1
		readRegB = 9
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 512
end state

@@@
state before cycle 166 starts:
	pc = 18
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = 512
	IF/ID pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
	ID/EX pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
		readRegA = 0
		readRegB = 0
		offset = -12
	EX/MEM pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 10
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
	WB/END pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
end state

@@@
state before cycle 167 starts:
	pc = 19
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 9
		reg[ 6 ] = 1
		reg[ 7 ] = 512
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
	ID/EX pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		branchTarget 5
		eq ? True
		aluResult = 10 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 10
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
end state

@@@
state before cycle 168 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = 512
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 19 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 10 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 10 (Don't Care)
	WB/END pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 10
end state

@@@
state before cycle 169 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = 512
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 10 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 10 (Don't Care)
	WB/END pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 10 (Don't Care)
end state

@@@
state before cycle 170 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = 512
	IF/ID pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
		readRegA = 512
		readRegB = 512
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 10 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 10 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 10 (Don't Care)
end state

@@@
state before cycle 171 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = 512
	IF/ID pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
		readRegA = 512
		readRegB = -7044
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -513
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 10 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 10 (Don't Care)
end state

@@@
state before cycle 172 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = 512
	IF/ID pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 15
		offset = 1
	EX/MEM pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 512
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -513
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 10 (Don't Care)
end state

@@@
state before cycle 173 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = -513
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
		readRegA = 426861
		readRegB = 564736
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		branchTarget 9
		eq ? False
		aluResult = 512 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 512
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -513
end state

@@@
state before cycle 174 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 512
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = -513
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
		readRegA = 0
		readRegB = 15 (Don't Care)
		offset = 19
	EX/MEM pipeline register:
		instruction = 655361 ( add 1 2 1 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 991597
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 512 (Don't Care)
	WB/END pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 512
end state

@@@
state before cycle 175 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 426861
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 512
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = -513
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 10 (Don't Care)
		readRegB = 512 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 19
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 655361 ( add 1 2 1 )
		writeData = 991597
	WB/END pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 512 (Don't Care)
end state

@@@
state before cycle 176 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 512
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = -513
	IF/ID pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
		readRegA = 10
		readRegB = 512
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
	WB/END pipeline register:
		instruction = 655361 ( add 1 2 1 )
		writeData = 991597
end state

@@@
state before cycle 177 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = -513
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
		readRegA = 564736
		readRegB = 564736
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		branchTarget 17
		eq ? False
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
end state

@@@
state before cycle 178 starts:
	pc = 14
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = -513
	IF/ID pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
		readRegA = -513
		readRegB = -513
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 1129472
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 179 starts:
	pc = 15
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 564736
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = -513
	IF/ID pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
	ID/EX pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
		readRegA = -513
		readRegB = -513
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 512
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 1129472
	WB/END pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 180 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = -513
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
		readRegA = 0
		readRegB = 1 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 1024
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 512
	WB/END pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 1129472
end state

@@@
state before cycle 181 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = 512
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 16 (Don't Care)
		readRegA = 1 (Don't Care)
		readRegB = 10 (Don't Care)
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 1024
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 512
end state

@@@
state before cycle 182 starts:
	pc = 17
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = 1024
	IF/ID pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
	ID/EX pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
		readRegA = 1
		readRegB = 10
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 1024
end state

@@@
state before cycle 183 starts:
	pc = 18
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = 1024
	IF/ID pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
	ID/EX pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
		readRegA = 0
		readRegB = 0
		offset = -12
	EX/MEM pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 11
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
	WB/END pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
end state

@@@
state before cycle 184 starts:
	pc = 19
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 10
		reg[ 6 ] = 1
		reg[ 7 ] = 1024
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
	ID/EX pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		branchTarget 5
		eq ? True
		aluResult = 11 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 11
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
end state

@@@
state before cycle 185 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = 1024
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 19 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 11 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 11 (Don't Care)
	WB/END pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 11
end state

@@@
state before cycle 186 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = 1024
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 11 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 11 (Don't Care)
	WB/END pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 11 (Don't Care)
end state

@@@
state before cycle 187 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = 1024
	IF/ID pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
		readRegA = 1024
		readRegB = 1024
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 11 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 11 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 11 (Don't Care)
end state

@@@
state before cycle 188 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = 1024
	IF/ID pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
		readRegA = 1024
		readRegB = -7044
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -1025
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 11 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 11 (Don't Care)
end state

@@@
state before cycle 189 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = 1024
	IF/ID pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 15
		offset = 1
	EX/MEM pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -1025
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 11 (Don't Care)
end state

@@@
state before cycle 190 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = -1025
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
		readRegA = 991597
		readRegB = 1129472
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		branchTarget 9
		eq ? True
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -1025
end state

@@@
state before cycle 191 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = -1025
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 10 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 15 (Don't Care)
		offset = 19 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 2121069 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
end state

@@@
state before cycle 192 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = -1025
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 2121069 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 193 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = -1025
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 19
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 2121069 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 194 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = -1025
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 11 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 195 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = -1025
	IF/ID pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
		readRegA = 11
		readRegB = 0
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 196 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = -1025
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
		readRegA = 1129472
		readRegB = 1129472
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		branchTarget 17
		eq ? False
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
end state

@@@
state before cycle 197 starts:
	pc = 14
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = -1025
	IF/ID pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
		readRegA = -1025
		readRegB = -1025
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 2258944
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 198 starts:
	pc = 15
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 1129472
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = -1025
	IF/ID pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
	ID/EX pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
		readRegA = -1025
		readRegB = -1025
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 1024
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 2258944
	WB/END pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 199 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = -1025
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
		readRegA = 0
		readRegB = 1 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 2048
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 1024
	WB/END pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 2258944
end state

@@@
state before cycle 200 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = 1024
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 16 (Don't Care)
		readRegA = 1 (Don't Care)
		readRegB = 11 (Don't Care)
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 2048
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 1024
end state

@@@
state before cycle 201 starts:
	pc = 17
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = 2048
	IF/ID pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
	ID/EX pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
		readRegA = 1
		readRegB = 11
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 2048
end state

@@@
state before cycle 202 starts:
	pc = 18
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = 2048
	IF/ID pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
	ID/EX pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
		readRegA = 0
		readRegB = 0
		offset = -12
	EX/MEM pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 12
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
	WB/END pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
end state

@@@
state before cycle 203 starts:
	pc = 19
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 11
		reg[ 6 ] = 1
		reg[ 7 ] = 2048
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
	ID/EX pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		branchTarget 5
		eq ? True
		aluResult = 12 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 12
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
end state

@@@
state before cycle 204 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = 2048
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 19 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 12 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 12 (Don't Care)
	WB/END pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 12
end state

@@@
state before cycle 205 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = 2048
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 12 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 12 (Don't Care)
	WB/END pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 12 (Don't Care)
end state

@@@
state before cycle 206 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = 2048
	IF/ID pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
		readRegA = 2048
		readRegB = 2048
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 12 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 12 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 12 (Don't Care)
end state

@@@
state before cycle 207 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = 2048
	IF/ID pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
		readRegA = 2048
		readRegB = -7044
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -2049
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 12 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 12 (Don't Care)
end state

@@@
state before cycle 208 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = 2048
	IF/ID pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 15
		offset = 1
	EX/MEM pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 2048
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -2049
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 12 (Don't Care)
end state

@@@
state before cycle 209 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = -2049
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
		readRegA = 991597
		readRegB = 2258944
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		branchTarget 9
		eq ? False
		aluResult = 2048 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 2048
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -2049
end state

@@@
state before cycle 210 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 2048
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = -2049
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
		readRegA = 0
		readRegB = 15 (Don't Care)
		offset = 19
	EX/MEM pipeline register:
		instruction = 655361 ( add 1 2 1 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 3250541
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 2048 (Don't Care)
	WB/END pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 2048
end state

@@@
state before cycle 211 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 991597
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 2048
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = -2049
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 12 (Don't Care)
		readRegB = 2048 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 19
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 655361 ( add 1 2 1 )
		writeData = 3250541
	WB/END pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 2048 (Don't Care)
end state

@@@
state before cycle 212 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 2048
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = -2049
	IF/ID pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
		readRegA = 12
		readRegB = 2048
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
	WB/END pipeline register:
		instruction = 655361 ( add 1 2 1 )
		writeData = 3250541
end state

@@@
state before cycle 213 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = -2049
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
		readRegA = 2258944
		readRegB = 2258944
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		branchTarget 17
		eq ? False
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
end state

@@@
state before cycle 214 starts:
	pc = 14
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = -2049
	IF/ID pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
		readRegA = -2049
		readRegB = -2049
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 4517888
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 215 starts:
	pc = 15
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 2258944
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = -2049
	IF/ID pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
	ID/EX pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
		readRegA = -2049
		readRegB = -2049
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 2048
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 4517888
	WB/END pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 216 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = -2049
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
		readRegA = 0
		readRegB = 1 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 4096
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 2048
	WB/END pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 4517888
end state

@@@
state before cycle 217 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = 2048
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 16 (Don't Care)
		readRegA = 1 (Don't Care)
		readRegB = 12 (Don't Care)
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 4096
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 2048
end state

@@@
state before cycle 218 starts:
	pc = 17
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = 4096
	IF/ID pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
	ID/EX pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
		readRegA = 1
		readRegB = 12
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 4096
end state

@@@
state before cycle 219 starts:
	pc = 18
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = 4096
	IF/ID pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
	ID/EX pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
		readRegA = 0
		readRegB = 0
		offset = -12
	EX/MEM pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 13
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
	WB/END pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
end state

@@@
state before cycle 220 starts:
	pc = 19
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 12
		reg[ 6 ] = 1
		reg[ 7 ] = 4096
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
	ID/EX pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		branchTarget 5
		eq ? True
		aluResult = 13 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 13
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
end state

@@@
state before cycle 221 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = 4096
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 19 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 13 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 13 (Don't Care)
	WB/END pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 13
end state

@@@
state before cycle 222 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = 4096
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 13 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 13 (Don't Care)
	WB/END pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 13 (Don't Care)
end state

@@@
state before cycle 223 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = 4096
	IF/ID pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
		readRegA = 4096
		readRegB = 4096
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 13 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 13 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 13 (Don't Care)
end state

@@@
state before cycle 224 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = 4096
	IF/ID pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
		readRegA = 4096
		readRegB = -7044
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -4097
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 13 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 13 (Don't Care)
end state

@@@
state before cycle 225 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = 4096
	IF/ID pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 15
		offset = 1
	EX/MEM pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 4096
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -4097
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 13 (Don't Care)
end state

@@@
state before cycle 226 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = -4097
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
		readRegA = 3250541
		readRegB = 4517888
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		branchTarget 9
		eq ? False
		aluResult = 4096 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 4096
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -4097
end state

@@@
state before cycle 227 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 4096
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = -4097
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
		readRegA = 0
		readRegB = 15 (Don't Care)
		offset = 19
	EX/MEM pipeline register:
		instruction = 655361 ( add 1 2 1 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 7768429
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 4096 (Don't Care)
	WB/END pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 4096
end state

@@@
state before cycle 228 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 3250541
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 4096
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = -4097
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 13 (Don't Care)
		readRegB = 4096 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 19
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 655361 ( add 1 2 1 )
		writeData = 7768429
	WB/END pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 4096 (Don't Care)
end state

@@@
state before cycle 229 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 4096
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = -4097
	IF/ID pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
		readRegA = 13
		readRegB = 4096
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
	WB/END pipeline register:
		instruction = 655361 ( add 1 2 1 )
		writeData = 7768429
end state

@@@
state before cycle 230 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = -4097
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
		readRegA = 4517888
		readRegB = 4517888
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		branchTarget 17
		eq ? False
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
end state

@@@
state before cycle 231 starts:
	pc = 14
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = -4097
	IF/ID pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
		readRegA = -4097
		readRegB = -4097
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 9035776
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 232 starts:
	pc = 15
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 4517888
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = -4097
	IF/ID pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
	ID/EX pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
		readRegA = -4097
		readRegB = -4097
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 4096
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 9035776
	WB/END pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 233 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = -4097
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
		readRegA = 0
		readRegB = 1 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 8192
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 4096
	WB/END pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 9035776
end state

@@@
state before cycle 234 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = 4096
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 16 (Don't Care)
		readRegA = 1 (Don't Care)
		readRegB = 13 (Don't Care)
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 8192
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 4096
end state

@@@
state before cycle 235 starts:
	pc = 17
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = 8192
	IF/ID pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
	ID/EX pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
		readRegA = 1
		readRegB = 13
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 8192
end state

@@@
state before cycle 236 starts:
	pc = 18
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = 8192
	IF/ID pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
	ID/EX pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
		readRegA = 0
		readRegB = 0
		offset = -12
	EX/MEM pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 14
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
	WB/END pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
end state

@@@
state before cycle 237 starts:
	pc = 19
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 13
		reg[ 6 ] = 1
		reg[ 7 ] = 8192
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
	ID/EX pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		branchTarget 5
		eq ? True
		aluResult = 14 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 14
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
end state

@@@
state before cycle 238 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = 8192
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 19 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 14 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 14 (Don't Care)
	WB/END pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 14
end state

@@@
state before cycle 239 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = 8192
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 14 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 14 (Don't Care)
	WB/END pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 14 (Don't Care)
end state

@@@
state before cycle 240 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = 8192
	IF/ID pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
		readRegA = 8192
		readRegB = 8192
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 14 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 14 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 14 (Don't Care)
end state

@@@
state before cycle 241 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = 8192
	IF/ID pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
		readRegA = 8192
		readRegB = -7044
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -8193
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 14 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 14 (Don't Care)
end state

@@@
state before cycle 242 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = 8192
	IF/ID pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 15
		offset = 1
	EX/MEM pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -8193
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 14 (Don't Care)
end state

@@@
state before cycle 243 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = -8193
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
		readRegA = 7768429
		readRegB = 9035776
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		branchTarget 9
		eq ? True
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -8193
end state

@@@
state before cycle 244 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = -8193
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 10 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 15 (Don't Care)
		offset = 19 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 16804205 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
end state

@@@
state before cycle 245 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = -8193
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 16804205 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 246 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = -8193
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 19
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 16804205 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 247 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = -8193
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 14 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 248 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = -8193
	IF/ID pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
		readRegA = 14
		readRegB = 0
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 249 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = -8193
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
		readRegA = 9035776
		readRegB = 9035776
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		branchTarget 17
		eq ? False
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
end state

@@@
state before cycle 250 starts:
	pc = 14
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = -8193
	IF/ID pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
		readRegA = -8193
		readRegB = -8193
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18071552
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 251 starts:
	pc = 15
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 9035776
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = -8193
	IF/ID pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
	ID/EX pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		pcPlus1 = 14
		readRegA = -8193
		readRegB = -8193
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 8192
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 18071552
	WB/END pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 252 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = -8193
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		pcPlus1 = 15
		readRegA = 0
		readRegB = 1 (Don't Care)
		offset = 18
	EX/MEM pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 16384
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 8192
	WB/END pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		writeData = 18071552
end state

@@@
state before cycle 253 starts:
	pc = 16
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = 8192
	IF/ID pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 16 (Don't Care)
		readRegA = 1 (Don't Care)
		readRegB = 14 (Don't Care)
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 16384
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = 8192
end state

@@@
state before cycle 254 starts:
	pc = 17
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = 16384
	IF/ID pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
	ID/EX pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		pcPlus1 = 16
		readRegA = 1
		readRegB = 14
		offset = 18 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 18 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
	WB/END pipeline register:
		instruction = 4128775 ( add 7 7 7 )
		writeData = 16384
end state

@@@
state before cycle 255 starts:
	pc = 18
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = 16384
	IF/ID pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
	ID/EX pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		pcPlus1 = 17
		readRegA = 0
		readRegB = 0
		offset = -12
	EX/MEM pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		branchTarget -1 (Don't Care)
		eq ? False (Don't Care)
		aluResult = 15
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
	WB/END pipeline register:
		instruction = 8781842 ( lw 0 6 18 )
		writeData = 1
end state

@@@
state before cycle 256 starts:
	pc = 19
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 14
		reg[ 6 ] = 1
		reg[ 7 ] = 16384
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
	ID/EX pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		branchTarget 5
		eq ? True
		aluResult = 15 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 15
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 1 (Don't Care)
end state

@@@
state before cycle 257 starts:
	pc = 5
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = 16384
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 19 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 15 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 3473413 ( add 6 5 5 )
		writeData = 15
end state

@@@
state before cycle 258 starts:
	pc = 6
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = 16384
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 20 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 15 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 16842740 ( beq 0 0 65524 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 259 starts:
	pc = 7
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = 16384
	IF/ID pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
	ID/EX pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 6
		readRegA = 16384
		readRegB = 16384
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 15 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 260 starts:
	pc = 8
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = 16384
	IF/ID pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
	ID/EX pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		pcPlus1 = 7
		readRegA = 16384
		readRegB = -7044
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = -16385
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 261 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = 16384
	IF/ID pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
	ID/EX pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		pcPlus1 = 8
		readRegA = 0
		readRegB = 15
		offset = 1
	EX/MEM pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -16385
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 262 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = -16385
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 655361 ( add 1 2 1 )
		pcPlus1 = 9
		readRegA = 7768429
		readRegB = 18071552
		offset = 1 (Don't Care)
	EX/MEM pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		branchTarget 9
		eq ? True
		aluResult = 0 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
	WB/END pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		writeData = -16385
end state

@@@
state before cycle 263 starts:
	pc = 9
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = -16385
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 10 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 15 (Don't Care)
		offset = 19 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 25839981 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 8060932 ( nor 7 3 4 )
		writeData = 0
end state

@@@
state before cycle 264 starts:
	pc = 10
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = -16385
	IF/ID pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 25839981 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 17039361 ( beq 0 4 1 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 265 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = -16385
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		pcPlus1 = 10
		readRegA = 0
		readRegB = 0 (Don't Care)
		offset = 19
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 25839981 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 266 starts:
	pc = 11
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = -16385
	IF/ID pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 11 (Don't Care)
		readRegA = 15 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 267 starts:
	pc = 12
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 0
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = -16385
	IF/ID pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
	ID/EX pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		pcPlus1 = 11
		readRegA = 15
		readRegB = 0
		offset = 6
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 0 (Don't Care)
end state

@@@
state before cycle 268 starts:
	pc = 13
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = -16385
	IF/ID pipeline register:
		instruction = 8323079 ( nor 7 7 7 )
		pcPlus1 = 13
	ID/EX pipeline register:
		instruction = 1179650 ( add 2 2 2 )
		pcPlus1 = 12
		readRegA = 18071552
		readRegB = 18071552
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		branchTarget 17
		eq ? True
		aluResult = 19 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 8650771 ( lw 0 4 19 )
		writeData = 15
end state

@@@
state before cycle 269 starts:
	pc = 17
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = -16385
	IF/ID pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 14 (Don't Care)
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 13 (Don't Care)
		readRegA = -16385 (Don't Care)
		readRegB = -16385 (Don't Care)
		offset = 6 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 36143104 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 270 starts:
	pc = 18
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = -16385
	IF/ID pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
	ID/EX pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		pcPlus1 = 14 (Don't Care)
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 36143104 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 19660806 ( beq 5 4 6 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 271 starts:
	pc = 19
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = -16385
	IF/ID pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
	ID/EX pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		pcPlus1 = 18
		readRegA = 0 (Don't Care)
		readRegB = 0 (Don't Care)
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 36143104 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state

@@@
state before cycle 272 starts:
	pc = 20
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = -16385
	IF/ID pipeline register:
		instruction = 15 ( add 0 0 15 )
		pcPlus1 = 20
	ID/EX pipeline register:
		instruction = 1 ( add 0 0 1 )
		pcPlus1 = 19
		readRegA = 0
		readRegB = 0
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 36143104 (Don't Care)
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state
machine halted
total of 273 cycles executed
final state of machine:

@@@
state before cycle 273 starts:
	pc = 21
	data memory:
		dataMem[ 0 ] = 8519700
		dataMem[ 1 ] = 8585237
		dataMem[ 2 ] = 8716306
		dataMem[ 3 ] = 8847378
		dataMem[ 4 ] = 5963779
		dataMem[ 5 ] = 8323079
		dataMem[ 6 ] = 8060932
		dataMem[ 7 ] = 17039361
		dataMem[ 8 ] = 655361
		dataMem[ 9 ] = 8650771
		dataMem[ 10 ] = 19660806
		dataMem[ 11 ] = 1179650
		dataMem[ 12 ] = 8323079
		dataMem[ 13 ] = 4128775
		dataMem[ 14 ] = 8781842
		dataMem[ 15 ] = 3473413
		dataMem[ 16 ] = 16842740
		dataMem[ 17 ] = 25165824
		dataMem[ 18 ] = 1
		dataMem[ 19 ] = 15
		dataMem[ 20 ] = 1103
		dataMem[ 21 ] = 7043
	registers:
		reg[ 0 ] = 0
		reg[ 1 ] = 7768429
		reg[ 2 ] = 18071552
		reg[ 3 ] = -7044
		reg[ 4 ] = 15
		reg[ 5 ] = 15
		reg[ 6 ] = 1
		reg[ 7 ] = -16385
	IF/ID pipeline register:
		instruction = 1103 ( add 0 0 1103 )
		pcPlus1 = 21
	ID/EX pipeline register:
		instruction = 15 ( add 0 0 15 )
		pcPlus1 = 20
		readRegA = 0
		readRegB = 0
		offset = 0 (Don't Care)
	EX/MEM pipeline register:
		instruction = 1 ( add 0 0 1 )
		branchTarget -1 (Don't Care)
		eq ? True (Don't Care)
		aluResult = 0
		readRegB = 0 (Don't Care)
	MEM/WB pipeline register:
		instruction = 25165824 ( halt 0 0 0 )
		writeData = 15 (Don't Care)
	WB/END pipeline register:
		instruction = 29360128 ( noop 0 0 0 )
		writeData = 15 (Don't Care)
end state
