{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 01 12:26:21 2020 " "Info: Processing started: Wed Jan 01 12:26:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test -c test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "counter1\[1\] " "Info: Detected ripple clock \"counter1\[1\]\" as buffer" {  } { { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter1\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter1\[1\] register counter1\[25\] 243.61 MHz 4.105 ns Internal " "Info: Clock \"clk\" has Internal fmax of 243.61 MHz between source register \"counter1\[1\]\" and destination register \"counter1\[25\]\" (period= 4.105 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.092 ns + Longest register register " "Info: + Longest register to register delay is 3.092 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter1\[1\] 1 REG LCFF_X60_Y19_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y19_N9; Fanout = 4; REG Node = 'counter1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter1[1] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.393 ns) 0.714 ns counter1\[1\]~26 2 COMB LCCOMB_X60_Y19_N8 2 " "Info: 2: + IC(0.321 ns) + CELL(0.393 ns) = 0.714 ns; Loc. = LCCOMB_X60_Y19_N8; Fanout = 2; COMB Node = 'counter1\[1\]~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { counter1[1] counter1[1]~26 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.785 ns counter1\[2\]~29 3 COMB LCCOMB_X60_Y19_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.785 ns; Loc. = LCCOMB_X60_Y19_N10; Fanout = 2; COMB Node = 'counter1\[2\]~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[1]~26 counter1[2]~29 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.856 ns counter1\[3\]~31 4 COMB LCCOMB_X60_Y19_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.856 ns; Loc. = LCCOMB_X60_Y19_N12; Fanout = 2; COMB Node = 'counter1\[3\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[2]~29 counter1[3]~31 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.015 ns counter1\[4\]~33 5 COMB LCCOMB_X60_Y19_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.015 ns; Loc. = LCCOMB_X60_Y19_N14; Fanout = 2; COMB Node = 'counter1\[4\]~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter1[3]~31 counter1[4]~33 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.086 ns counter1\[5\]~35 6 COMB LCCOMB_X60_Y19_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.086 ns; Loc. = LCCOMB_X60_Y19_N16; Fanout = 2; COMB Node = 'counter1\[5\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[4]~33 counter1[5]~35 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.157 ns counter1\[6\]~37 7 COMB LCCOMB_X60_Y19_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.157 ns; Loc. = LCCOMB_X60_Y19_N18; Fanout = 2; COMB Node = 'counter1\[6\]~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[5]~35 counter1[6]~37 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.228 ns counter1\[7\]~39 8 COMB LCCOMB_X60_Y19_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.228 ns; Loc. = LCCOMB_X60_Y19_N20; Fanout = 2; COMB Node = 'counter1\[7\]~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[6]~37 counter1[7]~39 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.299 ns counter1\[8\]~41 9 COMB LCCOMB_X60_Y19_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.299 ns; Loc. = LCCOMB_X60_Y19_N22; Fanout = 2; COMB Node = 'counter1\[8\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[7]~39 counter1[8]~41 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.370 ns counter1\[9\]~43 10 COMB LCCOMB_X60_Y19_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.370 ns; Loc. = LCCOMB_X60_Y19_N24; Fanout = 2; COMB Node = 'counter1\[9\]~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[8]~41 counter1[9]~43 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.441 ns counter1\[10\]~45 11 COMB LCCOMB_X60_Y19_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.441 ns; Loc. = LCCOMB_X60_Y19_N26; Fanout = 2; COMB Node = 'counter1\[10\]~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[9]~43 counter1[10]~45 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.512 ns counter1\[11\]~47 12 COMB LCCOMB_X60_Y19_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.512 ns; Loc. = LCCOMB_X60_Y19_N28; Fanout = 2; COMB Node = 'counter1\[11\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[10]~45 counter1[11]~47 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 1.658 ns counter1\[12\]~49 13 COMB LCCOMB_X60_Y19_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.658 ns; Loc. = LCCOMB_X60_Y19_N30; Fanout = 2; COMB Node = 'counter1\[12\]~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { counter1[11]~47 counter1[12]~49 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.729 ns counter1\[13\]~51 14 COMB LCCOMB_X60_Y18_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.729 ns; Loc. = LCCOMB_X60_Y18_N0; Fanout = 2; COMB Node = 'counter1\[13\]~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[12]~49 counter1[13]~51 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.800 ns counter1\[14\]~53 15 COMB LCCOMB_X60_Y18_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.800 ns; Loc. = LCCOMB_X60_Y18_N2; Fanout = 2; COMB Node = 'counter1\[14\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[13]~51 counter1[14]~53 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.871 ns counter1\[15\]~55 16 COMB LCCOMB_X60_Y18_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.871 ns; Loc. = LCCOMB_X60_Y18_N4; Fanout = 2; COMB Node = 'counter1\[15\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[14]~53 counter1[15]~55 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.942 ns counter1\[16\]~57 17 COMB LCCOMB_X60_Y18_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.942 ns; Loc. = LCCOMB_X60_Y18_N6; Fanout = 2; COMB Node = 'counter1\[16\]~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[15]~55 counter1[16]~57 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.013 ns counter1\[17\]~59 18 COMB LCCOMB_X60_Y18_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.013 ns; Loc. = LCCOMB_X60_Y18_N8; Fanout = 2; COMB Node = 'counter1\[17\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[16]~57 counter1[17]~59 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.084 ns counter1\[18\]~61 19 COMB LCCOMB_X60_Y18_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.084 ns; Loc. = LCCOMB_X60_Y18_N10; Fanout = 2; COMB Node = 'counter1\[18\]~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[17]~59 counter1[18]~61 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.155 ns counter1\[19\]~63 20 COMB LCCOMB_X60_Y18_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.155 ns; Loc. = LCCOMB_X60_Y18_N12; Fanout = 2; COMB Node = 'counter1\[19\]~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[18]~61 counter1[19]~63 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.314 ns counter1\[20\]~65 21 COMB LCCOMB_X60_Y18_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.314 ns; Loc. = LCCOMB_X60_Y18_N14; Fanout = 2; COMB Node = 'counter1\[20\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { counter1[19]~63 counter1[20]~65 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.385 ns counter1\[21\]~67 22 COMB LCCOMB_X60_Y18_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.385 ns; Loc. = LCCOMB_X60_Y18_N16; Fanout = 2; COMB Node = 'counter1\[21\]~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[20]~65 counter1[21]~67 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.456 ns counter1\[22\]~69 23 COMB LCCOMB_X60_Y18_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.456 ns; Loc. = LCCOMB_X60_Y18_N18; Fanout = 2; COMB Node = 'counter1\[22\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[21]~67 counter1[22]~69 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.527 ns counter1\[23\]~71 24 COMB LCCOMB_X60_Y18_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.527 ns; Loc. = LCCOMB_X60_Y18_N20; Fanout = 2; COMB Node = 'counter1\[23\]~71'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[22]~69 counter1[23]~71 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.598 ns counter1\[24\]~73 25 COMB LCCOMB_X60_Y18_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.598 ns; Loc. = LCCOMB_X60_Y18_N22; Fanout = 1; COMB Node = 'counter1\[24\]~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { counter1[23]~71 counter1[24]~73 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.008 ns counter1\[25\]~74 26 COMB LCCOMB_X60_Y18_N24 1 " "Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.008 ns; Loc. = LCCOMB_X60_Y18_N24; Fanout = 1; COMB Node = 'counter1\[25\]~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { counter1[24]~73 counter1[25]~74 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.092 ns counter1\[25\] 27 REG LCFF_X60_Y18_N25 2 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 3.092 ns; Loc. = LCFF_X60_Y18_N25; Fanout = 2; REG Node = 'counter1\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { counter1[25]~74 counter1[25] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.771 ns ( 89.62 % ) " "Info: Total cell delay = 2.771 ns ( 89.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.321 ns ( 10.38 % ) " "Info: Total interconnect delay = 0.321 ns ( 10.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { counter1[1] counter1[1]~26 counter1[2]~29 counter1[3]~31 counter1[4]~33 counter1[5]~35 counter1[6]~37 counter1[7]~39 counter1[8]~41 counter1[9]~43 counter1[10]~45 counter1[11]~47 counter1[12]~49 counter1[13]~51 counter1[14]~53 counter1[15]~55 counter1[16]~57 counter1[17]~59 counter1[18]~61 counter1[19]~63 counter1[20]~65 counter1[21]~67 counter1[22]~69 counter1[23]~71 counter1[24]~73 counter1[25]~74 counter1[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.092 ns" { counter1[1] {} counter1[1]~26 {} counter1[2]~29 {} counter1[3]~31 {} counter1[4]~33 {} counter1[5]~35 {} counter1[6]~37 {} counter1[7]~39 {} counter1[8]~41 {} counter1[9]~43 {} counter1[10]~45 {} counter1[11]~47 {} counter1[12]~49 {} counter1[13]~51 {} counter1[14]~53 {} counter1[15]~55 {} counter1[16]~57 {} counter1[17]~59 {} counter1[18]~61 {} counter1[19]~63 {} counter1[20]~65 {} counter1[21]~67 {} counter1[22]~69 {} counter1[23]~71 {} counter1[24]~73 {} counter1[25]~74 {} counter1[25] {} } { 0.000ns 0.321ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.799 ns - Smallest " "Info: - Smallest clock skew is -0.799 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.688 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 25 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.688 ns counter1\[25\] 3 REG LCFF_X60_Y18_N25 2 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X60_Y18_N25; Fanout = 2; REG Node = 'counter1\[25\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { clk~clkctrl counter1[25] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.14 % ) " "Info: Total cell delay = 1.536 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.152 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.152 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl counter1[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} counter1[25] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.487 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.537 ns) 3.487 ns counter1\[1\] 2 REG LCFF_X60_Y19_N9 4 " "Info: 2: + IC(1.951 ns) + CELL(0.537 ns) = 3.487 ns; Loc. = LCFF_X60_Y19_N9; Fanout = 4; REG Node = 'counter1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { clk counter1[1] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 44.05 % ) " "Info: Total cell delay = 1.536 ns ( 44.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.951 ns ( 55.95 % ) " "Info: Total interconnect delay = 1.951 ns ( 55.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { clk counter1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { clk {} clk~combout {} counter1[1] {} } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl counter1[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} counter1[25] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { clk counter1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { clk {} clk~combout {} counter1[1] {} } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.092 ns" { counter1[1] counter1[1]~26 counter1[2]~29 counter1[3]~31 counter1[4]~33 counter1[5]~35 counter1[6]~37 counter1[7]~39 counter1[8]~41 counter1[9]~43 counter1[10]~45 counter1[11]~47 counter1[12]~49 counter1[13]~51 counter1[14]~53 counter1[15]~55 counter1[16]~57 counter1[17]~59 counter1[18]~61 counter1[19]~63 counter1[20]~65 counter1[21]~67 counter1[22]~69 counter1[23]~71 counter1[24]~73 counter1[25]~74 counter1[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.092 ns" { counter1[1] {} counter1[1]~26 {} counter1[2]~29 {} counter1[3]~31 {} counter1[4]~33 {} counter1[5]~35 {} counter1[6]~37 {} counter1[7]~39 {} counter1[8]~41 {} counter1[9]~43 {} counter1[10]~45 {} counter1[11]~47 {} counter1[12]~49 {} counter1[13]~51 {} counter1[14]~53 {} counter1[15]~55 {} counter1[16]~57 {} counter1[17]~59 {} counter1[18]~61 {} counter1[19]~63 {} counter1[20]~65 {} counter1[21]~67 {} counter1[22]~69 {} counter1[23]~71 {} counter1[24]~73 {} counter1[25]~74 {} counter1[25] {} } { 0.000ns 0.321ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.688 ns" { clk clk~clkctrl counter1[25] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.688 ns" { clk {} clk~combout {} clk~clkctrl {} counter1[25] {} } { 0.000ns 0.000ns 0.118ns 1.034ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.487 ns" { clk counter1[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.487 ns" { clk {} clk~combout {} counter1[1] {} } { 0.000ns 0.000ns 1.951ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "NS\[0\]~reg0 rst clk -2.872 ns register " "Info: tsu for register \"NS\[0\]~reg0\" (data pin = \"rst\", clock pin = \"clk\") is -2.872 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.525 ns + Longest pin register " "Info: + Longest pin to register delay is 3.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 PIN PIN_P1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 9; PIN Node = 'rst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.660 ns) 3.525 ns NS\[0\]~reg0 2 REG LCFF_X59_Y18_N1 1 " "Info: 2: + IC(1.866 ns) + CELL(0.660 ns) = 3.525 ns; Loc. = LCFF_X59_Y18_N1; Fanout = 1; REG Node = 'NS\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { rst NS[0]~reg0 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 47.06 % ) " "Info: Total cell delay = 1.659 ns ( 47.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.866 ns ( 52.94 % ) " "Info: Total interconnect delay = 1.866 ns ( 52.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.525 ns" { rst NS[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.525 ns" { rst {} rst~combout {} NS[0]~reg0 {} } { 0.000ns 0.000ns 1.866ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.361 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.787 ns) 3.737 ns counter1\[1\] 2 REG LCFF_X60_Y19_N9 4 " "Info: 2: + IC(1.951 ns) + CELL(0.787 ns) = 3.737 ns; Loc. = LCFF_X60_Y19_N9; Fanout = 4; REG Node = 'counter1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clk counter1[1] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.000 ns) 4.782 ns counter1\[1\]~clkctrl 3 COMB CLKCTRL_G5 13 " "Info: 3: + IC(1.045 ns) + CELL(0.000 ns) = 4.782 ns; Loc. = CLKCTRL_G5; Fanout = 13; COMB Node = 'counter1\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { counter1[1] counter1[1]~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 6.361 ns NS\[0\]~reg0 4 REG LCFF_X59_Y18_N1 1 " "Info: 4: + IC(1.042 ns) + CELL(0.537 ns) = 6.361 ns; Loc. = LCFF_X59_Y18_N1; Fanout = 1; REG Node = 'NS\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { counter1[1]~clkctrl NS[0]~reg0 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.52 % ) " "Info: Total cell delay = 2.323 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.038 ns ( 63.48 % ) " "Info: Total interconnect delay = 4.038 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.361 ns" { clk counter1[1] counter1[1]~clkctrl NS[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.361 ns" { clk {} clk~combout {} counter1[1] {} counter1[1]~clkctrl {} NS[0]~reg0 {} } { 0.000ns 0.000ns 1.951ns 1.045ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.525 ns" { rst NS[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.525 ns" { rst {} rst~combout {} NS[0]~reg0 {} } { 0.000ns 0.000ns 1.866ns } { 0.000ns 0.999ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.361 ns" { clk counter1[1] counter1[1]~clkctrl NS[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.361 ns" { clk {} clk~combout {} counter1[1] {} counter1[1]~clkctrl {} NS[0]~reg0 {} } { 0.000ns 0.000ns 1.951ns 1.045ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk EW\[0\] EW\[0\]~reg0 11.344 ns register " "Info: tco from clock \"clk\" to destination pin \"EW\[0\]\" through register \"EW\[0\]~reg0\" is 11.344 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.361 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.787 ns) 3.737 ns counter1\[1\] 2 REG LCFF_X60_Y19_N9 4 " "Info: 2: + IC(1.951 ns) + CELL(0.787 ns) = 3.737 ns; Loc. = LCFF_X60_Y19_N9; Fanout = 4; REG Node = 'counter1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clk counter1[1] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.000 ns) 4.782 ns counter1\[1\]~clkctrl 3 COMB CLKCTRL_G5 13 " "Info: 3: + IC(1.045 ns) + CELL(0.000 ns) = 4.782 ns; Loc. = CLKCTRL_G5; Fanout = 13; COMB Node = 'counter1\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { counter1[1] counter1[1]~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 6.361 ns EW\[0\]~reg0 4 REG LCFF_X59_Y18_N23 1 " "Info: 4: + IC(1.042 ns) + CELL(0.537 ns) = 6.361 ns; Loc. = LCFF_X59_Y18_N23; Fanout = 1; REG Node = 'EW\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { counter1[1]~clkctrl EW[0]~reg0 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.52 % ) " "Info: Total cell delay = 2.323 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.038 ns ( 63.48 % ) " "Info: Total interconnect delay = 4.038 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.361 ns" { clk counter1[1] counter1[1]~clkctrl EW[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.361 ns" { clk {} clk~combout {} counter1[1] {} counter1[1]~clkctrl {} EW[0]~reg0 {} } { 0.000ns 0.000ns 1.951ns 1.045ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.733 ns + Longest register pin " "Info: + Longest register to pin delay is 4.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns EW\[0\]~reg0 1 REG LCFF_X59_Y18_N23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y18_N23; Fanout = 1; REG Node = 'EW\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EW[0]~reg0 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.915 ns) + CELL(2.818 ns) 4.733 ns EW\[0\] 2 PIN PIN_U17 0 " "Info: 2: + IC(1.915 ns) + CELL(2.818 ns) = 4.733 ns; Loc. = PIN_U17; Fanout = 0; PIN Node = 'EW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { EW[0]~reg0 EW[0] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.818 ns ( 59.54 % ) " "Info: Total cell delay = 2.818 ns ( 59.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.915 ns ( 40.46 % ) " "Info: Total interconnect delay = 1.915 ns ( 40.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { EW[0]~reg0 EW[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { EW[0]~reg0 {} EW[0] {} } { 0.000ns 1.915ns } { 0.000ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.361 ns" { clk counter1[1] counter1[1]~clkctrl EW[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.361 ns" { clk {} clk~combout {} counter1[1] {} counter1[1]~clkctrl {} EW[0]~reg0 {} } { 0.000ns 0.000ns 1.951ns 1.045ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.733 ns" { EW[0]~reg0 EW[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.733 ns" { EW[0]~reg0 {} EW[0] {} } { 0.000ns 1.915ns } { 0.000ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "NS\[0\]~reg0 rst clk 3.102 ns register " "Info: th for register \"NS\[0\]~reg0\" (data pin = \"rst\", clock pin = \"clk\") is 3.102 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.361 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.787 ns) 3.737 ns counter1\[1\] 2 REG LCFF_X60_Y19_N9 4 " "Info: 2: + IC(1.951 ns) + CELL(0.787 ns) = 3.737 ns; Loc. = LCFF_X60_Y19_N9; Fanout = 4; REG Node = 'counter1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.738 ns" { clk counter1[1] } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.000 ns) 4.782 ns counter1\[1\]~clkctrl 3 COMB CLKCTRL_G5 13 " "Info: 3: + IC(1.045 ns) + CELL(0.000 ns) = 4.782 ns; Loc. = CLKCTRL_G5; Fanout = 13; COMB Node = 'counter1\[1\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.045 ns" { counter1[1] counter1[1]~clkctrl } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.537 ns) 6.361 ns NS\[0\]~reg0 4 REG LCFF_X59_Y18_N1 1 " "Info: 4: + IC(1.042 ns) + CELL(0.537 ns) = 6.361 ns; Loc. = LCFF_X59_Y18_N1; Fanout = 1; REG Node = 'NS\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { counter1[1]~clkctrl NS[0]~reg0 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 36.52 % ) " "Info: Total cell delay = 2.323 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.038 ns ( 63.48 % ) " "Info: Total interconnect delay = 4.038 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.361 ns" { clk counter1[1] counter1[1]~clkctrl NS[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.361 ns" { clk {} clk~combout {} counter1[1] {} counter1[1]~clkctrl {} NS[0]~reg0 {} } { 0.000ns 0.000ns 1.951ns 1.045ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 43 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.525 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns rst 1 PIN PIN_P1 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 9; PIN Node = 'rst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.866 ns) + CELL(0.660 ns) 3.525 ns NS\[0\]~reg0 2 REG LCFF_X59_Y18_N1 1 " "Info: 2: + IC(1.866 ns) + CELL(0.660 ns) = 3.525 ns; Loc. = LCFF_X59_Y18_N1; Fanout = 1; REG Node = 'NS\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { rst NS[0]~reg0 } "NODE_NAME" } } { "test.vhd" "" { Text "C:/Users/user/Digital Quartus/M01/Lab2/part4/test.vhd" 43 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 47.06 % ) " "Info: Total cell delay = 1.659 ns ( 47.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.866 ns ( 52.94 % ) " "Info: Total interconnect delay = 1.866 ns ( 52.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.525 ns" { rst NS[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.525 ns" { rst {} rst~combout {} NS[0]~reg0 {} } { 0.000ns 0.000ns 1.866ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.361 ns" { clk counter1[1] counter1[1]~clkctrl NS[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.361 ns" { clk {} clk~combout {} counter1[1] {} counter1[1]~clkctrl {} NS[0]~reg0 {} } { 0.000ns 0.000ns 1.951ns 1.045ns 1.042ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.525 ns" { rst NS[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.525 ns" { rst {} rst~combout {} NS[0]~reg0 {} } { 0.000ns 0.000ns 1.866ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 01 12:26:22 2020 " "Info: Processing ended: Wed Jan 01 12:26:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
