

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">lm3s_memmap.h</div>  </div>
</div>
<div class="contents">
<a href="lm3s__memmap_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00036"></a>00036 <span class="preprocessor">#ifndef LM3S_MEMMAP_H</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define LM3S_MEMMAP_H</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span>
<a name="l00043"></a>00043 <span class="comment">/*\{*/</span>
<a name="l00044"></a><a class="code" href="lm3s__memmap_8h.html#a23a9099a5f8fc9c6e253c0eecb2be8db">00044</a> <span class="preprocessor">#define FLASH_BASE              0x00000000  //&lt; FLASH memory</span>
<a name="l00045"></a><a class="code" href="lm3s__memmap_8h.html#a05e8f3d2e5868754a7cd88614955aecc">00045</a> <span class="preprocessor"></span><span class="preprocessor">#define SRAM_BASE               0x20000000  //&lt; SRAM memory</span>
<a name="l00046"></a><a class="code" href="lm3s__memmap_8h.html#a95da316067408147e6f89de0ad73ae1e">00046</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG0_BASE          0x40000000  //&lt; Watchdog0</span>
<a name="l00047"></a><a class="code" href="lm3s__memmap_8h.html#ace7c9e88f049d47b71808c4d23f505fe">00047</a> <span class="preprocessor"></span><span class="preprocessor">#define WATCHDOG1_BASE          0x40001000  //&lt; Watchdog1</span>
<a name="l00048"></a><a class="code" href="lm3s__memmap_8h.html#a6c61187ea27529365f33309d4529c653">00048</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_BASE         0x40004000  //&lt; GPIO Port A</span>
<a name="l00049"></a><a class="code" href="lm3s__memmap_8h.html#a152af0727c1bf21ee82bfcc2ff03b276">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_BASE         0x40005000  //&lt; GPIO Port B</span>
<a name="l00050"></a><a class="code" href="lm3s__memmap_8h.html#aaeb2c7c866efad0e5ba6f377b1f3e266">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_BASE         0x40006000  //&lt; GPIO Port C</span>
<a name="l00051"></a><a class="code" href="lm3s__memmap_8h.html#aaba786b03c51885c309f1c5057958053">00051</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_BASE         0x40007000  //&lt; GPIO Port D</span>
<a name="l00052"></a><a class="code" href="lm3s__memmap_8h.html#ad4d3af97208d1f383e6fc55b2cf22274">00052</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI0_BASE               0x40008000  //&lt; SSI0</span>
<a name="l00053"></a><a class="code" href="lm3s__memmap_8h.html#a1d1c681e3321c27f2de198ed8ca2ce95">00053</a> <span class="preprocessor"></span><span class="preprocessor">#define SSI1_BASE               0x40009000  //&lt; SSI1</span>
<a name="l00054"></a><a class="code" href="lm3s__memmap_8h.html#a7a07348b4332ff6b88abf6092347deba">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define UART0_BASE              0x4000C000  //&lt; UART0</span>
<a name="l00055"></a><a class="code" href="lm3s__memmap_8h.html#a383bf0c4670c3a7fa72df80f66331a46">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define UART1_BASE              0x4000D000  //&lt; UART1</span>
<a name="l00056"></a><a class="code" href="lm3s__memmap_8h.html#ac9998d643534960b684d45a60b998421">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define UART2_BASE              0x4000E000  //&lt; UART2</span>
<a name="l00057"></a><a class="code" href="lm3s__memmap_8h.html#a25963ee970e1900fdd748dde0f2ca196">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_MASTER_BASE        0x40020000  //&lt; I2C0 Master</span>
<a name="l00058"></a><a class="code" href="lm3s__memmap_8h.html#a3d347b929eb09747efb71b3b8161e495">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C0_SLAVE_BASE         0x40020800  //&lt; I2C0 Slave</span>
<a name="l00059"></a><a class="code" href="lm3s__memmap_8h.html#ace2ef20870a6ee80ff9db0de8a1c8468">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_MASTER_BASE        0x40021000  //&lt; I2C1 Master</span>
<a name="l00060"></a><a class="code" href="lm3s__memmap_8h.html#a1064acd9c29c48bedca3b7ff00688d51">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define I2C1_SLAVE_BASE         0x40021800  //&lt; I2C1 Slave</span>
<a name="l00061"></a><a class="code" href="lm3s__memmap_8h.html#aa291e6ea695d4c54a39a4ceb67ad7646">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_BASE         0x40024000  //&lt; GPIO Port E</span>
<a name="l00062"></a><a class="code" href="lm3s__memmap_8h.html#a0b2f67242c2f03a60c1010c751360b15">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_BASE         0x40025000  //&lt; GPIO Port F</span>
<a name="l00063"></a><a class="code" href="lm3s__memmap_8h.html#ad3da734db224cf4b7c72d8b64e7ef55f">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTG_BASE         0x40026000  //&lt; GPIO Port G</span>
<a name="l00064"></a><a class="code" href="lm3s__memmap_8h.html#a35549cafe96c3229a47c994d4aec9e02">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTH_BASE         0x40027000  //&lt; GPIO Port H</span>
<a name="l00065"></a><a class="code" href="lm3s__memmap_8h.html#a1cf172d973c15b32c647a80557010e0c">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define PWM_BASE                0x40028000  //&lt; PWM</span>
<a name="l00066"></a><a class="code" href="lm3s__memmap_8h.html#adc871697a01b3cee42cea0ed1ab840cd">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI0_BASE               0x4002C000  //&lt; QEI0</span>
<a name="l00067"></a><a class="code" href="lm3s__memmap_8h.html#ae0e16103fb45ac4705ab5a1d8935cfdd">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define QEI1_BASE               0x4002D000  //&lt; QEI1</span>
<a name="l00068"></a><a class="code" href="lm3s__memmap_8h.html#a7a5c55fc79dee34c91502b0503404375">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER0_BASE             0x40030000  //&lt; Timer0</span>
<a name="l00069"></a><a class="code" href="lm3s__memmap_8h.html#a7a4bd01d91a70285f0bec70f4e9e88bb">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER1_BASE             0x40031000  //&lt; Timer1</span>
<a name="l00070"></a><a class="code" href="lm3s__memmap_8h.html#a933376d74e94dae8f42e17c09bd91faa">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER2_BASE             0x40032000  //&lt; Timer2</span>
<a name="l00071"></a><a class="code" href="lm3s__memmap_8h.html#a2bcbc0fe8296511a1a9d12caff242819">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define TIMER3_BASE             0x40033000  //&lt; Timer3</span>
<a name="l00072"></a><a class="code" href="lm3s__memmap_8h.html#a0aa6c0c068af7a61c770bc6d4322d63e">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC0_BASE               0x40038000  //&lt; ADC0</span>
<a name="l00073"></a><a class="code" href="lm3s__memmap_8h.html#a695c9a2f892363a1c942405c8d351b91">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define ADC1_BASE               0x40039000  //&lt; ADC1</span>
<a name="l00074"></a><a class="code" href="lm3s__memmap_8h.html#aa9f5d2999c6918e385d7a526c4f6b1d3">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define COMP_BASE               0x4003C000  //&lt; Analog comparators</span>
<a name="l00075"></a><a class="code" href="lm3s__memmap_8h.html#ab8528b3ab6fa7b5d753d7fb2236e86f1">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTJ_BASE         0x4003D000  //&lt; GPIO Port J</span>
<a name="l00076"></a><a class="code" href="lm3s__memmap_8h.html#af28059909d16b304a2d26930aac760fd">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN0_BASE               0x40040000  //&lt; CAN0</span>
<a name="l00077"></a><a class="code" href="lm3s__memmap_8h.html#ad8e45ea6c032d9fce1b0516fff9d8eaa">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN1_BASE               0x40041000  //&lt; CAN1</span>
<a name="l00078"></a><a class="code" href="lm3s__memmap_8h.html#af7b8267b0d439f8f3e82f86be4b9fba1">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define CAN2_BASE               0x40042000  //&lt; CAN2</span>
<a name="l00079"></a><a class="code" href="lm3s__memmap_8h.html#ad965a7b1106ece575ed3da10c45c65cc">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define ETH_BASE                0x40048000  //&lt; Ethernet</span>
<a name="l00080"></a><a class="code" href="lm3s__memmap_8h.html#ab206577f21e07067cede70a3cf62cfcd">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define MAC_BASE                0x40048000  //&lt; Ethernet</span>
<a name="l00081"></a><a class="code" href="lm3s__memmap_8h.html#aa47acf4992407a85e79d911ca1055d17">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define USB0_BASE               0x40050000  //&lt; USB 0 Controller</span>
<a name="l00082"></a><a class="code" href="lm3s__memmap_8h.html#a7441a9fd88c69575185aa87244e12f85">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define I2S0_BASE               0x40054000  //&lt; I2S0</span>
<a name="l00083"></a><a class="code" href="lm3s__memmap_8h.html#a5d6086e8fceaea3148367e1cdb635e5d">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTA_AHB_BASE     0x40058000  //&lt; GPIO Port A (high speed)</span>
<a name="l00084"></a><a class="code" href="lm3s__memmap_8h.html#a4cf7b7222584a8fccbea2d07fd54bbfd">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTB_AHB_BASE     0x40059000  //&lt; GPIO Port B (high speed)</span>
<a name="l00085"></a><a class="code" href="lm3s__memmap_8h.html#a398383ee8bc6ca7b0484861adba74050">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTC_AHB_BASE     0x4005A000  //&lt; GPIO Port C (high speed)</span>
<a name="l00086"></a><a class="code" href="lm3s__memmap_8h.html#ada5b74e6e65ef5b6fe6751be1e926a97">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTD_AHB_BASE     0x4005B000  //&lt; GPIO Port D (high speed)</span>
<a name="l00087"></a><a class="code" href="lm3s__memmap_8h.html#aa6cef786f3d9c83d4d20916e30928ab6">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTE_AHB_BASE     0x4005C000  //&lt; GPIO Port E (high speed)</span>
<a name="l00088"></a><a class="code" href="lm3s__memmap_8h.html#a94679d9015be4b4bdc58ecc6453187af">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTF_AHB_BASE     0x4005D000  //&lt; GPIO Port F (high speed)</span>
<a name="l00089"></a><a class="code" href="lm3s__memmap_8h.html#a4f7d2dd82a6b1a6a168c7d5b9ca48bef">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTG_AHB_BASE     0x4005E000  //&lt; GPIO Port G (high speed)</span>
<a name="l00090"></a><a class="code" href="lm3s__memmap_8h.html#a5b39c776cd627067677b95abcc75d0d5">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTH_AHB_BASE     0x4005F000  //&lt; GPIO Port H (high speed)</span>
<a name="l00091"></a><a class="code" href="lm3s__memmap_8h.html#a6b719b386e59b11d8ded06adde2fbf1e">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define GPIO_PORTJ_AHB_BASE     0x40060000  //&lt; GPIO Port J (high speed)</span>
<a name="l00092"></a><a class="code" href="lm3s__memmap_8h.html#a17519eee3f6761696196069467f68c87">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define EPI0_BASE               0x400D0000  //&lt; EPI0</span>
<a name="l00093"></a><a class="code" href="lm3s__memmap_8h.html#aff14de2ec5e59cbe3ea4af6bb4745ff3">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define HIB_BASE                0x400FC000  //&lt; Hibernation Module</span>
<a name="l00094"></a><a class="code" href="lm3s__memmap_8h.html#adde0bc58fc27b91071eb807bc302ad04">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define FLASH_CTRL_BASE         0x400FD000  //&lt; FLASH Controller</span>
<a name="l00095"></a><a class="code" href="lm3s__memmap_8h.html#a568834119b9aae01b7f69e8a012d3bf9">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define SYSCTL_BASE             0x400FE000  //&lt; System Control</span>
<a name="l00096"></a><a class="code" href="lm3s__memmap_8h.html#ac42bce4556b769feee2e5603584980d8">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define UDMA_BASE               0x400FF000  //&lt; uDMA Controller</span>
<a name="l00097"></a><a class="code" href="lm3s__memmap_8h.html#add76251e412a195ec0a8f47227a8359e">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define ITM_BASE                0xE0000000  //&lt; Instrumentation Trace Macrocell</span>
<a name="l00098"></a><a class="code" href="lm3s__memmap_8h.html#afdab534f961bf8935eb456cb7700dcd2">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define DWT_BASE                0xE0001000  //&lt; Data Watchpoint and Trace</span>
<a name="l00099"></a><a class="code" href="lm3s__memmap_8h.html#a1440e877246ef758651cb36c42fb9bf9">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define FPB_BASE                0xE0002000  //&lt; FLASH Patch and Breakpoint</span>
<a name="l00100"></a><a class="code" href="lm3s__memmap_8h.html#aa0288691785a5f868238e0468b39523d">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_BASE               0xE000E000  //&lt; Nested Vectored Interrupt Ctrl</span>
<a name="l00101"></a><a class="code" href="lm3s__memmap_8h.html#ac31eb263a737e50fdd1425663545a14c">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define TPIU_BASE               0xE0040000  //&lt; Trace Port Interface Unit</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00103"></a>00103 
<a name="l00107"></a>00107 <span class="comment">/*\{*/</span>
<a name="l00108"></a>00108 <span class="preprocessor">#ifndef DEPRECATED</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="comment">/*\}*/</span>
<a name="l00110"></a>00110 
<a name="l00111"></a><a class="code" href="lm3s__memmap_8h.html#a2b03c881c009285dc481d31c08796df4">00111</a> <span class="preprocessor">#define WATCHDOG_BASE           0x40000000  //&lt; Watchdog</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define SSI_BASE                0x40008000  //&lt; SSI</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define I2C_MASTER_BASE         0x40020000  //&lt; I2C Master</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define I2C_SLAVE_BASE          0x40020800  //&lt; I2C Slave</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define QEI_BASE                0x4002C000  //&lt; QEI</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define ADC_BASE                0x40038000  //&lt; ADC</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>
<a name="l00118"></a>00118 <span class="preprocessor">#endif </span><span class="comment">/* DEPRECATED */</span>
<a name="l00119"></a>00119 
<a name="l00120"></a>00120 <span class="preprocessor">#endif </span><span class="comment">/* LM3S_MEMMAP_H */</span>
</pre></div></div>
</div>


