Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Dec 12 16:33:20 2015
| Host         : 85TFG12 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file spimemory_wrapper_control_sets_placed.rpt
| Design       : spimemory_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    13 |
| Minimum Number of register sites lost to control set restrictions |     0 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             256 |          196 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                 | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                               |                  |                9 |             32 |
|  clk_IBUF_BUFG | coopoo/pc/WRITE[0].registers_reg[9][31][0]    |                  |               23 |             32 |
|  clk_IBUF_BUFG | coopoo/pc/WRITE[0].registers_reg[15][31]_6[0] |                  |               24 |             32 |
|  clk_IBUF_BUFG | coopoo/pc/WRITE[0].registers_reg[13][31][0]   |                  |               23 |             32 |
|  clk_IBUF_BUFG | coopoo/pc/WRITE[0].registers_reg[12][31][0]   |                  |               25 |             32 |
|  clk_IBUF_BUFG | coopoo/pc/WRITE[0].registers_reg[14][31][0]   |                  |               24 |             32 |
|  clk_IBUF_BUFG | coopoo/pc/WRITE[0].registers_reg[11][31][0]   |                  |               25 |             32 |
|  clk_IBUF_BUFG | coopoo/pc/WRITE[0].registers_reg[10][31][0]   |                  |               26 |             32 |
|  clk_IBUF_BUFG | coopoo/pc/E[0]                                |                  |               26 |             32 |
|  clk_IBUF_BUFG | coopoo/pc/WRITE[0].registers_reg[15][31]_5    |                  |               32 |            128 |
|  clk_IBUF_BUFG | coopoo/pc/WRITE[0].registers_reg[15][31]_4    |                  |               32 |            128 |
|  clk_IBUF_BUFG | coopoo/pc/WRITE[0].registers_reg[15][31]_3    |                  |               32 |            128 |
|  clk_IBUF_BUFG | coopoo/pc/WRITE[0].registers_reg[15][31]_2    |                  |               32 |            128 |
+----------------+-----------------------------------------------+------------------+------------------+----------------+


