// Seed: 1942249815
module module_0;
  bit id_2;
  genvar id_3;
  assign id_2.id_2 = id_3[-1];
  always begin : LABEL_0
    @(negedge id_2) id_1 <= id_1;
    forever id_2 <= 'b0;
  end
  tri1 id_4, id_5 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always_comb
  `define pp_5 0
  module_0 modCall_1 ();
  wire id_6, id_7;
  assign id_6 = id_7;
endmodule
module module_2 (
    output wire id_0,
    input  wor  id_1,
    input  tri0 id_2,
    input  wire id_3
);
  wire id_5;
  wire id_6, id_7;
  wire id_8;
  logic [7:0] id_9, id_10, id_11, id_12, id_13 = id_9[-1];
  module_0 modCall_1 ();
  wire id_14;
  wire id_15, id_16, id_17;
endmodule
