# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../axis_dwidth_converter_1_ex.ip_user_files/ipstatic/hdl" --include "../../../../axis_dwidth_converter_1_ex.srcs/sources_1/ip/clk_wiz_0" \
"../../../../axis_dwidth_converter_1_ex.srcs/sources_1/ip/axis_dwidth_converter_1/sim/axis_dwidth_converter_1.v" \
"../../../../axis_dwidth_converter_1_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../axis_dwidth_converter_1_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../imports/axis_dwidth_converter_1_example_master.v" \
"../../../../imports/axis_dwidth_converter_1_example_slave.v" \
"../../../../imports/exdes_top.v" \
"../../../../imports/exdes_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
