Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: EDA322_processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "EDA322_processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "EDA322_processor"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : EDA322_processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : One-Hot
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\mux2to1.vhd" into library work
Parsing entity <mux2to1>.
Parsing architecture <dataflow> of entity <mux2to1>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\FA.vhd" into library work
Parsing entity <fa>.
Parsing architecture <dataflow> of entity <fa>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\RCA.vhd" into library work
Parsing entity <rca>.
Parsing architecture <structural> of entity <rca>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\mux4to1.vhd" into library work
Parsing entity <mux4to1>.
Parsing architecture <structural> of entity <mux4to1>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\mux2to1_bit.vhdl" into library work
Parsing entity <mux2to1_bit>.
Parsing architecture <dataflow> of entity <mux2to1_bit>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\cmp.vhd" into library work
Parsing entity <cmp>.
Parsing architecture <dataflow> of entity <cmp>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\reggister.vhd" into library work
Parsing entity <reggister>.
Parsing architecture <behavioral> of entity <reggister>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\procController.vhd" into library work
Parsing entity <procController>.
Parsing architecture <mixed> of entity <proccontroller>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\procbus.vhd" into library work
Parsing entity <procBus>.
Parsing architecture <dataflow> of entity <procbus>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\pcinc.vhd" into library work
Parsing entity <pcinc>.
Parsing architecture <structural> of entity <pcinc>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\mux2to1_8wide.vhd" into library work
Parsing entity <mux2to1_8wide>.
Parsing architecture <structural> of entity <mux2to1_8wide>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\mem_array.vhd" into library work
Parsing entity <mem_array>.
Parsing architecture <behavioral> of entity <mem_array>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\alu_wRCA.vhd" into library work
Parsing entity <alu_wRCA>.
Parsing architecture <dataflow> of entity <alu_wrca>.
Parsing VHDL file "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\EDA322_processor.vhd" into library work
Parsing entity <EDA322_processor>.
Parsing architecture <structural> of entity <eda322_processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <EDA322_processor> (architecture <structural>) from library <work>.

Elaborating entity <procController> (architecture <mixed>) from library <work>.
INFO:HDLCompiler:679 - "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\procController.vhd" Line 58. Case statement is complete. others clause is never selected

Elaborating entity <mux2to1_8wide> (architecture <structural>) from library <work>.

Elaborating entity <mux2to1_bit> (architecture <dataflow>) from library <work>.

Elaborating entity <pcinc> (architecture <structural>) from library <work>.

Elaborating entity <rca> (architecture <structural>) from library <work>.

Elaborating entity <fa> (architecture <dataflow>) from library <work>.

Elaborating entity <reggister> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <mem_array> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <reggister> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <mem_array> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <alu_wRCA> (architecture <dataflow>) from library <work>.

Elaborating entity <cmp> (architecture <dataflow>) from library <work>.

Elaborating entity <reggister> (architecture <behavioral>) with generics from library <work>.

Elaborating entity <procBus> (architecture <dataflow>) from library <work>.

Elaborating entity <mux4to1> (architecture <structural>) from library <work>.

Elaborating entity <mux2to1> (architecture <dataflow>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <EDA322_processor>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\EDA322_processor.vhd".
    Summary:
	no macro.
Unit <EDA322_processor> synthesized.

Synthesizing Unit <procController>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\procController.vhd".
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 25                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | ARESETN (negative)                             |
    | Reset type         | asynchronous                                   |
    | Reset State        | fe                                             |
    | Power Up State     | fe                                             |
    | Encoding           | One-Hot                                        |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <procController> synthesized.

Synthesizing Unit <mux2to1_8wide>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\mux2to1_8wide.vhd".
    Summary:
	no macro.
Unit <mux2to1_8wide> synthesized.

Synthesizing Unit <mux2to1_bit>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\mux2to1_bit.vhdl".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2to1_bit> synthesized.

Synthesizing Unit <pcinc>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\pcinc.vhd".
INFO:Xst:3210 - "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\pcinc.vhd" line 19: Output port <cout> of the instance <rca> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <pcinc> synthesized.

Synthesizing Unit <rca>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\RCA.vhd".
    Summary:
	no macro.
Unit <rca> synthesized.

Synthesizing Unit <fa>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\FA.vhd".
    Summary:
Unit <fa> synthesized.

Synthesizing Unit <reggister_1>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\reggister.vhd".
        data_width = 8
    Found 8-bit register for signal <res>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reggister_1> synthesized.

Synthesizing Unit <mem_array_1>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\mem_array.vhd".
        data_width = 12
        addr_width = 8
        init_file = "inst_mem.mif"
    Found 256x12-bit single-port RAM <Mram_memory> for signal <memory>.
    Summary:
	inferred   1 RAM(s).
Unit <mem_array_1> synthesized.

Synthesizing Unit <reggister_2>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\reggister.vhd".
        data_width = 12
    Found 12-bit register for signal <res>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <reggister_2> synthesized.

Synthesizing Unit <mem_array_2>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\mem_array.vhd".
        data_width = 8
        addr_width = 8
        init_file = "data_mem.mif"
    Found 256x8-bit single-port RAM <Mram_memory> for signal <memory>.
    Summary:
	inferred   1 RAM(s).
Unit <mem_array_2> synthesized.

Synthesizing Unit <alu_wRCA>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\alu_wRCA.vhd".
INFO:Xst:3210 - "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\alu_wRCA.vhd" line 84: Output port <neq> of the instance <cmpZero> is unconnected or connected to loadless signal.
    Found 8-bit 3-to-1 multiplexer for signal <ALU_Out_int> created at line 68.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu_wRCA> synthesized.

Synthesizing Unit <cmp>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\cmp.vhd".
    Summary:
Unit <cmp> synthesized.

Synthesizing Unit <reggister_3>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\reggister.vhd".
        data_width = 4
    Found 4-bit register for signal <res>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reggister_3> synthesized.

Synthesizing Unit <procBus>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\procbus.vhd".
    Found 16x3-bit Read Only RAM for signal <_n0051>
    Summary:
	inferred   1 RAM(s).
Unit <procBus> synthesized.

Synthesizing Unit <mux4to1>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\mux4to1.vhd".
    Summary:
	no macro.
Unit <mux4to1> synthesized.

Synthesizing Unit <mux2to1>.
    Related source file is "\\file00.chalmers.se\home\osklunds\NyaMappen\EDA322\Lab 7\Lab7\mux2to1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2to1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x3-bit single-port Read Only RAM                    : 1
 256x12-bit single-port RAM                            : 1
 256x8-bit single-port RAM                             : 1
# Registers                                            : 6
 12-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 4
# Multiplexers                                         : 53
 1-bit 2-to-1 multiplexer                              : 51
 2-bit 2-to-1 multiplexer                              : 1
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 42
 1-bit xor2                                            : 40
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mem_array_1>.
INFO:Xst:3217 - HDL ADVISOR - Register <res> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_memory> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 12-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <mem_array_1> synthesized (advanced).

Synthesizing (advanced) Unit <mem_array_2>.
INFO:Xst:3217 - HDL ADVISOR - Register <res> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_memory> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <datain>        |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_memory> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <mem_array_2> synthesized (advanced).

Synthesizing (advanced) Unit <procBus>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0051> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(instrSEL,dataSEL,accSEL,extdataSEL)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <procBus> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x3-bit single-port distributed Read Only RAM        : 1
 256x12-bit single-port distributed RAM                : 1
 256x8-bit single-port distributed RAM                 : 1
# Registers                                            : 48
 Flip-Flops                                            : 48
# Multiplexers                                         : 53
 1-bit 2-to-1 multiplexer                              : 51
 2-bit 2-to-1 multiplexer                              : 1
 8-bit 3-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 42
 1-bit xor2                                            : 40
 8-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Optimizing FSM <controller/FSM_0> on signal <state[1:5]> with One-Hot encoding.
-------------------
 State | Encoding
-------------------
 fe    | 00001
 de    | 10000
 de2   | 01000
 ex    | 00010
 me    | 00100
-------------------

Optimizing unit <EDA322_processor> ...

Optimizing unit <procController> ...

Optimizing unit <reggister_1> ...

Optimizing unit <reggister_2> ...

Optimizing unit <alu_wRCA> ...

Optimizing unit <rca> ...
INFO:Xst:2399 - RAMs <instruction_memory/Mram_memory6>, <instruction_memory/Mram_memory7> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <instruction_memory/Mram_memory6>, <instruction_memory/Mram_memory8> are equivalent, second RAM is removed
INFO:Xst:2261 - The FF/Latch <fe_de_register/res_6> in Unit <EDA322_processor> is equivalent to the following 2 FFs/Latches, which will be removed : <fe_de_register/res_7> <fe_de_register/res_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block EDA322_processor, actual ratio is 1.
FlipFlop fe_de_register/res_10 has been replicated 1 time(s)
FlipFlop fe_de_register/res_11 has been replicated 1 time(s)
FlipFlop fe_de_register/res_8 has been replicated 1 time(s)
FlipFlop fe_de_register/res_9 has been replicated 1 time(s)
FlipFlop fe_de_register/res_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fe_de_register/res_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fe_de_register/res_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fe_de_register/res_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fe_de_register/res_6 has been replicated 3 time(s) to handle iob=true attribute.
FlipFlop fe_de_register/res_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fe_de_register/res_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fe_de_register/res_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fe_de_register/res_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop fe_de_register/res_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 67
 Flip-Flops                                            : 67

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : EDA322_processor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 142
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 16
#      LUT4                        : 14
#      LUT5                        : 28
#      LUT6                        : 73
#      MUXF7                       : 8
# FlipFlops/Latches                : 67
#      FDC                         : 30
#      FDCE                        : 36
#      FDP                         : 1
# RAMS                             : 18
#      RAM256X1S                   : 18
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 85
#      IBUF                        : 10
#      OBUF                        : 75

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              55  out of  18224     0%  
 Number of Slice LUTs:                  205  out of   9112     2%  
    Number used as Logic:               133  out of   9112     1%  
    Number used as Memory:               72  out of   2176     3%  
       Number used as RAM:               72

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    216
   Number with an unused Flip Flop:     161  out of    216    74%  
   Number with an unused LUT:            11  out of    216     5%  
   Number of fully used LUT-FF pairs:    44  out of    216    20%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          86
 Number of bonded IOBs:                  86  out of    232    37%  
    IOB Flip Flops/Latches:              12

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 85    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.907ns (Maximum Frequency: 126.474MHz)
   Minimum input arrival time before clock: 6.482ns
   Maximum output required time after clock: 11.157ns
   Maximum combinational path delay: 9.732ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 7.907ns (frequency: 126.474MHz)
  Total number of paths / destination ports: 6842 / 229
-------------------------------------------------------------------------
Delay:               7.907ns (Levels of Logic = 7)
  Source:            fe_de_register/res_9_1 (FF)
  Destination:       freg/res_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: fe_de_register/res_9_1 to freg/res_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  fe_de_register/res_9_1 (fe_de_register/res_9_1)
     LUT4:I0->O           17   0.203   1.256  controller/acc2bus1 (acc2bus)
     LUT6:I3->O            1   0.205   0.580  buss/G1[5].muxes/mux3/Mmux_y11 (buss/G1[5].muxes/mux3/Mmux_y1)
     LUT6:I5->O           18   0.205   1.050  buss/G1[5].muxes/mux3/Mmux_y12 (busOut2seg_5_OBUF)
     LUT6:I5->O            3   0.205   0.651  alu/adder/fa5/co1_SW0 (N19)
     LUT6:I5->O            1   0.205   0.808  alu/Mmux_ALU_Out_int81_SW0 (N33)
     LUT6:I3->O            1   0.205   0.684  alu/cmpZero/eq_SW1 (N22)
     LUT6:I4->O            1   0.203   0.000  alu/cmpZero/eq (FlagInp<0>)
     FDCE:D                    0.102          freg/res_0
    ----------------------------------------
    Total                      7.907ns (1.980ns logic, 5.927ns route)
                                       (25.0% logic, 75.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 235 / 100
-------------------------------------------------------------------------
Offset:              6.482ns (Levels of Logic = 6)
  Source:            externalIn<5> (PAD)
  Destination:       freg/res_0 (FF)
  Destination Clock: CLK rising

  Data Path: externalIn<5> to freg/res_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  externalIn_5_IBUF (externalIn_5_IBUF)
     LUT6:I0->O           18   0.203   1.050  buss/G1[5].muxes/mux3/Mmux_y12 (busOut2seg_5_OBUF)
     LUT6:I5->O            3   0.205   0.651  alu/adder/fa5/co1_SW0 (N19)
     LUT6:I5->O            1   0.205   0.808  alu/Mmux_ALU_Out_int81_SW0 (N33)
     LUT6:I3->O            1   0.205   0.684  alu/cmpZero/eq_SW1 (N22)
     LUT6:I4->O            1   0.203   0.000  alu/cmpZero/eq (FlagInp<0>)
     FDCE:D                    0.102          freg/res_0
    ----------------------------------------
    Total                      6.482ns (2.345ns logic, 4.137ns route)
                                       (36.2% logic, 63.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 2270 / 75
-------------------------------------------------------------------------
Offset:              11.157ns (Levels of Logic = 8)
  Source:            fe_de_register/res_9_1 (FF)
  Destination:       aluOut2seg<7> (PAD)
  Source Clock:      CLK rising

  Data Path: fe_de_register/res_9_1 to aluOut2seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  fe_de_register/res_9_1 (fe_de_register/res_9_1)
     LUT4:I0->O           17   0.203   1.256  controller/acc2bus1 (acc2bus)
     LUT6:I3->O            1   0.205   0.580  buss/G1[1].muxes/mux3/Mmux_y11 (buss/G1[1].muxes/mux3/Mmux_y1)
     LUT6:I5->O            7   0.205   0.878  buss/G1[1].muxes/mux3/Mmux_y12 (busOut2seg_1_OBUF)
     LUT5:I3->O            8   0.203   0.803  alu/adder/fa1/co1 (alu/adder/c_int<1>)
     LUT6:I5->O            7   0.205   1.138  alu/adder/fa3/co1 (alu/adder/c_int<3>)
     LUT6:I0->O            1   0.203   0.580  alu/Mmux_ALU_Out_int81 (alu/Mmux_ALU_Out_int8)
     LUT5:I4->O            1   0.205   0.579  alu/Mmux_ALU_Out_int82 (aluOut2seg_7_OBUF)
     OBUF:I->O                 2.571          aluOut2seg_7_OBUF (aluOut2seg<7>)
    ----------------------------------------
    Total                     11.157ns (4.447ns logic, 6.710ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 61 / 16
-------------------------------------------------------------------------
Delay:               9.732ns (Levels of Logic = 7)
  Source:            externalIn<1> (PAD)
  Destination:       aluOut2seg<7> (PAD)

  Data Path: externalIn<1> to aluOut2seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  externalIn_1_IBUF (externalIn_1_IBUF)
     LUT6:I0->O            7   0.203   0.878  buss/G1[1].muxes/mux3/Mmux_y12 (busOut2seg_1_OBUF)
     LUT5:I3->O            8   0.203   0.803  alu/adder/fa1/co1 (alu/adder/c_int<1>)
     LUT6:I5->O            7   0.205   1.138  alu/adder/fa3/co1 (alu/adder/c_int<3>)
     LUT6:I0->O            1   0.203   0.580  alu/Mmux_ALU_Out_int81 (alu/Mmux_ALU_Out_int8)
     LUT5:I4->O            1   0.205   0.579  alu/Mmux_ALU_Out_int82 (aluOut2seg_7_OBUF)
     OBUF:I->O                 2.571          aluOut2seg_7_OBUF (aluOut2seg<7>)
    ----------------------------------------
    Total                      9.732ns (4.812ns logic, 4.920ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.907|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.65 secs
 
--> 

Total memory usage is 260860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   10 (   0 filtered)

