Verilog Design, Simulation & Synthesis of Fixed Priority Arbiter 
