-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_a
--
-- Generated
--  by:  wig
--  on:  Thu Jul  6 05:14:02 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl ../typecast.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_a-rtl-a.vhd,v 1.4 2006/07/10 07:30:09 wig Exp $
-- $Date: 2006/07/10 07:30:09 $
-- $Log: inst_a-rtl-a.vhd,v $
-- Revision 1.4  2006/07/10 07:30:09  wig
-- Updated more testcasess.
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.91 2006/07/04 12:22:35 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.46 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_a
--
architecture rtl of inst_a is 

	--
	-- Generated Constant Declarations
	--


	--
	-- Generated Components
	--
	component inst_aa	-- typecast module
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_aa
			port_a_1	: out	std_ulogic;
			port_a_11	: out	std_ulogic_vector(7 downto 0);
			port_a_3	: out	std_ulogic_vector(7 downto 0);
			port_a_5	: out	std_ulogic;
			port_a_7	: out	std_logic_vector(7 downto 0);
			port_a_9	: out	std_ulogic;
			signal_10	: out	std_logic;
			signal_12	: out	std_logic_vector(15 downto 0);
			signal_2	: out	std_logic;
			signal_4	: out	std_logic_vector(15 downto 0);
			signal_6	: out	std_logic;
			signal_8	: out	std_ulogic_vector(15 downto 0)
		-- End of Generated Port for Entity inst_aa
		);
	end component;
	-- ---------

	component inst_ab	-- receiver module
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ab
			port_b_1	: in	std_logic;
			port_b_10	: in	std_ulogic;
			port_b_11	: in	std_ulogic_vector(7 downto 0);
			port_b_12	: in	std_logic_vector(15 downto 0);
			port_b_2	: in	std_ulogic;
			port_b_3	: in	std_logic_vector(7 downto 0);
			port_b_4	: in	std_ulogic_vector(15 downto 0);
			port_b_5	: in	std_logic;
			port_b_6	: in	std_ulogic;
			port_b_7	: in	std_ulogic_vector(7 downto 0);
			port_b_8	: in	std_logic_vector(15 downto 0);
			port_b_9	: in	std_logic
		-- End of Generated Port for Entity inst_ab
		);
	end component;
	-- ---------



	--
	-- Generated Signal List
	--
		signal	signal_1	: std_logic; 
		signal	signal_10	: std_ulogic; 
		signal	signal_11	: std_logic_vector(7 downto 0); 
		signal	signal_12	: std_ulogic_vector(15 downto 0); 
		signal	signal_2	: std_ulogic; 
		signal	signal_3	: std_logic_vector(7 downto 0); 
		signal	signal_4	: std_ulogic_vector(15 downto 0); 
		signal	signal_5	: std_logic; 
		signal	signal_6	: std_ulogic; 
		signal	signal_7	: std_logic_vector(7 downto 0); 
		signal	signal_8	: std_ulogic_vector(15 downto 0); 
		signal	signal_9	: std_logic; 
	--
	-- End of Generated Signal List
	--




begin


	--
	-- Generated Concurrent Statements
	--

	--
	-- Generated Signal Assignments
	--


	--
	-- Generated Instances and Port Mappings
	--
		-- Generated Instance Port Map for inst_aa_i
		inst_aa_i: inst_aa	-- typecast module
		port map (
			port_a_7 => signal_7,
			signal_8 => signal_8,
			std_logic(port_a_1) => signal_1,
			std_logic(port_a_5) => signal_5,
			std_logic(port_a_9) => signal_9,
			std_logic_vector(port_a_11) => signal_11,
			std_logic_vector(port_a_3) => signal_3,
			std_ulogic(signal_10) => signal_10,
			std_ulogic(signal_2) => signal_2,
			std_ulogic(signal_6) => signal_6,
			std_ulogic_vector(signal_12) => signal_12,
			std_ulogic_vector(signal_4) => signal_4
		);

		-- End of Generated Instance Port Map for inst_aa_i

		-- Generated Instance Port Map for inst_ab_i
		inst_ab_i: inst_ab	-- receiver module
		port map (
			port_b_1 => signal_1,
			port_b_10 => signal_10,
			port_b_2 => signal_2,
			port_b_3 => signal_3,
			port_b_4 => signal_4,
			port_b_5 => signal_5,
			port_b_6 => signal_6,
			port_b_9 => signal_9,
			std_logic_vector(port_b_11) => signal_11,
			std_logic_vector(port_b_7) => signal_7,
			std_ulogic_vector(port_b_12) => signal_12,
			std_ulogic_vector(port_b_8) => signal_8
		);

		-- End of Generated Instance Port Map for inst_ab_i



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
