
---------- Begin Simulation Statistics ----------
final_tick                                  205833000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 259902                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683876                       # Number of bytes of host memory used
host_op_rate                                   260940                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.98                       # Real time elapsed on the host
host_tick_rate                              209115377                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      255794                       # Number of instructions simulated
sim_ops                                        256840                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000206                       # Number of seconds simulated
sim_ticks                                   205833000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.818416                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   20398                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                21742                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               427                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             21371                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 10                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             115                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              105                       # Number of indirect misses.
system.cpu.branchPred.lookups                   22163                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     242                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           62                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      255794                       # Number of instructions committed
system.cpu.committedOps                        256840                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.609365                       # CPI: cycles per instruction
system.cpu.discardedOps                          1327                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              55825                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            141586                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            41158                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          103845                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.621363                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           411666                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   74452     28.99%     28.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                      5      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.99% # Class of committed instruction
system.cpu.op_class_0::MemRead                 141122     54.95%     83.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 41261     16.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   256840                       # Class of committed instruction
system.cpu.tickCycles                          307821                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    15                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1183                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    205833000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::WritebackClean           71                       # Transaction distribution
system.membus.trans_dist::CleanEvict               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq               665                       # Transaction distribution
system.membus.trans_dist::ReadExResp              665                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            341                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            80                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          753                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1516                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        26368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        48256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   74624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1086                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.021179                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.144046                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1063     97.88%     97.88% # Request fanout histogram
system.membus.snoop_fanout::1                      23      2.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                1086                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1887500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1807750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3938750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    205833000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          21824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          47680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              69504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        21824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks          576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             745                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            9                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  9                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         106027702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         231644100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             337671802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    106027702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        106027702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2798385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2798385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2798385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        106027702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        231644100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            340470187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        73.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000393064500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            3                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            3                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2273                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 45                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1086                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         74                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1086                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       74                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6210000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    5380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                26385000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5771.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24521.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      938                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      33                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1086                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   74                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1004                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    481.544828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   297.529959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   397.330309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           31     21.38%     21.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           32     22.07%     43.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           16     11.03%     54.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            4      2.76%     57.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      4.14%     61.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      4.83%     66.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      4.83%     71.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.69%     71.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           41     28.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          145                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            3                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     353.666667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    188.803637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    325.500128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              1     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1     33.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             3                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            3                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                3    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             3                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  68864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    3072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   69504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 4736                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       334.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    337.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     205819500                       # Total gap between requests
system.mem_ctrls.avgGap                     177430.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        21376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        47488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         3072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 103851180.325798109174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 230711304.795635312796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14924720.525863200426                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          745                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           74                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8069250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     18315750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3236561000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23663.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24584.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  43737310.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               207060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                91080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1156680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              62640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         14424990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         66892800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           98815890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        480.077976                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    173800500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      6760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     25272500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               885360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               459195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             6525960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             187920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15980640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         57364800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         30732960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          112136835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        544.795222                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     78990000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      6760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    120083000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       205833000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    205833000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        72167                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            72167                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        72167                       # number of overall hits
system.cpu.icache.overall_hits::total           72167                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          341                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            341                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          341                       # number of overall misses
system.cpu.icache.overall_misses::total           341                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     19177500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     19177500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     19177500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     19177500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        72508                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        72508                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        72508                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        72508                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004703                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004703                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004703                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004703                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56239.002933                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56239.002933                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56239.002933                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56239.002933                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           71                       # number of writebacks
system.cpu.icache.writebacks::total                71                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          341                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          341                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          341                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          341                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     18836500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18836500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     18836500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18836500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004703                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004703                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004703                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004703                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55239.002933                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55239.002933                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55239.002933                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55239.002933                       # average overall mshr miss latency
system.cpu.icache.replacements                     71                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        72167                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           72167                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          341                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           341                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     19177500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     19177500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        72508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        72508                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004703                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004703                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56239.002933                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56239.002933                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          341                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     18836500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18836500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004703                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004703                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55239.002933                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55239.002933                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    205833000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           243.053743                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               72508                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            212.633431                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   243.053743                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.474714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.474714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          270                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.527344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            145357                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           145357                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    205833000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    205833000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    205833000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       161109                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           161109                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       161129                       # number of overall hits
system.cpu.dcache.overall_hits::total          161129                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1396                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1396                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1406                       # number of overall misses
system.cpu.dcache.overall_misses::total          1406                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     77101000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     77101000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     77101000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     77101000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       162505                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       162505                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       162535                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       162535                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008591                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008591                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008650                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008650                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55229.942693                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55229.942693                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54837.126600                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54837.126600                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          661                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          661                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          735                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          735                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          742                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          742                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     41375500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     41375500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     41800000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     41800000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004523                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004523                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004565                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004565                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56293.197279                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56293.197279                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56334.231806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56334.231806                       # average overall mshr miss latency
system.cpu.dcache.replacements                     26                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       121208                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          121208                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           81                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            81                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      4790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      4790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       121289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       121289                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000668                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59135.802469                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59135.802469                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           70                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4077000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4077000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000577                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000577                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58242.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58242.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        39901                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          39901                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1315                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1315                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     72311000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     72311000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        41216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        41216                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031905                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031905                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54989.353612                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54989.353612                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          650                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          650                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          665                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          665                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     37298500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     37298500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016135                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56087.969925                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56087.969925                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.333333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       424500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       424500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.233333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.233333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 60642.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 60642.857143                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       168000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       168000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.176471                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        56000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        56000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       165000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       165000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.176471                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.176471                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        55000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           17                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           17                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    205833000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           500.120924                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              161905                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               745                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            217.322148                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   500.120924                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.488399                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.488399                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          719                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          608                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.702148                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            325883                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           325883                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    205833000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    205833000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
