{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621642612439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621642612440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 04:46:52 2021 " "Processing started: Sat May 22 04:46:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621642612440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621642612440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WaveformGenerator -c WaveformGenerator " "Command: quartus_map --read_settings_files=on --write_settings_files=off WaveformGenerator -c WaveformGenerator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621642612440 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Rom.qip " "Tcl Script File Rom.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE Rom.qip " "set_global_assignment -name QIP_FILE Rom.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1621642612668 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1621642612668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621642612930 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621642612930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveformgenerator.v 12 12 " "Found 12 design units, including 12 entities, in source file waveformgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGeneratorProcessor " "Found entity 1: WaveformGeneratorProcessor" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626298 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626298 ""} { "Info" "ISGN_ENTITY_NAME" "3 Rhomboid " "Found entity 3: Rhomboid" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626298 ""} { "Info" "ISGN_ENTITY_NAME" "4 Square " "Found entity 4: Square" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626298 ""} { "Info" "ISGN_ENTITY_NAME" "5 Reciprocal " "Found entity 5: Reciprocal" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626298 ""} { "Info" "ISGN_ENTITY_NAME" "6 Triangle " "Found entity 6: Triangle" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626298 ""} { "Info" "ISGN_ENTITY_NAME" "7 Sine " "Found entity 7: Sine" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626298 ""} { "Info" "ISGN_ENTITY_NAME" "8 FullwaveRectified " "Found entity 8: FullwaveRectified" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626298 ""} { "Info" "ISGN_ENTITY_NAME" "9 HalfwaveRectified " "Found entity 9: HalfwaveRectified" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626298 ""} { "Info" "ISGN_ENTITY_NAME" "10 Sinusoidally " "Found entity 10: Sinusoidally" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626298 ""} { "Info" "ISGN_ENTITY_NAME" "11 Adder " "Found entity 11: Adder" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626298 ""} { "Info" "ISGN_ENTITY_NAME" "12 Register " "Found entity 12: Register" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621642626298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveformgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file waveformgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGenerator " "Found entity 1: WaveformGenerator" {  } { { "WaveformGenerator.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621642626299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 3 3 " "Found 3 design units, including 3 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626301 ""} { "Info" "ISGN_ENTITY_NAME" "2 DividerCounter " "Found entity 2: DividerCounter" {  } { { "Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/Divider.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626301 ""} { "Info" "ISGN_ENTITY_NAME" "3 MY_TFF " "Found entity 3: MY_TFF" {  } { { "Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/Divider.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621642626301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amplitudeselector.v 1 1 " "Found 1 design units, including 1 entities, in source file amplitudeselector.v" { { "Info" "ISGN_ENTITY_NAME" "1 AmplitudeSelector " "Found entity 1: AmplitudeSelector" {  } { { "AmplitudeSelector.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/AmplitudeSelector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621642626302 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WaveformGenerator " "Elaborating entity \"WaveformGenerator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621642626377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AmplitudeSelector AmplitudeSelector:inst " "Elaborating entity \"AmplitudeSelector\" for hierarchy \"AmplitudeSelector:inst\"" {  } { { "WaveformGenerator.bdf" "inst" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.bdf" { { 240 1072 1288 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:mux " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:mux\"" {  } { { "WaveformGenerator.bdf" "mux" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.bdf" { { 224 880 992 312 "mux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:mux " "Elaborated megafunction instantiation \"BUSMUX:mux\"" {  } { { "WaveformGenerator.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.bdf" { { 224 880 992 312 "mux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:mux " "Instantiated megafunction \"BUSMUX:mux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642626430 ""}  } { { "WaveformGenerator.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.bdf" { { 224 880 992 312 "mux" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621642626430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:mux\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:mux\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626465 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:mux\|lpm_mux:\$00000 BUSMUX:mux " "Elaborated megafunction instantiation \"BUSMUX:mux\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:mux\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "WaveformGenerator.bdf" "" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.bdf" { { 224 880 992 312 "mux" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_erc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_erc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_erc " "Found entity 1: mux_erc" {  } { { "db/mux_erc.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/db/mux_erc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621642626525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_erc BUSMUX:mux\|lpm_mux:\$00000\|mux_erc:auto_generated " "Elaborating entity \"mux_erc\" for hierarchy \"BUSMUX:mux\|lpm_mux:\$00000\|mux_erc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveformGeneratorProcessor WaveformGeneratorProcessor:proccesor " "Elaborating entity \"WaveformGeneratorProcessor\" for hierarchy \"WaveformGeneratorProcessor:proccesor\"" {  } { { "WaveformGenerator.bdf" "proccesor" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.bdf" { { 96 480 704 208 "proccesor" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter WaveformGeneratorProcessor:proccesor\|Counter:counter " "Elaborating entity \"Counter\" for hierarchy \"WaveformGeneratorProcessor:proccesor\|Counter:counter\"" {  } { { "WaveformGenerator.v" "counter" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626530 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 WaveformGenerator.v(44) " "Verilog HDL assignment warning at WaveformGenerator.v(44): truncated value with size 32 to match size of target (8)" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621642626531 "|WaveformGenerator|WaveformGeneratorProcessor:proccesor|Counter:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rhomboid WaveformGeneratorProcessor:proccesor\|Rhomboid:rhomboid_mod " "Elaborating entity \"Rhomboid\" for hierarchy \"WaveformGeneratorProcessor:proccesor\|Rhomboid:rhomboid_mod\"" {  } { { "WaveformGenerator.v" "rhomboid_mod" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626531 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 WaveformGenerator.v(67) " "Verilog HDL assignment warning at WaveformGenerator.v(67): truncated value with size 32 to match size of target (8)" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621642626532 "|WaveformGenerator|WaveformGeneratorProcessor:proccesor|Rhomboid:rhomboid_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Square WaveformGeneratorProcessor:proccesor\|Square:square_mod " "Elaborating entity \"Square\" for hierarchy \"WaveformGeneratorProcessor:proccesor\|Square:square_mod\"" {  } { { "WaveformGenerator.v" "square_mod" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reciprocal WaveformGeneratorProcessor:proccesor\|Reciprocal:rexiprocal_mod " "Elaborating entity \"Reciprocal\" for hierarchy \"WaveformGeneratorProcessor:proccesor\|Reciprocal:rexiprocal_mod\"" {  } { { "WaveformGenerator.v" "rexiprocal_mod" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626533 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 WaveformGenerator.v(99) " "Verilog HDL assignment warning at WaveformGenerator.v(99): truncated value with size 32 to match size of target (8)" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621642626534 "|WaveformGenerator|WaveformGeneratorProcessor:proccesor|Reciprocal:rexiprocal_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Triangle WaveformGeneratorProcessor:proccesor\|Triangle:triangle_mod " "Elaborating entity \"Triangle\" for hierarchy \"WaveformGeneratorProcessor:proccesor\|Triangle:triangle_mod\"" {  } { { "WaveformGenerator.v" "triangle_mod" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sine WaveformGeneratorProcessor:proccesor\|Sine:sine_mod " "Elaborating entity \"Sine\" for hierarchy \"WaveformGeneratorProcessor:proccesor\|Sine:sine_mod\"" {  } { { "WaveformGenerator.v" "sine_mod" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626535 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 WaveformGenerator.v(151) " "Verilog HDL assignment warning at WaveformGenerator.v(151): truncated value with size 32 to match size of target (8)" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621642626536 "|WaveformGenerator|WaveformGeneratorProcessor:proccesor|Sine:sine_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullwaveRectified WaveformGeneratorProcessor:proccesor\|FullwaveRectified:full_wave_revitified_mod " "Elaborating entity \"FullwaveRectified\" for hierarchy \"WaveformGeneratorProcessor:proccesor\|FullwaveRectified:full_wave_revitified_mod\"" {  } { { "WaveformGenerator.v" "full_wave_revitified_mod" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 WaveformGenerator.v(165) " "Verilog HDL assignment warning at WaveformGenerator.v(165): truncated value with size 32 to match size of target (8)" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621642626537 "|WaveformGenerator|WaveformGeneratorProcessor:proccesor|FullwaveRectified:full_wave_revitified_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfwaveRectified WaveformGeneratorProcessor:proccesor\|HalfwaveRectified:half_wave_revitified_mod " "Elaborating entity \"HalfwaveRectified\" for hierarchy \"WaveformGeneratorProcessor:proccesor\|HalfwaveRectified:half_wave_revitified_mod\"" {  } { { "WaveformGenerator.v" "half_wave_revitified_mod" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sinusoidally WaveformGeneratorProcessor:proccesor\|Sinusoidally:sinusoidally_mod " "Elaborating entity \"Sinusoidally\" for hierarchy \"WaveformGeneratorProcessor:proccesor\|Sinusoidally:sinusoidally_mod\"" {  } { { "WaveformGenerator.v" "sinusoidally_mod" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626538 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 WaveformGenerator.v(202) " "Verilog HDL assignment warning at WaveformGenerator.v(202): truncated value with size 32 to match size of target (8)" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621642626539 "|WaveformGenerator|WaveformGeneratorProcessor:proccesor|Sinusoidally:sinusoidally_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:divider " "Elaborating entity \"Divider\" for hierarchy \"Divider:divider\"" {  } { { "WaveformGenerator.bdf" "divider" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.bdf" { { 480 -224 -72 592 "divider" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626539 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Divider.v(13) " "Verilog HDL assignment warning at Divider.v(13): truncated value with size 32 to match size of target (8)" {  } { { "Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/Divider.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621642626540 "|WaveformGenerator|Divider:divider"}
{ "Warning" "WSGN_SEARCH_FILE" "rom.v 1 1 " "Using design file rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Rom " "Found entity 1: Rom" {  } { { "rom.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626562 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1621642626562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom Rom:rom " "Elaborating entity \"Rom\" for hierarchy \"Rom:rom\"" {  } { { "WaveformGenerator.bdf" "rom" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.bdf" { { 344 496 712 472 "rom" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Rom:rom\|altsyncram:altsyncram_component\"" {  } { { "Rom.v" "altsyncram_component" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/Rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Rom:rom\|altsyncram:altsyncram_component\"" {  } { { "Rom.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/Rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"Rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642626616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642626616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642626616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../sine.mif " "Parameter \"init_file\" = \"../../sine.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642626616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642626616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642626616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642626616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642626616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642626616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642626616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642626616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642626616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642626616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642626616 ""}  } { { "Rom.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/Rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621642626616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5a91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5a91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5a91 " "Found entity 1: altsyncram_5a91" {  } { { "db/altsyncram_5a91.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/db/altsyncram_5a91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642626676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621642626676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5a91 Rom:rom\|altsyncram:altsyncram_component\|altsyncram_5a91:auto_generated " "Elaborating entity \"altsyncram_5a91\" for hierarchy \"Rom:rom\|altsyncram:altsyncram_component\|altsyncram_5a91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:reg " "Elaborating entity \"Register\" for hierarchy \"Register:reg\"" {  } { { "WaveformGenerator.bdf" "reg" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.bdf" { { 344 256 416 456 "reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"Adder:adder\"" {  } { { "WaveformGenerator.bdf" "adder" { Schematic "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.bdf" { { 376 -48 112 456 "adder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642626681 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveformGeneratorProcessor:proccesor\|Reciprocal:rexiprocal_mod\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveformGeneratorProcessor:proccesor\|Reciprocal:rexiprocal_mod\|Div0\"" {  } { { "WaveformGenerator.v" "Div0" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621642627102 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621642627102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WaveformGeneratorProcessor:proccesor\|Reciprocal:rexiprocal_mod\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"WaveformGeneratorProcessor:proccesor\|Reciprocal:rexiprocal_mod\|lpm_divide:Div0\"" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642627151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WaveformGeneratorProcessor:proccesor\|Reciprocal:rexiprocal_mod\|lpm_divide:Div0 " "Instantiated megafunction \"WaveformGeneratorProcessor:proccesor\|Reciprocal:rexiprocal_mod\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642627152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642627152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642627152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621642627152 ""}  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621642627152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_phm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_phm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_phm " "Found entity 1: lpm_divide_phm" {  } { { "db/lpm_divide_phm.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/db/lpm_divide_phm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642627205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621642627205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/db/sign_div_unsign_hkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642627218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621642627218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m4f " "Found entity 1: alt_u_div_m4f" {  } { { "db/alt_u_div_m4f.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/db/alt_u_div_m4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642627235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621642627235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642627296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621642627296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621642627347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621642627347 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "WaveformGenerator.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/WaveformGenerator.v" 104 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1621642627629 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1621642627629 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Divider:divider\|cnt\[7\] Divider:divider\|cnt\[7\]~_emulated Divider:divider\|cnt\[7\]~1 " "Register \"Divider:divider\|cnt\[7\]\" is converted into an equivalent circuit using register \"Divider:divider\|cnt\[7\]~_emulated\" and latch \"Divider:divider\|cnt\[7\]~1\"" {  } { { "Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/Divider.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621642627630 "|WaveformGenerator|Divider:divider|cnt[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Divider:divider\|cnt\[6\] Divider:divider\|cnt\[6\]~_emulated Divider:divider\|cnt\[6\]~5 " "Register \"Divider:divider\|cnt\[6\]\" is converted into an equivalent circuit using register \"Divider:divider\|cnt\[6\]~_emulated\" and latch \"Divider:divider\|cnt\[6\]~5\"" {  } { { "Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/Divider.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621642627630 "|WaveformGenerator|Divider:divider|cnt[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Divider:divider\|cnt\[5\] Divider:divider\|cnt\[5\]~_emulated Divider:divider\|cnt\[5\]~9 " "Register \"Divider:divider\|cnt\[5\]\" is converted into an equivalent circuit using register \"Divider:divider\|cnt\[5\]~_emulated\" and latch \"Divider:divider\|cnt\[5\]~9\"" {  } { { "Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/Divider.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621642627630 "|WaveformGenerator|Divider:divider|cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Divider:divider\|cnt\[4\] Divider:divider\|cnt\[4\]~_emulated Divider:divider\|cnt\[4\]~13 " "Register \"Divider:divider\|cnt\[4\]\" is converted into an equivalent circuit using register \"Divider:divider\|cnt\[4\]~_emulated\" and latch \"Divider:divider\|cnt\[4\]~13\"" {  } { { "Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/Divider.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621642627630 "|WaveformGenerator|Divider:divider|cnt[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Divider:divider\|cnt\[3\] Divider:divider\|cnt\[3\]~_emulated Divider:divider\|cnt\[3\]~17 " "Register \"Divider:divider\|cnt\[3\]\" is converted into an equivalent circuit using register \"Divider:divider\|cnt\[3\]~_emulated\" and latch \"Divider:divider\|cnt\[3\]~17\"" {  } { { "Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/Divider.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621642627630 "|WaveformGenerator|Divider:divider|cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Divider:divider\|cnt\[2\] Divider:divider\|cnt\[2\]~_emulated Divider:divider\|cnt\[2\]~21 " "Register \"Divider:divider\|cnt\[2\]\" is converted into an equivalent circuit using register \"Divider:divider\|cnt\[2\]~_emulated\" and latch \"Divider:divider\|cnt\[2\]~21\"" {  } { { "Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/Divider.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621642627630 "|WaveformGenerator|Divider:divider|cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Divider:divider\|cnt\[1\] Divider:divider\|cnt\[1\]~_emulated Divider:divider\|cnt\[1\]~25 " "Register \"Divider:divider\|cnt\[1\]\" is converted into an equivalent circuit using register \"Divider:divider\|cnt\[1\]~_emulated\" and latch \"Divider:divider\|cnt\[1\]~25\"" {  } { { "Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/Divider.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621642627630 "|WaveformGenerator|Divider:divider|cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Divider:divider\|cnt\[0\] Divider:divider\|cnt\[0\]~_emulated Divider:divider\|cnt\[0\]~29 " "Register \"Divider:divider\|cnt\[0\]\" is converted into an equivalent circuit using register \"Divider:divider\|cnt\[0\]~_emulated\" and latch \"Divider:divider\|cnt\[0\]~29\"" {  } { { "Divider.v" "" { Text "D:/Files/University/Term 4/DLD Lab/Projects/Project3/Quartus/WaveformGenerator/Divider.v" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1621642627630 "|WaveformGenerator|Divider:divider|cnt[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1621642627630 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621642627861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621642628638 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621642628638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "363 " "Implemented 363 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621642628730 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621642628730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "324 " "Implemented 324 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621642628730 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1621642628730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621642628730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621642628760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 22 04:47:08 2021 " "Processing ended: Sat May 22 04:47:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621642628760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621642628760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621642628760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621642628760 ""}
