// Seed: 1489277884
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input wire id_2,
    input tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    output tri1 id_7,
    output tri id_8,
    input tri1 id_9,
    input uwire id_10,
    input supply0 id_11,
    output uwire id_12,
    input wor id_13,
    input tri1 id_14,
    input tri0 id_15
);
  parameter id_17 = 1;
endmodule
module module_1 #(
    parameter id_6 = 32'd33
) (
    output uwire id_0,
    output tri0  id_1,
    input  wand  id_2,
    input  tri1  id_3,
    input  tri1  id_4,
    input  tri   id_5,
    output wand  _id_6,
    output wor   id_7,
    output uwire id_8
);
  logic id_10;
  wire  id_11;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_3,
      id_5,
      id_3,
      id_4,
      id_5,
      id_1,
      id_1,
      id_5,
      id_2,
      id_3,
      id_8,
      id_3,
      id_3,
      id_2
  );
  logic [-1 : id_6] id_12 = 1, id_13 = id_2, id_14, id_15, id_16, id_17, id_18;
endmodule
