

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Wed Nov 26 11:33:04 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1,group=1
     9                           	psect	text2,global,reloc=2,class=CODE,space=0,delta=1,group=1
    10                           	psect	text3,global,reloc=2,class=CODE,space=0,delta=1,group=1
    11                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    12                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    13                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16   000000                     
    17                           ; Generated 05/12/2024 GMT
    18                           ; 
    19                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    20                           ; All rights reserved.
    21                           ; 
    22                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    23                           ; 
    24                           ; Redistribution and use in source and binary forms, with or without modification, are
    25                           ; permitted provided that the following conditions are met:
    26                           ; 
    27                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    28                           ;        conditions and the following disclaimer.
    29                           ; 
    30                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    31                           ;        of conditions and the following disclaimer in the documentation and/or other
    32                           ;        materials provided with the distribution. Publication is not required when
    33                           ;        this file is used in an embedded application.
    34                           ; 
    35                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    36                           ;        software without specific prior written permission.
    37                           ; 
    38                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    39                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    40                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    41                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    42                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    43                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    44                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    45                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    46                           ; 
    47                           ; 
    48                           ; Code-generator required, PIC18F4520 Definitions
    49                           ; 
    50                           ; SFR Addresses
    51   000FE0                     bsr             equ	4064
    52   000FE9                     fsr0            equ	4073
    53   000FEA                     fsr0h           equ	4074
    54   000FE9                     fsr0l           equ	4073
    55   000FE1                     fsr1            equ	4065
    56   000FE2                     fsr1h           equ	4066
    57   000FE1                     fsr1l           equ	4065
    58   000FD9                     fsr2            equ	4057
    59   000FDA                     fsr2h           equ	4058
    60   000FD9                     fsr2l           equ	4057
    61   000FEF                     indf0           equ	4079
    62   000FE7                     indf1           equ	4071
    63   000FDF                     indf2           equ	4063
    64   000FF2                     intcon          equ	4082
    65   000000                     nvmcon          equ	0
    66   000FF9                     pcl             equ	4089
    67   000FFA                     pclath          equ	4090
    68   000FFB                     pclatu          equ	4091
    69   000FEB                     plusw0          equ	4075
    70   000FE3                     plusw1          equ	4067
    71   000FDB                     plusw2          equ	4059
    72   000FED                     postdec0        equ	4077
    73   000FE5                     postdec1        equ	4069
    74   000FDD                     postdec2        equ	4061
    75   000FEE                     postinc0        equ	4078
    76   000FE6                     postinc1        equ	4070
    77   000FDE                     postinc2        equ	4062
    78   000FEC                     preinc0         equ	4076
    79   000FE4                     preinc1         equ	4068
    80   000FDC                     preinc2         equ	4060
    81   000FF3                     prod            equ	4083
    82   000FF4                     prodh           equ	4084
    83   000FF3                     prodl           equ	4083
    84   000FD8                     status          equ	4056
    85   000FF5                     tablat          equ	4085
    86   000FF6                     tblptr          equ	4086
    87   000FF7                     tblptrh         equ	4087
    88   000FF6                     tblptrl         equ	4086
    89   000FF8                     tblptru         equ	4088
    90   000FFD                     tosl            equ	4093
    91   000FE8                     wreg            equ	4072
    92   000F80                     PORTA           equ	3968	;# 
    93   000F81                     PORTB           equ	3969	;# 
    94   000F82                     PORTC           equ	3970	;# 
    95   000F83                     PORTD           equ	3971	;# 
    96   000F84                     PORTE           equ	3972	;# 
    97   000F89                     LATA            equ	3977	;# 
    98   000F8A                     LATB            equ	3978	;# 
    99   000F8B                     LATC            equ	3979	;# 
   100   000F8C                     LATD            equ	3980	;# 
   101   000F8D                     LATE            equ	3981	;# 
   102   000F92                     TRISA           equ	3986	;# 
   103   000F92                     DDRA            equ	3986	;# 
   104   000F93                     TRISB           equ	3987	;# 
   105   000F93                     DDRB            equ	3987	;# 
   106   000F94                     TRISC           equ	3988	;# 
   107   000F94                     DDRC            equ	3988	;# 
   108   000F95                     TRISD           equ	3989	;# 
   109   000F95                     DDRD            equ	3989	;# 
   110   000F96                     TRISE           equ	3990	;# 
   111   000F96                     DDRE            equ	3990	;# 
   112   000F9B                     OSCTUNE         equ	3995	;# 
   113   000F9D                     PIE1            equ	3997	;# 
   114   000F9E                     PIR1            equ	3998	;# 
   115   000F9F                     IPR1            equ	3999	;# 
   116   000FA0                     PIE2            equ	4000	;# 
   117   000FA1                     PIR2            equ	4001	;# 
   118   000FA2                     IPR2            equ	4002	;# 
   119   000FA6                     EECON1          equ	4006	;# 
   120   000FA7                     EECON2          equ	4007	;# 
   121   000FA8                     EEDATA          equ	4008	;# 
   122   000FA9                     EEADR           equ	4009	;# 
   123   000FAB                     RCSTA           equ	4011	;# 
   124   000FAB                     RCSTA1          equ	4011	;# 
   125   000FAC                     TXSTA           equ	4012	;# 
   126   000FAC                     TXSTA1          equ	4012	;# 
   127   000FAD                     TXREG           equ	4013	;# 
   128   000FAD                     TXREG1          equ	4013	;# 
   129   000FAE                     RCREG           equ	4014	;# 
   130   000FAE                     RCREG1          equ	4014	;# 
   131   000FAF                     SPBRG           equ	4015	;# 
   132   000FAF                     SPBRG1          equ	4015	;# 
   133   000FB0                     SPBRGH          equ	4016	;# 
   134   000FB1                     T3CON           equ	4017	;# 
   135   000FB2                     TMR3            equ	4018	;# 
   136   000FB2                     TMR3L           equ	4018	;# 
   137   000FB3                     TMR3H           equ	4019	;# 
   138   000FB4                     CMCON           equ	4020	;# 
   139   000FB5                     CVRCON          equ	4021	;# 
   140   000FB6                     ECCP1AS         equ	4022	;# 
   141   000FB6                     ECCPAS          equ	4022	;# 
   142   000FB7                     PWM1CON         equ	4023	;# 
   143   000FB7                     ECCP1DEL        equ	4023	;# 
   144   000FB8                     BAUDCON         equ	4024	;# 
   145   000FB8                     BAUDCTL         equ	4024	;# 
   146   000FBA                     CCP2CON         equ	4026	;# 
   147   000FBB                     CCPR2           equ	4027	;# 
   148   000FBB                     CCPR2L          equ	4027	;# 
   149   000FBC                     CCPR2H          equ	4028	;# 
   150   000FBD                     CCP1CON         equ	4029	;# 
   151   000FBE                     CCPR1           equ	4030	;# 
   152   000FBE                     CCPR1L          equ	4030	;# 
   153   000FBF                     CCPR1H          equ	4031	;# 
   154   000FC0                     ADCON2          equ	4032	;# 
   155   000FC1                     ADCON1          equ	4033	;# 
   156   000FC2                     ADCON0          equ	4034	;# 
   157   000FC3                     ADRES           equ	4035	;# 
   158   000FC3                     ADRESL          equ	4035	;# 
   159   000FC4                     ADRESH          equ	4036	;# 
   160   000FC5                     SSPCON2         equ	4037	;# 
   161   000FC6                     SSPCON1         equ	4038	;# 
   162   000FC7                     SSPSTAT         equ	4039	;# 
   163   000FC8                     SSPADD          equ	4040	;# 
   164   000FC9                     SSPBUF          equ	4041	;# 
   165   000FCA                     T2CON           equ	4042	;# 
   166   000FCB                     PR2             equ	4043	;# 
   167   000FCB                     MEMCON          equ	4043	;# 
   168   000FCC                     TMR2            equ	4044	;# 
   169   000FCD                     T1CON           equ	4045	;# 
   170   000FCE                     TMR1            equ	4046	;# 
   171   000FCE                     TMR1L           equ	4046	;# 
   172   000FCF                     TMR1H           equ	4047	;# 
   173   000FD0                     RCON            equ	4048	;# 
   174   000FD1                     WDTCON          equ	4049	;# 
   175   000FD2                     HLVDCON         equ	4050	;# 
   176   000FD2                     LVDCON          equ	4050	;# 
   177   000FD3                     OSCCON          equ	4051	;# 
   178   000FD5                     T0CON           equ	4053	;# 
   179   000FD6                     TMR0            equ	4054	;# 
   180   000FD6                     TMR0L           equ	4054	;# 
   181   000FD7                     TMR0H           equ	4055	;# 
   182   000FD8                     STATUS          equ	4056	;# 
   183   000FD9                     FSR2            equ	4057	;# 
   184   000FD9                     FSR2L           equ	4057	;# 
   185   000FDA                     FSR2H           equ	4058	;# 
   186   000FDB                     PLUSW2          equ	4059	;# 
   187   000FDC                     PREINC2         equ	4060	;# 
   188   000FDD                     POSTDEC2        equ	4061	;# 
   189   000FDE                     POSTINC2        equ	4062	;# 
   190   000FDF                     INDF2           equ	4063	;# 
   191   000FE0                     BSR             equ	4064	;# 
   192   000FE1                     FSR1            equ	4065	;# 
   193   000FE1                     FSR1L           equ	4065	;# 
   194   000FE2                     FSR1H           equ	4066	;# 
   195   000FE3                     PLUSW1          equ	4067	;# 
   196   000FE4                     PREINC1         equ	4068	;# 
   197   000FE5                     POSTDEC1        equ	4069	;# 
   198   000FE6                     POSTINC1        equ	4070	;# 
   199   000FE7                     INDF1           equ	4071	;# 
   200   000FE8                     WREG            equ	4072	;# 
   201   000FE9                     FSR0            equ	4073	;# 
   202   000FE9                     FSR0L           equ	4073	;# 
   203   000FEA                     FSR0H           equ	4074	;# 
   204   000FEB                     PLUSW0          equ	4075	;# 
   205   000FEC                     PREINC0         equ	4076	;# 
   206   000FED                     POSTDEC0        equ	4077	;# 
   207   000FEE                     POSTINC0        equ	4078	;# 
   208   000FEF                     INDF0           equ	4079	;# 
   209   000FF0                     INTCON3         equ	4080	;# 
   210   000FF1                     INTCON2         equ	4081	;# 
   211   000FF2                     INTCON          equ	4082	;# 
   212   000FF3                     PROD            equ	4083	;# 
   213   000FF3                     PRODL           equ	4083	;# 
   214   000FF4                     PRODH           equ	4084	;# 
   215   000FF5                     TABLAT          equ	4085	;# 
   216   000FF6                     TBLPTR          equ	4086	;# 
   217   000FF6                     TBLPTRL         equ	4086	;# 
   218   000FF7                     TBLPTRH         equ	4087	;# 
   219   000FF8                     TBLPTRU         equ	4088	;# 
   220   000FF9                     PCLAT           equ	4089	;# 
   221   000FF9                     PC              equ	4089	;# 
   222   000FF9                     PCL             equ	4089	;# 
   223   000FFA                     PCLATH          equ	4090	;# 
   224   000FFB                     PCLATU          equ	4091	;# 
   225   000FFC                     STKPTR          equ	4092	;# 
   226   000FFD                     TOS             equ	4093	;# 
   227   000FFD                     TOSL            equ	4093	;# 
   228   000FFE                     TOSH            equ	4094	;# 
   229   000FFF                     TOSU            equ	4095	;# 
   230   000F80                     PORTA           equ	3968	;# 
   231   000F81                     PORTB           equ	3969	;# 
   232   000F82                     PORTC           equ	3970	;# 
   233   000F83                     PORTD           equ	3971	;# 
   234   000F84                     PORTE           equ	3972	;# 
   235   000F89                     LATA            equ	3977	;# 
   236   000F8A                     LATB            equ	3978	;# 
   237   000F8B                     LATC            equ	3979	;# 
   238   000F8C                     LATD            equ	3980	;# 
   239   000F8D                     LATE            equ	3981	;# 
   240   000F92                     TRISA           equ	3986	;# 
   241   000F92                     DDRA            equ	3986	;# 
   242   000F93                     TRISB           equ	3987	;# 
   243   000F93                     DDRB            equ	3987	;# 
   244   000F94                     TRISC           equ	3988	;# 
   245   000F94                     DDRC            equ	3988	;# 
   246   000F95                     TRISD           equ	3989	;# 
   247   000F95                     DDRD            equ	3989	;# 
   248   000F96                     TRISE           equ	3990	;# 
   249   000F96                     DDRE            equ	3990	;# 
   250   000F9B                     OSCTUNE         equ	3995	;# 
   251   000F9D                     PIE1            equ	3997	;# 
   252   000F9E                     PIR1            equ	3998	;# 
   253   000F9F                     IPR1            equ	3999	;# 
   254   000FA0                     PIE2            equ	4000	;# 
   255   000FA1                     PIR2            equ	4001	;# 
   256   000FA2                     IPR2            equ	4002	;# 
   257   000FA6                     EECON1          equ	4006	;# 
   258   000FA7                     EECON2          equ	4007	;# 
   259   000FA8                     EEDATA          equ	4008	;# 
   260   000FA9                     EEADR           equ	4009	;# 
   261   000FAB                     RCSTA           equ	4011	;# 
   262   000FAB                     RCSTA1          equ	4011	;# 
   263   000FAC                     TXSTA           equ	4012	;# 
   264   000FAC                     TXSTA1          equ	4012	;# 
   265   000FAD                     TXREG           equ	4013	;# 
   266   000FAD                     TXREG1          equ	4013	;# 
   267   000FAE                     RCREG           equ	4014	;# 
   268   000FAE                     RCREG1          equ	4014	;# 
   269   000FAF                     SPBRG           equ	4015	;# 
   270   000FAF                     SPBRG1          equ	4015	;# 
   271   000FB0                     SPBRGH          equ	4016	;# 
   272   000FB1                     T3CON           equ	4017	;# 
   273   000FB2                     TMR3            equ	4018	;# 
   274   000FB2                     TMR3L           equ	4018	;# 
   275   000FB3                     TMR3H           equ	4019	;# 
   276   000FB4                     CMCON           equ	4020	;# 
   277   000FB5                     CVRCON          equ	4021	;# 
   278   000FB6                     ECCP1AS         equ	4022	;# 
   279   000FB6                     ECCPAS          equ	4022	;# 
   280   000FB7                     PWM1CON         equ	4023	;# 
   281   000FB7                     ECCP1DEL        equ	4023	;# 
   282   000FB8                     BAUDCON         equ	4024	;# 
   283   000FB8                     BAUDCTL         equ	4024	;# 
   284   000FBA                     CCP2CON         equ	4026	;# 
   285   000FBB                     CCPR2           equ	4027	;# 
   286   000FBB                     CCPR2L          equ	4027	;# 
   287   000FBC                     CCPR2H          equ	4028	;# 
   288   000FBD                     CCP1CON         equ	4029	;# 
   289   000FBE                     CCPR1           equ	4030	;# 
   290   000FBE                     CCPR1L          equ	4030	;# 
   291   000FBF                     CCPR1H          equ	4031	;# 
   292   000FC0                     ADCON2          equ	4032	;# 
   293   000FC1                     ADCON1          equ	4033	;# 
   294   000FC2                     ADCON0          equ	4034	;# 
   295   000FC3                     ADRES           equ	4035	;# 
   296   000FC3                     ADRESL          equ	4035	;# 
   297   000FC4                     ADRESH          equ	4036	;# 
   298   000FC5                     SSPCON2         equ	4037	;# 
   299   000FC6                     SSPCON1         equ	4038	;# 
   300   000FC7                     SSPSTAT         equ	4039	;# 
   301   000FC8                     SSPADD          equ	4040	;# 
   302   000FC9                     SSPBUF          equ	4041	;# 
   303   000FCA                     T2CON           equ	4042	;# 
   304   000FCB                     PR2             equ	4043	;# 
   305   000FCB                     MEMCON          equ	4043	;# 
   306   000FCC                     TMR2            equ	4044	;# 
   307   000FCD                     T1CON           equ	4045	;# 
   308   000FCE                     TMR1            equ	4046	;# 
   309   000FCE                     TMR1L           equ	4046	;# 
   310   000FCF                     TMR1H           equ	4047	;# 
   311   000FD0                     RCON            equ	4048	;# 
   312   000FD1                     WDTCON          equ	4049	;# 
   313   000FD2                     HLVDCON         equ	4050	;# 
   314   000FD2                     LVDCON          equ	4050	;# 
   315   000FD3                     OSCCON          equ	4051	;# 
   316   000FD5                     T0CON           equ	4053	;# 
   317   000FD6                     TMR0            equ	4054	;# 
   318   000FD6                     TMR0L           equ	4054	;# 
   319   000FD7                     TMR0H           equ	4055	;# 
   320   000FD8                     STATUS          equ	4056	;# 
   321   000FD9                     FSR2            equ	4057	;# 
   322   000FD9                     FSR2L           equ	4057	;# 
   323   000FDA                     FSR2H           equ	4058	;# 
   324   000FDB                     PLUSW2          equ	4059	;# 
   325   000FDC                     PREINC2         equ	4060	;# 
   326   000FDD                     POSTDEC2        equ	4061	;# 
   327   000FDE                     POSTINC2        equ	4062	;# 
   328   000FDF                     INDF2           equ	4063	;# 
   329   000FE0                     BSR             equ	4064	;# 
   330   000FE1                     FSR1            equ	4065	;# 
   331   000FE1                     FSR1L           equ	4065	;# 
   332   000FE2                     FSR1H           equ	4066	;# 
   333   000FE3                     PLUSW1          equ	4067	;# 
   334   000FE4                     PREINC1         equ	4068	;# 
   335   000FE5                     POSTDEC1        equ	4069	;# 
   336   000FE6                     POSTINC1        equ	4070	;# 
   337   000FE7                     INDF1           equ	4071	;# 
   338   000FE8                     WREG            equ	4072	;# 
   339   000FE9                     FSR0            equ	4073	;# 
   340   000FE9                     FSR0L           equ	4073	;# 
   341   000FEA                     FSR0H           equ	4074	;# 
   342   000FEB                     PLUSW0          equ	4075	;# 
   343   000FEC                     PREINC0         equ	4076	;# 
   344   000FED                     POSTDEC0        equ	4077	;# 
   345   000FEE                     POSTINC0        equ	4078	;# 
   346   000FEF                     INDF0           equ	4079	;# 
   347   000FF0                     INTCON3         equ	4080	;# 
   348   000FF1                     INTCON2         equ	4081	;# 
   349   000FF2                     INTCON          equ	4082	;# 
   350   000FF3                     PROD            equ	4083	;# 
   351   000FF3                     PRODL           equ	4083	;# 
   352   000FF4                     PRODH           equ	4084	;# 
   353   000FF5                     TABLAT          equ	4085	;# 
   354   000FF6                     TBLPTR          equ	4086	;# 
   355   000FF6                     TBLPTRL         equ	4086	;# 
   356   000FF7                     TBLPTRH         equ	4087	;# 
   357   000FF8                     TBLPTRU         equ	4088	;# 
   358   000FF9                     PCLAT           equ	4089	;# 
   359   000FF9                     PC              equ	4089	;# 
   360   000FF9                     PCL             equ	4089	;# 
   361   000FFA                     PCLATH          equ	4090	;# 
   362   000FFB                     PCLATU          equ	4091	;# 
   363   000FFC                     STKPTR          equ	4092	;# 
   364   000FFD                     TOS             equ	4093	;# 
   365   000FFD                     TOSL            equ	4093	;# 
   366   000FFE                     TOSH            equ	4094	;# 
   367   000FFF                     TOSU            equ	4095	;# 
   368   007D5C                     _CREN           set	32092
   369   007E9C                     _IRCF0          set	32412
   370   007E9D                     _IRCF1          set	32413
   371   007E9E                     _IRCF2          set	32414
   372   000F94                     _TRISCbits      set	3988
   373   000FAE                     _RCREG          set	4014
   374   000FAD                     _TXREG          set	4013
   375   000F9F                     _IPR1bits       set	3999
   376   000F9D                     _PIE1bits       set	3997
   377   000F9E                     _PIR1bits       set	3998
   378   000FAB                     _RCSTAbits      set	4011
   379   000FAF                     _SPBRG          set	4015
   380   000FB8                     _BAUDCONbits    set	4024
   381   000FAC                     _TXSTAbits      set	4012
   382                           
   383                           ; #config settings
   384                           
   385                           	psect	cinit
   386   0006A6                     __pcinit:
   387                           	callstack 0
   388   0006A6                     start_initialization:
   389                           	callstack 0
   390   0006A6                     __initialization:
   391                           	callstack 0
   392   0006A6                     end_of_initialization:
   393                           	callstack 0
   394   0006A6                     __end_of__initialization:
   395                           	callstack 0
   396   0006A6  0100               	movlb	0
   397   0006A8  EF01  F003         	goto	_main	;jump to C main() function
   398                           
   399                           	psect	cstackCOMRAM
   400   000001                     __pcstackCOMRAM:
   401                           	callstack 0
   402   000001                     test_uart_write@data:
   403                           	callstack 0
   404   000001                     
   405                           ; 1 bytes @ 0x0
   406   000001                     	ds	1
   407   000002                     main@c:
   408                           	callstack 0
   409   000002                     
   410                           ; 1 bytes @ 0x1
   411   000002                     	ds	1
   412                           
   413 ;;
   414 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   415 ;;
   416 ;; *************** function _main *****************
   417 ;; Defined at:
   418 ;;		line 5 in file "main.c"
   419 ;; Parameters:    Size  Location     Type
   420 ;;		None
   421 ;; Auto vars:     Size  Location     Type
   422 ;;  c               1    1[COMRAM] unsigned char 
   423 ;; Return value:  Size  Location     Type
   424 ;;                  1    wreg      void 
   425 ;; Registers used:
   426 ;;		wreg, status,2, status,0, cstack
   427 ;; Tracked objects:
   428 ;;		On entry : 0/0
   429 ;;		On exit  : 0/0
   430 ;;		Unchanged: 0/0
   431 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   432 ;;      Params:         0       0       0       0       0       0       0
   433 ;;      Locals:         1       0       0       0       0       0       0
   434 ;;      Temps:          0       0       0       0       0       0       0
   435 ;;      Totals:         1       0       0       0       0       0       0
   436 ;;Total ram usage:        1 bytes
   437 ;; Hardware stack levels required when called: 1
   438 ;; This function calls:
   439 ;;		_test_uart_init
   440 ;;		_test_uart_read
   441 ;;		_test_uart_write
   442 ;; This function is called by:
   443 ;;		Startup code after reset
   444 ;; This function uses a non-reentrant model
   445 ;;
   446                           
   447                           	psect	text0
   448   000602                     __ptext0:
   449                           	callstack 0
   450   000602                     _main:
   451                           	callstack 30
   452   000602                     
   453                           ;main.c: 6:     char c;;main.c: 8:     test_uart_init();
   454   000602  EC21  F003         	call	_test_uart_init	;wreg free
   455                           
   456                           ;main.c: 9:     while (c = test_uart_read()) {
   457   000606  EF14  F003         	goto	l779
   458   00060A                     l773:
   459                           
   460                           ;main.c: 10:         if (c == '\r')
   461   00060A  0E0D               	movlw	13
   462   00060C  1802               	xorwf	main@c^0,w,c
   463   00060E  A4D8               	btfss	status,2,c
   464   000610  EF0C  F003         	goto	u41
   465   000614  EF0E  F003         	goto	u40
   466   000618                     u41:
   467   000618  EF11  F003         	goto	l777
   468   00061C                     u40:
   469   00061C                     
   470                           ;main.c: 11:             test_uart_write('\n');
   471   00061C  0E0A               	movlw	10
   472   00061E  EC48  F003         	call	_test_uart_write
   473   000622                     l777:
   474                           
   475                           ;main.c: 12:         test_uart_write(c);
   476   000622  5002               	movf	main@c^0,w,c
   477   000624  EC48  F003         	call	_test_uart_write
   478   000628                     l779:
   479                           
   480                           ;main.c: 9:     while (c = test_uart_read()) {
   481   000628  EC35  F003         	call	_test_uart_read	;wreg free
   482   00062C  6E02               	movwf	main@c^0,c
   483   00062E  5002               	movf	main@c^0,w,c
   484   000630  A4D8               	btfss	status,2,c
   485   000632  EF1D  F003         	goto	u51
   486   000636  EF1F  F003         	goto	u50
   487   00063A                     u51:
   488   00063A  EF05  F003         	goto	l773
   489   00063E                     u50:
   490   00063E  EFDE  F03E         	goto	start
   491   000642                     __end_of_main:
   492                           	callstack 0
   493                           
   494 ;; *************** function _test_uart_write *****************
   495 ;; Defined at:
   496 ;;		line 35 in file "test_uart.c"
   497 ;; Parameters:    Size  Location     Type
   498 ;;  data            1    wreg     unsigned char 
   499 ;; Auto vars:     Size  Location     Type
   500 ;;  data            1    0[COMRAM] unsigned char 
   501 ;; Return value:  Size  Location     Type
   502 ;;                  1    wreg      void 
   503 ;; Registers used:
   504 ;;		wreg
   505 ;; Tracked objects:
   506 ;;		On entry : 0/0
   507 ;;		On exit  : 0/0
   508 ;;		Unchanged: 0/0
   509 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   510 ;;      Params:         0       0       0       0       0       0       0
   511 ;;      Locals:         1       0       0       0       0       0       0
   512 ;;      Temps:          0       0       0       0       0       0       0
   513 ;;      Totals:         1       0       0       0       0       0       0
   514 ;;Total ram usage:        1 bytes
   515 ;; Hardware stack levels used: 1
   516 ;; This function calls:
   517 ;;		Nothing
   518 ;; This function is called by:
   519 ;;		_main
   520 ;; This function uses a non-reentrant model
   521 ;;
   522                           
   523                           	psect	text1
   524   000690                     __ptext1:
   525                           	callstack 0
   526   000690                     _test_uart_write:
   527                           	callstack 30
   528                           
   529                           ;incstack = 0
   530                           ;test_uart_write@data stored from wreg
   531   000690  6E01               	movwf	test_uart_write@data^0,c
   532   000692                     l51:
   533                           
   534                           ;test_uart.c: 37:     while (!TXSTAbits.TRMT)
   535   000692  A2AC               	btfss	172,1,c	;volatile
   536   000694  EF4E  F003         	goto	u11
   537   000698  EF50  F003         	goto	u10
   538   00069C                     u11:
   539   00069C  EF49  F003         	goto	l51
   540   0006A0                     u10:
   541   0006A0                     
   542                           ;test_uart.c: 39:     TXREG = data;
   543   0006A0  C001  FFAD         	movff	test_uart_write@data,4013	;volatile
   544   0006A4  0012               	return		;funcret
   545   0006A6                     __end_of_test_uart_write:
   546                           	callstack 0
   547                           
   548 ;; *************** function _test_uart_read *****************
   549 ;; Defined at:
   550 ;;		line 42 in file "test_uart.c"
   551 ;; Parameters:    Size  Location     Type
   552 ;;		None
   553 ;; Auto vars:     Size  Location     Type
   554 ;;		None
   555 ;; Return value:  Size  Location     Type
   556 ;;                  1    wreg      unsigned char 
   557 ;; Registers used:
   558 ;;		wreg, status,2
   559 ;; Tracked objects:
   560 ;;		On entry : 0/0
   561 ;;		On exit  : 0/0
   562 ;;		Unchanged: 0/0
   563 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   564 ;;      Params:         0       0       0       0       0       0       0
   565 ;;      Locals:         0       0       0       0       0       0       0
   566 ;;      Temps:          0       0       0       0       0       0       0
   567 ;;      Totals:         0       0       0       0       0       0       0
   568 ;;Total ram usage:        0 bytes
   569 ;; Hardware stack levels used: 1
   570 ;; This function calls:
   571 ;;		Nothing
   572 ;; This function is called by:
   573 ;;		_main
   574 ;; This function uses a non-reentrant model
   575 ;;
   576                           
   577                           	psect	text2
   578   00066A                     __ptext2:
   579                           	callstack 0
   580   00066A                     _test_uart_read:
   581                           	callstack 30
   582   00066A                     l57:
   583                           
   584                           ;test_uart.c: 44:     while (!PIR1bits.RCIF)
   585   00066A  AA9E               	btfss	158,5,c	;volatile
   586   00066C  EF3A  F003         	goto	u21
   587   000670  EF3C  F003         	goto	u20
   588   000674                     u21:
   589   000674  EF35  F003         	goto	l57
   590   000678                     u20:
   591   000678                     
   592                           ;test_uart.c: 47:     if (RCSTAbits.OERR) {
   593   000678  A2AB               	btfss	171,1,c	;volatile
   594   00067A  EF41  F003         	goto	u31
   595   00067E  EF43  F003         	goto	u30
   596   000682                     u31:
   597   000682  EF46  F003         	goto	l767
   598   000686                     u30:
   599   000686                     
   600                           ;test_uart.c: 48:         CREN = 0;
   601   000686  98AB               	bcf	4011,4,c	;volatile
   602                           
   603                           ;test_uart.c: 49:         __nop();
   604   000688  0000               	nop	
   605                           
   606                           ;test_uart.c: 50:         CREN = 1;
   607   00068A  88AB               	bsf	4011,4,c	;volatile
   608   00068C                     l767:
   609                           
   610                           ;test_uart.c: 53:     return RCREG;
   611   00068C  50AE               	movf	174,w,c	;volatile
   612   00068E  0012               	return		;funcret
   613   000690                     __end_of_test_uart_read:
   614                           	callstack 0
   615                           
   616 ;; *************** function _test_uart_init *****************
   617 ;; Defined at:
   618 ;;		line 4 in file "test_uart.c"
   619 ;; Parameters:    Size  Location     Type
   620 ;;		None
   621 ;; Auto vars:     Size  Location     Type
   622 ;;		None
   623 ;; Return value:  Size  Location     Type
   624 ;;                  1    wreg      void 
   625 ;; Registers used:
   626 ;;		wreg, status,2
   627 ;; Tracked objects:
   628 ;;		On entry : 0/0
   629 ;;		On exit  : 0/0
   630 ;;		Unchanged: 0/0
   631 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   632 ;;      Params:         0       0       0       0       0       0       0
   633 ;;      Locals:         0       0       0       0       0       0       0
   634 ;;      Temps:          0       0       0       0       0       0       0
   635 ;;      Totals:         0       0       0       0       0       0       0
   636 ;;Total ram usage:        0 bytes
   637 ;; Hardware stack levels used: 1
   638 ;; This function calls:
   639 ;;		Nothing
   640 ;; This function is called by:
   641 ;;		_main
   642 ;; This function uses a non-reentrant model
   643 ;;
   644                           
   645                           	psect	text3
   646   000642                     __ptext3:
   647                           	callstack 0
   648   000642                     _test_uart_init:
   649                           	callstack 30
   650   000642                     
   651                           ;test_uart.c: 7:     IRCF2 = 1;
   652   000642  8CD3               	bsf	4051,6,c	;volatile
   653                           
   654                           ;test_uart.c: 8:     IRCF1 = 1;
   655   000644  8AD3               	bsf	4051,5,c	;volatile
   656                           
   657                           ;test_uart.c: 9:     IRCF0 = 0;
   658   000646  98D3               	bcf	4051,4,c	;volatile
   659                           
   660                           ;test_uart.c: 12:     TRISCbits.TRISC6 = 1;
   661   000648  8C94               	bsf	148,6,c	;volatile
   662                           
   663                           ;test_uart.c: 13:     TRISCbits.TRISC7 = 1;
   664   00064A  8E94               	bsf	148,7,c	;volatile
   665                           
   666                           ;test_uart.c: 16:     TXSTAbits.SYNC = 0;
   667   00064C  98AC               	bcf	172,4,c	;volatile
   668                           
   669                           ;test_uart.c: 17:     BAUDCONbits.BRG16 = 0;
   670   00064E  96B8               	bcf	184,3,c	;volatile
   671                           
   672                           ;test_uart.c: 18:     TXSTAbits.BRGH = 1;
   673   000650  84AC               	bsf	172,2,c	;volatile
   674   000652                     
   675                           ;test_uart.c: 19:     SPBRG = 207;
   676   000652  0ECF               	movlw	207
   677   000654  6EAF               	movwf	175,c	;volatile
   678   000656                     
   679                           ;test_uart.c: 22:     RCSTAbits.SPEN = 1;
   680   000656  8EAB               	bsf	171,7,c	;volatile
   681   000658                     
   682                           ;test_uart.c: 23:     PIR1bits.TXIF = 1;
   683   000658  889E               	bsf	158,4,c	;volatile
   684   00065A                     
   685                           ;test_uart.c: 24:     PIR1bits.RCIF = 0;
   686   00065A  9A9E               	bcf	158,5,c	;volatile
   687   00065C                     
   688                           ;test_uart.c: 25:     TXSTAbits.TXEN = 1;
   689   00065C  8AAC               	bsf	172,5,c	;volatile
   690   00065E                     
   691                           ;test_uart.c: 26:     RCSTAbits.CREN = 1;
   692   00065E  88AB               	bsf	171,4,c	;volatile
   693   000660                     
   694                           ;test_uart.c: 29:     PIE1bits.TXIE = 0;
   695   000660  989D               	bcf	157,4,c	;volatile
   696   000662                     
   697                           ;test_uart.c: 30:     IPR1bits.TXIP = 0;
   698   000662  989F               	bcf	159,4,c	;volatile
   699   000664                     
   700                           ;test_uart.c: 31:     PIE1bits.RCIE = 0;
   701   000664  9A9D               	bcf	157,5,c	;volatile
   702   000666                     
   703                           ;test_uart.c: 32:     IPR1bits.RCIP = 0;
   704   000666  9A9F               	bcf	159,5,c	;volatile
   705   000668  0012               	return		;funcret
   706   00066A                     __end_of_test_uart_init:
   707                           	callstack 0
   708                           
   709                           	psect	smallconst
   710   000600                     __psmallconst:
   711                           	callstack 0
   712   000600  00                 	db	0
   713   000601  00                 	db	0	; dummy byte at the end
   714   000600                     __smallconst    set	__psmallconst
   715   000600                     __mediumconst   set	__psmallconst
   716   000000                     __activetblptr  equ	0
   717                           
   718                           	psect	rparam
   719   000001                     ___rparam_used  equ	1
   720   000000                     ___param_bank   equ	0
   721   000000                     __Lparam        equ	__Lrparam
   722   000000                     __Hparam        equ	__Hrparam
   723                           
   724                           	psect	idloc
   725                           
   726                           ;Config register IDLOC0 @ 0x200000
   727                           ;	unspecified, using default values
   728   200000                     	org	2097152
   729   200000  FF                 	db	255
   730                           
   731                           ;Config register IDLOC1 @ 0x200001
   732                           ;	unspecified, using default values
   733   200001                     	org	2097153
   734   200001  FF                 	db	255
   735                           
   736                           ;Config register IDLOC2 @ 0x200002
   737                           ;	unspecified, using default values
   738   200002                     	org	2097154
   739   200002  FF                 	db	255
   740                           
   741                           ;Config register IDLOC3 @ 0x200003
   742                           ;	unspecified, using default values
   743   200003                     	org	2097155
   744   200003  FF                 	db	255
   745                           
   746                           ;Config register IDLOC4 @ 0x200004
   747                           ;	unspecified, using default values
   748   200004                     	org	2097156
   749   200004  FF                 	db	255
   750                           
   751                           ;Config register IDLOC5 @ 0x200005
   752                           ;	unspecified, using default values
   753   200005                     	org	2097157
   754   200005  FF                 	db	255
   755                           
   756                           ;Config register IDLOC6 @ 0x200006
   757                           ;	unspecified, using default values
   758   200006                     	org	2097158
   759   200006  FF                 	db	255
   760                           
   761                           ;Config register IDLOC7 @ 0x200007
   762                           ;	unspecified, using default values
   763   200007                     	org	2097159
   764   200007  FF                 	db	255
   765                           
   766                           	psect	config
   767                           
   768                           ; Padding undefined space
   769   300000                     	org	3145728
   770   300000  FF                 	db	255
   771                           
   772                           ;Config register CONFIG1H @ 0x300001
   773                           ;	Oscillator Selection bits
   774                           ;	OSC = INTIO67, Internal oscillator block, port function on RA6 and RA7
   775                           ;	Fail-Safe Clock Monitor Enable bit
   776                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   777                           ;	Internal/External Oscillator Switchover bit
   778                           ;	IESO = ON, Oscillator Switchover mode enabled
   779   300001                     	org	3145729
   780   300001  88                 	db	136
   781                           
   782                           ;Config register CONFIG2L @ 0x300002
   783                           ;	Power-up Timer Enable bit
   784                           ;	PWRT = OFF, PWRT disabled
   785                           ;	Brown-out Reset Enable bits
   786                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   787                           ;	Brown Out Reset Voltage bits
   788                           ;	BORV = 3, Minimum setting
   789   300002                     	org	3145730
   790   300002  1F                 	db	31
   791                           
   792                           ;Config register CONFIG2H @ 0x300003
   793                           ;	Watchdog Timer Enable bit
   794                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   795                           ;	Watchdog Timer Postscale Select bits
   796                           ;	WDTPS = 1, 1:1
   797   300003                     	org	3145731
   798   300003  00                 	db	0
   799                           
   800                           ; Padding undefined space
   801   300004                     	org	3145732
   802   300004  FF                 	db	255
   803                           
   804                           ;Config register CONFIG3H @ 0x300005
   805                           ;	CCP2 MUX bit
   806                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   807                           ;	PORTB A/D Enable bit
   808                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   809                           ;	Low-Power Timer1 Oscillator Enable bit
   810                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   811                           ;	MCLR Pin Enable bit
   812                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   813   300005                     	org	3145733
   814   300005  83                 	db	131
   815                           
   816                           ;Config register CONFIG4L @ 0x300006
   817                           ;	Stack Full/Underflow Reset Enable bit
   818                           ;	STVREN = ON, Stack full/underflow will cause Reset
   819                           ;	Single-Supply ICSP Enable bit
   820                           ;	LVP = OFF, Single-Supply ICSP disabled
   821                           ;	Extended Instruction Set Enable bit
   822                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   823                           ;	Background Debugger Enable bit
   824                           ;	DEBUG = 0x1, unprogrammed default
   825   300006                     	org	3145734
   826   300006  81                 	db	129
   827                           
   828                           ; Padding undefined space
   829   300007                     	org	3145735
   830   300007  FF                 	db	255
   831                           
   832                           ;Config register CONFIG5L @ 0x300008
   833                           ;	Code Protection bit
   834                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   835                           ;	Code Protection bit
   836                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   837                           ;	Code Protection bit
   838                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   839                           ;	Code Protection bit
   840                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   841   300008                     	org	3145736
   842   300008  0F                 	db	15
   843                           
   844                           ;Config register CONFIG5H @ 0x300009
   845                           ;	Boot Block Code Protection bit
   846                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   847                           ;	Data EEPROM Code Protection bit
   848                           ;	CPD = OFF, Data EEPROM not code-protected
   849   300009                     	org	3145737
   850   300009  C0                 	db	192
   851                           
   852                           ;Config register CONFIG6L @ 0x30000A
   853                           ;	Write Protection bit
   854                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   855                           ;	Write Protection bit
   856                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   857                           ;	Write Protection bit
   858                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   859                           ;	Write Protection bit
   860                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   861   30000A                     	org	3145738
   862   30000A  0F                 	db	15
   863                           
   864                           ;Config register CONFIG6H @ 0x30000B
   865                           ;	Configuration Register Write Protection bit
   866                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   867                           ;	Boot Block Write Protection bit
   868                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   869                           ;	Data EEPROM Write Protection bit
   870                           ;	WRTD = OFF, Data EEPROM not write-protected
   871   30000B                     	org	3145739
   872   30000B  E0                 	db	224
   873                           
   874                           ;Config register CONFIG7L @ 0x30000C
   875                           ;	Table Read Protection bit
   876                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   877                           ;	Table Read Protection bit
   878                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   879                           ;	Table Read Protection bit
   880                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   881                           ;	Table Read Protection bit
   882                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   883   30000C                     	org	3145740
   884   30000C  0F                 	db	15
   885                           
   886                           ;Config register CONFIG7H @ 0x30000D
   887                           ;	Boot Block Table Read Protection bit
   888                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   889   30000D                     	org	3145741
   890   30000D  40                 	db	64
   891                           tosu	equ	0xFFF
   892                           tosh	equ	0xFFE
   893                           tosl	equ	0xFFD
   894                           stkptr	equ	0xFFC
   895                           pclatu	equ	0xFFB
   896                           pclath	equ	0xFFA
   897                           pcl	equ	0xFF9
   898                           tblptru	equ	0xFF8
   899                           tblptrh	equ	0xFF7
   900                           tblptrl	equ	0xFF6
   901                           tablat	equ	0xFF5
   902                           prodh	equ	0xFF4
   903                           prodl	equ	0xFF3
   904                           indf0	equ	0xFEF
   905                           postinc0	equ	0xFEE
   906                           postdec0	equ	0xFED
   907                           preinc0	equ	0xFEC
   908                           plusw0	equ	0xFEB
   909                           fsr0h	equ	0xFEA
   910                           fsr0l	equ	0xFE9
   911                           wreg	equ	0xFE8
   912                           indf1	equ	0xFE7
   913                           postinc1	equ	0xFE6
   914                           postdec1	equ	0xFE5
   915                           preinc1	equ	0xFE4
   916                           plusw1	equ	0xFE3
   917                           fsr1h	equ	0xFE2
   918                           fsr1l	equ	0xFE1
   919                           bsr	equ	0xFE0
   920                           indf2	equ	0xFDF
   921                           postinc2	equ	0xFDE
   922                           postdec2	equ	0xFDD
   923                           preinc2	equ	0xFDC
   924                           plusw2	equ	0xFDB
   925                           fsr2h	equ	0xFDA
   926                           fsr2l	equ	0xFD9
   927                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      2       2
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           244      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_test_uart_write

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0      45
                                              1 COMRAM     1     1      0
                     _test_uart_init
                     _test_uart_read
                    _test_uart_write
 ---------------------------------------------------------------------------------
 (1) _test_uart_write                                      1     1      0      15
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 (1) _test_uart_read                                       0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _test_uart_init                                       0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _test_uart_init
   _test_uart_read
   _test_uart_write

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM          127      0       0      0.0%
BITBANK0           128      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           244      0       0      0.0%
BITBIGSFR_1h        38      0       0      0.0%
BITBIGSFRl          20      0       0      0.0%
BITBIGSFR_5         13      0       0      0.0%
BITBIGSFR_1llh      12      0       0      0.0%
BITBIGSFRh           7      0       0      0.0%
BITBIGSFR_2          6      0       0      0.0%
BITBIGSFR_3          3      0       0      0.0%
BITBIGSFR_4          3      0       0      0.0%
BITBIGSFR_1lh        1      0       0      0.0%
COMRAM             127      2       2      1.6%
BANK0              128      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              244      0       0      0.0%
BIGRAM            1523      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Wed Nov 26 11:33:04 2025

       ?_test_uart_write 0001                       l15 063E                       l51 0692  
                     l61 068E                       l54 06A4                       l48 0668  
                     l57 066A                       l59 0678                       u10 06A0  
                     u11 069C                       u20 0678                       u21 0674  
                     u30 0686                       u31 0682                       u40 061C  
                     u41 0618                       u50 063E                       u51 063A  
                    l741 0656                      l751 0660                      l743 0658  
                    l753 0662                      l745 065A                      l737 0642  
                    l761 06A0                      l755 0664                      l747 065C  
                    l739 0652                      l763 066A                      l771 0602  
                    l757 0666                      l749 065E                      l765 0686  
                    l773 060A                      l767 068C                      l759 0692  
                    l775 061C                      l777 0622                      l779 0628  
                   _CREN 7D5C                     _main 0602                     start 7DBC  
           ___param_bank 0000                    ?_main 0001                    _IRCF0 7E9C  
                  _IRCF1 7E9D                    _IRCF2 7E9E                    _RCREG 0FAE  
                  _SPBRG 0FAF                    _TXREG 0FAD                    main@c 0002  
                  status 0FD8          __initialization 06A6             __end_of_main 0642  
                 ??_main 0002            __activetblptr 0000                   isa$std 0001  
           __mediumconst 0600               __accesstop 0080  __end_of__initialization 06A6  
       ??_test_uart_init 0001         ??_test_uart_read 0001            ___rparam_used 0001  
         __pcstackCOMRAM 0001      test_uart_write@data 0001                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0600                  __pcinit 06A6  
                __ramtop 0600                  __ptext0 0602                  __ptext1 0690  
                __ptext2 066A                  __ptext3 0642     end_of_initialization 06A6  
              _RCSTAbits 0FAB                _TRISCbits 0F94        ??_test_uart_write 0001  
              _TXSTAbits 0FAC              _BAUDCONbits 0FB8      start_initialization 06A6  
            __smallconst 0600                 _IPR1bits 0F9F                 _PIE1bits 0F9D  
               _PIR1bits 0F9E          _test_uart_write 0690                 __Hrparam 0000  
               __Lrparam 0000  __end_of_test_uart_write 06A6                 isa$xinst 0000  
         _test_uart_init 0642           _test_uart_read 066A   __end_of_test_uart_init 066A  
 __end_of_test_uart_read 0690          ?_test_uart_init 0001          ?_test_uart_read 0001  
