{"Source Block": ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@160:170@HdlIdDef", "reg [BYTES_PER_BURST_WIDTH+1-1-DMA_LENGTH_ALIGN:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = {DMA_LENGTH_ALIGN{1'b1}};\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH_SRC-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_burst_memory.v@163:173", "reg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = {DMA_LENGTH_ALIGN{1'b1}};\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH_SRC-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\nwire src_mem_data_last;\nwire [DATA_WIDTH_MEM_SRC-1:0] src_mem_data;\nwire [BYTES_PER_BEAT_WIDTH_MEM_SRC-1:0] src_mem_data_valid_bytes;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@162:172", "wire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = {DMA_LENGTH_ALIGN{1'b1}};\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH_SRC-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\nwire src_mem_data_last;\nwire [DATA_WIDTH_MEM_SRC-1:0] src_mem_data;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@157:167", "reg dest_mem_data_last = 1'b0;\nreg [DATA_WIDTH_MEM_DEST/8-1:0] dest_mem_data_strb = {DATA_WIDTH_MEM_DEST/8{1'b1}};\n\nreg [BYTES_PER_BURST_WIDTH+1-1-DMA_LENGTH_ALIGN:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = {DMA_LENGTH_ALIGN{1'b1}};\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@158:168", "reg [DATA_WIDTH_MEM_DEST/8-1:0] dest_mem_data_strb = {DATA_WIDTH_MEM_DEST/8{1'b1}};\n\nreg [BYTES_PER_BURST_WIDTH+1-1-DMA_LENGTH_ALIGN:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = {DMA_LENGTH_ALIGN{1'b1}};\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH_SRC-1:0] src_waddr;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@155:165", "reg dest_valid = 1'b0;\nreg dest_mem_data_valid = 1'b0;\nreg dest_mem_data_last = 1'b0;\nreg [DATA_WIDTH_MEM_DEST/8-1:0] dest_mem_data_strb = {DATA_WIDTH_MEM_DEST/8{1'b1}};\n\nreg [BYTES_PER_BURST_WIDTH+1-1-DMA_LENGTH_ALIGN:0] burst_len_mem[0:AUX_FIFO_SIZE-1];\n\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = {DMA_LENGTH_ALIGN{1'b1}};\n\nwire src_beat;\n"], ["hdl/library/axi_dmac/axi_dmac_burst_memory.v@161:171", "\nwire [BYTES_PER_BURST_WIDTH+1-1:0] src_burst_len_data;\nreg [BYTES_PER_BURST_WIDTH+1-1:0] dest_burst_len_data = {DMA_LENGTH_ALIGN{1'b1}};\n\nwire src_beat;\nwire src_last_beat;\nwire [ID_WIDTH-1:0] src_dest_id;\nwire [ADDRESS_WIDTH_SRC-1:0] src_waddr;\nwire [ID_WIDTH-2:0] src_id_reduced;\nwire src_mem_data_valid;\nwire src_mem_data_last;\n"]], "Diff Content": {"Delete": [[165, "wire src_beat;\n"]], "Add": []}}