
*** Running vivado
    with args -log OTTER_Wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source OTTER_Wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source OTTER_Wrapper.tcl -notrace
Command: synth_design -top OTTER_Wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 356.602 ; gain = 99.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OTTER_Wrapper' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/OTTER_Wrapper.sv:25]
	Parameter SWITCHES_AD bound to: 285212672 - type: integer 
	Parameter VGA_READ_AD bound to: 285474816 - type: integer 
	Parameter LEDS_AD bound to: 285736960 - type: integer 
	Parameter SSEG_AD bound to: 285999104 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'OTTER_PIPELINE_MCU' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:67]
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/Program_Counter.sv:23]
WARNING: [Synth 8-87] always_comb on 'PC_COUNT_reg' did not result in combinational logic [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/Program_Counter.sv:34]
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (1#1) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/Program_Counter.sv:23]
CRITICAL WARNING: [Synth 8-5972] variable 'pcOutF' cannot be written by both continuous and procedural assignments [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:122]
INFO: [Synth 8-6157] synthesizing module 'CU_DCDR' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/CU_DCDR.sv:3]
WARNING: [Synth 8-87] always_comb on 'REGWRITE_reg' did not result in combinational logic [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/CU_DCDR.sv:30]
WARNING: [Synth 8-87] always_comb on 'MEMWE2_reg' did not result in combinational logic [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/CU_DCDR.sv:30]
WARNING: [Synth 8-87] always_comb on 'MEMRDEN2_reg' did not result in combinational logic [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/CU_DCDR.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'CU_DCDR' (2#1) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/CU_DCDR.sv:3]
WARNING: [Synth 8-350] instance '_CU_DCDR' of module 'CU_DCDR' requires 11 connections, but only 10 given [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:142]
INFO: [Synth 8-6157] synthesizing module 'Immed_Gen' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/Immed_Gen.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'Immed_Gen' (3#1) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/Immed_Gen.sv:12]
INFO: [Synth 8-6157] synthesizing module 'Data_CU' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/Data_CU.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Data_CU' (4#1) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/Data_CU.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:220]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:236]
INFO: [Synth 8-6157] synthesizing module 'Branch_Address_Generator' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/Branch_Address_Generator.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'Branch_Address_Generator' (5#1) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/Branch_Address_Generator.sv:11]
INFO: [Synth 8-6157] synthesizing module 'Branch_Condition_Generator' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/Branch_Condition_Generator.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Branch_Condition_Generator' (6#1) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/Branch_Condition_Generator.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/ALU.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/ALU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'OTTER_mem_byte' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/imports/Downloads/bram_dualport_pipeline.sv:97]
	Parameter ACTUAL_WIDTH bound to: 14 - type: integer 
	Parameter NUM_COL bound to: 4 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed | block}" *) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/imports/Downloads/bram_dualport_pipeline.sv:133]
INFO: [Synth 8-3876] $readmem data file 'otter_memory.mem' is read successfully [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/imports/Downloads/bram_dualport_pipeline.sv:136]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/imports/Downloads/bram_dualport_pipeline.sv:210]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/imports/Downloads/bram_dualport_pipeline.sv:196]
WARNING: [Synth 8-6014] Unused sequential element j_reg was removed.  [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/imports/Downloads/bram_dualport_pipeline.sv:154]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
INFO: [Synth 8-6155] done synthesizing module 'OTTER_mem_byte' (8#1) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/imports/Downloads/bram_dualport_pipeline.sv:97]
WARNING: [Synth 8-350] instance '_BRAM_Memory' of module 'OTTER_mem_byte' requires 14 connections, but only 13 given [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:319]
INFO: [Synth 8-6157] synthesizing module 'Reg_File' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/Reg_File.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'Reg_File' (9#1) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/Reg_File.sv:12]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
WARNING: [Synth 8-3936] Found unconnected internal register 'regMW_reg[ir]' and it is trimmed from '32' to '12' bits. [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:211]
WARNING: [Synth 8-3936] Found unconnected internal register 'regEM_reg[ir]' and it is trimmed from '32' to '15' bits. [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:289]
WARNING: [Synth 8-87] always_comb on 'aluA_E_reg' did not result in combinational logic [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:222]
WARNING: [Synth 8-87] always_comb on 'rs1_E_reg' did not result in combinational logic [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:223]
WARNING: [Synth 8-87] always_comb on 'aluB_E_reg' did not result in combinational logic [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:238]
WARNING: [Synth 8-87] always_comb on 'rs2_E_reg' did not result in combinational logic [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:239]
WARNING: [Synth 8-87] always_comb on 'regEM_reg[memWrite]' did not result in combinational logic [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:309]
WARNING: [Synth 8-87] always_comb on 'regMW_reg[regWrite]' did not result in combinational logic [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:342]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_PIPELINE_MCU' (10#1) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:67]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisp' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/SevSeg/SevSegDisp.sv:21]
INFO: [Synth 8-6157] synthesizing module 'BCD' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/SevSeg/BCD.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (11#1) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/SevSeg/BCD.sv:18]
INFO: [Synth 8-6157] synthesizing module 'CathodeDriver' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/SevSeg/CathodeDriver.sv:22]
INFO: [Synth 8-226] default block is never used [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/SevSeg/CathodeDriver.sv:46]
INFO: [Synth 8-226] default block is never used [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/SevSeg/CathodeDriver.sv:49]
INFO: [Synth 8-226] default block is never used [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/SevSeg/CathodeDriver.sv:71]
INFO: [Synth 8-226] default block is never used [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/SevSeg/CathodeDriver.sv:93]
INFO: [Synth 8-226] default block is never used [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/SevSeg/CathodeDriver.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'CathodeDriver' (12#1) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/SevSeg/CathodeDriver.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisp' (13#1) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/SevSeg/SevSegDisp.sv:21]
INFO: [Synth 8-6157] synthesizing module 'debounce_one_shot' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/debounce_one_shot.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'debounce_one_shot' (14#1) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/debounce_one_shot.sv:24]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/OTTER_Wrapper.sv:108]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
INFO: [Synth 8-6155] done synthesizing module 'OTTER_Wrapper' (15#1) [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/OTTER_Wrapper.sv:25]
WARNING: [Synth 8-3331] design CU_DCDR has unconnected port funct7[6]
WARNING: [Synth 8-3331] design CU_DCDR has unconnected port funct7[4]
WARNING: [Synth 8-3331] design CU_DCDR has unconnected port funct7[3]
WARNING: [Synth 8-3331] design CU_DCDR has unconnected port funct7[2]
WARNING: [Synth 8-3331] design CU_DCDR has unconnected port funct7[1]
WARNING: [Synth 8-3331] design CU_DCDR has unconnected port funct7[0]
WARNING: [Synth 8-3331] design OTTER_PIPELINE_MCU has unconnected port INTR
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 419.992 ; gain = 163.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin _CU_DCDR:int_taken to constant 0 [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:142]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 419.992 ; gain = 163.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 419.992 ; gain = 163.008
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/constrs_1/imports/new/constraints.xdc]
Finished Parsing XDC File [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/constrs_1/imports/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/constrs_1/imports/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/OTTER_Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/OTTER_Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 759.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 759.648 ; gain = 502.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 759.648 ; gain = 502.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 759.648 ; gain = 502.664
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "aluA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluB" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "REGWRITE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEMWE2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MEMRDEN2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LOAD_FLAG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pcSource" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'regDE_reg[ir]' and it is trimmed from '32' to '25' bits. [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:186]
INFO: [Synth 8-5544] ROM "regFD" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'PS_reg' in module 'debounce_one_shot'
INFO: [Synth 8-5546] ROM "DB_BTN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_count_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "NS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "LEDS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "r_SSEG" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'PC_COUNT_reg' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/Program_Counter.sv:34]
WARNING: [Synth 8-327] inferring latch for variable 'REGWRITE_reg' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/CU_DCDR.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'MEMWE2_reg' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/CU_DCDR.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'MEMRDEN2_reg' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/SRC/CU_DCDR.sv:30]
WARNING: [Synth 8-327] inferring latch for variable 'rs2_E_reg' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:239]
WARNING: [Synth 8-327] inferring latch for variable 'aluA_E_reg' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:222]
WARNING: [Synth 8-327] inferring latch for variable 'aluB_E_reg' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:238]
WARNING: [Synth 8-327] inferring latch for variable 'regEM_reg[memWrite]' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:309]
WARNING: [Synth 8-327] inferring latch for variable 'regMW_reg[regWrite]' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:342]
WARNING: [Synth 8-327] inferring latch for variable 'rs1_E_reg' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:223]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_init |                              000 | 00000000000000000000000000000000
              ST_BTN_low |                              001 | 00000000000000000000000000000001
      ST_BTN_low_to_high |                              010 | 00000000000000000000000000000010
             ST_BTN_high |                              011 | 00000000000000000000000000000011
      ST_BTN_high_to_low |                              100 | 00000000000000000000000000000100
             ST_one_shot |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PS_reg' using encoding 'sequential' in module 'debounce_one_shot'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 759.648 ; gain = 502.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 35    
	   2 Input      3 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 18    
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---RAMs : 
	             512K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 13    
	   2 Input     32 Bit        Muxes := 8     
	   9 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	  19 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 32    
	  11 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 13    
	  11 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module OTTER_Wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module CU_DCDR 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 4     
Module Data_CU 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Branch_Address_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
Module Branch_Condition_Generator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module OTTER_mem_byte 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             512K Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 5     
	   9 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module Reg_File 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module OTTER_PIPELINE_MCU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 14    
	               25 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 7     
	   2 Input     32 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 34    
	   2 Input      3 Bit       Adders := 7     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 30    
	   2 Input      3 Bit        Muxes := 4     
Module CathodeDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  19 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module SevSegDisp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module debounce_one_shot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "LOAD_FLAG" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_CU_DCDR/aluA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_CU_DCDR/REGWRITE" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_CU_DCDR/MEMWE2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "_CU_DCDR/MEMRDEN2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DB/s_count_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DB/s_count_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DB/DB_BTN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DB/s_count_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LEDS" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_SSEG" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design OTTER_PIPELINE_MCU has unconnected port INTR
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[j_type][13]' (FDE) to '_MCU/regDE_reg[ir][13]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[j_type][14]' (FDE) to '_MCU/regDE_reg[ir][14]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[j_type][12]' (FDE) to '_MCU/regDE_reg[ir][12]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][31]' (FD) to '_MCU/regFD_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][30]' (FD) to '_MCU/regFD_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][29]' (FD) to '_MCU/regFD_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][28]' (FD) to '_MCU/regFD_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][27]' (FD) to '_MCU/regFD_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][26]' (FD) to '_MCU/regFD_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][25]' (FD) to '_MCU/regFD_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][24]' (FD) to '_MCU/regFD_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][23]' (FD) to '_MCU/regFD_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][22]' (FD) to '_MCU/regFD_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][21]' (FD) to '_MCU/regFD_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][20]' (FD) to '_MCU/regFD_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][0]' (FD) to '_MCU/regFD_reg[pc][1]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][1]' (FD) to '_MCU/regFD_reg[pc][2]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][2]' (FD) to '_MCU/regFD_reg[pc][3]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][3]' (FD) to '_MCU/regFD_reg[pc][4]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][4]' (FD) to '_MCU/regFD_reg[pc][5]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][5]' (FD) to '_MCU/regFD_reg[pc][6]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][6]' (FD) to '_MCU/regFD_reg[pc][7]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][7]' (FD) to '_MCU/regFD_reg[pc][8]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][8]' (FD) to '_MCU/regFD_reg[pc][9]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][9]' (FD) to '_MCU/regFD_reg[pc][10]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][10]' (FD) to '_MCU/regFD_reg[pc][11]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][11]' (FD) to '_MCU/regFD_reg[pc][12]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][12]' (FD) to '_MCU/regFD_reg[pc][13]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][13]' (FD) to '_MCU/regFD_reg[pc][14]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][14]' (FD) to '_MCU/regFD_reg[pc][15]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][15]' (FD) to '_MCU/regFD_reg[pc][16]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][16]' (FD) to '_MCU/regFD_reg[pc][17]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][17]' (FD) to '_MCU/regFD_reg[pc][18]'
INFO: [Synth 8-3886] merging instance '_MCU/regFD_reg[pc][18]' (FD) to '_MCU/regFD_reg[pc][19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_MCU/\regFD_reg[pc][19] )
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[b_type][3]' (FDE) to '_MCU/regDE_reg[ir][10]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[b_type][4]' (FDE) to '_MCU/regDE_reg[ir][11]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[b_type][11]' (FDE) to '_MCU/regDE_reg[ir][7]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[b_type][1]' (FDE) to '_MCU/regDE_reg[ir][8]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[b_type][2]' (FDE) to '_MCU/regDE_reg[ir][9]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/ioIn_buffer_reg[26]' (FDE) to '_MCU/_BRAM_Memory/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/ioIn_buffer_reg[30]' (FDE) to '_MCU/_BRAM_Memory/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/ioIn_buffer_reg[22]' (FDE) to '_MCU/_BRAM_Memory/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/ioIn_buffer_reg[24]' (FDE) to '_MCU/_BRAM_Memory/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/ioIn_buffer_reg[28]' (FDE) to '_MCU/_BRAM_Memory/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/ioIn_buffer_reg[20]' (FDE) to '_MCU/_BRAM_Memory/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/ioIn_buffer_reg[25]' (FDE) to '_MCU/_BRAM_Memory/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/ioIn_buffer_reg[29]' (FDE) to '_MCU/_BRAM_Memory/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/ioIn_buffer_reg[21]' (FDE) to '_MCU/_BRAM_Memory/ioIn_buffer_reg[31]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/ioIn_buffer_reg[31]' (FDE) to '_MCU/_BRAM_Memory/ioIn_buffer_reg[27]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/ioIn_buffer_reg[23]' (FDE) to '_MCU/_BRAM_Memory/ioIn_buffer_reg[27]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/ioIn_buffer_reg[27]' (FDE) to '_MCU/_BRAM_Memory/ioIn_buffer_reg[19]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/ioIn_buffer_reg[16]' (FDE) to '_MCU/_BRAM_Memory/ioIn_buffer_reg[19]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/ioIn_buffer_reg[17]' (FDE) to '_MCU/_BRAM_Memory/ioIn_buffer_reg[19]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/ioIn_buffer_reg[18]' (FDE) to '_MCU/_BRAM_Memory/ioIn_buffer_reg[19]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[j_type][18]' (FDE) to '_MCU/regDE_reg[ir][18]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[j_type][19]' (FDE) to '_MCU/regDE_reg[ir][19]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[j_type][17]' (FDE) to '_MCU/regDE_reg[ir][17]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[j_type][16]' (FDE) to '_MCU/regDE_reg[ir][16]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[j_type][15]' (FDE) to '_MCU/regDE_reg[ir][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_MCU/_BRAM_Memory/\ioIn_buffer_reg[19] )
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[j_type][3]' (FDE) to '_MCU/regDE_reg[ir][23]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[i_type][3]' (FDE) to '_MCU/regDE_reg[ir][23]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[j_type][4]' (FDE) to '_MCU/regDE_reg[ir][24]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[i_type][4]' (FDE) to '_MCU/regDE_reg[ir][24]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[j_type][2]' (FDE) to '_MCU/regDE_reg[ir][22]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[i_type][2]' (FDE) to '_MCU/regDE_reg[ir][22]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[j_type][1]' (FDE) to '_MCU/regDE_reg[ir][21]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[i_type][1]' (FDE) to '_MCU/regDE_reg[ir][21]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[j_type][11]' (FDE) to '_MCU/regDE_reg[ir][20]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[i_type][0]' (FDE) to '_MCU/regDE_reg[ir][20]'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/i_17/memory_reg_mux_sel_reg_4' (FDE) to '_MCU/_BRAM_Memory/i_17/memory_reg_mux_sel_reg_7'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/i_17/memory_reg_mux_sel_reg_5' (FDE) to '_MCU/_BRAM_Memory/i_17/memory_reg_mux_sel_reg_7'
INFO: [Synth 8-3886] merging instance '_MCU/_BRAM_Memory/i_17/memory_reg_mux_sel_reg_6' (FDE) to '_MCU/_BRAM_Memory/i_17/memory_reg_mux_sel_reg_7'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_MCU/_BRAM_Memory/i_17/memory_reg_mux_sel_reg_7)
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[b_type][0]' (FDE) to '_MCU/regDE_reg[pc][1]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][1]' (FDE) to '_MCU/regDE_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[j_type][0]' (FDE) to '_MCU/regDE_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][28]' (FDE) to '_MCU/regDE_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][29]' (FDE) to '_MCU/regDE_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][30]' (FDE) to '_MCU/regDE_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][31]' (FDE) to '_MCU/regDE_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][20]' (FDE) to '_MCU/regDE_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][21]' (FDE) to '_MCU/regDE_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][22]' (FDE) to '_MCU/regDE_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][23]' (FDE) to '_MCU/regDE_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][24]' (FDE) to '_MCU/regDE_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][25]' (FDE) to '_MCU/regDE_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][26]' (FDE) to '_MCU/regDE_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][27]' (FDE) to '_MCU/regDE_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][0]' (FDE) to '_MCU/regDE_reg[pc][2]'
INFO: [Synth 8-3886] merging instance '_MCU/regEM_reg[pc][1]' (FD) to '_MCU/regEM_reg[pc][0]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][2]' (FDE) to '_MCU/regDE_reg[pc][3]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][3]' (FDE) to '_MCU/regDE_reg[pc][4]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][4]' (FDE) to '_MCU/regDE_reg[pc][5]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][5]' (FDE) to '_MCU/regDE_reg[pc][6]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][6]' (FDE) to '_MCU/regDE_reg[pc][7]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][7]' (FDE) to '_MCU/regDE_reg[pc][8]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][8]' (FDE) to '_MCU/regDE_reg[pc][9]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][9]' (FDE) to '_MCU/regDE_reg[pc][10]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][10]' (FDE) to '_MCU/regDE_reg[pc][11]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][11]' (FDE) to '_MCU/regDE_reg[pc][12]'
INFO: [Synth 8-3886] merging instance '_MCU/regDE_reg[pc][12]' (FDE) to '_MCU/regDE_reg[pc][13]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_MCU/\regDE_reg[pc][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_MCU/\regEM_reg[pc][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (_MCU/\regEM_reg[pc][19] )
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[31]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[30]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[29]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[28]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[27]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[26]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[25]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[24]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[23]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[22]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[21]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[20]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[19]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[18]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[17]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[16]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[15]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[14]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[13]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[12]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[11]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[10]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[9]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[8]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[7]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[6]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[5]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[4]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[3]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[2]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[1]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[0]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[31]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[30]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[29]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[28]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[27]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[26]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[25]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[24]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[23]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[22]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[21]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[20]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[19]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[18]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[17]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[16]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[15]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[14]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[13]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[12]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[11]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[10]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[9]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[8]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[7]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[6]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[5]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[4]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[3]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[2]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[1]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_PC/PC_COUNT_reg[0]__0) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_CU_DCDR/REGWRITE_reg) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_CU_DCDR/MEMWE2_reg) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (_CU_DCDR/MEMRDEN2_reg) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (memory_reg_mux_sel_reg_7) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[23]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[22]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[21]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[20]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[19]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[18]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[17]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[16]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[15]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[14]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[13]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[12]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[11]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[10]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[9]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[8]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[7]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[6]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[5]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[4]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[3]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (saved_mem_addr2_reg[2]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (ioIn_buffer_reg[19]) is unused and will be removed from module OTTER_mem_byte.
WARNING: [Synth 8-3332] Sequential element (regFD_reg[pc][19]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (regDE_reg[j_type][31]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (regDE_reg[j_type][30]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (regDE_reg[j_type][29]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (regDE_reg[j_type][28]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (regDE_reg[j_type][27]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (regDE_reg[j_type][26]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (regDE_reg[j_type][25]) is unused and will be removed from module OTTER_PIPELINE_MCU.
WARNING: [Synth 8-3332] Sequential element (regDE_reg[j_type][24]) is unused and will be removed from module OTTER_PIPELINE_MCU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\SSG_DISP/CathMod/CATHODES_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 759.648 ; gain = 502.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OTTER_mem_byte: | memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------+-----------+----------------------+---------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------+-----------+----------------------+---------------+
|_MCU        | _Reg_File/mem_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+-------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/i_17/memory_reg_bram_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 759.648 ; gain = 502.664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:46 . Memory (MB): peak = 776.770 ; gain = 519.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OTTER_mem_byte: | memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-------------------+-----------+----------------------+---------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------+-----------+----------------------+---------------+
|_MCU        | _Reg_File/mem_reg | Implied   | 32 x 32              | RAM32M x 12   | 
+------------+-------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_20 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_21 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_22 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance _MCU/_BRAM_Memory/memory_reg_bram_23 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:47 . Memory (MB): peak = 805.758 ; gain = 548.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 805.758 ; gain = 548.773
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net _MCU/regEM[memWrite] with 1st driver pin '_MCU/regEM_reg[memWrite]__0/Q' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:289]
CRITICAL WARNING: [Synth 8-3352] multi-driven net _MCU/regEM[memWrite] with 2nd driver pin '_MCU/regEM_reg[memWrite]/Q' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:309]
CRITICAL WARNING: [Synth 8-3352] multi-driven net _MCU/regFD[isValid] with 1st driver pin '_MCU/i_3_1067/O' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:268]
CRITICAL WARNING: [Synth 8-3352] multi-driven net _MCU/regFD[isValid] with 2nd driver pin '_MCU/regFD_reg[isValid]/Q' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:128]
CRITICAL WARNING: [Synth 8-3352] multi-driven net _MCU/regMW[regWrite] with 1st driver pin '_MCU/regMW_reg[regWrite]__0/Q' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:211]
CRITICAL WARNING: [Synth 8-3352] multi-driven net _MCU/regMW[regWrite] with 2nd driver pin '_MCU/regMW_reg[regWrite]/Q' [D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.srcs/sources_1/new/OTTER_PIPELINE_MCU.sv:342]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        3|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 805.758 ; gain = 548.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 805.758 ; gain = 548.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 805.758 ; gain = 548.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 805.758 ; gain = 548.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 805.758 ; gain = 548.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     5|
|2     |CARRY4     |    45|
|3     |LUT1       |     7|
|4     |LUT2       |   116|
|5     |LUT3       |   178|
|6     |LUT4       |   252|
|7     |LUT5       |   254|
|8     |LUT6       |   645|
|9     |MUXF7      |    79|
|10    |MUXF8      |    32|
|11    |RAM32M     |    12|
|12    |RAMB36E1   |     1|
|13    |RAMB36E1_1 |     1|
|14    |RAMB36E1_2 |     1|
|15    |RAMB36E1_3 |     1|
|16    |RAMB36E1_4 |    12|
|17    |FDRE       |   401|
|18    |FDSE       |    25|
|19    |LD         |   130|
|20    |IBUF       |    18|
|21    |OBUF       |    28|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------+-------------------+------+
|      |Instance         |Module             |Cells |
+------+-----------------+-------------------+------+
|1     |top              |                   |  2243|
|2     |  DB             |debounce_one_shot  |    35|
|3     |  SSG_DISP       |SevSegDisp         |    88|
|4     |    CathMod      |CathodeDriver      |    88|
|5     |  _MCU           |OTTER_PIPELINE_MCU |  2002|
|6     |    _BRAM_Memory |OTTER_mem_byte     |   797|
|7     |    _Reg_File    |Reg_File           |    19|
+------+-----------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 805.758 ; gain = 548.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 179 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 805.758 ; gain = 209.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 805.758 ; gain = 548.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 332 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 14 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 142 instances were transformed.
  LD => LDCE: 128 instances
  LD => LDCE (inverted pins: G): 2 instances
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
234 Infos, 135 Warnings, 7 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 805.758 ; gain = 561.777
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Jenna/Classes/Vivado/333_Optimized_OTTER/333_Optimized_OTTER.runs/synth_1/OTTER_Wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OTTER_Wrapper_utilization_synth.rpt -pb OTTER_Wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 805.758 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May  4 10:37:14 2021...
