set_property SRC_FILE_INFO {cfile:{C:/Users/Irene/Desktop/FPGAWars/prueba2/vivado/project_1/project_1.srcs/constrs_1/imports/masterXDC/PYNQ-Z2 v1.0.xdc} rfile:{../../../project_1.srcs/constrs_1/imports/masterXDC/PYNQ-Z2 v1.0.xdc} id:1} [current_design]
set_property src_info {type:XDC file:1 line:103 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN V18   IOSTANDARD LVCMOS33 } [get_ports {spi_rtl_ss_o[0]}]; #IO_L21N_T3_DQS_34 Sch=ar[9] spi_rtl_ss_io[0
set_property src_info {type:XDC file:1 line:104 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN T16   IOSTANDARD LVCMOS33 } [get_ports {spi_rtl_sck_o}]; #IO_L9P_T1_DQS_34 Sch=ar[10]
set_property src_info {type:XDC file:1 line:105 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN R17   IOSTANDARD LVCMOS33 } [get_ports {spi_rtl_io1_i}]; #IO_L19N_T3_VREF_34 Sch=ar[11] miso
set_property src_info {type:XDC file:1 line:106 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN P18   IOSTANDARD LVCMOS33 } [get_ports {spi_rtl_io0_o}]; #IO_L23N_T3_34 Sch=ar[12] mosi
