// Intel 4004 Compatible 4-bit CPU Core (c4004_core)
// Target: OpenSUSI TR-1um (1um CMOS, 5.0V, 2-Metal M1/M2)
// Uses single SRAM128 (32x4-bit) macro for 16x4b Index Registers + 4x12b PC/Stack
// Unified single 4-bit Adder/ALU shared across A1..A3 (PC+1) and X2 (ALU/Reg inc)

`timescale 1ns/1ps

module c4004_core (
    input  wire       clk,
    input  wire       rst,
    input  wire       test,
    input  wire [3:0] d_in,
    output reg  [3:0] d_out,
    output reg        d_oe,
    output wire       d_hiz,
    output wire       sync,
    output wire       cm_rom,
    output wire [3:0] cm_ram
);

    wire rst_n = ~rst;
    assign d_hiz = ~d_oe;

    // Core Architectural & Pipeline Flip-Flops (34 FFs total)
    reg [2:0] phase;      // 0:A1, 1:A2, 2:A3, 3:M1, 4:M2, 5:X1, 6:X2, 7:X3
    reg [3:0] acc;        // 4-bit Accumulator
    reg       cy;         // 1-bit Carry Flag
    reg [3:0] opr;        // 4-bit Instruction OPR
    reg [3:0] opa;        // 4-bit Instruction OPA
    reg [1:0] sp;         // 2-bit Stack Pointer (0..3)
    reg       two_cycle;  // 2nd cycle of 2-byte instruction
    reg       pc_init_n;  // 0: drive PC from buf_l/m/h (after reset or jump), 1: read PC from SRAM128
    reg       isz_taken;  // ISZ branch taken flag from cycle 1
    reg       pc_cout;    // Carry between A1->A2->A3 serial 4-bit PC incrementer
    reg [3:0] buf_l;      // Temp buffer Low nibble (PC+1 low, ROM byte hi, reg writeback)
    reg [3:0] buf_m;      // Temp buffer Mid nibble (PC+1 mid, ROM byte lo)
    reg [3:0] buf_h;      // Temp buffer High nibble (PC+1 high)
    reg [2:0] dcl_reg;    // 3-bit Command Control Register (DCL)
    reg       wpm_half;   // 1-bit WPM half-byte toggle

    // Instruction decode helpers
    wire fin_cyc       = two_cycle & (opr == 4'h3);
    wire is_fim_fin_c2 = two_cycle & (opr[3:1] == 3'b001);
    wire is_src        = (~two_cycle) & (opr == 4'h2) & opa[0];
    wire is_jin        = (~two_cycle) & (opr == 4'h3) & opa[0];
    wire is_fin_c1     = (~two_cycle) & (opr == 4'h3) & (~opa[0]);
    wire is_io_ram     = (~two_cycle) & (opr == 4'hE);
    wire is_io_wr      = is_io_ram & (~opa[3]);

    // JCN branch condition evaluation
    wire jcn_raw   = (opa[2] & (acc == 4'd0)) | (opa[1] & cy) | (opa[0] & (~test));
    wire jcn_taken = opa[3] ^ jcn_raw;

    // -------------------------------------------------------------------------
    // SRAM128 Interface (A[4]=0: R0..R15, A[4]=1: Stack 4x3 nibbles)
    // -------------------------------------------------------------------------
    reg  [4:0] sram_addr;
    reg  [3:0] sram_din;
    reg        sram_we;
    reg        sram_ce_en;
    wire [3:0] sram_do;

    always @(*) begin
        sram_addr  = {1'b1, sp, 2'b00};
        sram_din   = buf_l;
        sram_we    = 1'b0;
        sram_ce_en = 1'b1;

        case (phase)
            3'd0: begin // A1: Read PC_L
                sram_addr  = {1'b1, sp, 2'b00};
                sram_we    = 1'b0;
                sram_ce_en = pc_init_n & (~fin_cyc);
            end
            3'd1: begin // A2: Read PC_M
                sram_addr  = {1'b1, sp, 2'b01};
                sram_we    = 1'b0;
                sram_ce_en = pc_init_n & (~fin_cyc);
            end
            3'd2: begin // A3: Read PC_H
                sram_addr  = {1'b1, sp, 2'b10};
                sram_we    = 1'b0;
                sram_ce_en = pc_init_n;
            end
            3'd3: begin // M1: Write PC_L + 1
                sram_addr  = {1'b1, sp, 2'b00};
                sram_din   = buf_l;
                sram_we    = ~fin_cyc;
                sram_ce_en = ~fin_cyc;
            end
            3'd4: begin // M2: Write PC_M + c
                sram_addr  = {1'b1, sp, 2'b01};
                sram_din   = buf_m;
                sram_we    = ~fin_cyc;
                sram_ce_en = ~fin_cyc;
            end
            3'd5: begin // X1: Write PC_H + c
                sram_addr  = {1'b1, sp, 2'b10};
                sram_din   = buf_h;
                sram_we    = ~fin_cyc;
                sram_ce_en = ~fin_cyc;
            end
            3'd6: begin // X2: Register Read or FIM/FIN R[2P] Write
                if (is_fim_fin_c2) begin
                    sram_addr  = {1'b0, opa[3:1], 1'b0};
                    sram_din   = buf_l;
                    sram_we    = 1'b1;
                    sram_ce_en = 1'b1;
                end else if (is_fin_c1) begin
                    sram_addr  = 5'h00; // Read R0
                    sram_we    = 1'b0;
                    sram_ce_en = 1'b1;
                end else if (is_src || is_jin) begin
                    sram_addr  = {1'b0, opa[3:1], 1'b0}; // Read R[2P]
                    sram_we    = 1'b0;
                    sram_ce_en = 1'b1;
                end else begin
                    sram_addr  = {1'b0, opa}; // Read R[opa]
                    sram_we    = 1'b0;
                    sram_ce_en = (~two_cycle) & (opr == 4'h6 || opr == 4'h7 || (opr >= 4'h8 && opr <= 4'hB));
                end
            end
            3'd7: begin // X3: Register Writeback or Pair 2nd Nibble Read/Write
                if (is_fim_fin_c2) begin
                    sram_addr  = {1'b0, opa[3:1], 1'b1};
                    sram_din   = buf_m;
                    sram_we    = 1'b1;
                    sram_ce_en = 1'b1;
                end else if (is_fin_c1) begin
                    sram_addr  = 5'h01; // Read R1
                    sram_we    = 1'b0;
                    sram_ce_en = 1'b1;
                end else if (is_src || is_jin) begin
                    sram_addr  = {1'b0, opa[3:1], 1'b1}; // Read R[2P+1]
                    sram_we    = 1'b0;
                    sram_ce_en = 1'b1;
                end else if ((~two_cycle) && (opr == 4'h6 || opr == 4'h7 || opr == 4'hB)) begin
                    sram_addr  = {1'b0, opa}; // Write R[opa] for INC, ISZ, XCH
                    sram_din   = buf_l;
                    sram_we    = 1'b1;
                    sram_ce_en = 1'b1;
                end else begin
                    sram_addr  = {1'b0, opa};
                    sram_we    = 1'b0;
                    sram_ce_en = 1'b0;
                end
            end
        endcase
    end

    wire sram_ce = (~clk) & rst_n & sram_ce_en;

    SRAM128 u_sram (
        .A0  (sram_addr[0]),
        .A1  (sram_addr[1]),
        .A2  (sram_addr[2]),
        .A3  (sram_addr[3]),
        .A4  (sram_addr[4]),
        .CE  (sram_ce),
        .WR  (sram_we),
        .DIN (sram_din),
        .DO  (sram_do)
    );

    // -------------------------------------------------------------------------
    // Unified 4-bit Adder shared by A1..A3 (PC+1) and X2 (ALU / INC / ISZ)
    // -------------------------------------------------------------------------
    wire [3:0] cur_pc_l = (fin_cyc | (~pc_init_n)) ? buf_l : sram_do;
    wire [3:0] cur_pc_m = (fin_cyc | (~pc_init_n)) ? buf_m : sram_do;
    wire [3:0] cur_pc_h = (~pc_init_n)             ? buf_h : sram_do;

    wire       daa_adj  = (acc > 4'd9) | cy;
    reg  [3:0] alu_a;
    reg  [3:0] alu_b;
    reg        alu_cin;

    always @(*) begin
        if (!phase[2]) begin
            // A1, A2, A3: PC serial incrementer
            alu_a   = (phase[1:0] == 2'd0) ? cur_pc_l :
                      (phase[1:0] == 2'd1) ? cur_pc_m : cur_pc_h;
            alu_b   = 4'd0;
            alu_cin = (phase[1:0] == 2'd0) ? 1'b1 : pc_cout;
        end else if (opr[3:1] == 3'b011) begin
            // INC (4'h6) or ISZ (4'h7): sram_do + 1
            alu_a   = sram_do;
            alu_b   = 4'd0;
            alu_cin = 1'b1;
        end else if (opr == 4'h8) begin
            // ADD: acc + sram_do + cy
            alu_a   = acc;
            alu_b   = sram_do;
            alu_cin = cy;
        end else if (opr == 4'h9) begin
            // SUB: acc + ~sram_do + ~cy
            alu_a   = acc;
            alu_b   = ~sram_do;
            alu_cin = ~cy;
        end else if (opr == 4'hE) begin
            // ADM (opa=B) or SBM (opa=8)
            alu_a   = acc;
            alu_b   = opa[0] ? d_in : (~d_in);
            alu_cin = opa[0] ? cy   : (~cy);
        end else begin
            // OPR == 4'hF: IAC (opa=2), DAC (opa=8), DAA (opa=B)
            alu_a   = acc;
            alu_b   = (opa == 4'h8) ? 4'hF :
                      (opa == 4'hB && daa_adj) ? 4'd6 : 4'd0;
            alu_cin = (opa == 4'h2);
        end
    end

    wire [4:0] alu_res = {1'b0, alu_a} + {1'b0, alu_b} + {4'd0, alu_cin};

    // -------------------------------------------------------------------------
    // Data Bus Output Multiplexer (d_out, d_oe) & External Control Signals
    // -------------------------------------------------------------------------
    always @(*) begin
        d_oe  = 1'b0;
        d_out = 4'd0;
        case (phase)
            3'd0: begin
                d_oe  = 1'b1;
                d_out = cur_pc_l;
            end
            3'd1: begin
                d_oe  = 1'b1;
                d_out = cur_pc_m;
            end
            3'd2: begin
                d_oe  = 1'b1;
                d_out = cur_pc_h;
            end
            3'd6: begin
                if (is_src) begin
                    d_oe  = 1'b1;
                    d_out = sram_do;
                end else if (is_io_wr) begin
                    d_oe  = 1'b1;
                    d_out = acc;
                end
            end
            3'd7: begin
                if (is_src) begin
                    d_oe  = 1'b1;
                    d_out = sram_do;
                end
            end
            default: begin
                d_oe  = 1'b0;
                d_out = 4'd0;
            end
        endcase
    end

    assign sync   = (phase == 3'd7);
    assign cm_rom = ~((phase == 3'd2) || ((phase == 3'd6) && is_io_ram && (opa == 4'h2 || opa == 4'h3 || opa == 4'hA)));

    // DCL bank decode (active-low during A3 and during X2 for SRC/IO_RAM/DCL)
    wire cm_ram_active = (phase == 3'd2) ||
                         ((phase == 3'd6) && (~two_cycle) && (is_src || is_io_ram || (opr == 4'hF && opa == 4'hD)));
    wire [3:0] bank_sel = {dcl_reg[2], dcl_reg[1], dcl_reg[0], (dcl_reg == 3'b000)};
    assign cm_ram = cm_ram_active ? (~bank_sel) : 4'b1111;

    // -------------------------------------------------------------------------
    // Sequential State & Execution Logic
    // -------------------------------------------------------------------------
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            phase     <= 3'd0;
            acc       <= 4'd0;
            cy        <= 1'b0;
            opr       <= 4'd0;
            opa       <= 4'd0;
            sp        <= 2'd0;
            two_cycle <= 1'b0;
            pc_init_n <= 1'b0;
            isz_taken <= 1'b0;
            pc_cout   <= 1'b0;
            buf_l     <= 4'd0;
            buf_m     <= 4'd0;
            buf_h     <= 4'd0;
            dcl_reg   <= 3'd0;
            wpm_half  <= 1'b0;
        end else begin
            phase <= phase + 3'd1;

            case (phase)
                3'd0: begin // A1
                    if (!fin_cyc) begin
                        buf_l   <= alu_res[3:0];
                        pc_cout <= alu_res[4];
                    end
                end
                3'd1: begin // A2
                    if (!fin_cyc) begin
                        buf_m   <= alu_res[3:0];
                        pc_cout <= alu_res[4];
                    end
                end
                3'd2: begin // A3
                    if (!fin_cyc) begin
                        buf_h     <= alu_res[3:0];
                        pc_init_n <= 1'b1;
                    end
                end
                3'd3: begin // M1
                    if (!two_cycle) begin
                        opr <= d_in;
                    end else begin
                        buf_l <= d_in; // 2nd byte high nibble (ROM_HI)
                    end
                end
                3'd4: begin // M2
                    if (!two_cycle) begin
                        opa <= d_in;
                    end else begin
                        buf_m <= d_in; // 2nd byte low nibble (ROM_LO)
                    end
                end
                3'd5: begin // X1
                    // PC_H writeback occurs in SRAM128 during clk=0 of X1
                end
                3'd6: begin // X2
                    if (!two_cycle) begin
                        case (opr)
                            4'h3: begin // FIN (read R0) or JIN (read R[2P])
                                buf_m <= sram_do;
                            end
                            4'h6: begin // INC
                                buf_l <= alu_res[3:0];
                            end
                            4'h7: begin // ISZ (cycle 1)
                                buf_l     <= alu_res[3:0];
                                isz_taken <= (sram_do != 4'hF);
                            end
                            4'h8, 4'h9: begin // ADD, SUB
                                acc <= alu_res[3:0];
                                cy  <= alu_res[4];
                            end
                            4'hA: begin // LD
                                acc <= sram_do;
                            end
                            4'hB: begin // XCH
                                buf_l <= acc;
                                acc   <= sram_do;
                            end
                            4'hC: begin // BBL
                                acc <= opa;
                                sp  <= sp - 2'd1;
                            end
                            4'hD: begin // LDM
                                acc <= opa;
                            end
                            4'hE: begin // I/O and RAM Group
                                case (opa)
                                    4'h3: wpm_half <= ~wpm_half; // WPM
                                    4'h8, 4'hB: begin // SBM, ADM
                                        acc <= alu_res[3:0];
                                        cy  <= alu_res[4];
                                    end
                                    4'h9, 4'hA, 4'hC, 4'hD, 4'hE, 4'hF: begin // RDM, RDR, RD0..RD3
                                        acc <= d_in;
                                    end
                                    default: ;
                                endcase
                            end
                            4'hF: begin // Accumulator Group
                                case (opa)
                                    4'h0: begin acc <= 4'd0; cy <= 1'b0; end // CLB
                                    4'h1: begin cy  <= 1'b0; end             // CLC
                                    4'h2, 4'h8: begin                        // IAC, DAC
                                        acc <= alu_res[3:0];
                                        cy  <= alu_res[4];
                                    end
                                    4'h3: begin cy  <= ~cy; end              // CMC
                                    4'h4: begin acc <= ~acc; end             // CMA
                                    4'h5: begin {cy, acc} <= {acc, cy}; end  // RAL
                                    4'h6: begin {acc, cy} <= {cy, acc}; end  // RAR
                                    4'h7: begin acc <= {3'd0, cy}; cy <= 1'b0; end // TCC
                                    4'h9: begin acc <= cy ? 4'd10 : 4'd9; cy <= 1'b0; end // TCS
                                    4'hA: begin cy  <= 1'b1; end             // STC
                                    4'hB: begin                              // DAA
                                        acc <= alu_res[3:0];
                                        if (alu_res[4]) cy <= 1'b1;
                                    end
                                    4'hC: begin                              // KBP
                                        case (acc)
                                            4'b0000: acc <= 4'd0;
                                            4'b0001: acc <= 4'd1;
                                            4'b0010: acc <= 4'd2;
                                            4'b0100: acc <= 4'd3;
                                            4'b1000: acc <= 4'd4;
                                            default: acc <= 4'hF;
                                        endcase
                                    end
                                    4'hD: begin dcl_reg <= acc[2:0]; end     // DCL
                                    default: ;
                                endcase
                            end
                            default: ;
                        endcase
                    end
                end
                3'd7: begin // X3
                    if (!two_cycle) begin
                        if ((opr == 4'h1) ||
                            (opr == 4'h2 && !opa[0]) ||
                            (opr == 4'h3 && !opa[0]) ||
                            (opr == 4'h4) ||
                            (opr == 4'h5) ||
                            (opr == 4'h7)) begin
                            two_cycle <= 1'b1;
                        end
                        if (opr == 4'h3) begin // FIN (read R1) or JIN (read R[2P+1])
                            buf_l <= sram_do;
                            if (opa[0]) begin // JIN jumps to {PC_H, R[2P], R[2P+1]}
                                pc_init_n <= 1'b0;
                            end
                        end
                    end else begin
                        two_cycle <= 1'b0;
                        case (opr)
                            4'h1: begin // JCN cycle 2
                                if (jcn_taken) begin
                                    buf_l     <= buf_m;
                                    buf_m     <= buf_l;
                                    pc_init_n <= 1'b0;
                                end
                            end
                            4'h4: begin // JUN cycle 2
                                buf_l     <= buf_m;
                                buf_m     <= buf_l;
                                buf_h     <= opa;
                                pc_init_n <= 1'b0;
                            end
                            4'h5: begin // JMS cycle 2
                                sp        <= sp + 2'd1;
                                buf_l     <= buf_m;
                                buf_m     <= buf_l;
                                buf_h     <= opa;
                                pc_init_n <= 1'b0;
                            end
                            4'h7: begin // ISZ cycle 2
                                if (isz_taken) begin
                                    buf_l     <= buf_m;
                                    buf_m     <= buf_l;
                                    pc_init_n <= 1'b0;
                                end
                            end
                            default: ;
                        endcase
                    end
                end
            endcase
        end
    end

endmodule
