

Microchip MPLAB XC8 Assembler V2.41 build 20230208172133 
                                                                                               Tue Jun 13 18:42:37 2023

Microchip MPLAB XC8 C Compiler v2.41 (Free license) build 20230208172133 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intcode,global,reloc=2,class=CODE,delta=1
    10                           	psect	intcode_body,global,reloc=2,class=CODE,delta=1
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	temp,global,ovrld,common,class=COMRAM,space=1,delta=1
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16   000000                     
    17                           ; Version 2.40
    18                           ; Generated 17/11/2021 GMT
    19                           ; 
    20                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F4550 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52   000000                     _OSCCONbits	set	4051
    53   000000                     _CCP1CONbits	set	4029
    54   000000                     _T1CONbits	set	4045
    55   000000                     _CCP1CON	set	4029
    56   000000                     _T1CON	set	4045
    57   000000                     _OSCCON	set	4051
    58                           
    59                           ; #config settings
    60                           
    61                           	psect	cinit
    62   000024                     __pcinit:
    63                           	callstack 0
    64   000024                     start_initialization:
    65                           	callstack 0
    66   000024                     __initialization:
    67                           	callstack 0
    68   000024                     end_of_initialization:
    69                           	callstack 0
    70   000024                     __end_of__initialization:
    71                           	callstack 0
    72   000024  9001               	bcf	int$flags,0,c	;clear compiler interrupt flag (level 1)
    73   000026  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
    74   000028  0100               	movlb	0
    75   00002A  EF17  F000         	goto	_main	;jump to C main() function
    76                           
    77                           	psect	cstackCOMRAM
    78   000000                     __pcstackCOMRAM:
    79                           	callstack 0
    80   000000                     
    81                           ; 2 bytes @ 0x0
    82 ;;
    83 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    84 ;;
    85 ;; *************** function _main *****************
    86 ;; Defined at:
    87 ;;		line 32 in file "main.c"
    88 ;; Parameters:    Size  Location     Type
    89 ;;		None
    90 ;; Auto vars:     Size  Location     Type
    91 ;;		None
    92 ;; Return value:  Size  Location     Type
    93 ;;                  2   23[None  ] int 
    94 ;; Registers used:
    95 ;;		wreg, status,2, cstack
    96 ;; Tracked objects:
    97 ;;		On entry : 0/0
    98 ;;		On exit  : 0/0
    99 ;;		Unchanged: 0/0
   100 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   101 ;;      Params:         0       0       0       0       0       0       0       0       0
   102 ;;      Locals:         0       0       0       0       0       0       0       0       0
   103 ;;      Temps:          0       0       0       0       0       0       0       0       0
   104 ;;      Totals:         0       0       0       0       0       0       0       0       0
   105 ;;Total ram usage:        0 bytes
   106 ;; Hardware stack levels required when called: 2
   107 ;; This function calls:
   108 ;;		_Init_Internal_Oscillator
   109 ;; This function is called by:
   110 ;;		Startup code after reset
   111 ;; This function uses a non-reentrant model
   112 ;;
   113                           
   114                           	psect	text0
   115   00002E                     __ptext0:
   116                           	callstack 0
   117   00002E                     _main:
   118                           	callstack 29
   119   00002E                     
   120                           ;main.c: 35:     Init_Internal_Oscillator();
   121   00002E  EC09  F000         	call	_Init_Internal_Oscillator	;wreg free
   122   000032  EF07  F000         	goto	start
   123   000036                     __end_of_main:
   124                           	callstack 0
   125                           
   126 ;; *************** function _Init_Internal_Oscillator *****************
   127 ;; Defined at:
   128 ;;		line 57 in file "main.c"
   129 ;; Parameters:    Size  Location     Type
   130 ;;		None
   131 ;; Auto vars:     Size  Location     Type
   132 ;;		None
   133 ;; Return value:  Size  Location     Type
   134 ;;                  1    wreg      void 
   135 ;; Registers used:
   136 ;;		wreg, status,2
   137 ;; Tracked objects:
   138 ;;		On entry : 0/0
   139 ;;		On exit  : 0/0
   140 ;;		Unchanged: 0/0
   141 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   142 ;;      Params:         0       0       0       0       0       0       0       0       0
   143 ;;      Locals:         0       0       0       0       0       0       0       0       0
   144 ;;      Temps:          0       0       0       0       0       0       0       0       0
   145 ;;      Totals:         0       0       0       0       0       0       0       0       0
   146 ;;Total ram usage:        0 bytes
   147 ;; Hardware stack levels used: 1
   148 ;; Hardware stack levels required when called: 1
   149 ;; This function calls:
   150 ;;		Nothing
   151 ;; This function is called by:
   152 ;;		_main
   153 ;; This function uses a non-reentrant model
   154 ;;
   155                           
   156                           	psect	text1
   157   000012                     __ptext1:
   158                           	callstack 0
   159   000012                     _Init_Internal_Oscillator:
   160                           	callstack 29
   161   000012                     
   162                           ;main.c: 60:     OSCCON = 0x00;
   163   000012  0E00               	movlw	0
   164   000014  6ED3               	movwf	211,c	;volatile
   165                           
   166                           ;main.c: 62:     OSCCONbits.IRCF = 0b110;
   167   000016  50D3               	movf	211,w,c	;volatile
   168   000018  0B8F               	andlw	-113
   169   00001A  0960               	iorlw	96
   170   00001C  6ED3               	movwf	211,c	;volatile
   171                           
   172                           ;main.c: 63:     OSCCONbits.SCS = 0b11;
   173   00001E  0E03               	movlw	3
   174   000020  12D3               	iorwf	211,f,c	;volatile
   175   000022  0012               	return		;funcret
   176   000024                     __end_of_Init_Internal_Oscillator:
   177                           	callstack 0
   178                           
   179 ;; *************** function _ISR *****************
   180 ;; Defined at:
   181 ;;		line 21 in file "main.c"
   182 ;; Parameters:    Size  Location     Type
   183 ;;		None
   184 ;; Auto vars:     Size  Location     Type
   185 ;;		None
   186 ;; Return value:  Size  Location     Type
   187 ;;                  1    wreg      void 
   188 ;; Registers used:
   189 ;;		None
   190 ;; Tracked objects:
   191 ;;		On entry : 0/0
   192 ;;		On exit  : 0/0
   193 ;;		Unchanged: 0/0
   194 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   195 ;;      Params:         0       0       0       0       0       0       0       0       0
   196 ;;      Locals:         0       0       0       0       0       0       0       0       0
   197 ;;      Temps:          0       0       0       0       0       0       0       0       0
   198 ;;      Totals:         0       0       0       0       0       0       0       0       0
   199 ;;Total ram usage:        0 bytes
   200 ;; Hardware stack levels used: 1
   201 ;; This function calls:
   202 ;;		Nothing
   203 ;; This function is called by:
   204 ;;		Interrupt level 2
   205 ;; This function uses a non-reentrant model
   206 ;;
   207                           
   208                           	psect	intcode
   209   000008                     __pintcode:
   210                           	callstack 0
   211   000008                     _ISR:
   212                           	callstack 29
   213                           
   214                           ;incstack = 0
   215   000008  8201               	bsf	int$flags,1,c	;set compiler interrupt flag (level 2)
   216   00000A  ED1B  F000         	call	int_func,f	;refresh shadow registers
   217                           
   218                           	psect	intcode_body
   219   000036                     __pintcode_body:
   220                           	callstack 29
   221   000036                     int_func:
   222                           	callstack 29
   223   000036  0006               	pop		; remove dummy address from shadow register refresh
   224   000038  9201               	bcf	int$flags,1,c	;clear compiler interrupt flag (level 2)
   225   00003A  0011               	retfie		f
   226   00003C                     __end_of_ISR:
   227                           	callstack 0
   228   000000                     
   229                           	psect	rparam
   230   000000                     
   231                           	psect	temp
   232   000001                     btemp:
   233                           	callstack 0
   234   000001                     	ds	1
   235   000000                     int$flags	set	btemp
   236   000000                     wtemp8	set	btemp+1
   237   000000                     ttemp5	set	btemp+1
   238   000000                     ttemp6	set	btemp+4
   239   000000                     ttemp7	set	btemp+8
   240                           
   241                           	psect	idloc
   242                           
   243                           ;Config register IDLOC0 @ 0x200000
   244                           ;	unspecified, using default values
   245   200000                     	org	2097152
   246   200000  FF                 	db	255
   247                           
   248                           ;Config register IDLOC1 @ 0x200001
   249                           ;	unspecified, using default values
   250   200001                     	org	2097153
   251   200001  FF                 	db	255
   252                           
   253                           ;Config register IDLOC2 @ 0x200002
   254                           ;	unspecified, using default values
   255   200002                     	org	2097154
   256   200002  FF                 	db	255
   257                           
   258                           ;Config register IDLOC3 @ 0x200003
   259                           ;	unspecified, using default values
   260   200003                     	org	2097155
   261   200003  FF                 	db	255
   262                           
   263                           ;Config register IDLOC4 @ 0x200004
   264                           ;	unspecified, using default values
   265   200004                     	org	2097156
   266   200004  FF                 	db	255
   267                           
   268                           ;Config register IDLOC5 @ 0x200005
   269                           ;	unspecified, using default values
   270   200005                     	org	2097157
   271   200005  FF                 	db	255
   272                           
   273                           ;Config register IDLOC6 @ 0x200006
   274                           ;	unspecified, using default values
   275   200006                     	org	2097158
   276   200006  FF                 	db	255
   277                           
   278                           ;Config register IDLOC7 @ 0x200007
   279                           ;	unspecified, using default values
   280   200007                     	org	2097159
   281   200007  FF                 	db	255
   282                           
   283                           	psect	config
   284                           
   285                           ;Config register CONFIG1L @ 0x300000
   286                           ;	PLL Prescaler Selection bits
   287                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   288                           ;	System Clock Postscaler Selection bits
   289                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   290                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   291                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   292   300000                     	org	3145728
   293   300000  00                 	db	0
   294                           
   295                           ;Config register CONFIG1H @ 0x300001
   296                           ;	Oscillator Selection bits
   297                           ;	FOSC = INTOSC_HS, Internal oscillator, HS oscillator used by USB (INTHS)
   298                           ;	Fail-Safe Clock Monitor Enable bit
   299                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   300                           ;	Internal/External Oscillator Switchover bit
   301                           ;	IESO = OFF, Oscillator Switchover mode disabled
   302   300001                     	org	3145729
   303   300001  0B                 	db	11
   304                           
   305                           ;Config register CONFIG2L @ 0x300002
   306                           ;	Power-up Timer Enable bit
   307                           ;	PWRT = OFF, PWRT disabled
   308                           ;	Brown-out Reset Enable bits
   309                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   310                           ;	Brown-out Reset Voltage bits
   311                           ;	BORV = 3, Minimum setting 2.05V
   312                           ;	USB Voltage Regulator Enable bit
   313                           ;	VREGEN = OFF, USB voltage regulator disabled
   314   300002                     	org	3145730
   315   300002  19                 	db	25
   316                           
   317                           ;Config register CONFIG2H @ 0x300003
   318                           ;	Watchdog Timer Enable bit
   319                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   320                           ;	Watchdog Timer Postscale Select bits
   321                           ;	WDTPS = 32768, 1:32768
   322   300003                     	org	3145731
   323   300003  1E                 	db	30
   324                           
   325                           ; Padding undefined space
   326   300004                     	org	3145732
   327   300004  FF                 	db	255
   328                           
   329                           ;Config register CONFIG3H @ 0x300005
   330                           ;	CCP2 MUX bit
   331                           ;	CCP2MX = OFF, CCP2 input/output is multiplexed with RB3
   332                           ;	PORTB A/D Enable bit
   333                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   334                           ;	Low-Power Timer 1 Oscillator Enable bit
   335                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   336                           ;	MCLR Pin Enable bit
   337                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   338   300005                     	org	3145733
   339   300005  80                 	db	128
   340                           
   341                           ;Config register CONFIG4L @ 0x300006
   342                           ;	Stack Full/Underflow Reset Enable bit
   343                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   344                           ;	Single-Supply ICSP Enable bit
   345                           ;	LVP = OFF, Single-Supply ICSP disabled
   346                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   347                           ;	ICPRT = OFF, ICPORT disabled
   348                           ;	Extended Instruction Set Enable bit
   349                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   350                           ;	Background Debugger Enable bit
   351                           ;	DEBUG = 0x1, unprogrammed default
   352   300006                     	org	3145734
   353   300006  80                 	db	128
   354                           
   355                           ; Padding undefined space
   356   300007                     	org	3145735
   357   300007  FF                 	db	255
   358                           
   359                           ;Config register CONFIG5L @ 0x300008
   360                           ;	Code Protection bit
   361                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   362                           ;	Code Protection bit
   363                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   364                           ;	Code Protection bit
   365                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   366                           ;	Code Protection bit
   367                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   368   300008                     	org	3145736
   369   300008  0F                 	db	15
   370                           
   371                           ;Config register CONFIG5H @ 0x300009
   372                           ;	Boot Block Code Protection bit
   373                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   374                           ;	Data EEPROM Code Protection bit
   375                           ;	CPD = OFF, Data EEPROM is not code-protected
   376   300009                     	org	3145737
   377   300009  C0                 	db	192
   378                           
   379                           ;Config register CONFIG6L @ 0x30000A
   380                           ;	Write Protection bit
   381                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   382                           ;	Write Protection bit
   383                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   384                           ;	Write Protection bit
   385                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   386                           ;	Write Protection bit
   387                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   388   30000A                     	org	3145738
   389   30000A  0F                 	db	15
   390                           
   391                           ;Config register CONFIG6H @ 0x30000B
   392                           ;	Configuration Register Write Protection bit
   393                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   394                           ;	Boot Block Write Protection bit
   395                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   396                           ;	Data EEPROM Write Protection bit
   397                           ;	WRTD = OFF, Data EEPROM is not write-protected
   398   30000B                     	org	3145739
   399   30000B  E0                 	db	224
   400                           
   401                           ;Config register CONFIG7L @ 0x30000C
   402                           ;	Table Read Protection bit
   403                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   404                           ;	Table Read Protection bit
   405                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   406                           ;	Table Read Protection bit
   407                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   408                           ;	Table Read Protection bit
   409                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   410   30000C                     	org	3145740
   411   30000C  0F                 	db	15
   412                           
   413                           ;Config register CONFIG7H @ 0x30000D
   414                           ;	Boot Block Table Read Protection bit
   415                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   416   30000D                     	org	3145741
   417   30000D  40                 	db	64
   418                           tosu	equ	0xFFF
   419                           tosh	equ	0xFFE
   420                           tosl	equ	0xFFD
   421                           stkptr	equ	0xFFC
   422                           pclatu	equ	0xFFB
   423                           pclath	equ	0xFFA
   424                           pcl	equ	0xFF9
   425                           tblptru	equ	0xFF8
   426                           tblptrh	equ	0xFF7
   427                           tblptrl	equ	0xFF6
   428                           tablat	equ	0xFF5
   429                           prodh	equ	0xFF4
   430                           prodl	equ	0xFF3
   431                           indf0	equ	0xFEF
   432                           postinc0	equ	0xFEE
   433                           postdec0	equ	0xFED
   434                           preinc0	equ	0xFEC
   435                           plusw0	equ	0xFEB
   436                           fsr0h	equ	0xFEA
   437                           fsr0l	equ	0xFE9
   438                           wreg	equ	0xFE8
   439                           indf1	equ	0xFE7
   440                           postinc1	equ	0xFE6
   441                           postdec1	equ	0xFE5
   442                           preinc1	equ	0xFE4
   443                           plusw1	equ	0xFE3
   444                           fsr1h	equ	0xFE2
   445                           fsr1l	equ	0xFE1
   446                           bsr	equ	0xFE0
   447                           indf2	equ	0xFDF
   448                           postinc2	equ	0xFDE
   449                           postdec2	equ	0xFDD
   450                           preinc2	equ	0xFDC
   451                           plusw2	equ	0xFDB
   452                           fsr2h	equ	0xFDA
   453                           fsr2l	equ	0xFD9
   454                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           94      0       0
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _ISR in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _ISR in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _ISR in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _ISR in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _ISR in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _ISR in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _ISR in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _ISR in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
           _Init_Internal_Oscillator
 ---------------------------------------------------------------------------------
 (1) _Init_Internal_Oscillator                             0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _ISR                                                  0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Init_Internal_Oscillator

 _ISR (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5E      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhh         2C      0       0      20        0.0%
BITBIGSFRhl          5      0       0      21        0.0%
BITBIGSFRlh          F      0       0      22        0.0%
BITBIGSFRll         5D      0       0      23        0.0%
ABS                  0      0       0      24        0.0%
BIGRAM             7FF      0       0      25        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.41 build 20230208172133 
Symbol Table                                                                                   Tue Jun 13 18:42:37 2023

                              l30 0022                                l24 0032                               l706 0012  
                             l708 002E                               _ISR 0008                              ?_ISR 0000  
                            i2l19 0038                              _main 002E                              btemp 0001  
                            start 000E                      ___param_bank 0000                             ??_ISR 0000  
                           ?_main 0000                             _T1CON 0FCD                             ttemp5 0002  
                           ttemp6 0005                             ttemp7 0009                             wtemp8 0002  
                 __initialization 0024                      __end_of_main 0036                            ??_main 0000  
                   __activetblptr 0000                            _OSCCON 0FD3                            isa$std 0001  
                      __accesstop 0060           __end_of__initialization 0024                     ___rparam_used 0001  
                  __pcstackCOMRAM 0000                           _CCP1CON 0FBD         ?_Init_Internal_Oscillator 0000  
                         __Hparam 0000                           __Lparam 0000                           __pcinit 0024  
                         __ramtop 0800                           __ptext0 002E                           __ptext1 0012  
                       _T1CONbits 0FCD                    __pintcode_body 0036              end_of_initialization 0024  
                         int_func 0036                       _CCP1CONbits 0FBD               start_initialization 0024  
                     __end_of_ISR 003C  __end_of_Init_Internal_Oscillator 0024                         __pintcode 0008  
        _Init_Internal_Oscillator 0012                          __Hrparam 0000                          __Lrparam 0000  
                        isa$xinst 0000                          int$flags 0001                          intlevel2 0000  
                      _OSCCONbits 0FD3        ??_Init_Internal_Oscillator 0000  
