-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FAST_t_opr is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src_rows_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    src_rows_V_empty_n : IN STD_LOGIC;
    src_rows_V_read : OUT STD_LOGIC;
    src_cols_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    src_cols_V_empty_n : IN STD_LOGIC;
    src_cols_V_read : OUT STD_LOGIC;
    src_data_stream_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_data_stream_V_empty_n : IN STD_LOGIC;
    src_data_stream_V_read : OUT STD_LOGIC;
    keypoints_val_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    keypoints_val_ce0 : OUT STD_LOGIC;
    keypoints_val_we0 : OUT STD_LOGIC;
    keypoints_val_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    keypoints_val_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    keypoints_val_ce1 : OUT STD_LOGIC;
    keypoints_val_we1 : OUT STD_LOGIC;
    keypoints_val_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    keypoints_rows_dout : IN STD_LOGIC_VECTOR (2 downto 0);
    keypoints_rows_empty_n : IN STD_LOGIC;
    keypoints_rows_read : OUT STD_LOGIC;
    keypoints_cols_dout : IN STD_LOGIC_VECTOR (10 downto 0);
    keypoints_cols_empty_n : IN STD_LOGIC;
    keypoints_cols_read : OUT STD_LOGIC;
    threshold_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    threshold_empty_n : IN STD_LOGIC;
    threshold_read : OUT STD_LOGIC;
    keypoints_rows_out_din : OUT STD_LOGIC_VECTOR (2 downto 0);
    keypoints_rows_out_full_n : IN STD_LOGIC;
    keypoints_rows_out_write : OUT STD_LOGIC;
    keypoints_cols_out_din : OUT STD_LOGIC_VECTOR (10 downto 0);
    keypoints_cols_out_full_n : IN STD_LOGIC;
    keypoints_cols_out_write : OUT STD_LOGIC );
end;


architecture behav of FAST_t_opr is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_3E8 : STD_LOGIC_VECTOR (11 downto 0) := "001111101000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv16_FFFC : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv32_3E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001111100111";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal src_rows_V_blk_n : STD_LOGIC;
    signal src_cols_V_blk_n : STD_LOGIC;
    signal src_data_stream_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal exitcond3_i_reg_4815 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4824 : STD_LOGIC_VECTOR (0 downto 0);
    signal keypoints_rows_blk_n : STD_LOGIC;
    signal keypoints_cols_blk_n : STD_LOGIC;
    signal threshold_blk_n : STD_LOGIC;
    signal keypoints_rows_out_blk_n : STD_LOGIC;
    signal keypoints_cols_out_blk_n : STD_LOGIC;
    signal t_V_2_reg_646 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_2_reg_646_pp1_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state6_pp1_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op219_read_state7 : BOOLEAN;
    signal ap_block_state7_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state8_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state9_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_state10_pp1_stage0_iter4 : BOOLEAN;
    signal ap_block_state11_pp1_stage0_iter5 : BOOLEAN;
    signal ap_block_state12_pp1_stage0_iter6 : BOOLEAN;
    signal ap_block_state13_pp1_stage0_iter7 : BOOLEAN;
    signal ap_block_state14_pp1_stage0_iter8 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal t_V_2_reg_646_pp1_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_2_reg_646_pp1_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_2_reg_646_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_2_reg_646_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_2_reg_646_pp1_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal t_V_2_reg_646_pp1_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal keypoints_rows_read_reg_4362 : STD_LOGIC_VECTOR (2 downto 0);
    signal keypoints_cols_read_reg_4367 : STD_LOGIC_VECTOR (10 downto 0);
    signal threshold_read_reg_4372 : STD_LOGIC_VECTOR (7 downto 0);
    signal rows_reg_4378 : STD_LOGIC_VECTOR (31 downto 0);
    signal cols_reg_4384 : STD_LOGIC_VECTOR (31 downto 0);
    signal next_mul_fu_1410_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal next_mul_reg_4390 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_7_i_fu_1420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_1425_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_reg_4399 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_i_fu_1431_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_i_reg_4718 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_28_fu_1436_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_i_28_reg_4723 : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_fu_1441_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_reg_4728 : STD_LOGIC_VECTOR (31 downto 0);
    signal rhs_V_fu_1444_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_reg_4733 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_fu_1447_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_reg_4753 : STD_LOGIC_VECTOR (8 downto 0);
    signal b0_fu_1453_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_reg_4773 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_fu_1471_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal exitcond2_i_fu_1492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal i_V_fu_1497_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_V_reg_4790 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_i_fu_1503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_reg_4795 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_fu_1508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_i_reg_4800 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_i_fu_1518_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_i_reg_4805 : STD_LOGIC_VECTOR (15 downto 0);
    signal notlhs_i_fu_1524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_i_reg_4810 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3_i_fu_1535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3_i_reg_4815_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3_i_reg_4815_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3_i_reg_4815_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3_i_reg_4815_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3_i_reg_4815_pp1_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3_i_reg_4815_pp1_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3_i_reg_4815_pp1_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_1540_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_V_reg_4819 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal or_cond_i_fu_1551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4824_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4824_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4824_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4824_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4824_pp1_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4824_pp1_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_4824_pp1_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_val_0_V_addr_reg_4829 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_1_V_addr_reg_4835 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_2_V_addr_reg_4841 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_3_V_addr_reg_4847 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_4_V_addr_reg_4853 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_5_V_addr_reg_4859 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_cond1_i_fu_1572_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_i_reg_4865 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_i_reg_4865_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_i_reg_4865_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_i_reg_4865_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_i_reg_4865_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_i_reg_4865_pp1_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_i_reg_4865_pp1_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond1_i_reg_4865_pp1_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_i_fu_1959_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_i_reg_4869 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_i_fu_1969_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_i_reg_4874 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_1_i_fu_2043_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_1_i_reg_4879 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_1_i_fu_2053_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_1_i_reg_4884 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_i_fu_2127_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_i_reg_4889 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_2_i_fu_2137_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_2_i_reg_4894 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_3_i_fu_2211_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_3_i_reg_4899 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_3_i_fu_2221_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_3_i_reg_4904 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_4_i_fu_2295_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_4_i_reg_4909 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_4_i_fu_2305_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_4_i_reg_4914 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_5_i_fu_2379_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_5_i_reg_4919 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_5_i_fu_2389_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_5_i_reg_4924 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_i_31_fu_2463_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_i_31_reg_4929 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_6_i_fu_2473_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_6_i_reg_4934 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_8_i_fu_2547_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_8_i_reg_4939 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_7_i_fu_2557_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_6_7_i_reg_4944 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_cond2_i_fu_2639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_i_reg_4949 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_not_i_fu_2645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_1_not_i_reg_4955 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_1_i_fu_2651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_1_i_reg_4960 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_i_fu_2657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond4_i_reg_4965 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_2_not_i_fu_2663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_2_not_i_reg_4970 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_2_i_fu_2669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_2_i_reg_4975 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_i_fu_2675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_i_reg_4980 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_3_not_i_fu_2681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_3_not_i_reg_4985 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_3_i_fu_2687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_3_i_reg_4990 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_i_fu_2693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond6_i_reg_4995 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_4_not_i_fu_2699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_4_not_i_reg_5000 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_4_i_fu_2705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_4_i_reg_5005 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_i_fu_2711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond7_i_reg_5010 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_5_not_i_fu_2717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_5_not_i_reg_5015 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_5_i_fu_2723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_5_i_reg_5020 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond8_i_fu_2729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond8_i_reg_5025 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond10_i_fu_2851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond10_i_reg_5030 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_4_i_fu_3253_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_1_i_4_i_reg_5035 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_cond18_i_fu_3267_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond18_i_reg_5041 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond9_i_fu_3279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond9_i_reg_5047 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_fu_3297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp6_reg_5053 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_fu_3303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp10_reg_5058 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_fu_3309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp11_reg_5063 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_d_assign_16_i_fu_3315_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_16_i_reg_5068 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_16_i_reg_5068_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_16_i_reg_5068_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_8_i_fu_3320_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_8_i_reg_5074 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_8_i_reg_5074_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_8_i_reg_5074_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_1_i_fu_3325_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_1_i_reg_5080 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_1_i_reg_5080_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_1_i_reg_5080_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_9_i_fu_3330_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_9_i_reg_5086 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_9_i_reg_5086_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_9_i_reg_5086_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_2_i_fu_3335_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_2_i_reg_5092 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_2_i_reg_5092_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_2_i_reg_5092_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_10_i_fu_3340_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_10_i_reg_5098 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_10_i_reg_5098_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_10_i_reg_5098_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_10_i_reg_5098_pp1_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_3_i_fu_3345_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_3_i_reg_5104 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_3_i_reg_5104_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_3_i_reg_5104_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_3_i_reg_5104_pp1_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_11_i_fu_3350_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_11_i_reg_5110 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_11_i_reg_5110_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_11_i_reg_5110_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_4_i_fu_3355_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_4_i_reg_5116 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_4_i_reg_5116_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_4_i_reg_5116_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_12_i_fu_3360_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_12_i_reg_5122 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_12_i_reg_5122_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_12_i_reg_5122_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_12_i_reg_5122_pp1_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_5_i_fu_3365_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_5_i_reg_5128 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_5_i_reg_5128_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_5_i_reg_5128_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_5_i_reg_5128_pp1_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_13_i_fu_3370_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_13_i_reg_5134 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_13_i_reg_5134_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_13_i_reg_5134_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_6_i_fu_3375_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_6_i_reg_5140 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_6_i_reg_5140_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_6_i_reg_5140_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_14_i_fu_3380_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_14_i_reg_5146 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_14_i_reg_5146_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_14_i_reg_5146_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_14_i_reg_5146_pp1_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_7_i_fu_3385_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_7_i_reg_5152 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_7_i_reg_5152_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_7_i_reg_5152_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_7_i_reg_5152_pp1_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_15_i_fu_3390_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_15_i_reg_5158 : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_15_i_reg_5158_pp1_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal flag_d_assign_15_i_reg_5158_pp1_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal iscorner_2_i_16_i_fu_3718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal iscorner_2_i_16_i_reg_5164 : STD_LOGIC_VECTOR (0 downto 0);
    signal iscorner_2_i_16_i_reg_5164_pp1_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal iscorner_2_i_16_i_reg_5164_pp1_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal iscorner_2_i_16_i_reg_5164_pp1_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal iscorner_2_i_16_i_reg_5164_pp1_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_i_min_int_s_fu_798_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_i_reg_5168 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_i_max_int_s_fu_1148_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_i_reg_5173 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_2_i_min_int_s_fu_804_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_2_i_reg_5178 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_2_i_max_int_s_fu_1154_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_2_i_reg_5183 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_4_i_min_int_s_fu_810_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_4_i_reg_5188 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_4_i_max_int_s_fu_1160_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_4_i_reg_5193 : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_3_i_max_int_s_fu_1221_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_3_i_reg_5198 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_4_i_min_int_s_fu_864_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_4_i_reg_5203 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_4_i_min_int_s_fu_870_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_4_i_reg_5208 : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_3_i_min_int_s_fu_924_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_3_i_reg_5213 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_4_i_max_int_s_fu_1285_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_4_i_reg_5218 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_4_i_max_int_s_fu_1291_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_4_i_reg_5223 : STD_LOGIC_VECTOR (31 downto 0);
    signal core_buf_val_0_V_ad_reg_5228 : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_1_V_ad_reg_5234 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_20_fu_4115_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_20_reg_5240 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_condition_pp1_exit_iter1_state7 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp1_iter8 : STD_LOGIC := '0';
    signal k_buf_val_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_0_V_ce0 : STD_LOGIC;
    signal k_buf_val_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_0_V_ce1 : STD_LOGIC;
    signal k_buf_val_0_V_we1 : STD_LOGIC;
    signal k_buf_val_1_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_1_V_ce0 : STD_LOGIC;
    signal k_buf_val_1_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_1_V_ce1 : STD_LOGIC;
    signal k_buf_val_1_V_we1 : STD_LOGIC;
    signal k_buf_val_2_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_2_V_ce0 : STD_LOGIC;
    signal k_buf_val_2_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_2_V_ce1 : STD_LOGIC;
    signal k_buf_val_2_V_we1 : STD_LOGIC;
    signal k_buf_val_3_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_3_V_ce0 : STD_LOGIC;
    signal k_buf_val_3_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_3_V_ce1 : STD_LOGIC;
    signal k_buf_val_3_V_we1 : STD_LOGIC;
    signal k_buf_val_4_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_4_V_ce0 : STD_LOGIC;
    signal k_buf_val_4_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_4_V_ce1 : STD_LOGIC;
    signal k_buf_val_4_V_we1 : STD_LOGIC;
    signal k_buf_val_5_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal k_buf_val_5_V_ce0 : STD_LOGIC;
    signal k_buf_val_5_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_val_5_V_ce1 : STD_LOGIC;
    signal k_buf_val_5_V_we1 : STD_LOGIC;
    signal core_buf_val_0_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_0_V_ce0 : STD_LOGIC;
    signal core_buf_val_0_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_buf_val_0_V_ce1 : STD_LOGIC;
    signal core_buf_val_0_V_we1 : STD_LOGIC;
    signal core_buf_val_1_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal core_buf_val_1_V_ce0 : STD_LOGIC;
    signal core_buf_val_1_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_buf_val_1_V_ce1 : STD_LOGIC;
    signal core_buf_val_1_V_we1 : STD_LOGIC;
    signal tmp_56_1_i_min_int_s_fu_672_ap_ready : STD_LOGIC;
    signal tmp_56_1_i_min_int_s_fu_672_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_3_i_min_int_s_fu_678_ap_ready : STD_LOGIC;
    signal tmp_56_3_i_min_int_s_fu_678_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_5_i_min_int_s_fu_684_ap_ready : STD_LOGIC;
    signal tmp_56_5_i_min_int_s_fu_684_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_7_i_min_int_s_fu_690_ap_ready : STD_LOGIC;
    signal tmp_56_7_i_min_int_s_fu_690_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_9_i_min_int_s_fu_696_ap_ready : STD_LOGIC;
    signal tmp_56_9_i_min_int_s_fu_696_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_i_min_int_s_fu_702_ap_ready : STD_LOGIC;
    signal tmp_56_i_min_int_s_fu_702_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_2_i_min_int_s_fu_708_ap_ready : STD_LOGIC;
    signal tmp_56_2_i_min_int_s_fu_708_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_4_i_min_int_s_fu_714_ap_ready : STD_LOGIC;
    signal tmp_56_4_i_min_int_s_fu_714_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_1_i_min_int_s_fu_720_ap_ready : STD_LOGIC;
    signal tmp_63_1_i_min_int_s_fu_720_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_3_i_min_int_s_fu_726_ap_ready : STD_LOGIC;
    signal tmp_63_3_i_min_int_s_fu_726_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_5_i_min_int_s_fu_732_ap_ready : STD_LOGIC;
    signal tmp_63_5_i_min_int_s_fu_732_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_7_i_min_int_s_fu_738_ap_ready : STD_LOGIC;
    signal tmp_63_7_i_min_int_s_fu_738_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_9_i_min_int_s_fu_744_ap_ready : STD_LOGIC;
    signal tmp_63_9_i_min_int_s_fu_744_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_i_min_int_s_fu_750_ap_ready : STD_LOGIC;
    signal tmp_63_i_min_int_s_fu_750_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_2_i_min_int_s_fu_756_ap_ready : STD_LOGIC;
    signal tmp_63_2_i_min_int_s_fu_756_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_63_4_i_min_int_s_fu_762_ap_ready : STD_LOGIC;
    signal tmp_63_4_i_min_int_s_fu_762_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_1_i_min_int_s_fu_768_ap_ready : STD_LOGIC;
    signal tmp_70_1_i_min_int_s_fu_768_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_3_i_min_int_s_fu_774_ap_ready : STD_LOGIC;
    signal tmp_70_3_i_min_int_s_fu_774_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_5_i_min_int_s_fu_780_ap_ready : STD_LOGIC;
    signal tmp_70_5_i_min_int_s_fu_780_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_7_i_min_int_s_fu_786_ap_ready : STD_LOGIC;
    signal tmp_70_7_i_min_int_s_fu_786_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_9_i_min_int_s_fu_792_ap_ready : STD_LOGIC;
    signal tmp_70_9_i_min_int_s_fu_792_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_70_i_min_int_s_fu_798_ap_ready : STD_LOGIC;
    signal tmp_70_2_i_min_int_s_fu_804_ap_ready : STD_LOGIC;
    signal tmp_70_4_i_min_int_s_fu_810_ap_ready : STD_LOGIC;
    signal tmp_78_i_min_int_s_fu_816_ap_ready : STD_LOGIC;
    signal tmp_78_i_min_int_s_fu_816_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_i_min_int_s_fu_822_ap_ready : STD_LOGIC;
    signal tmp_81_i_min_int_s_fu_822_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_1_i_min_int_s_fu_828_ap_ready : STD_LOGIC;
    signal tmp_78_1_i_min_int_s_fu_828_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_1_i_min_int_s_fu_834_ap_ready : STD_LOGIC;
    signal tmp_81_1_i_min_int_s_fu_834_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_2_i_min_int_s_fu_840_ap_ready : STD_LOGIC;
    signal tmp_78_2_i_min_int_s_fu_840_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_2_i_min_int_s_fu_846_ap_ready : STD_LOGIC;
    signal tmp_81_2_i_min_int_s_fu_846_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_3_i_min_int_s_fu_852_ap_ready : STD_LOGIC;
    signal tmp_78_3_i_min_int_s_fu_852_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_3_i_min_int_s_fu_858_ap_ready : STD_LOGIC;
    signal tmp_81_3_i_min_int_s_fu_858_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_4_i_min_int_s_fu_864_ap_ready : STD_LOGIC;
    signal tmp_81_4_i_min_int_s_fu_870_ap_ready : STD_LOGIC;
    signal b0_1_i_min_int_s_fu_876_ap_ready : STD_LOGIC;
    signal b0_1_i_min_int_s_fu_876_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_i_min_int_s_fu_882_ap_ready : STD_LOGIC;
    signal b0_2_i_min_int_s_fu_882_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_1_1_i_min_int_s_fu_889_ap_ready : STD_LOGIC;
    signal b0_1_1_i_min_int_s_fu_889_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_1_i_min_int_s_fu_896_ap_ready : STD_LOGIC;
    signal b0_2_1_i_min_int_s_fu_896_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_1_2_i_min_int_s_fu_903_ap_ready : STD_LOGIC;
    signal b0_1_2_i_min_int_s_fu_903_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_2_i_min_int_s_fu_910_ap_ready : STD_LOGIC;
    signal b0_2_2_i_min_int_s_fu_910_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_1_3_i_min_int_s_fu_917_ap_ready : STD_LOGIC;
    signal b0_1_3_i_min_int_s_fu_917_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_3_i_min_int_s_fu_924_ap_ready : STD_LOGIC;
    signal tmp_78_5_i_min_int_s_fu_931_ap_ready : STD_LOGIC;
    signal tmp_78_5_i_min_int_s_fu_931_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_5_i_min_int_s_fu_937_ap_ready : STD_LOGIC;
    signal tmp_81_5_i_min_int_s_fu_937_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_6_i_min_int_s_fu_943_ap_ready : STD_LOGIC;
    signal tmp_78_6_i_min_int_s_fu_943_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_6_i_min_int_s_fu_949_ap_ready : STD_LOGIC;
    signal tmp_81_6_i_min_int_s_fu_949_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_78_7_i_min_int_s_fu_955_ap_ready : STD_LOGIC;
    signal tmp_78_7_i_min_int_s_fu_955_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_81_7_i_min_int_s_fu_961_ap_ready : STD_LOGIC;
    signal tmp_81_7_i_min_int_s_fu_961_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_1_4_i_min_int_s_fu_967_ap_ready : STD_LOGIC;
    signal b0_1_4_i_min_int_s_fu_967_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_4_i_min_int_s_fu_973_ap_ready : STD_LOGIC;
    signal b0_2_4_i_min_int_s_fu_973_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_1_5_i_min_int_s_fu_980_ap_ready : STD_LOGIC;
    signal b0_1_5_i_min_int_s_fu_980_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_5_i_min_int_s_fu_987_ap_ready : STD_LOGIC;
    signal b0_2_5_i_min_int_s_fu_987_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_1_6_i_min_int_s_fu_994_ap_ready : STD_LOGIC;
    signal b0_1_6_i_min_int_s_fu_994_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_6_i_min_int_s_fu_1001_ap_ready : STD_LOGIC;
    signal b0_2_6_i_min_int_s_fu_1001_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_1_7_i_min_int_s_fu_1008_ap_ready : STD_LOGIC;
    signal b0_1_7_i_min_int_s_fu_1008_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal b0_2_7_i_min_int_s_fu_1015_ap_ready : STD_LOGIC;
    signal b0_2_7_i_min_int_s_fu_1015_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_58_1_i_max_int_s_fu_1022_ap_ready : STD_LOGIC;
    signal tmp_58_1_i_max_int_s_fu_1022_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_58_3_i_max_int_s_fu_1028_ap_ready : STD_LOGIC;
    signal tmp_58_3_i_max_int_s_fu_1028_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_58_5_i_max_int_s_fu_1034_ap_ready : STD_LOGIC;
    signal tmp_58_5_i_max_int_s_fu_1034_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_58_7_i_max_int_s_fu_1040_ap_ready : STD_LOGIC;
    signal tmp_58_7_i_max_int_s_fu_1040_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_58_9_i_max_int_s_fu_1046_ap_ready : STD_LOGIC;
    signal tmp_58_9_i_max_int_s_fu_1046_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_58_i_max_int_s_fu_1052_ap_ready : STD_LOGIC;
    signal tmp_58_i_max_int_s_fu_1052_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_58_2_i_max_int_s_fu_1058_ap_ready : STD_LOGIC;
    signal tmp_58_2_i_max_int_s_fu_1058_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_58_4_i_max_int_s_fu_1064_ap_ready : STD_LOGIC;
    signal tmp_58_4_i_max_int_s_fu_1064_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_1_i_max_int_s_fu_1070_ap_ready : STD_LOGIC;
    signal tmp_65_1_i_max_int_s_fu_1070_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_3_i_max_int_s_fu_1076_ap_ready : STD_LOGIC;
    signal tmp_65_3_i_max_int_s_fu_1076_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_5_i_max_int_s_fu_1082_ap_ready : STD_LOGIC;
    signal tmp_65_5_i_max_int_s_fu_1082_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_7_i_max_int_s_fu_1088_ap_ready : STD_LOGIC;
    signal tmp_65_7_i_max_int_s_fu_1088_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_9_i_max_int_s_fu_1094_ap_ready : STD_LOGIC;
    signal tmp_65_9_i_max_int_s_fu_1094_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_i_max_int_s_fu_1100_ap_ready : STD_LOGIC;
    signal tmp_65_i_max_int_s_fu_1100_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_2_i_max_int_s_fu_1106_ap_ready : STD_LOGIC;
    signal tmp_65_2_i_max_int_s_fu_1106_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_4_i_max_int_s_fu_1112_ap_ready : STD_LOGIC;
    signal tmp_65_4_i_max_int_s_fu_1112_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_1_i_max_int_s_fu_1118_ap_ready : STD_LOGIC;
    signal tmp_72_1_i_max_int_s_fu_1118_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_3_i_max_int_s_fu_1124_ap_ready : STD_LOGIC;
    signal tmp_72_3_i_max_int_s_fu_1124_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_5_i_max_int_s_fu_1130_ap_ready : STD_LOGIC;
    signal tmp_72_5_i_max_int_s_fu_1130_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_7_i_max_int_s_fu_1136_ap_ready : STD_LOGIC;
    signal tmp_72_7_i_max_int_s_fu_1136_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_9_i_max_int_s_fu_1142_ap_ready : STD_LOGIC;
    signal tmp_72_9_i_max_int_s_fu_1142_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_72_i_max_int_s_fu_1148_ap_ready : STD_LOGIC;
    signal tmp_72_2_i_max_int_s_fu_1154_ap_ready : STD_LOGIC;
    signal tmp_72_4_i_max_int_s_fu_1160_ap_ready : STD_LOGIC;
    signal a0_1_i_max_int_s_fu_1166_ap_ready : STD_LOGIC;
    signal a0_1_i_max_int_s_fu_1166_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_i_max_int_s_fu_1173_ap_ready : STD_LOGIC;
    signal a0_2_i_max_int_s_fu_1173_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_1_1_i_max_int_s_fu_1181_ap_ready : STD_LOGIC;
    signal a0_1_1_i_max_int_s_fu_1181_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_1_i_max_int_s_fu_1189_ap_ready : STD_LOGIC;
    signal a0_2_1_i_max_int_s_fu_1189_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_1_2_i_max_int_s_fu_1197_ap_ready : STD_LOGIC;
    signal a0_1_2_i_max_int_s_fu_1197_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_2_i_max_int_s_fu_1205_ap_ready : STD_LOGIC;
    signal a0_2_2_i_max_int_s_fu_1205_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_1_3_i_max_int_s_fu_1213_ap_ready : STD_LOGIC;
    signal a0_1_3_i_max_int_s_fu_1213_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_3_i_max_int_s_fu_1221_ap_ready : STD_LOGIC;
    signal tmp_86_i_max_int_s_fu_1229_ap_ready : STD_LOGIC;
    signal tmp_86_i_max_int_s_fu_1229_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_i_max_int_s_fu_1236_ap_ready : STD_LOGIC;
    signal tmp_89_i_max_int_s_fu_1236_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_1_i_max_int_s_fu_1243_ap_ready : STD_LOGIC;
    signal tmp_86_1_i_max_int_s_fu_1243_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_1_i_max_int_s_fu_1250_ap_ready : STD_LOGIC;
    signal tmp_89_1_i_max_int_s_fu_1250_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_2_i_max_int_s_fu_1257_ap_ready : STD_LOGIC;
    signal tmp_86_2_i_max_int_s_fu_1257_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_2_i_max_int_s_fu_1264_ap_ready : STD_LOGIC;
    signal tmp_89_2_i_max_int_s_fu_1264_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_3_i_max_int_s_fu_1271_ap_ready : STD_LOGIC;
    signal tmp_86_3_i_max_int_s_fu_1271_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_3_i_max_int_s_fu_1278_ap_ready : STD_LOGIC;
    signal tmp_89_3_i_max_int_s_fu_1278_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_4_i_max_int_s_fu_1285_ap_ready : STD_LOGIC;
    signal tmp_89_4_i_max_int_s_fu_1291_ap_ready : STD_LOGIC;
    signal a0_1_4_i_max_int_s_fu_1297_ap_ready : STD_LOGIC;
    signal a0_1_4_i_max_int_s_fu_1297_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_4_i_max_int_s_fu_1303_ap_ready : STD_LOGIC;
    signal a0_2_4_i_max_int_s_fu_1303_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_1_5_i_max_int_s_fu_1310_ap_ready : STD_LOGIC;
    signal a0_1_5_i_max_int_s_fu_1310_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_5_i_max_int_s_fu_1318_ap_ready : STD_LOGIC;
    signal a0_2_5_i_max_int_s_fu_1318_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_1_6_i_max_int_s_fu_1326_ap_ready : STD_LOGIC;
    signal a0_1_6_i_max_int_s_fu_1326_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_6_i_max_int_s_fu_1334_ap_ready : STD_LOGIC;
    signal a0_2_6_i_max_int_s_fu_1334_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_1_7_i_max_int_s_fu_1342_ap_ready : STD_LOGIC;
    signal a0_1_7_i_max_int_s_fu_1342_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal a0_2_7_i_max_int_s_fu_1350_ap_ready : STD_LOGIC;
    signal a0_2_7_i_max_int_s_fu_1350_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_5_i_max_int_s_fu_1358_ap_ready : STD_LOGIC;
    signal tmp_86_5_i_max_int_s_fu_1358_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_5_i_max_int_s_fu_1365_ap_ready : STD_LOGIC;
    signal tmp_89_5_i_max_int_s_fu_1365_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_6_i_max_int_s_fu_1372_ap_ready : STD_LOGIC;
    signal tmp_86_6_i_max_int_s_fu_1372_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_6_i_max_int_s_fu_1379_ap_ready : STD_LOGIC;
    signal tmp_89_6_i_max_int_s_fu_1379_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_86_7_i_max_int_s_fu_1386_ap_ready : STD_LOGIC;
    signal tmp_86_7_i_max_int_s_fu_1386_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_89_7_i_max_int_s_fu_1393_ap_ready : STD_LOGIC;
    signal tmp_89_7_i_max_int_s_fu_1393_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_i_max_int_s_fu_1400_ap_ready : STD_LOGIC;
    signal tmp_23_i_max_int_s_fu_1400_y : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_i_max_int_s_fu_1400_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3724_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3724_ap_ce : STD_LOGIC;
    signal ap_predicate_op581_call_state9 : BOOLEAN;
    signal ap_predicate_op612_call_state10 : BOOLEAN;
    signal grp_reg_int_s_fu_3732_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3732_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3740_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3740_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3748_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3748_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3756_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3756_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3764_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3764_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3772_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3772_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3780_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3780_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3788_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3788_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3796_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3796_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3804_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3804_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3812_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3812_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3820_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3820_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3828_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3828_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3836_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3836_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3844_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3844_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3852_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3852_ap_ce : STD_LOGIC;
    signal ap_predicate_op660_call_state11 : BOOLEAN;
    signal grp_reg_int_s_fu_3860_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3860_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3868_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3868_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3876_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3876_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3884_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3884_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3892_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3892_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3900_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3900_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3908_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3908_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3916_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3916_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3924_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3924_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3932_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3932_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3940_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3940_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3948_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3948_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3956_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3956_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3964_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3964_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3972_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3972_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3980_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3980_ap_ce : STD_LOGIC;
    signal ap_predicate_op702_call_state12 : BOOLEAN;
    signal grp_reg_int_s_fu_3988_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3988_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_3996_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_3996_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_4004_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_4004_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_4012_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_4012_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_4020_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_4020_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_4028_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_4028_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_4036_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_4036_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_4044_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_4044_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_4052_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_4052_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_4060_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_4060_ap_ce : STD_LOGIC;
    signal ap_predicate_op759_call_state13 : BOOLEAN;
    signal grp_reg_int_s_fu_4067_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_4067_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_4074_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_4074_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_4081_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_4081_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_4088_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_4088_ap_ce : STD_LOGIC;
    signal grp_reg_int_s_fu_4095_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_reg_int_s_fu_4095_ap_ce : STD_LOGIC;
    signal i_0_i_i_reg_601 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal phi_mul_reg_612 : STD_LOGIC_VECTOR (11 downto 0);
    signal j_0_i_i_reg_624 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_i_fu_1466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_reg_635 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_phi_mux_t_V_2_phi_fu_650_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_core_1_i_phi_fu_662_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp1_iter0_core_1_i_reg_658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp1_iter1_core_1_i_reg_658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp1_iter2_core_1_i_reg_658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp1_iter3_core_1_i_reg_658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp1_iter4_core_1_i_reg_658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp1_iter5_core_1_i_reg_658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp1_iter6_core_1_i_reg_658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp1_iter7_core_1_i_reg_658 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp1_iter8_core_1_i_reg_658 : STD_LOGIC_VECTOR (15 downto 0);
    signal phitmp_i_fu_4119_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_18_cast_fu_1487_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_15_i_fu_1556_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_17_i_fu_4102_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_31_i_fu_4293_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_cond19_i_fu_4153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond3_i_fu_4270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_cast_fu_4308_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal index_1_fu_172 : STD_LOGIC_VECTOR (31 downto 0);
    signal index_fu_4276_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal core_win_val_2_V_1_fu_176 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_win_val_2_V_2_fu_4128_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_win_val_2_V_0_fu_180 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_win_val_1_V_1_fu_184 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_win_val_1_V_0_fu_188 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_win_val_0_V_1_fu_192 : STD_LOGIC_VECTOR (15 downto 0);
    signal core_win_val_0_V_0_fu_196 : STD_LOGIC_VECTOR (15 downto 0);
    signal win_val_0_V_2_fu_200 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_V_2_1_fu_204 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_V_3_fu_208 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_V_4_fu_212 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_0_V_5_fu_216 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_V_1_fu_220 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_V_1_1_fu_224 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_V_2_fu_228 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_V_3_fu_232 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_V_4_fu_236 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_1_V_5_fu_240 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_2_V_0_fu_244 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_2_V_0_1_fu_248 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_2_V_1_fu_252 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_2_V_2_fu_256 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_2_V_3_fu_260 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_2_V_4_fu_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_2_V_5_fu_268 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_3_V_0_fu_272 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_3_V_0_1_fu_276 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_3_V_1_fu_280 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_3_V_2_fu_284 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_3_V_3_fu_288 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_3_V_4_fu_292 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_3_V_5_fu_296 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_4_V_0_fu_300 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_4_V_0_1_fu_304 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_4_V_1_fu_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_4_V_2_fu_312 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_4_V_3_fu_316 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_4_V_4_fu_320 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_4_V_5_fu_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_5_V_1_fu_328 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_5_V_1_1_fu_332 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_5_V_2_fu_336 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_5_V_3_fu_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_5_V_4_fu_344 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_5_V_5_fu_348 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_6_V_2_fu_352 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_6_V_2_1_fu_356 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_6_V_3_fu_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_6_V_4_fu_364 : STD_LOGIC_VECTOR (7 downto 0);
    signal win_val_6_V_5_fu_368 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_1530_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_i_fu_4286_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_0_i_cast_cast_i_fu_1416_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_0_i_cast_cast_i_fu_1462_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_3_i_cast_fu_1477_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_16_fu_1481_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_17_fu_1514_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_14_i_fu_1546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_i_fu_1566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lhs_V_i_fu_1951_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_i_fu_1955_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_i_fu_1965_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_44_i_fu_1975_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_i_fu_1980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_1993_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_i_fu_1985_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_i_fu_2007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_i_fu_2012_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_2025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_i_fu_2017_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_V_i_30_fu_2039_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_1_i_fu_2049_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_44_1_i_fu_2059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_1_i_fu_2064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_2077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_1_i_fu_2069_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_1_i_fu_2091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_1_i_fu_2096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_2109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_1_i_fu_2101_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_V_8_i_fu_2123_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_2_i_fu_2133_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_44_2_i_fu_2143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_2_i_fu_2148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_2161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_2_i_fu_2153_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_2_i_fu_2175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_2_i_fu_2180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_2193_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_2_i_fu_2185_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_V_3_i_fu_2207_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_3_i_fu_2217_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_44_3_i_fu_2227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_3_i_fu_2232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_2245_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_3_i_fu_2237_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_3_i_fu_2259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_3_i_fu_2264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_2277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_3_i_fu_2269_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_V_4_i_fu_2291_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_4_i_fu_2301_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_44_4_i_fu_2311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_4_i_fu_2316_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_2329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_4_i_fu_2321_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_4_i_fu_2343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_4_i_fu_2348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_2361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_4_i_fu_2353_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_V_5_i_fu_2375_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_5_i_fu_2385_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_44_5_i_fu_2395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_5_i_fu_2400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_2413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_5_i_fu_2405_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_5_i_fu_2427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_5_i_fu_2432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_2445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_5_i_fu_2437_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_V_6_i_fu_2459_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_6_i_fu_2469_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_44_6_i_fu_2479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_6_i_fu_2484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_2497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_6_i_fu_2489_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_6_i_fu_2511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_6_i_fu_2516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_2529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_6_i_fu_2521_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal rhs_V_7_i_fu_2543_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal rhs_V_1_7_i_fu_2553_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_44_7_i_fu_2563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_7_i_fu_2568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_2581_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp_i_i_7_i_fu_2573_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_7_i_fu_2595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_7_i_fu_2600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_2613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_7_i_fu_2605_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal flag_val_V_assign_lo_fu_1999_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal flag_val_V_assign_lo_2_fu_2083_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_i_fu_2633_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_0_not_i_fu_2627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_val_V_assign_lo_4_fu_2167_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal flag_val_V_assign_lo_6_fu_2251_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal flag_val_V_assign_lo_8_fu_2335_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal flag_val_V_assign_lo_15_fu_2419_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal flag_val_V_assign_lo_11_fu_2503_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal flag_val_V_assign_lo_13_fu_2587_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_6_i_fu_2741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_6_not_i_fu_2735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_i_fu_2769_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp42_op_op_cast_s_fu_2761_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_1_i_0_op_op_fu_2753_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_20_i_fu_2791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp41_op_cast_i_c_fu_2783_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_1_i_2_op_op_i_fu_2775_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_cond9_i_fu_2747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_i_fu_2813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_cast_i_cast_s_fu_2805_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_1_i_4_op_i_fu_2797_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_val_V_assign_lo_1_fu_2031_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_51_7_i_fu_2833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_49_7_not_i_fu_2827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_6_i_fu_2819_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_cond10_i_fu_2839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_7_i_fu_2845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_val_V_assign_lo_3_fu_2115_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_8_i_fu_2871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_7_i_fu_2863_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_8_i_fu_2883_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_cond11_i_fu_2877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_8_i_fu_2889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond11_i_fu_2901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp2_i_fu_2895_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_val_V_assign_lo_5_fu_2199_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_9_i_fu_2921_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_9_i_fu_2927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_8_i_fu_2913_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_or_cond12_i_demo_fu_2945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_9_i_fu_2939_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond12_i_fu_2951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond12_i_fu_2933_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_val_V_assign_lo_7_fu_2283_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_i_fu_2971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_i_32_fu_2977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_9_i_fu_2963_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_i_fu_2989_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_or_cond13_i_demo_fu_3007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_i_fu_2995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond13_i_fu_3013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond13_i_fu_2983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp3_i_fu_3001_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_val_V_assign_lo_9_fu_2367_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_10_i_fu_3033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_8_i_fu_3039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_i_fu_3025_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_or_cond14_i_demo_fu_3057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_1_i_fu_3051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond14_i_fu_3063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond14_i_fu_3045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal flag_val_V_assign_lo_10_fu_2451_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_11_i_fu_3083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_10_i_fu_3089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_1_i_fu_3075_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal count_1_i_fu_3101_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_or_cond15_i_demo_fu_3119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_2_i_fu_3107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond15_i_fu_3125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond15_i_fu_3095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp4_i_fu_3113_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_val_V_assign_lo_12_fu_2535_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_12_i_fu_3145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_11_i_fu_3151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_2_i_fu_3137_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal not_or_cond16_i_demo_fu_3169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_3_i_fu_3163_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond16_i_fu_3175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond16_i_fu_3157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_3_i_fu_3187_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal flag_val_V_assign_lo_14_fu_2619_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_49_13_i_fu_3199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_12_i_fu_3205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_3_cast_i_fu_3195_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_2_i_fu_3217_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal not_or_cond17_i_demo_fu_3235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_4_i_fu_3223_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond17_i_fu_3241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond17_i_fu_3211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp5_i_fu_3229_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_49_14_i_fu_3261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond9_i_demor_fu_3273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal iscorner_2_i_7_i_fu_2857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_8_i_fu_2907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_9_i_fu_2957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_i_fu_3019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp8_fu_3291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_fu_3285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_1_i_fu_3069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_2_i_fu_3131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_3_i_fu_3181_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_4_i_fu_3247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_5_i_fu_3395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond18_i_fu_3400_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_5_i_fu_3411_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_3_i_fu_3417_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_53_6_i_fu_3423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond2_i_fu_3435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp6_i_fu_3429_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_1_i_10_i_fu_3446_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal not_or_cond4_i_demor_fu_3459_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_10_i_fu_3453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond4_i_fu_3463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_11_i_fu_3475_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_4_i_fu_3482_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal not_or_cond5_i_demor_fu_3500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_11_i_fu_3488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond5_i_fu_3504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp7_i_fu_3494_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_1_i_12_i_fu_3516_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal not_or_cond6_i_demor_fu_3529_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_12_i_fu_3523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond6_i_fu_3533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_13_i_fu_3545_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_5_i_fu_3552_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal not_or_cond7_i_demor_fu_3570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_13_i_fu_3558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond7_i_fu_3574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp8_i_fu_3564_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_1_i_14_i_fu_3586_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal not_or_cond8_i_demor_fu_3599_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_14_i_fu_3593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_or_cond8_i_fu_3603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal count_1_i_15_i_fu_3615_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal count_6_i_fu_3622_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_53_15_i_fu_3628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp9_i_fu_3634_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp4_fu_3651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_16_i1_fu_3645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp9_fu_3661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_5_i_fu_3405_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_6_i_fu_3440_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_7_i_fu_3469_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_10_i_fu_3510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_fu_3676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp14_fu_3670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_11_i_fu_3539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_12_i_fu_3580_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_14_i_fu_3640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_15_i_fu_3655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp19_fu_3694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_iscorner_0_i_13_i_fu_3609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp18_fu_3700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp17_fu_3688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp16_fu_3706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp13_fu_3682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp12_fu_3712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_3665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_25_i_fu_4142_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp20_fu_4148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_i_fu_4136_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_i_fu_4210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_i_fu_4216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_i_fu_4174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_1_i_fu_4180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp23_fu_4234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp22_fu_4228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_95_2_i_fu_4186_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_i_fu_4192_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_2_i_fu_4204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_i_fu_4222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp27_fu_4252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_98_1_i_fu_4198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp26_fu_4258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp25_fu_4246_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp24_fu_4264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp21_fu_4240_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_4282_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_fu_4298_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_18_fu_4302_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_condition_228 : BOOLEAN;
    signal ap_condition_1444 : BOOLEAN;

    component min_int_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        y : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component max_int_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        y : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component reg_int_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_r : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component FAST_t_opr_k_buf_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component FAST_t_opr_core_bkbM IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    k_buf_val_0_V_U : component FAST_t_opr_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_0_V_address0,
        ce0 => k_buf_val_0_V_ce0,
        q0 => k_buf_val_0_V_q0,
        address1 => k_buf_val_0_V_addr_reg_4829,
        ce1 => k_buf_val_0_V_ce1,
        we1 => k_buf_val_0_V_we1,
        d1 => k_buf_val_1_V_q0);

    k_buf_val_1_V_U : component FAST_t_opr_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_1_V_address0,
        ce0 => k_buf_val_1_V_ce0,
        q0 => k_buf_val_1_V_q0,
        address1 => k_buf_val_1_V_addr_reg_4835,
        ce1 => k_buf_val_1_V_ce1,
        we1 => k_buf_val_1_V_we1,
        d1 => k_buf_val_2_V_q0);

    k_buf_val_2_V_U : component FAST_t_opr_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_2_V_address0,
        ce0 => k_buf_val_2_V_ce0,
        q0 => k_buf_val_2_V_q0,
        address1 => k_buf_val_2_V_addr_reg_4841,
        ce1 => k_buf_val_2_V_ce1,
        we1 => k_buf_val_2_V_we1,
        d1 => k_buf_val_3_V_q0);

    k_buf_val_3_V_U : component FAST_t_opr_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_3_V_address0,
        ce0 => k_buf_val_3_V_ce0,
        q0 => k_buf_val_3_V_q0,
        address1 => k_buf_val_3_V_addr_reg_4847,
        ce1 => k_buf_val_3_V_ce1,
        we1 => k_buf_val_3_V_we1,
        d1 => k_buf_val_4_V_q0);

    k_buf_val_4_V_U : component FAST_t_opr_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_4_V_address0,
        ce0 => k_buf_val_4_V_ce0,
        q0 => k_buf_val_4_V_q0,
        address1 => k_buf_val_4_V_addr_reg_4853,
        ce1 => k_buf_val_4_V_ce1,
        we1 => k_buf_val_4_V_we1,
        d1 => k_buf_val_5_V_q0);

    k_buf_val_5_V_U : component FAST_t_opr_k_buf_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_val_5_V_address0,
        ce0 => k_buf_val_5_V_ce0,
        q0 => k_buf_val_5_V_q0,
        address1 => k_buf_val_5_V_addr_reg_4859,
        ce1 => k_buf_val_5_V_ce1,
        we1 => k_buf_val_5_V_we1,
        d1 => src_data_stream_V_dout);

    core_buf_val_0_V_U : component FAST_t_opr_core_bkbM
    generic map (
        DataWidth => 16,
        AddressRange => 327,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => core_buf_val_0_V_address0,
        ce0 => core_buf_val_0_V_ce0,
        q0 => core_buf_val_0_V_q0,
        address1 => core_buf_val_0_V_ad_reg_5228,
        ce1 => core_buf_val_0_V_ce1,
        we1 => core_buf_val_0_V_we1,
        d1 => core_buf_val_1_V_q0);

    core_buf_val_1_V_U : component FAST_t_opr_core_bkbM
    generic map (
        DataWidth => 16,
        AddressRange => 327,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => core_buf_val_1_V_address0,
        ce0 => core_buf_val_1_V_ce0,
        q0 => core_buf_val_1_V_q0,
        address1 => core_buf_val_1_V_ad_reg_5234,
        ce1 => core_buf_val_1_V_ce1,
        we1 => core_buf_val_1_V_we1,
        d1 => core_win_val_2_V_2_fu_4128_p3);

    tmp_56_1_i_min_int_s_fu_672 : component min_int_s
    port map (
        ap_ready => tmp_56_1_i_min_int_s_fu_672_ap_ready,
        x => flag_d_assign_1_i_fu_3325_p1,
        y => flag_d_assign_2_i_fu_3335_p1,
        ap_return => tmp_56_1_i_min_int_s_fu_672_ap_return);

    tmp_56_3_i_min_int_s_fu_678 : component min_int_s
    port map (
        ap_ready => tmp_56_3_i_min_int_s_fu_678_ap_ready,
        x => flag_d_assign_3_i_fu_3345_p1,
        y => flag_d_assign_4_i_fu_3355_p1,
        ap_return => tmp_56_3_i_min_int_s_fu_678_ap_return);

    tmp_56_5_i_min_int_s_fu_684 : component min_int_s
    port map (
        ap_ready => tmp_56_5_i_min_int_s_fu_684_ap_ready,
        x => flag_d_assign_5_i_fu_3365_p1,
        y => flag_d_assign_6_i_fu_3375_p1,
        ap_return => tmp_56_5_i_min_int_s_fu_684_ap_return);

    tmp_56_7_i_min_int_s_fu_690 : component min_int_s
    port map (
        ap_ready => tmp_56_7_i_min_int_s_fu_690_ap_ready,
        x => flag_d_assign_7_i_fu_3385_p1,
        y => flag_d_assign_8_i_fu_3320_p1,
        ap_return => tmp_56_7_i_min_int_s_fu_690_ap_return);

    tmp_56_9_i_min_int_s_fu_696 : component min_int_s
    port map (
        ap_ready => tmp_56_9_i_min_int_s_fu_696_ap_ready,
        x => flag_d_assign_9_i_fu_3330_p1,
        y => flag_d_assign_10_i_fu_3340_p1,
        ap_return => tmp_56_9_i_min_int_s_fu_696_ap_return);

    tmp_56_i_min_int_s_fu_702 : component min_int_s
    port map (
        ap_ready => tmp_56_i_min_int_s_fu_702_ap_ready,
        x => flag_d_assign_11_i_fu_3350_p1,
        y => flag_d_assign_12_i_fu_3360_p1,
        ap_return => tmp_56_i_min_int_s_fu_702_ap_return);

    tmp_56_2_i_min_int_s_fu_708 : component min_int_s
    port map (
        ap_ready => tmp_56_2_i_min_int_s_fu_708_ap_ready,
        x => flag_d_assign_13_i_fu_3370_p1,
        y => flag_d_assign_14_i_fu_3380_p1,
        ap_return => tmp_56_2_i_min_int_s_fu_708_ap_return);

    tmp_56_4_i_min_int_s_fu_714 : component min_int_s
    port map (
        ap_ready => tmp_56_4_i_min_int_s_fu_714_ap_ready,
        x => flag_d_assign_15_i_fu_3390_p1,
        y => flag_d_assign_16_i_fu_3315_p1,
        ap_return => tmp_56_4_i_min_int_s_fu_714_ap_return);

    tmp_63_1_i_min_int_s_fu_720 : component min_int_s
    port map (
        ap_ready => tmp_63_1_i_min_int_s_fu_720_ap_ready,
        x => grp_reg_int_s_fu_3724_ap_return,
        y => grp_reg_int_s_fu_3740_ap_return,
        ap_return => tmp_63_1_i_min_int_s_fu_720_ap_return);

    tmp_63_3_i_min_int_s_fu_726 : component min_int_s
    port map (
        ap_ready => tmp_63_3_i_min_int_s_fu_726_ap_ready,
        x => grp_reg_int_s_fu_3740_ap_return,
        y => grp_reg_int_s_fu_3756_ap_return,
        ap_return => tmp_63_3_i_min_int_s_fu_726_ap_return);

    tmp_63_5_i_min_int_s_fu_732 : component min_int_s
    port map (
        ap_ready => tmp_63_5_i_min_int_s_fu_732_ap_ready,
        x => grp_reg_int_s_fu_3756_ap_return,
        y => grp_reg_int_s_fu_3772_ap_return,
        ap_return => tmp_63_5_i_min_int_s_fu_732_ap_return);

    tmp_63_7_i_min_int_s_fu_738 : component min_int_s
    port map (
        ap_ready => tmp_63_7_i_min_int_s_fu_738_ap_ready,
        x => grp_reg_int_s_fu_3772_ap_return,
        y => grp_reg_int_s_fu_3788_ap_return,
        ap_return => tmp_63_7_i_min_int_s_fu_738_ap_return);

    tmp_63_9_i_min_int_s_fu_744 : component min_int_s
    port map (
        ap_ready => tmp_63_9_i_min_int_s_fu_744_ap_ready,
        x => grp_reg_int_s_fu_3788_ap_return,
        y => grp_reg_int_s_fu_3804_ap_return,
        ap_return => tmp_63_9_i_min_int_s_fu_744_ap_return);

    tmp_63_i_min_int_s_fu_750 : component min_int_s
    port map (
        ap_ready => tmp_63_i_min_int_s_fu_750_ap_ready,
        x => grp_reg_int_s_fu_3804_ap_return,
        y => grp_reg_int_s_fu_3820_ap_return,
        ap_return => tmp_63_i_min_int_s_fu_750_ap_return);

    tmp_63_2_i_min_int_s_fu_756 : component min_int_s
    port map (
        ap_ready => tmp_63_2_i_min_int_s_fu_756_ap_ready,
        x => grp_reg_int_s_fu_3820_ap_return,
        y => grp_reg_int_s_fu_3836_ap_return,
        ap_return => tmp_63_2_i_min_int_s_fu_756_ap_return);

    tmp_63_4_i_min_int_s_fu_762 : component min_int_s
    port map (
        ap_ready => tmp_63_4_i_min_int_s_fu_762_ap_ready,
        x => grp_reg_int_s_fu_3836_ap_return,
        y => grp_reg_int_s_fu_3724_ap_return,
        ap_return => tmp_63_4_i_min_int_s_fu_762_ap_return);

    tmp_70_1_i_min_int_s_fu_768 : component min_int_s
    port map (
        ap_ready => tmp_70_1_i_min_int_s_fu_768_ap_ready,
        x => grp_reg_int_s_fu_3852_ap_return,
        y => grp_reg_int_s_fu_3884_ap_return,
        ap_return => tmp_70_1_i_min_int_s_fu_768_ap_return);

    tmp_70_3_i_min_int_s_fu_774 : component min_int_s
    port map (
        ap_ready => tmp_70_3_i_min_int_s_fu_774_ap_ready,
        x => grp_reg_int_s_fu_3868_ap_return,
        y => grp_reg_int_s_fu_3900_ap_return,
        ap_return => tmp_70_3_i_min_int_s_fu_774_ap_return);

    tmp_70_5_i_min_int_s_fu_780 : component min_int_s
    port map (
        ap_ready => tmp_70_5_i_min_int_s_fu_780_ap_ready,
        x => grp_reg_int_s_fu_3884_ap_return,
        y => grp_reg_int_s_fu_3916_ap_return,
        ap_return => tmp_70_5_i_min_int_s_fu_780_ap_return);

    tmp_70_7_i_min_int_s_fu_786 : component min_int_s
    port map (
        ap_ready => tmp_70_7_i_min_int_s_fu_786_ap_ready,
        x => grp_reg_int_s_fu_3900_ap_return,
        y => grp_reg_int_s_fu_3932_ap_return,
        ap_return => tmp_70_7_i_min_int_s_fu_786_ap_return);

    tmp_70_9_i_min_int_s_fu_792 : component min_int_s
    port map (
        ap_ready => tmp_70_9_i_min_int_s_fu_792_ap_ready,
        x => grp_reg_int_s_fu_3916_ap_return,
        y => grp_reg_int_s_fu_3948_ap_return,
        ap_return => tmp_70_9_i_min_int_s_fu_792_ap_return);

    tmp_70_i_min_int_s_fu_798 : component min_int_s
    port map (
        ap_ready => tmp_70_i_min_int_s_fu_798_ap_ready,
        x => grp_reg_int_s_fu_3932_ap_return,
        y => grp_reg_int_s_fu_3964_ap_return,
        ap_return => tmp_70_i_min_int_s_fu_798_ap_return);

    tmp_70_2_i_min_int_s_fu_804 : component min_int_s
    port map (
        ap_ready => tmp_70_2_i_min_int_s_fu_804_ap_ready,
        x => grp_reg_int_s_fu_3948_ap_return,
        y => grp_reg_int_s_fu_3852_ap_return,
        ap_return => tmp_70_2_i_min_int_s_fu_804_ap_return);

    tmp_70_4_i_min_int_s_fu_810 : component min_int_s
    port map (
        ap_ready => tmp_70_4_i_min_int_s_fu_810_ap_ready,
        x => grp_reg_int_s_fu_3964_ap_return,
        y => grp_reg_int_s_fu_3868_ap_return,
        ap_return => tmp_70_4_i_min_int_s_fu_810_ap_return);

    tmp_78_i_min_int_s_fu_816 : component min_int_s
    port map (
        ap_ready => tmp_78_i_min_int_s_fu_816_ap_ready,
        x => grp_reg_int_s_fu_3980_ap_return,
        y => flag_d_assign_16_i_reg_5068_pp1_iter5_reg,
        ap_return => tmp_78_i_min_int_s_fu_816_ap_return);

    tmp_81_i_min_int_s_fu_822 : component min_int_s
    port map (
        ap_ready => tmp_81_i_min_int_s_fu_822_ap_ready,
        x => grp_reg_int_s_fu_3980_ap_return,
        y => flag_d_assign_9_i_reg_5086_pp1_iter5_reg,
        ap_return => tmp_81_i_min_int_s_fu_822_ap_return);

    tmp_78_1_i_min_int_s_fu_828 : component min_int_s
    port map (
        ap_ready => tmp_78_1_i_min_int_s_fu_828_ap_ready,
        x => grp_reg_int_s_fu_3996_ap_return,
        y => flag_d_assign_2_i_reg_5092_pp1_iter5_reg,
        ap_return => tmp_78_1_i_min_int_s_fu_828_ap_return);

    tmp_81_1_i_min_int_s_fu_834 : component min_int_s
    port map (
        ap_ready => tmp_81_1_i_min_int_s_fu_834_ap_ready,
        x => grp_reg_int_s_fu_3996_ap_return,
        y => flag_d_assign_11_i_reg_5110_pp1_iter5_reg,
        ap_return => tmp_81_1_i_min_int_s_fu_834_ap_return);

    tmp_78_2_i_min_int_s_fu_840 : component min_int_s
    port map (
        ap_ready => tmp_78_2_i_min_int_s_fu_840_ap_ready,
        x => grp_reg_int_s_fu_4012_ap_return,
        y => flag_d_assign_4_i_reg_5116_pp1_iter5_reg,
        ap_return => tmp_78_2_i_min_int_s_fu_840_ap_return);

    tmp_81_2_i_min_int_s_fu_846 : component min_int_s
    port map (
        ap_ready => tmp_81_2_i_min_int_s_fu_846_ap_ready,
        x => grp_reg_int_s_fu_4012_ap_return,
        y => flag_d_assign_13_i_reg_5134_pp1_iter5_reg,
        ap_return => tmp_81_2_i_min_int_s_fu_846_ap_return);

    tmp_78_3_i_min_int_s_fu_852 : component min_int_s
    port map (
        ap_ready => tmp_78_3_i_min_int_s_fu_852_ap_ready,
        x => grp_reg_int_s_fu_4028_ap_return,
        y => flag_d_assign_6_i_reg_5140_pp1_iter5_reg,
        ap_return => tmp_78_3_i_min_int_s_fu_852_ap_return);

    tmp_81_3_i_min_int_s_fu_858 : component min_int_s
    port map (
        ap_ready => tmp_81_3_i_min_int_s_fu_858_ap_ready,
        x => grp_reg_int_s_fu_4028_ap_return,
        y => flag_d_assign_15_i_reg_5158_pp1_iter5_reg,
        ap_return => tmp_81_3_i_min_int_s_fu_858_ap_return);

    tmp_78_4_i_min_int_s_fu_864 : component min_int_s
    port map (
        ap_ready => tmp_78_4_i_min_int_s_fu_864_ap_ready,
        x => grp_reg_int_s_fu_4044_ap_return,
        y => flag_d_assign_8_i_reg_5074_pp1_iter5_reg,
        ap_return => tmp_78_4_i_min_int_s_fu_864_ap_return);

    tmp_81_4_i_min_int_s_fu_870 : component min_int_s
    port map (
        ap_ready => tmp_81_4_i_min_int_s_fu_870_ap_ready,
        x => grp_reg_int_s_fu_4044_ap_return,
        y => flag_d_assign_1_i_reg_5080_pp1_iter5_reg,
        ap_return => tmp_81_4_i_min_int_s_fu_870_ap_return);

    b0_1_i_min_int_s_fu_876 : component min_int_s
    port map (
        ap_ready => b0_1_i_min_int_s_fu_876_ap_ready,
        x => b0_reg_4773,
        y => tmp_86_i_max_int_s_fu_1229_ap_return,
        ap_return => b0_1_i_min_int_s_fu_876_ap_return);

    b0_2_i_min_int_s_fu_882 : component min_int_s
    port map (
        ap_ready => b0_2_i_min_int_s_fu_882_ap_ready,
        x => b0_1_i_min_int_s_fu_876_ap_return,
        y => tmp_89_i_max_int_s_fu_1236_ap_return,
        ap_return => b0_2_i_min_int_s_fu_882_ap_return);

    b0_1_1_i_min_int_s_fu_889 : component min_int_s
    port map (
        ap_ready => b0_1_1_i_min_int_s_fu_889_ap_ready,
        x => b0_2_i_min_int_s_fu_882_ap_return,
        y => tmp_86_1_i_max_int_s_fu_1243_ap_return,
        ap_return => b0_1_1_i_min_int_s_fu_889_ap_return);

    b0_2_1_i_min_int_s_fu_896 : component min_int_s
    port map (
        ap_ready => b0_2_1_i_min_int_s_fu_896_ap_ready,
        x => b0_1_1_i_min_int_s_fu_889_ap_return,
        y => tmp_89_1_i_max_int_s_fu_1250_ap_return,
        ap_return => b0_2_1_i_min_int_s_fu_896_ap_return);

    b0_1_2_i_min_int_s_fu_903 : component min_int_s
    port map (
        ap_ready => b0_1_2_i_min_int_s_fu_903_ap_ready,
        x => b0_2_1_i_min_int_s_fu_896_ap_return,
        y => tmp_86_2_i_max_int_s_fu_1257_ap_return,
        ap_return => b0_1_2_i_min_int_s_fu_903_ap_return);

    b0_2_2_i_min_int_s_fu_910 : component min_int_s
    port map (
        ap_ready => b0_2_2_i_min_int_s_fu_910_ap_ready,
        x => b0_1_2_i_min_int_s_fu_903_ap_return,
        y => tmp_89_2_i_max_int_s_fu_1264_ap_return,
        ap_return => b0_2_2_i_min_int_s_fu_910_ap_return);

    b0_1_3_i_min_int_s_fu_917 : component min_int_s
    port map (
        ap_ready => b0_1_3_i_min_int_s_fu_917_ap_ready,
        x => b0_2_2_i_min_int_s_fu_910_ap_return,
        y => tmp_86_3_i_max_int_s_fu_1271_ap_return,
        ap_return => b0_1_3_i_min_int_s_fu_917_ap_return);

    b0_2_3_i_min_int_s_fu_924 : component min_int_s
    port map (
        ap_ready => b0_2_3_i_min_int_s_fu_924_ap_ready,
        x => b0_1_3_i_min_int_s_fu_917_ap_return,
        y => tmp_89_3_i_max_int_s_fu_1278_ap_return,
        ap_return => b0_2_3_i_min_int_s_fu_924_ap_return);

    tmp_78_5_i_min_int_s_fu_931 : component min_int_s
    port map (
        ap_ready => tmp_78_5_i_min_int_s_fu_931_ap_ready,
        x => grp_reg_int_s_fu_4060_ap_return,
        y => flag_d_assign_10_i_reg_5098_pp1_iter6_reg,
        ap_return => tmp_78_5_i_min_int_s_fu_931_ap_return);

    tmp_81_5_i_min_int_s_fu_937 : component min_int_s
    port map (
        ap_ready => tmp_81_5_i_min_int_s_fu_937_ap_ready,
        x => grp_reg_int_s_fu_4060_ap_return,
        y => flag_d_assign_3_i_reg_5104_pp1_iter6_reg,
        ap_return => tmp_81_5_i_min_int_s_fu_937_ap_return);

    tmp_78_6_i_min_int_s_fu_943 : component min_int_s
    port map (
        ap_ready => tmp_78_6_i_min_int_s_fu_943_ap_ready,
        x => grp_reg_int_s_fu_4074_ap_return,
        y => flag_d_assign_12_i_reg_5122_pp1_iter6_reg,
        ap_return => tmp_78_6_i_min_int_s_fu_943_ap_return);

    tmp_81_6_i_min_int_s_fu_949 : component min_int_s
    port map (
        ap_ready => tmp_81_6_i_min_int_s_fu_949_ap_ready,
        x => grp_reg_int_s_fu_4074_ap_return,
        y => flag_d_assign_5_i_reg_5128_pp1_iter6_reg,
        ap_return => tmp_81_6_i_min_int_s_fu_949_ap_return);

    tmp_78_7_i_min_int_s_fu_955 : component min_int_s
    port map (
        ap_ready => tmp_78_7_i_min_int_s_fu_955_ap_ready,
        x => grp_reg_int_s_fu_4088_ap_return,
        y => flag_d_assign_14_i_reg_5146_pp1_iter6_reg,
        ap_return => tmp_78_7_i_min_int_s_fu_955_ap_return);

    tmp_81_7_i_min_int_s_fu_961 : component min_int_s
    port map (
        ap_ready => tmp_81_7_i_min_int_s_fu_961_ap_ready,
        x => grp_reg_int_s_fu_4088_ap_return,
        y => flag_d_assign_7_i_reg_5152_pp1_iter6_reg,
        ap_return => tmp_81_7_i_min_int_s_fu_961_ap_return);

    b0_1_4_i_min_int_s_fu_967 : component min_int_s
    port map (
        ap_ready => b0_1_4_i_min_int_s_fu_967_ap_ready,
        x => b0_2_3_i_reg_5213,
        y => tmp_86_4_i_reg_5218,
        ap_return => b0_1_4_i_min_int_s_fu_967_ap_return);

    b0_2_4_i_min_int_s_fu_973 : component min_int_s
    port map (
        ap_ready => b0_2_4_i_min_int_s_fu_973_ap_ready,
        x => b0_1_4_i_min_int_s_fu_967_ap_return,
        y => tmp_89_4_i_reg_5223,
        ap_return => b0_2_4_i_min_int_s_fu_973_ap_return);

    b0_1_5_i_min_int_s_fu_980 : component min_int_s
    port map (
        ap_ready => b0_1_5_i_min_int_s_fu_980_ap_ready,
        x => b0_2_4_i_min_int_s_fu_973_ap_return,
        y => tmp_86_5_i_max_int_s_fu_1358_ap_return,
        ap_return => b0_1_5_i_min_int_s_fu_980_ap_return);

    b0_2_5_i_min_int_s_fu_987 : component min_int_s
    port map (
        ap_ready => b0_2_5_i_min_int_s_fu_987_ap_ready,
        x => b0_1_5_i_min_int_s_fu_980_ap_return,
        y => tmp_89_5_i_max_int_s_fu_1365_ap_return,
        ap_return => b0_2_5_i_min_int_s_fu_987_ap_return);

    b0_1_6_i_min_int_s_fu_994 : component min_int_s
    port map (
        ap_ready => b0_1_6_i_min_int_s_fu_994_ap_ready,
        x => b0_2_5_i_min_int_s_fu_987_ap_return,
        y => tmp_86_6_i_max_int_s_fu_1372_ap_return,
        ap_return => b0_1_6_i_min_int_s_fu_994_ap_return);

    b0_2_6_i_min_int_s_fu_1001 : component min_int_s
    port map (
        ap_ready => b0_2_6_i_min_int_s_fu_1001_ap_ready,
        x => b0_1_6_i_min_int_s_fu_994_ap_return,
        y => tmp_89_6_i_max_int_s_fu_1379_ap_return,
        ap_return => b0_2_6_i_min_int_s_fu_1001_ap_return);

    b0_1_7_i_min_int_s_fu_1008 : component min_int_s
    port map (
        ap_ready => b0_1_7_i_min_int_s_fu_1008_ap_ready,
        x => b0_2_6_i_min_int_s_fu_1001_ap_return,
        y => tmp_86_7_i_max_int_s_fu_1386_ap_return,
        ap_return => b0_1_7_i_min_int_s_fu_1008_ap_return);

    b0_2_7_i_min_int_s_fu_1015 : component min_int_s
    port map (
        ap_ready => b0_2_7_i_min_int_s_fu_1015_ap_ready,
        x => b0_1_7_i_min_int_s_fu_1008_ap_return,
        y => tmp_89_7_i_max_int_s_fu_1393_ap_return,
        ap_return => b0_2_7_i_min_int_s_fu_1015_ap_return);

    tmp_58_1_i_max_int_s_fu_1022 : component max_int_s
    port map (
        ap_ready => tmp_58_1_i_max_int_s_fu_1022_ap_ready,
        x => flag_d_assign_1_i_fu_3325_p1,
        y => flag_d_assign_2_i_fu_3335_p1,
        ap_return => tmp_58_1_i_max_int_s_fu_1022_ap_return);

    tmp_58_3_i_max_int_s_fu_1028 : component max_int_s
    port map (
        ap_ready => tmp_58_3_i_max_int_s_fu_1028_ap_ready,
        x => flag_d_assign_3_i_fu_3345_p1,
        y => flag_d_assign_4_i_fu_3355_p1,
        ap_return => tmp_58_3_i_max_int_s_fu_1028_ap_return);

    tmp_58_5_i_max_int_s_fu_1034 : component max_int_s
    port map (
        ap_ready => tmp_58_5_i_max_int_s_fu_1034_ap_ready,
        x => flag_d_assign_5_i_fu_3365_p1,
        y => flag_d_assign_6_i_fu_3375_p1,
        ap_return => tmp_58_5_i_max_int_s_fu_1034_ap_return);

    tmp_58_7_i_max_int_s_fu_1040 : component max_int_s
    port map (
        ap_ready => tmp_58_7_i_max_int_s_fu_1040_ap_ready,
        x => flag_d_assign_7_i_fu_3385_p1,
        y => flag_d_assign_8_i_fu_3320_p1,
        ap_return => tmp_58_7_i_max_int_s_fu_1040_ap_return);

    tmp_58_9_i_max_int_s_fu_1046 : component max_int_s
    port map (
        ap_ready => tmp_58_9_i_max_int_s_fu_1046_ap_ready,
        x => flag_d_assign_9_i_fu_3330_p1,
        y => flag_d_assign_10_i_fu_3340_p1,
        ap_return => tmp_58_9_i_max_int_s_fu_1046_ap_return);

    tmp_58_i_max_int_s_fu_1052 : component max_int_s
    port map (
        ap_ready => tmp_58_i_max_int_s_fu_1052_ap_ready,
        x => flag_d_assign_11_i_fu_3350_p1,
        y => flag_d_assign_12_i_fu_3360_p1,
        ap_return => tmp_58_i_max_int_s_fu_1052_ap_return);

    tmp_58_2_i_max_int_s_fu_1058 : component max_int_s
    port map (
        ap_ready => tmp_58_2_i_max_int_s_fu_1058_ap_ready,
        x => flag_d_assign_13_i_fu_3370_p1,
        y => flag_d_assign_14_i_fu_3380_p1,
        ap_return => tmp_58_2_i_max_int_s_fu_1058_ap_return);

    tmp_58_4_i_max_int_s_fu_1064 : component max_int_s
    port map (
        ap_ready => tmp_58_4_i_max_int_s_fu_1064_ap_ready,
        x => flag_d_assign_15_i_fu_3390_p1,
        y => flag_d_assign_16_i_fu_3315_p1,
        ap_return => tmp_58_4_i_max_int_s_fu_1064_ap_return);

    tmp_65_1_i_max_int_s_fu_1070 : component max_int_s
    port map (
        ap_ready => tmp_65_1_i_max_int_s_fu_1070_ap_ready,
        x => grp_reg_int_s_fu_3732_ap_return,
        y => grp_reg_int_s_fu_3748_ap_return,
        ap_return => tmp_65_1_i_max_int_s_fu_1070_ap_return);

    tmp_65_3_i_max_int_s_fu_1076 : component max_int_s
    port map (
        ap_ready => tmp_65_3_i_max_int_s_fu_1076_ap_ready,
        x => grp_reg_int_s_fu_3748_ap_return,
        y => grp_reg_int_s_fu_3764_ap_return,
        ap_return => tmp_65_3_i_max_int_s_fu_1076_ap_return);

    tmp_65_5_i_max_int_s_fu_1082 : component max_int_s
    port map (
        ap_ready => tmp_65_5_i_max_int_s_fu_1082_ap_ready,
        x => grp_reg_int_s_fu_3764_ap_return,
        y => grp_reg_int_s_fu_3780_ap_return,
        ap_return => tmp_65_5_i_max_int_s_fu_1082_ap_return);

    tmp_65_7_i_max_int_s_fu_1088 : component max_int_s
    port map (
        ap_ready => tmp_65_7_i_max_int_s_fu_1088_ap_ready,
        x => grp_reg_int_s_fu_3780_ap_return,
        y => grp_reg_int_s_fu_3796_ap_return,
        ap_return => tmp_65_7_i_max_int_s_fu_1088_ap_return);

    tmp_65_9_i_max_int_s_fu_1094 : component max_int_s
    port map (
        ap_ready => tmp_65_9_i_max_int_s_fu_1094_ap_ready,
        x => grp_reg_int_s_fu_3796_ap_return,
        y => grp_reg_int_s_fu_3812_ap_return,
        ap_return => tmp_65_9_i_max_int_s_fu_1094_ap_return);

    tmp_65_i_max_int_s_fu_1100 : component max_int_s
    port map (
        ap_ready => tmp_65_i_max_int_s_fu_1100_ap_ready,
        x => grp_reg_int_s_fu_3812_ap_return,
        y => grp_reg_int_s_fu_3828_ap_return,
        ap_return => tmp_65_i_max_int_s_fu_1100_ap_return);

    tmp_65_2_i_max_int_s_fu_1106 : component max_int_s
    port map (
        ap_ready => tmp_65_2_i_max_int_s_fu_1106_ap_ready,
        x => grp_reg_int_s_fu_3828_ap_return,
        y => grp_reg_int_s_fu_3844_ap_return,
        ap_return => tmp_65_2_i_max_int_s_fu_1106_ap_return);

    tmp_65_4_i_max_int_s_fu_1112 : component max_int_s
    port map (
        ap_ready => tmp_65_4_i_max_int_s_fu_1112_ap_ready,
        x => grp_reg_int_s_fu_3844_ap_return,
        y => grp_reg_int_s_fu_3732_ap_return,
        ap_return => tmp_65_4_i_max_int_s_fu_1112_ap_return);

    tmp_72_1_i_max_int_s_fu_1118 : component max_int_s
    port map (
        ap_ready => tmp_72_1_i_max_int_s_fu_1118_ap_ready,
        x => grp_reg_int_s_fu_3860_ap_return,
        y => grp_reg_int_s_fu_3892_ap_return,
        ap_return => tmp_72_1_i_max_int_s_fu_1118_ap_return);

    tmp_72_3_i_max_int_s_fu_1124 : component max_int_s
    port map (
        ap_ready => tmp_72_3_i_max_int_s_fu_1124_ap_ready,
        x => grp_reg_int_s_fu_3876_ap_return,
        y => grp_reg_int_s_fu_3908_ap_return,
        ap_return => tmp_72_3_i_max_int_s_fu_1124_ap_return);

    tmp_72_5_i_max_int_s_fu_1130 : component max_int_s
    port map (
        ap_ready => tmp_72_5_i_max_int_s_fu_1130_ap_ready,
        x => grp_reg_int_s_fu_3892_ap_return,
        y => grp_reg_int_s_fu_3924_ap_return,
        ap_return => tmp_72_5_i_max_int_s_fu_1130_ap_return);

    tmp_72_7_i_max_int_s_fu_1136 : component max_int_s
    port map (
        ap_ready => tmp_72_7_i_max_int_s_fu_1136_ap_ready,
        x => grp_reg_int_s_fu_3908_ap_return,
        y => grp_reg_int_s_fu_3940_ap_return,
        ap_return => tmp_72_7_i_max_int_s_fu_1136_ap_return);

    tmp_72_9_i_max_int_s_fu_1142 : component max_int_s
    port map (
        ap_ready => tmp_72_9_i_max_int_s_fu_1142_ap_ready,
        x => grp_reg_int_s_fu_3924_ap_return,
        y => grp_reg_int_s_fu_3956_ap_return,
        ap_return => tmp_72_9_i_max_int_s_fu_1142_ap_return);

    tmp_72_i_max_int_s_fu_1148 : component max_int_s
    port map (
        ap_ready => tmp_72_i_max_int_s_fu_1148_ap_ready,
        x => grp_reg_int_s_fu_3940_ap_return,
        y => grp_reg_int_s_fu_3972_ap_return,
        ap_return => tmp_72_i_max_int_s_fu_1148_ap_return);

    tmp_72_2_i_max_int_s_fu_1154 : component max_int_s
    port map (
        ap_ready => tmp_72_2_i_max_int_s_fu_1154_ap_ready,
        x => grp_reg_int_s_fu_3956_ap_return,
        y => grp_reg_int_s_fu_3860_ap_return,
        ap_return => tmp_72_2_i_max_int_s_fu_1154_ap_return);

    tmp_72_4_i_max_int_s_fu_1160 : component max_int_s
    port map (
        ap_ready => tmp_72_4_i_max_int_s_fu_1160_ap_ready,
        x => grp_reg_int_s_fu_3972_ap_return,
        y => grp_reg_int_s_fu_3876_ap_return,
        ap_return => tmp_72_4_i_max_int_s_fu_1160_ap_return);

    a0_1_i_max_int_s_fu_1166 : component max_int_s
    port map (
        ap_ready => a0_1_i_max_int_s_fu_1166_ap_ready,
        x => a0_reg_4728,
        y => tmp_78_i_min_int_s_fu_816_ap_return,
        ap_return => a0_1_i_max_int_s_fu_1166_ap_return);

    a0_2_i_max_int_s_fu_1173 : component max_int_s
    port map (
        ap_ready => a0_2_i_max_int_s_fu_1173_ap_ready,
        x => a0_1_i_max_int_s_fu_1166_ap_return,
        y => tmp_81_i_min_int_s_fu_822_ap_return,
        ap_return => a0_2_i_max_int_s_fu_1173_ap_return);

    a0_1_1_i_max_int_s_fu_1181 : component max_int_s
    port map (
        ap_ready => a0_1_1_i_max_int_s_fu_1181_ap_ready,
        x => a0_2_i_max_int_s_fu_1173_ap_return,
        y => tmp_78_1_i_min_int_s_fu_828_ap_return,
        ap_return => a0_1_1_i_max_int_s_fu_1181_ap_return);

    a0_2_1_i_max_int_s_fu_1189 : component max_int_s
    port map (
        ap_ready => a0_2_1_i_max_int_s_fu_1189_ap_ready,
        x => a0_1_1_i_max_int_s_fu_1181_ap_return,
        y => tmp_81_1_i_min_int_s_fu_834_ap_return,
        ap_return => a0_2_1_i_max_int_s_fu_1189_ap_return);

    a0_1_2_i_max_int_s_fu_1197 : component max_int_s
    port map (
        ap_ready => a0_1_2_i_max_int_s_fu_1197_ap_ready,
        x => a0_2_1_i_max_int_s_fu_1189_ap_return,
        y => tmp_78_2_i_min_int_s_fu_840_ap_return,
        ap_return => a0_1_2_i_max_int_s_fu_1197_ap_return);

    a0_2_2_i_max_int_s_fu_1205 : component max_int_s
    port map (
        ap_ready => a0_2_2_i_max_int_s_fu_1205_ap_ready,
        x => a0_1_2_i_max_int_s_fu_1197_ap_return,
        y => tmp_81_2_i_min_int_s_fu_846_ap_return,
        ap_return => a0_2_2_i_max_int_s_fu_1205_ap_return);

    a0_1_3_i_max_int_s_fu_1213 : component max_int_s
    port map (
        ap_ready => a0_1_3_i_max_int_s_fu_1213_ap_ready,
        x => a0_2_2_i_max_int_s_fu_1205_ap_return,
        y => tmp_78_3_i_min_int_s_fu_852_ap_return,
        ap_return => a0_1_3_i_max_int_s_fu_1213_ap_return);

    a0_2_3_i_max_int_s_fu_1221 : component max_int_s
    port map (
        ap_ready => a0_2_3_i_max_int_s_fu_1221_ap_ready,
        x => a0_1_3_i_max_int_s_fu_1213_ap_return,
        y => tmp_81_3_i_min_int_s_fu_858_ap_return,
        ap_return => a0_2_3_i_max_int_s_fu_1221_ap_return);

    tmp_86_i_max_int_s_fu_1229 : component max_int_s
    port map (
        ap_ready => tmp_86_i_max_int_s_fu_1229_ap_ready,
        x => grp_reg_int_s_fu_3988_ap_return,
        y => flag_d_assign_16_i_reg_5068_pp1_iter5_reg,
        ap_return => tmp_86_i_max_int_s_fu_1229_ap_return);

    tmp_89_i_max_int_s_fu_1236 : component max_int_s
    port map (
        ap_ready => tmp_89_i_max_int_s_fu_1236_ap_ready,
        x => grp_reg_int_s_fu_3988_ap_return,
        y => flag_d_assign_9_i_reg_5086_pp1_iter5_reg,
        ap_return => tmp_89_i_max_int_s_fu_1236_ap_return);

    tmp_86_1_i_max_int_s_fu_1243 : component max_int_s
    port map (
        ap_ready => tmp_86_1_i_max_int_s_fu_1243_ap_ready,
        x => grp_reg_int_s_fu_4004_ap_return,
        y => flag_d_assign_2_i_reg_5092_pp1_iter5_reg,
        ap_return => tmp_86_1_i_max_int_s_fu_1243_ap_return);

    tmp_89_1_i_max_int_s_fu_1250 : component max_int_s
    port map (
        ap_ready => tmp_89_1_i_max_int_s_fu_1250_ap_ready,
        x => grp_reg_int_s_fu_4004_ap_return,
        y => flag_d_assign_11_i_reg_5110_pp1_iter5_reg,
        ap_return => tmp_89_1_i_max_int_s_fu_1250_ap_return);

    tmp_86_2_i_max_int_s_fu_1257 : component max_int_s
    port map (
        ap_ready => tmp_86_2_i_max_int_s_fu_1257_ap_ready,
        x => grp_reg_int_s_fu_4020_ap_return,
        y => flag_d_assign_4_i_reg_5116_pp1_iter5_reg,
        ap_return => tmp_86_2_i_max_int_s_fu_1257_ap_return);

    tmp_89_2_i_max_int_s_fu_1264 : component max_int_s
    port map (
        ap_ready => tmp_89_2_i_max_int_s_fu_1264_ap_ready,
        x => grp_reg_int_s_fu_4020_ap_return,
        y => flag_d_assign_13_i_reg_5134_pp1_iter5_reg,
        ap_return => tmp_89_2_i_max_int_s_fu_1264_ap_return);

    tmp_86_3_i_max_int_s_fu_1271 : component max_int_s
    port map (
        ap_ready => tmp_86_3_i_max_int_s_fu_1271_ap_ready,
        x => grp_reg_int_s_fu_4036_ap_return,
        y => flag_d_assign_6_i_reg_5140_pp1_iter5_reg,
        ap_return => tmp_86_3_i_max_int_s_fu_1271_ap_return);

    tmp_89_3_i_max_int_s_fu_1278 : component max_int_s
    port map (
        ap_ready => tmp_89_3_i_max_int_s_fu_1278_ap_ready,
        x => grp_reg_int_s_fu_4036_ap_return,
        y => flag_d_assign_15_i_reg_5158_pp1_iter5_reg,
        ap_return => tmp_89_3_i_max_int_s_fu_1278_ap_return);

    tmp_86_4_i_max_int_s_fu_1285 : component max_int_s
    port map (
        ap_ready => tmp_86_4_i_max_int_s_fu_1285_ap_ready,
        x => grp_reg_int_s_fu_4052_ap_return,
        y => flag_d_assign_8_i_reg_5074_pp1_iter5_reg,
        ap_return => tmp_86_4_i_max_int_s_fu_1285_ap_return);

    tmp_89_4_i_max_int_s_fu_1291 : component max_int_s
    port map (
        ap_ready => tmp_89_4_i_max_int_s_fu_1291_ap_ready,
        x => grp_reg_int_s_fu_4052_ap_return,
        y => flag_d_assign_1_i_reg_5080_pp1_iter5_reg,
        ap_return => tmp_89_4_i_max_int_s_fu_1291_ap_return);

    a0_1_4_i_max_int_s_fu_1297 : component max_int_s
    port map (
        ap_ready => a0_1_4_i_max_int_s_fu_1297_ap_ready,
        x => a0_2_3_i_reg_5198,
        y => tmp_78_4_i_reg_5203,
        ap_return => a0_1_4_i_max_int_s_fu_1297_ap_return);

    a0_2_4_i_max_int_s_fu_1303 : component max_int_s
    port map (
        ap_ready => a0_2_4_i_max_int_s_fu_1303_ap_ready,
        x => a0_1_4_i_max_int_s_fu_1297_ap_return,
        y => tmp_81_4_i_reg_5208,
        ap_return => a0_2_4_i_max_int_s_fu_1303_ap_return);

    a0_1_5_i_max_int_s_fu_1310 : component max_int_s
    port map (
        ap_ready => a0_1_5_i_max_int_s_fu_1310_ap_ready,
        x => a0_2_4_i_max_int_s_fu_1303_ap_return,
        y => tmp_78_5_i_min_int_s_fu_931_ap_return,
        ap_return => a0_1_5_i_max_int_s_fu_1310_ap_return);

    a0_2_5_i_max_int_s_fu_1318 : component max_int_s
    port map (
        ap_ready => a0_2_5_i_max_int_s_fu_1318_ap_ready,
        x => a0_1_5_i_max_int_s_fu_1310_ap_return,
        y => tmp_81_5_i_min_int_s_fu_937_ap_return,
        ap_return => a0_2_5_i_max_int_s_fu_1318_ap_return);

    a0_1_6_i_max_int_s_fu_1326 : component max_int_s
    port map (
        ap_ready => a0_1_6_i_max_int_s_fu_1326_ap_ready,
        x => a0_2_5_i_max_int_s_fu_1318_ap_return,
        y => tmp_78_6_i_min_int_s_fu_943_ap_return,
        ap_return => a0_1_6_i_max_int_s_fu_1326_ap_return);

    a0_2_6_i_max_int_s_fu_1334 : component max_int_s
    port map (
        ap_ready => a0_2_6_i_max_int_s_fu_1334_ap_ready,
        x => a0_1_6_i_max_int_s_fu_1326_ap_return,
        y => tmp_81_6_i_min_int_s_fu_949_ap_return,
        ap_return => a0_2_6_i_max_int_s_fu_1334_ap_return);

    a0_1_7_i_max_int_s_fu_1342 : component max_int_s
    port map (
        ap_ready => a0_1_7_i_max_int_s_fu_1342_ap_ready,
        x => a0_2_6_i_max_int_s_fu_1334_ap_return,
        y => tmp_78_7_i_min_int_s_fu_955_ap_return,
        ap_return => a0_1_7_i_max_int_s_fu_1342_ap_return);

    a0_2_7_i_max_int_s_fu_1350 : component max_int_s
    port map (
        ap_ready => a0_2_7_i_max_int_s_fu_1350_ap_ready,
        x => a0_1_7_i_max_int_s_fu_1342_ap_return,
        y => tmp_81_7_i_min_int_s_fu_961_ap_return,
        ap_return => a0_2_7_i_max_int_s_fu_1350_ap_return);

    tmp_86_5_i_max_int_s_fu_1358 : component max_int_s
    port map (
        ap_ready => tmp_86_5_i_max_int_s_fu_1358_ap_ready,
        x => grp_reg_int_s_fu_4067_ap_return,
        y => flag_d_assign_10_i_reg_5098_pp1_iter6_reg,
        ap_return => tmp_86_5_i_max_int_s_fu_1358_ap_return);

    tmp_89_5_i_max_int_s_fu_1365 : component max_int_s
    port map (
        ap_ready => tmp_89_5_i_max_int_s_fu_1365_ap_ready,
        x => grp_reg_int_s_fu_4067_ap_return,
        y => flag_d_assign_3_i_reg_5104_pp1_iter6_reg,
        ap_return => tmp_89_5_i_max_int_s_fu_1365_ap_return);

    tmp_86_6_i_max_int_s_fu_1372 : component max_int_s
    port map (
        ap_ready => tmp_86_6_i_max_int_s_fu_1372_ap_ready,
        x => grp_reg_int_s_fu_4081_ap_return,
        y => flag_d_assign_12_i_reg_5122_pp1_iter6_reg,
        ap_return => tmp_86_6_i_max_int_s_fu_1372_ap_return);

    tmp_89_6_i_max_int_s_fu_1379 : component max_int_s
    port map (
        ap_ready => tmp_89_6_i_max_int_s_fu_1379_ap_ready,
        x => grp_reg_int_s_fu_4081_ap_return,
        y => flag_d_assign_5_i_reg_5128_pp1_iter6_reg,
        ap_return => tmp_89_6_i_max_int_s_fu_1379_ap_return);

    tmp_86_7_i_max_int_s_fu_1386 : component max_int_s
    port map (
        ap_ready => tmp_86_7_i_max_int_s_fu_1386_ap_ready,
        x => grp_reg_int_s_fu_4095_ap_return,
        y => flag_d_assign_14_i_reg_5146_pp1_iter6_reg,
        ap_return => tmp_86_7_i_max_int_s_fu_1386_ap_return);

    tmp_89_7_i_max_int_s_fu_1393 : component max_int_s
    port map (
        ap_ready => tmp_89_7_i_max_int_s_fu_1393_ap_ready,
        x => grp_reg_int_s_fu_4095_ap_return,
        y => flag_d_assign_7_i_reg_5152_pp1_iter6_reg,
        ap_return => tmp_89_7_i_max_int_s_fu_1393_ap_return);

    tmp_23_i_max_int_s_fu_1400 : component max_int_s
    port map (
        ap_ready => tmp_23_i_max_int_s_fu_1400_ap_ready,
        x => a0_2_7_i_max_int_s_fu_1350_ap_return,
        y => tmp_23_i_max_int_s_fu_1400_y,
        ap_return => tmp_23_i_max_int_s_fu_1400_ap_return);

    grp_reg_int_s_fu_3724 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_56_1_i_min_int_s_fu_672_ap_return,
        ap_return => grp_reg_int_s_fu_3724_ap_return,
        ap_ce => grp_reg_int_s_fu_3724_ap_ce);

    grp_reg_int_s_fu_3732 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_58_1_i_max_int_s_fu_1022_ap_return,
        ap_return => grp_reg_int_s_fu_3732_ap_return,
        ap_ce => grp_reg_int_s_fu_3732_ap_ce);

    grp_reg_int_s_fu_3740 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_56_3_i_min_int_s_fu_678_ap_return,
        ap_return => grp_reg_int_s_fu_3740_ap_return,
        ap_ce => grp_reg_int_s_fu_3740_ap_ce);

    grp_reg_int_s_fu_3748 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_58_3_i_max_int_s_fu_1028_ap_return,
        ap_return => grp_reg_int_s_fu_3748_ap_return,
        ap_ce => grp_reg_int_s_fu_3748_ap_ce);

    grp_reg_int_s_fu_3756 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_56_5_i_min_int_s_fu_684_ap_return,
        ap_return => grp_reg_int_s_fu_3756_ap_return,
        ap_ce => grp_reg_int_s_fu_3756_ap_ce);

    grp_reg_int_s_fu_3764 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_58_5_i_max_int_s_fu_1034_ap_return,
        ap_return => grp_reg_int_s_fu_3764_ap_return,
        ap_ce => grp_reg_int_s_fu_3764_ap_ce);

    grp_reg_int_s_fu_3772 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_56_7_i_min_int_s_fu_690_ap_return,
        ap_return => grp_reg_int_s_fu_3772_ap_return,
        ap_ce => grp_reg_int_s_fu_3772_ap_ce);

    grp_reg_int_s_fu_3780 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_58_7_i_max_int_s_fu_1040_ap_return,
        ap_return => grp_reg_int_s_fu_3780_ap_return,
        ap_ce => grp_reg_int_s_fu_3780_ap_ce);

    grp_reg_int_s_fu_3788 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_56_9_i_min_int_s_fu_696_ap_return,
        ap_return => grp_reg_int_s_fu_3788_ap_return,
        ap_ce => grp_reg_int_s_fu_3788_ap_ce);

    grp_reg_int_s_fu_3796 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_58_9_i_max_int_s_fu_1046_ap_return,
        ap_return => grp_reg_int_s_fu_3796_ap_return,
        ap_ce => grp_reg_int_s_fu_3796_ap_ce);

    grp_reg_int_s_fu_3804 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_56_i_min_int_s_fu_702_ap_return,
        ap_return => grp_reg_int_s_fu_3804_ap_return,
        ap_ce => grp_reg_int_s_fu_3804_ap_ce);

    grp_reg_int_s_fu_3812 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_58_i_max_int_s_fu_1052_ap_return,
        ap_return => grp_reg_int_s_fu_3812_ap_return,
        ap_ce => grp_reg_int_s_fu_3812_ap_ce);

    grp_reg_int_s_fu_3820 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_56_2_i_min_int_s_fu_708_ap_return,
        ap_return => grp_reg_int_s_fu_3820_ap_return,
        ap_ce => grp_reg_int_s_fu_3820_ap_ce);

    grp_reg_int_s_fu_3828 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_58_2_i_max_int_s_fu_1058_ap_return,
        ap_return => grp_reg_int_s_fu_3828_ap_return,
        ap_ce => grp_reg_int_s_fu_3828_ap_ce);

    grp_reg_int_s_fu_3836 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_56_4_i_min_int_s_fu_714_ap_return,
        ap_return => grp_reg_int_s_fu_3836_ap_return,
        ap_ce => grp_reg_int_s_fu_3836_ap_ce);

    grp_reg_int_s_fu_3844 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_58_4_i_max_int_s_fu_1064_ap_return,
        ap_return => grp_reg_int_s_fu_3844_ap_return,
        ap_ce => grp_reg_int_s_fu_3844_ap_ce);

    grp_reg_int_s_fu_3852 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_63_1_i_min_int_s_fu_720_ap_return,
        ap_return => grp_reg_int_s_fu_3852_ap_return,
        ap_ce => grp_reg_int_s_fu_3852_ap_ce);

    grp_reg_int_s_fu_3860 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_65_1_i_max_int_s_fu_1070_ap_return,
        ap_return => grp_reg_int_s_fu_3860_ap_return,
        ap_ce => grp_reg_int_s_fu_3860_ap_ce);

    grp_reg_int_s_fu_3868 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_63_3_i_min_int_s_fu_726_ap_return,
        ap_return => grp_reg_int_s_fu_3868_ap_return,
        ap_ce => grp_reg_int_s_fu_3868_ap_ce);

    grp_reg_int_s_fu_3876 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_65_3_i_max_int_s_fu_1076_ap_return,
        ap_return => grp_reg_int_s_fu_3876_ap_return,
        ap_ce => grp_reg_int_s_fu_3876_ap_ce);

    grp_reg_int_s_fu_3884 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_63_5_i_min_int_s_fu_732_ap_return,
        ap_return => grp_reg_int_s_fu_3884_ap_return,
        ap_ce => grp_reg_int_s_fu_3884_ap_ce);

    grp_reg_int_s_fu_3892 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_65_5_i_max_int_s_fu_1082_ap_return,
        ap_return => grp_reg_int_s_fu_3892_ap_return,
        ap_ce => grp_reg_int_s_fu_3892_ap_ce);

    grp_reg_int_s_fu_3900 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_63_7_i_min_int_s_fu_738_ap_return,
        ap_return => grp_reg_int_s_fu_3900_ap_return,
        ap_ce => grp_reg_int_s_fu_3900_ap_ce);

    grp_reg_int_s_fu_3908 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_65_7_i_max_int_s_fu_1088_ap_return,
        ap_return => grp_reg_int_s_fu_3908_ap_return,
        ap_ce => grp_reg_int_s_fu_3908_ap_ce);

    grp_reg_int_s_fu_3916 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_63_9_i_min_int_s_fu_744_ap_return,
        ap_return => grp_reg_int_s_fu_3916_ap_return,
        ap_ce => grp_reg_int_s_fu_3916_ap_ce);

    grp_reg_int_s_fu_3924 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_65_9_i_max_int_s_fu_1094_ap_return,
        ap_return => grp_reg_int_s_fu_3924_ap_return,
        ap_ce => grp_reg_int_s_fu_3924_ap_ce);

    grp_reg_int_s_fu_3932 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_63_i_min_int_s_fu_750_ap_return,
        ap_return => grp_reg_int_s_fu_3932_ap_return,
        ap_ce => grp_reg_int_s_fu_3932_ap_ce);

    grp_reg_int_s_fu_3940 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_65_i_max_int_s_fu_1100_ap_return,
        ap_return => grp_reg_int_s_fu_3940_ap_return,
        ap_ce => grp_reg_int_s_fu_3940_ap_ce);

    grp_reg_int_s_fu_3948 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_63_2_i_min_int_s_fu_756_ap_return,
        ap_return => grp_reg_int_s_fu_3948_ap_return,
        ap_ce => grp_reg_int_s_fu_3948_ap_ce);

    grp_reg_int_s_fu_3956 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_65_2_i_max_int_s_fu_1106_ap_return,
        ap_return => grp_reg_int_s_fu_3956_ap_return,
        ap_ce => grp_reg_int_s_fu_3956_ap_ce);

    grp_reg_int_s_fu_3964 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_63_4_i_min_int_s_fu_762_ap_return,
        ap_return => grp_reg_int_s_fu_3964_ap_return,
        ap_ce => grp_reg_int_s_fu_3964_ap_ce);

    grp_reg_int_s_fu_3972 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_65_4_i_max_int_s_fu_1112_ap_return,
        ap_return => grp_reg_int_s_fu_3972_ap_return,
        ap_ce => grp_reg_int_s_fu_3972_ap_ce);

    grp_reg_int_s_fu_3980 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_70_1_i_min_int_s_fu_768_ap_return,
        ap_return => grp_reg_int_s_fu_3980_ap_return,
        ap_ce => grp_reg_int_s_fu_3980_ap_ce);

    grp_reg_int_s_fu_3988 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_72_1_i_max_int_s_fu_1118_ap_return,
        ap_return => grp_reg_int_s_fu_3988_ap_return,
        ap_ce => grp_reg_int_s_fu_3988_ap_ce);

    grp_reg_int_s_fu_3996 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_70_3_i_min_int_s_fu_774_ap_return,
        ap_return => grp_reg_int_s_fu_3996_ap_return,
        ap_ce => grp_reg_int_s_fu_3996_ap_ce);

    grp_reg_int_s_fu_4004 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_72_3_i_max_int_s_fu_1124_ap_return,
        ap_return => grp_reg_int_s_fu_4004_ap_return,
        ap_ce => grp_reg_int_s_fu_4004_ap_ce);

    grp_reg_int_s_fu_4012 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_70_5_i_min_int_s_fu_780_ap_return,
        ap_return => grp_reg_int_s_fu_4012_ap_return,
        ap_ce => grp_reg_int_s_fu_4012_ap_ce);

    grp_reg_int_s_fu_4020 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_72_5_i_max_int_s_fu_1130_ap_return,
        ap_return => grp_reg_int_s_fu_4020_ap_return,
        ap_ce => grp_reg_int_s_fu_4020_ap_ce);

    grp_reg_int_s_fu_4028 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_70_7_i_min_int_s_fu_786_ap_return,
        ap_return => grp_reg_int_s_fu_4028_ap_return,
        ap_ce => grp_reg_int_s_fu_4028_ap_ce);

    grp_reg_int_s_fu_4036 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_72_7_i_max_int_s_fu_1136_ap_return,
        ap_return => grp_reg_int_s_fu_4036_ap_return,
        ap_ce => grp_reg_int_s_fu_4036_ap_ce);

    grp_reg_int_s_fu_4044 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_70_9_i_min_int_s_fu_792_ap_return,
        ap_return => grp_reg_int_s_fu_4044_ap_return,
        ap_ce => grp_reg_int_s_fu_4044_ap_ce);

    grp_reg_int_s_fu_4052 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_72_9_i_max_int_s_fu_1142_ap_return,
        ap_return => grp_reg_int_s_fu_4052_ap_return,
        ap_ce => grp_reg_int_s_fu_4052_ap_ce);

    grp_reg_int_s_fu_4060 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_70_i_reg_5168,
        ap_return => grp_reg_int_s_fu_4060_ap_return,
        ap_ce => grp_reg_int_s_fu_4060_ap_ce);

    grp_reg_int_s_fu_4067 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_72_i_reg_5173,
        ap_return => grp_reg_int_s_fu_4067_ap_return,
        ap_ce => grp_reg_int_s_fu_4067_ap_ce);

    grp_reg_int_s_fu_4074 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_70_2_i_reg_5178,
        ap_return => grp_reg_int_s_fu_4074_ap_return,
        ap_ce => grp_reg_int_s_fu_4074_ap_ce);

    grp_reg_int_s_fu_4081 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_72_2_i_reg_5183,
        ap_return => grp_reg_int_s_fu_4081_ap_return,
        ap_ce => grp_reg_int_s_fu_4081_ap_ce);

    grp_reg_int_s_fu_4088 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_70_4_i_reg_5188,
        ap_return => grp_reg_int_s_fu_4088_ap_return,
        ap_ce => grp_reg_int_s_fu_4088_ap_ce);

    grp_reg_int_s_fu_4095 : component reg_int_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_r => tmp_72_4_i_reg_5193,
        ap_return => grp_reg_int_s_fu_4095_ap_return,
        ap_ce => grp_reg_int_s_fu_4095_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((exitcond2_i_fu_1492_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((exitcond3_i_fu_1535_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif (((exitcond2_i_fu_1492_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter1_state7)) then 
                        ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter0;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp1_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
                elsif (((exitcond2_i_fu_1492_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_enable_reg_pp1_iter8 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp1_iter1_core_1_i_reg_658_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_228)) then
                if (((or_cond1_i_fu_1572_p2 = ap_const_lv1_0) and (exitcond3_i_fu_1535_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp1_iter1_core_1_i_reg_658 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter1_core_1_i_reg_658 <= ap_phi_reg_pp1_iter0_core_1_i_reg_658;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp1_iter4_core_1_i_reg_658_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                if ((ap_const_boolean_1 = ap_condition_1444)) then 
                    ap_phi_reg_pp1_iter4_core_1_i_reg_658 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp1_iter4_core_1_i_reg_658 <= ap_phi_reg_pp1_iter3_core_1_i_reg_658;
                end if;
            end if; 
        end if;
    end process;

    i_0_i_i_reg_601_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                i_0_i_i_reg_601 <= i_reg_4399;
            elsif ((not(((keypoints_cols_out_full_n = ap_const_logic_0) or (keypoints_rows_out_full_n = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (keypoints_cols_empty_n = ap_const_logic_0) or (keypoints_rows_empty_n = ap_const_logic_0) or (src_cols_V_empty_n = ap_const_logic_0) or (src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_i_i_reg_601 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    index_1_fu_172_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond3_i_fu_4270_p2 = ap_const_lv1_1) and (or_cond19_i_fu_4153_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                index_1_fu_172 <= index_fu_4276_p2;
            elsif (((tmp_7_i_fu_1420_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                index_1_fu_172 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    j_0_i_i_reg_624_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_i_fu_1420_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_0_i_i_reg_624 <= ap_const_lv10_0;
            elsif (((tmp_1_i_fu_1466_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                j_0_i_i_reg_624 <= j_fu_1471_p2;
            end if; 
        end if;
    end process;

    phi_mul_reg_612_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                phi_mul_reg_612 <= next_mul_reg_4390;
            elsif ((not(((keypoints_cols_out_full_n = ap_const_logic_0) or (keypoints_rows_out_full_n = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (keypoints_cols_empty_n = ap_const_logic_0) or (keypoints_rows_empty_n = ap_const_logic_0) or (src_cols_V_empty_n = ap_const_logic_0) or (src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_reg_612 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    t_V_2_reg_646_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_i_reg_4815 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
                t_V_2_reg_646 <= j_V_reg_4819;
            elsif (((exitcond2_i_fu_1492_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                t_V_2_reg_646 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    t_V_reg_635_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                t_V_reg_635 <= i_V_reg_4790;
            elsif (((tmp_7_i_fu_1420_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_635 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((iscorner_2_i_16_i_reg_5164_pp1_iter5_reg = ap_const_lv1_1) and (or_cond1_i_reg_4865_pp1_iter5_reg = ap_const_lv1_1) and (exitcond3_i_reg_4815_pp1_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                a0_2_3_i_reg_5198 <= a0_2_3_i_max_int_s_fu_1221_ap_return;
                b0_2_3_i_reg_5213 <= b0_2_3_i_min_int_s_fu_924_ap_return;
                tmp_78_4_i_reg_5203 <= tmp_78_4_i_min_int_s_fu_864_ap_return;
                tmp_81_4_i_reg_5208 <= tmp_81_4_i_min_int_s_fu_870_ap_return;
                tmp_86_4_i_reg_5218 <= tmp_86_4_i_max_int_s_fu_1285_ap_return;
                tmp_89_4_i_reg_5223 <= tmp_89_4_i_max_int_s_fu_1291_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_i_fu_1420_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    a0_reg_4728(7 downto 0) <= a0_fu_1441_p1(7 downto 0);
                b0_reg_4773 <= b0_fu_1453_p1;
                r_V_reg_4753 <= r_V_fu_1447_p2;
                    rhs_V_reg_4733(7 downto 0) <= rhs_V_fu_1444_p1(7 downto 0);
                tmp_9_i_reg_4718 <= tmp_9_i_fu_1431_p2;
                tmp_i_28_reg_4723 <= tmp_i_28_fu_1436_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                ap_phi_reg_pp1_iter2_core_1_i_reg_658 <= ap_phi_reg_pp1_iter1_core_1_i_reg_658;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                ap_phi_reg_pp1_iter3_core_1_i_reg_658 <= ap_phi_reg_pp1_iter2_core_1_i_reg_658;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                ap_phi_reg_pp1_iter5_core_1_i_reg_658 <= ap_phi_reg_pp1_iter4_core_1_i_reg_658;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                ap_phi_reg_pp1_iter6_core_1_i_reg_658 <= ap_phi_reg_pp1_iter5_core_1_i_reg_658;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                ap_phi_reg_pp1_iter7_core_1_i_reg_658 <= ap_phi_reg_pp1_iter6_core_1_i_reg_658;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                ap_phi_reg_pp1_iter8_core_1_i_reg_658 <= ap_phi_reg_pp1_iter7_core_1_i_reg_658;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((keypoints_cols_out_full_n = ap_const_logic_0) or (keypoints_rows_out_full_n = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (keypoints_cols_empty_n = ap_const_logic_0) or (keypoints_rows_empty_n = ap_const_logic_0) or (src_cols_V_empty_n = ap_const_logic_0) or (src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                cols_reg_4384 <= src_cols_V_dout;
                keypoints_cols_read_reg_4367 <= keypoints_cols_dout;
                keypoints_rows_read_reg_4362 <= keypoints_rows_dout;
                rows_reg_4378 <= src_rows_V_dout;
                threshold_read_reg_4372 <= threshold_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_i_reg_4815_pp1_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                core_buf_val_0_V_ad_reg_5228 <= tmp_17_i_fu_4102_p1(9 - 1 downto 0);
                core_buf_val_1_V_ad_reg_5234 <= tmp_17_i_fu_4102_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_i_reg_4815_pp1_iter7_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                core_win_val_0_V_0_fu_196 <= core_win_val_0_V_1_fu_192;
                core_win_val_0_V_1_fu_192 <= core_buf_val_0_V_q0;
                core_win_val_1_V_0_fu_188 <= core_win_val_1_V_1_fu_184;
                core_win_val_1_V_1_fu_184 <= core_buf_val_1_V_q0;
                core_win_val_2_V_0_fu_180 <= core_win_val_2_V_1_fu_176;
                core_win_val_2_V_1_fu_176 <= core_win_val_2_V_2_fu_4128_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond1_i_reg_4865_pp1_iter1_reg = ap_const_lv1_1) and (exitcond3_i_reg_4815_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                count_1_i_4_i_reg_5035 <= count_1_i_4_i_fu_3253_p3;
                not_or_cond10_i_reg_5030 <= not_or_cond10_i_fu_2851_p2;
                not_or_cond9_i_reg_5047 <= not_or_cond9_i_fu_3279_p2;
                or_cond18_i_reg_5041 <= or_cond18_i_fu_3267_p2;
                or_cond2_i_reg_4949 <= or_cond2_i_fu_2639_p2;
                or_cond4_i_reg_4965 <= or_cond4_i_fu_2657_p2;
                or_cond5_i_reg_4980 <= or_cond5_i_fu_2675_p2;
                or_cond6_i_reg_4995 <= or_cond6_i_fu_2693_p2;
                or_cond7_i_reg_5010 <= or_cond7_i_fu_2711_p2;
                or_cond8_i_reg_5025 <= or_cond8_i_fu_2729_p2;
                r_V_1_i_reg_4879 <= r_V_1_i_fu_2043_p2;
                r_V_2_i_reg_4889 <= r_V_2_i_fu_2127_p2;
                r_V_3_i_reg_4899 <= r_V_3_i_fu_2211_p2;
                r_V_4_i_reg_4909 <= r_V_4_i_fu_2295_p2;
                r_V_5_i_reg_4919 <= r_V_5_i_fu_2379_p2;
                r_V_6_1_i_reg_4884 <= r_V_6_1_i_fu_2053_p2;
                r_V_6_2_i_reg_4894 <= r_V_6_2_i_fu_2137_p2;
                r_V_6_3_i_reg_4904 <= r_V_6_3_i_fu_2221_p2;
                r_V_6_4_i_reg_4914 <= r_V_6_4_i_fu_2305_p2;
                r_V_6_5_i_reg_4924 <= r_V_6_5_i_fu_2389_p2;
                r_V_6_6_i_reg_4934 <= r_V_6_6_i_fu_2473_p2;
                r_V_6_7_i_reg_4944 <= r_V_6_7_i_fu_2557_p2;
                r_V_6_i_reg_4874 <= r_V_6_i_fu_1969_p2;
                r_V_8_i_reg_4939 <= r_V_8_i_fu_2547_p2;
                r_V_i_31_reg_4929 <= r_V_i_31_fu_2463_p2;
                r_V_i_reg_4869 <= r_V_i_fu_1959_p2;
                tmp10_reg_5058 <= tmp10_fu_3303_p2;
                tmp11_reg_5063 <= tmp11_fu_3309_p2;
                tmp6_reg_5053 <= tmp6_fu_3297_p2;
                tmp_49_1_not_i_reg_4955 <= tmp_49_1_not_i_fu_2645_p2;
                tmp_49_2_not_i_reg_4970 <= tmp_49_2_not_i_fu_2663_p2;
                tmp_49_3_not_i_reg_4985 <= tmp_49_3_not_i_fu_2681_p2;
                tmp_49_4_not_i_reg_5000 <= tmp_49_4_not_i_fu_2699_p2;
                tmp_49_5_not_i_reg_5015 <= tmp_49_5_not_i_fu_2717_p2;
                tmp_51_1_i_reg_4960 <= tmp_51_1_i_fu_2651_p2;
                tmp_51_2_i_reg_4975 <= tmp_51_2_i_fu_2669_p2;
                tmp_51_3_i_reg_4990 <= tmp_51_3_i_fu_2687_p2;
                tmp_51_4_i_reg_5005 <= tmp_51_4_i_fu_2705_p2;
                tmp_51_5_i_reg_5020 <= tmp_51_5_i_fu_2723_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                exitcond3_i_reg_4815 <= exitcond3_i_fu_1535_p2;
                exitcond3_i_reg_4815_pp1_iter1_reg <= exitcond3_i_reg_4815;
                or_cond1_i_reg_4865_pp1_iter1_reg <= or_cond1_i_reg_4865;
                or_cond_i_reg_4824_pp1_iter1_reg <= or_cond_i_reg_4824;
                t_V_2_reg_646_pp1_iter1_reg <= t_V_2_reg_646;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp1_stage0_11001)) then
                exitcond3_i_reg_4815_pp1_iter2_reg <= exitcond3_i_reg_4815_pp1_iter1_reg;
                exitcond3_i_reg_4815_pp1_iter3_reg <= exitcond3_i_reg_4815_pp1_iter2_reg;
                exitcond3_i_reg_4815_pp1_iter4_reg <= exitcond3_i_reg_4815_pp1_iter3_reg;
                exitcond3_i_reg_4815_pp1_iter5_reg <= exitcond3_i_reg_4815_pp1_iter4_reg;
                exitcond3_i_reg_4815_pp1_iter6_reg <= exitcond3_i_reg_4815_pp1_iter5_reg;
                exitcond3_i_reg_4815_pp1_iter7_reg <= exitcond3_i_reg_4815_pp1_iter6_reg;
                flag_d_assign_10_i_reg_5098_pp1_iter4_reg <= flag_d_assign_10_i_reg_5098;
                flag_d_assign_10_i_reg_5098_pp1_iter5_reg <= flag_d_assign_10_i_reg_5098_pp1_iter4_reg;
                flag_d_assign_10_i_reg_5098_pp1_iter6_reg <= flag_d_assign_10_i_reg_5098_pp1_iter5_reg;
                flag_d_assign_11_i_reg_5110_pp1_iter4_reg <= flag_d_assign_11_i_reg_5110;
                flag_d_assign_11_i_reg_5110_pp1_iter5_reg <= flag_d_assign_11_i_reg_5110_pp1_iter4_reg;
                flag_d_assign_12_i_reg_5122_pp1_iter4_reg <= flag_d_assign_12_i_reg_5122;
                flag_d_assign_12_i_reg_5122_pp1_iter5_reg <= flag_d_assign_12_i_reg_5122_pp1_iter4_reg;
                flag_d_assign_12_i_reg_5122_pp1_iter6_reg <= flag_d_assign_12_i_reg_5122_pp1_iter5_reg;
                flag_d_assign_13_i_reg_5134_pp1_iter4_reg <= flag_d_assign_13_i_reg_5134;
                flag_d_assign_13_i_reg_5134_pp1_iter5_reg <= flag_d_assign_13_i_reg_5134_pp1_iter4_reg;
                flag_d_assign_14_i_reg_5146_pp1_iter4_reg <= flag_d_assign_14_i_reg_5146;
                flag_d_assign_14_i_reg_5146_pp1_iter5_reg <= flag_d_assign_14_i_reg_5146_pp1_iter4_reg;
                flag_d_assign_14_i_reg_5146_pp1_iter6_reg <= flag_d_assign_14_i_reg_5146_pp1_iter5_reg;
                flag_d_assign_15_i_reg_5158_pp1_iter4_reg <= flag_d_assign_15_i_reg_5158;
                flag_d_assign_15_i_reg_5158_pp1_iter5_reg <= flag_d_assign_15_i_reg_5158_pp1_iter4_reg;
                flag_d_assign_16_i_reg_5068_pp1_iter4_reg <= flag_d_assign_16_i_reg_5068;
                flag_d_assign_16_i_reg_5068_pp1_iter5_reg <= flag_d_assign_16_i_reg_5068_pp1_iter4_reg;
                flag_d_assign_1_i_reg_5080_pp1_iter4_reg <= flag_d_assign_1_i_reg_5080;
                flag_d_assign_1_i_reg_5080_pp1_iter5_reg <= flag_d_assign_1_i_reg_5080_pp1_iter4_reg;
                flag_d_assign_2_i_reg_5092_pp1_iter4_reg <= flag_d_assign_2_i_reg_5092;
                flag_d_assign_2_i_reg_5092_pp1_iter5_reg <= flag_d_assign_2_i_reg_5092_pp1_iter4_reg;
                flag_d_assign_3_i_reg_5104_pp1_iter4_reg <= flag_d_assign_3_i_reg_5104;
                flag_d_assign_3_i_reg_5104_pp1_iter5_reg <= flag_d_assign_3_i_reg_5104_pp1_iter4_reg;
                flag_d_assign_3_i_reg_5104_pp1_iter6_reg <= flag_d_assign_3_i_reg_5104_pp1_iter5_reg;
                flag_d_assign_4_i_reg_5116_pp1_iter4_reg <= flag_d_assign_4_i_reg_5116;
                flag_d_assign_4_i_reg_5116_pp1_iter5_reg <= flag_d_assign_4_i_reg_5116_pp1_iter4_reg;
                flag_d_assign_5_i_reg_5128_pp1_iter4_reg <= flag_d_assign_5_i_reg_5128;
                flag_d_assign_5_i_reg_5128_pp1_iter5_reg <= flag_d_assign_5_i_reg_5128_pp1_iter4_reg;
                flag_d_assign_5_i_reg_5128_pp1_iter6_reg <= flag_d_assign_5_i_reg_5128_pp1_iter5_reg;
                flag_d_assign_6_i_reg_5140_pp1_iter4_reg <= flag_d_assign_6_i_reg_5140;
                flag_d_assign_6_i_reg_5140_pp1_iter5_reg <= flag_d_assign_6_i_reg_5140_pp1_iter4_reg;
                flag_d_assign_7_i_reg_5152_pp1_iter4_reg <= flag_d_assign_7_i_reg_5152;
                flag_d_assign_7_i_reg_5152_pp1_iter5_reg <= flag_d_assign_7_i_reg_5152_pp1_iter4_reg;
                flag_d_assign_7_i_reg_5152_pp1_iter6_reg <= flag_d_assign_7_i_reg_5152_pp1_iter5_reg;
                flag_d_assign_8_i_reg_5074_pp1_iter4_reg <= flag_d_assign_8_i_reg_5074;
                flag_d_assign_8_i_reg_5074_pp1_iter5_reg <= flag_d_assign_8_i_reg_5074_pp1_iter4_reg;
                flag_d_assign_9_i_reg_5086_pp1_iter4_reg <= flag_d_assign_9_i_reg_5086;
                flag_d_assign_9_i_reg_5086_pp1_iter5_reg <= flag_d_assign_9_i_reg_5086_pp1_iter4_reg;
                iscorner_2_i_16_i_reg_5164_pp1_iter4_reg <= iscorner_2_i_16_i_reg_5164;
                iscorner_2_i_16_i_reg_5164_pp1_iter5_reg <= iscorner_2_i_16_i_reg_5164_pp1_iter4_reg;
                iscorner_2_i_16_i_reg_5164_pp1_iter6_reg <= iscorner_2_i_16_i_reg_5164_pp1_iter5_reg;
                iscorner_2_i_16_i_reg_5164_pp1_iter7_reg <= iscorner_2_i_16_i_reg_5164_pp1_iter6_reg;
                or_cond1_i_reg_4865_pp1_iter2_reg <= or_cond1_i_reg_4865_pp1_iter1_reg;
                or_cond1_i_reg_4865_pp1_iter3_reg <= or_cond1_i_reg_4865_pp1_iter2_reg;
                or_cond1_i_reg_4865_pp1_iter4_reg <= or_cond1_i_reg_4865_pp1_iter3_reg;
                or_cond1_i_reg_4865_pp1_iter5_reg <= or_cond1_i_reg_4865_pp1_iter4_reg;
                or_cond1_i_reg_4865_pp1_iter6_reg <= or_cond1_i_reg_4865_pp1_iter5_reg;
                or_cond1_i_reg_4865_pp1_iter7_reg <= or_cond1_i_reg_4865_pp1_iter6_reg;
                or_cond_i_reg_4824_pp1_iter2_reg <= or_cond_i_reg_4824_pp1_iter1_reg;
                or_cond_i_reg_4824_pp1_iter3_reg <= or_cond_i_reg_4824_pp1_iter2_reg;
                or_cond_i_reg_4824_pp1_iter4_reg <= or_cond_i_reg_4824_pp1_iter3_reg;
                or_cond_i_reg_4824_pp1_iter5_reg <= or_cond_i_reg_4824_pp1_iter4_reg;
                or_cond_i_reg_4824_pp1_iter6_reg <= or_cond_i_reg_4824_pp1_iter5_reg;
                or_cond_i_reg_4824_pp1_iter7_reg <= or_cond_i_reg_4824_pp1_iter6_reg;
                t_V_2_reg_646_pp1_iter2_reg <= t_V_2_reg_646_pp1_iter1_reg;
                t_V_2_reg_646_pp1_iter3_reg <= t_V_2_reg_646_pp1_iter2_reg;
                t_V_2_reg_646_pp1_iter4_reg <= t_V_2_reg_646_pp1_iter3_reg;
                t_V_2_reg_646_pp1_iter5_reg <= t_V_2_reg_646_pp1_iter4_reg;
                t_V_2_reg_646_pp1_iter6_reg <= t_V_2_reg_646_pp1_iter5_reg;
                t_V_2_reg_646_pp1_iter7_reg <= t_V_2_reg_646_pp1_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond1_i_reg_4865_pp1_iter2_reg = ap_const_lv1_1) and (exitcond3_i_reg_4815_pp1_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                flag_d_assign_10_i_reg_5098 <= flag_d_assign_10_i_fu_3340_p1;
                flag_d_assign_11_i_reg_5110 <= flag_d_assign_11_i_fu_3350_p1;
                flag_d_assign_12_i_reg_5122 <= flag_d_assign_12_i_fu_3360_p1;
                flag_d_assign_13_i_reg_5134 <= flag_d_assign_13_i_fu_3370_p1;
                flag_d_assign_14_i_reg_5146 <= flag_d_assign_14_i_fu_3380_p1;
                flag_d_assign_15_i_reg_5158 <= flag_d_assign_15_i_fu_3390_p1;
                flag_d_assign_16_i_reg_5068 <= flag_d_assign_16_i_fu_3315_p1;
                flag_d_assign_1_i_reg_5080 <= flag_d_assign_1_i_fu_3325_p1;
                flag_d_assign_2_i_reg_5092 <= flag_d_assign_2_i_fu_3335_p1;
                flag_d_assign_3_i_reg_5104 <= flag_d_assign_3_i_fu_3345_p1;
                flag_d_assign_4_i_reg_5116 <= flag_d_assign_4_i_fu_3355_p1;
                flag_d_assign_5_i_reg_5128 <= flag_d_assign_5_i_fu_3365_p1;
                flag_d_assign_6_i_reg_5140 <= flag_d_assign_6_i_fu_3375_p1;
                flag_d_assign_7_i_reg_5152 <= flag_d_assign_7_i_fu_3385_p1;
                flag_d_assign_8_i_reg_5074 <= flag_d_assign_8_i_fu_3320_p1;
                flag_d_assign_9_i_reg_5086 <= flag_d_assign_9_i_fu_3330_p1;
                iscorner_2_i_16_i_reg_5164 <= iscorner_2_i_16_i_fu_3718_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                i_V_reg_4790 <= i_V_fu_1497_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_4399 <= i_fu_1425_p2;
                next_mul_reg_4390 <= next_mul_fu_1410_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                j_V_reg_4819 <= j_V_fu_1540_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_fu_1551_p2 = ap_const_lv1_1) and (exitcond3_i_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                k_buf_val_0_V_addr_reg_4829 <= tmp_15_i_fu_1556_p1(9 - 1 downto 0);
                k_buf_val_1_V_addr_reg_4835 <= tmp_15_i_fu_1556_p1(9 - 1 downto 0);
                k_buf_val_2_V_addr_reg_4841 <= tmp_15_i_fu_1556_p1(9 - 1 downto 0);
                k_buf_val_3_V_addr_reg_4847 <= tmp_15_i_fu_1556_p1(9 - 1 downto 0);
                k_buf_val_4_V_addr_reg_4853 <= tmp_15_i_fu_1556_p1(9 - 1 downto 0);
                k_buf_val_5_V_addr_reg_4859 <= tmp_15_i_fu_1556_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_i_fu_1492_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                notlhs_i_reg_4810 <= notlhs_i_fu_1524_p2;
                tmp_10_i_reg_4800 <= tmp_10_i_fu_1508_p2;
                tmp_12_i_reg_4805 <= tmp_12_i_fu_1518_p2;
                tmp_6_i_reg_4795 <= tmp_6_i_fu_1503_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_i_fu_1535_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                or_cond1_i_reg_4865 <= or_cond1_i_fu_1572_p2;
                or_cond_i_reg_4824 <= or_cond_i_fu_1551_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((iscorner_2_i_16_i_reg_5164_pp1_iter6_reg = ap_const_lv1_1) and (or_cond1_i_reg_4865_pp1_iter6_reg = ap_const_lv1_1) and (or_cond_i_reg_4824_pp1_iter6_reg = ap_const_lv1_1) and (exitcond3_i_reg_4815_pp1_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                tmp_20_reg_5240 <= tmp_20_fu_4115_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((iscorner_2_i_16_i_reg_5164_pp1_iter4_reg = ap_const_lv1_1) and (or_cond1_i_reg_4865_pp1_iter4_reg = ap_const_lv1_1) and (exitcond3_i_reg_4815_pp1_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                tmp_70_2_i_reg_5178 <= tmp_70_2_i_min_int_s_fu_804_ap_return;
                tmp_70_4_i_reg_5188 <= tmp_70_4_i_min_int_s_fu_810_ap_return;
                tmp_70_i_reg_5168 <= tmp_70_i_min_int_s_fu_798_ap_return;
                tmp_72_2_i_reg_5183 <= tmp_72_2_i_max_int_s_fu_1154_ap_return;
                tmp_72_4_i_reg_5193 <= tmp_72_4_i_max_int_s_fu_1160_ap_return;
                tmp_72_i_reg_5173 <= tmp_72_i_max_int_s_fu_1148_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_predicate_op219_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then
                win_val_0_V_2_1_fu_204 <= win_val_0_V_3_fu_208;
                win_val_0_V_2_fu_200 <= win_val_0_V_2_1_fu_204;
                win_val_0_V_3_fu_208 <= win_val_0_V_4_fu_212;
                win_val_0_V_4_fu_212 <= win_val_0_V_5_fu_216;
                win_val_0_V_5_fu_216 <= k_buf_val_0_V_q0;
                win_val_1_V_1_1_fu_224 <= win_val_1_V_2_fu_228;
                win_val_1_V_1_fu_220 <= win_val_1_V_1_1_fu_224;
                win_val_1_V_2_fu_228 <= win_val_1_V_3_fu_232;
                win_val_1_V_3_fu_232 <= win_val_1_V_4_fu_236;
                win_val_1_V_4_fu_236 <= win_val_1_V_5_fu_240;
                win_val_1_V_5_fu_240 <= k_buf_val_1_V_q0;
                win_val_2_V_0_1_fu_248 <= win_val_2_V_1_fu_252;
                win_val_2_V_0_fu_244 <= win_val_2_V_0_1_fu_248;
                win_val_2_V_1_fu_252 <= win_val_2_V_2_fu_256;
                win_val_2_V_2_fu_256 <= win_val_2_V_3_fu_260;
                win_val_2_V_3_fu_260 <= win_val_2_V_4_fu_264;
                win_val_2_V_4_fu_264 <= win_val_2_V_5_fu_268;
                win_val_2_V_5_fu_268 <= k_buf_val_2_V_q0;
                win_val_3_V_0_1_fu_276 <= win_val_3_V_1_fu_280;
                win_val_3_V_0_fu_272 <= win_val_3_V_0_1_fu_276;
                win_val_3_V_1_fu_280 <= win_val_3_V_2_fu_284;
                win_val_3_V_2_fu_284 <= win_val_3_V_3_fu_288;
                win_val_3_V_3_fu_288 <= win_val_3_V_4_fu_292;
                win_val_3_V_4_fu_292 <= win_val_3_V_5_fu_296;
                win_val_3_V_5_fu_296 <= k_buf_val_3_V_q0;
                win_val_4_V_0_1_fu_304 <= win_val_4_V_1_fu_308;
                win_val_4_V_0_fu_300 <= win_val_4_V_0_1_fu_304;
                win_val_4_V_1_fu_308 <= win_val_4_V_2_fu_312;
                win_val_4_V_2_fu_312 <= win_val_4_V_3_fu_316;
                win_val_4_V_3_fu_316 <= win_val_4_V_4_fu_320;
                win_val_4_V_4_fu_320 <= win_val_4_V_5_fu_324;
                win_val_4_V_5_fu_324 <= k_buf_val_4_V_q0;
                win_val_5_V_1_1_fu_332 <= win_val_5_V_2_fu_336;
                win_val_5_V_1_fu_328 <= win_val_5_V_1_1_fu_332;
                win_val_5_V_2_fu_336 <= win_val_5_V_3_fu_340;
                win_val_5_V_3_fu_340 <= win_val_5_V_4_fu_344;
                win_val_5_V_4_fu_344 <= win_val_5_V_5_fu_348;
                win_val_5_V_5_fu_348 <= k_buf_val_5_V_q0;
                win_val_6_V_2_1_fu_356 <= win_val_6_V_3_fu_360;
                win_val_6_V_2_fu_352 <= win_val_6_V_2_1_fu_356;
                win_val_6_V_3_fu_360 <= win_val_6_V_4_fu_364;
                win_val_6_V_4_fu_364 <= win_val_6_V_5_fu_368;
                win_val_6_V_5_fu_368 <= src_data_stream_V_dout;
            end if;
        end if;
    end process;
    a0_reg_4728(31 downto 8) <= "000000000000000000000000";
    rhs_V_reg_4733(8) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, src_rows_V_empty_n, src_cols_V_empty_n, keypoints_rows_empty_n, keypoints_cols_empty_n, threshold_empty_n, keypoints_rows_out_full_n, keypoints_cols_out_full_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_CS_fsm_state2, tmp_7_i_fu_1420_p2, ap_CS_fsm_state3, exitcond2_i_fu_1492_p2, ap_CS_fsm_state5, ap_enable_reg_pp1_iter0, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter7, ap_enable_reg_pp1_iter8, tmp_1_i_fu_1466_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((keypoints_cols_out_full_n = ap_const_logic_0) or (keypoints_rows_out_full_n = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (keypoints_cols_empty_n = ap_const_logic_0) or (keypoints_rows_empty_n = ap_const_logic_0) or (src_cols_V_empty_n = ap_const_logic_0) or (src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_7_i_fu_1420_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((tmp_1_i_fu_1466_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state5 => 
                if (((exitcond2_i_fu_1492_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) and not(((ap_enable_reg_pp1_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_enable_reg_pp1_iter7 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    a0_fu_1441_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(threshold_read_reg_4372),32));
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state15 <= ap_CS_fsm(6);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(src_data_stream_V_empty_n, ap_enable_reg_pp1_iter1, ap_predicate_op219_read_state7)
    begin
                ap_block_pp1_stage0_11001 <= ((src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op219_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(src_data_stream_V_empty_n, ap_enable_reg_pp1_iter1, ap_predicate_op219_read_state7)
    begin
                ap_block_pp1_stage0_subdone <= ((src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op219_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, src_rows_V_empty_n, src_cols_V_empty_n, keypoints_rows_empty_n, keypoints_cols_empty_n, threshold_empty_n, keypoints_rows_out_full_n, keypoints_cols_out_full_n)
    begin
                ap_block_state1 <= ((keypoints_cols_out_full_n = ap_const_logic_0) or (keypoints_rows_out_full_n = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (keypoints_cols_empty_n = ap_const_logic_0) or (keypoints_rows_empty_n = ap_const_logic_0) or (src_cols_V_empty_n = ap_const_logic_0) or (src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state10_pp1_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp1_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp1_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp1_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp1_stage0_iter1_assign_proc : process(src_data_stream_V_empty_n, ap_predicate_op219_read_state7)
    begin
                ap_block_state7_pp1_stage0_iter1 <= ((src_data_stream_V_empty_n = ap_const_logic_0) and (ap_predicate_op219_read_state7 = ap_const_boolean_1));
    end process;

        ap_block_state8_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1444_assign_proc : process(exitcond3_i_reg_4815_pp1_iter2_reg, or_cond1_i_reg_4865_pp1_iter2_reg, iscorner_2_i_16_i_fu_3718_p2)
    begin
                ap_condition_1444 <= ((or_cond1_i_reg_4865_pp1_iter2_reg = ap_const_lv1_1) and (iscorner_2_i_16_i_fu_3718_p2 = ap_const_lv1_0) and (exitcond3_i_reg_4815_pp1_iter2_reg = ap_const_lv1_0));
    end process;


    ap_condition_228_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
                ap_condition_228 <= ((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001));
    end process;


    ap_condition_pp1_exit_iter1_state7_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_condition_pp1_exit_iter1_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter1_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_done_reg, exitcond2_i_fu_1492_p2, ap_CS_fsm_state5)
    begin
        if (((exitcond2_i_fu_1492_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter4, ap_enable_reg_pp1_iter5, ap_enable_reg_pp1_iter6, ap_enable_reg_pp1_iter7, ap_enable_reg_pp1_iter8)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_0) and (ap_enable_reg_pp1_iter7 = ap_const_logic_0) and (ap_enable_reg_pp1_iter6 = ap_const_logic_0) and (ap_enable_reg_pp1_iter5 = ap_const_logic_0) and (ap_enable_reg_pp1_iter4 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_core_1_i_phi_fu_662_p6_assign_proc : process(ap_block_pp1_stage0, exitcond3_i_reg_4815_pp1_iter7_reg, or_cond1_i_reg_4865_pp1_iter7_reg, iscorner_2_i_16_i_reg_5164_pp1_iter7_reg, ap_enable_reg_pp1_iter8, ap_phi_reg_pp1_iter8_core_1_i_reg_658, phitmp_i_fu_4119_p2)
    begin
        if (((iscorner_2_i_16_i_reg_5164_pp1_iter7_reg = ap_const_lv1_1) and (or_cond1_i_reg_4865_pp1_iter7_reg = ap_const_lv1_1) and (exitcond3_i_reg_4815_pp1_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1))) then 
            ap_phi_mux_core_1_i_phi_fu_662_p6 <= phitmp_i_fu_4119_p2;
        else 
            ap_phi_mux_core_1_i_phi_fu_662_p6 <= ap_phi_reg_pp1_iter8_core_1_i_reg_658;
        end if; 
    end process;


    ap_phi_mux_t_V_2_phi_fu_650_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, exitcond3_i_reg_4815, t_V_2_reg_646, j_V_reg_4819)
    begin
        if (((exitcond3_i_reg_4815 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_t_V_2_phi_fu_650_p4 <= j_V_reg_4819;
        else 
            ap_phi_mux_t_V_2_phi_fu_650_p4 <= t_V_2_reg_646;
        end if; 
    end process;

    ap_phi_reg_pp1_iter0_core_1_i_reg_658 <= "XXXXXXXXXXXXXXXX";

    ap_predicate_op219_read_state7_assign_proc : process(exitcond3_i_reg_4815, or_cond_i_reg_4824)
    begin
                ap_predicate_op219_read_state7 <= ((or_cond_i_reg_4824 = ap_const_lv1_1) and (exitcond3_i_reg_4815 = ap_const_lv1_0));
    end process;


    ap_predicate_op581_call_state9_assign_proc : process(exitcond3_i_reg_4815_pp1_iter2_reg, or_cond1_i_reg_4865_pp1_iter2_reg, iscorner_2_i_16_i_fu_3718_p2)
    begin
                ap_predicate_op581_call_state9 <= ((iscorner_2_i_16_i_fu_3718_p2 = ap_const_lv1_1) and (or_cond1_i_reg_4865_pp1_iter2_reg = ap_const_lv1_1) and (exitcond3_i_reg_4815_pp1_iter2_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op612_call_state10_assign_proc : process(exitcond3_i_reg_4815_pp1_iter3_reg, or_cond1_i_reg_4865_pp1_iter3_reg, iscorner_2_i_16_i_reg_5164)
    begin
                ap_predicate_op612_call_state10 <= ((iscorner_2_i_16_i_reg_5164 = ap_const_lv1_1) and (or_cond1_i_reg_4865_pp1_iter3_reg = ap_const_lv1_1) and (exitcond3_i_reg_4815_pp1_iter3_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op660_call_state11_assign_proc : process(exitcond3_i_reg_4815_pp1_iter4_reg, or_cond1_i_reg_4865_pp1_iter4_reg, iscorner_2_i_16_i_reg_5164_pp1_iter4_reg)
    begin
                ap_predicate_op660_call_state11 <= ((iscorner_2_i_16_i_reg_5164_pp1_iter4_reg = ap_const_lv1_1) and (or_cond1_i_reg_4865_pp1_iter4_reg = ap_const_lv1_1) and (exitcond3_i_reg_4815_pp1_iter4_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op702_call_state12_assign_proc : process(exitcond3_i_reg_4815_pp1_iter5_reg, or_cond1_i_reg_4865_pp1_iter5_reg, iscorner_2_i_16_i_reg_5164_pp1_iter5_reg)
    begin
                ap_predicate_op702_call_state12 <= ((iscorner_2_i_16_i_reg_5164_pp1_iter5_reg = ap_const_lv1_1) and (or_cond1_i_reg_4865_pp1_iter5_reg = ap_const_lv1_1) and (exitcond3_i_reg_4815_pp1_iter5_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op759_call_state13_assign_proc : process(exitcond3_i_reg_4815_pp1_iter6_reg, or_cond1_i_reg_4865_pp1_iter6_reg, iscorner_2_i_16_i_reg_5164_pp1_iter6_reg)
    begin
                ap_predicate_op759_call_state13 <= ((iscorner_2_i_16_i_reg_5164_pp1_iter6_reg = ap_const_lv1_1) and (or_cond1_i_reg_4865_pp1_iter6_reg = ap_const_lv1_1) and (exitcond3_i_reg_4815_pp1_iter6_reg = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond2_i_fu_1492_p2, ap_CS_fsm_state5)
    begin
        if (((exitcond2_i_fu_1492_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

        b0_fu_1453_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_fu_1447_p2),32));

    core_buf_val_0_V_address0 <= tmp_17_i_fu_4102_p1(9 - 1 downto 0);

    core_buf_val_0_V_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter7)
    begin
        if (((ap_enable_reg_pp1_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            core_buf_val_0_V_ce0 <= ap_const_logic_1;
        else 
            core_buf_val_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    core_buf_val_0_V_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter8)
    begin
        if (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            core_buf_val_0_V_ce1 <= ap_const_logic_1;
        else 
            core_buf_val_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    core_buf_val_0_V_we1_assign_proc : process(ap_block_pp1_stage0_11001, exitcond3_i_reg_4815_pp1_iter7_reg, ap_enable_reg_pp1_iter8)
    begin
        if (((exitcond3_i_reg_4815_pp1_iter7_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            core_buf_val_0_V_we1 <= ap_const_logic_1;
        else 
            core_buf_val_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    core_buf_val_1_V_address0 <= tmp_17_i_fu_4102_p1(9 - 1 downto 0);

    core_buf_val_1_V_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter7)
    begin
        if (((ap_enable_reg_pp1_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            core_buf_val_1_V_ce0 <= ap_const_logic_1;
        else 
            core_buf_val_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    core_buf_val_1_V_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter8)
    begin
        if (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            core_buf_val_1_V_ce1 <= ap_const_logic_1;
        else 
            core_buf_val_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    core_buf_val_1_V_we1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter8)
    begin
        if (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            core_buf_val_1_V_we1 <= ap_const_logic_1;
        else 
            core_buf_val_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    core_win_val_2_V_2_fu_4128_p3 <= 
        ap_phi_mux_core_1_i_phi_fu_662_p6 when (or_cond_i_reg_4824_pp1_iter7_reg(0) = '1') else 
        ap_const_lv16_0;
    count_1_i_0_op_op_fu_2753_p3 <= 
        ap_const_lv4_8 when (or_cond2_i_fu_2639_p2(0) = '1') else 
        ap_const_lv4_9;
    count_1_i_10_i_fu_3446_p3 <= 
        ap_const_lv5_2 when (or_cond2_i_reg_4949(0) = '1') else 
        phitmp6_i_fu_3429_p2;
    count_1_i_11_i_fu_3475_p3 <= 
        ap_const_lv5_1 when (or_cond4_i_reg_4965(0) = '1') else 
        count_1_i_10_i_fu_3446_p3;
    count_1_i_12_i_fu_3516_p3 <= 
        ap_const_lv5_2 when (or_cond5_i_reg_4980(0) = '1') else 
        phitmp7_i_fu_3494_p2;
    count_1_i_13_i_fu_3545_p3 <= 
        ap_const_lv5_1 when (or_cond6_i_reg_4995(0) = '1') else 
        count_1_i_12_i_fu_3516_p3;
    count_1_i_14_i_fu_3586_p3 <= 
        ap_const_lv5_2 when (or_cond7_i_reg_5010(0) = '1') else 
        phitmp8_i_fu_3564_p2;
    count_1_i_15_i_fu_3615_p3 <= 
        ap_const_lv5_1 when (or_cond8_i_reg_5025(0) = '1') else 
        count_1_i_14_i_fu_3586_p3;
    count_1_i_1_i_fu_3075_p3 <= 
        ap_const_lv4_1 when (or_cond14_i_fu_3045_p2(0) = '1') else 
        count_1_i_i_fu_3025_p3;
    count_1_i_2_i_fu_3137_p3 <= 
        ap_const_lv4_2 when (or_cond15_i_fu_3095_p2(0) = '1') else 
        phitmp4_i_fu_3113_p2;
    count_1_i_2_op_op_i_fu_2775_p3 <= 
        phitmp42_op_op_cast_s_fu_2761_p3 when (tmp_19_i_fu_2769_p2(0) = '1') else 
        count_1_i_0_op_op_fu_2753_p3;
    count_1_i_3_cast_i_fu_3195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(count_1_i_3_i_fu_3187_p3),5));
    count_1_i_3_i_fu_3187_p3 <= 
        ap_const_lv4_1 when (or_cond16_i_fu_3157_p2(0) = '1') else 
        count_1_i_2_i_fu_3137_p3;
    count_1_i_4_i_fu_3253_p3 <= 
        ap_const_lv5_2 when (or_cond17_i_fu_3211_p2(0) = '1') else 
        phitmp5_i_fu_3229_p2;
    count_1_i_4_op_i_fu_2797_p3 <= 
        phitmp41_op_cast_i_c_fu_2783_p3 when (tmp_20_i_fu_2791_p2(0) = '1') else 
        count_1_i_2_op_op_i_fu_2775_p3;
    count_1_i_5_i_fu_3411_p3 <= 
        ap_const_lv5_1 when (or_cond18_i_reg_5041(0) = '1') else 
        count_1_i_4_i_reg_5035;
    count_1_i_6_i_fu_2819_p3 <= 
        phitmp1_cast_i_cast_s_fu_2805_p3 when (tmp_21_i_fu_2813_p2(0) = '1') else 
        count_1_i_4_op_i_fu_2797_p3;
    count_1_i_7_i_fu_2863_p3 <= 
        ap_const_lv4_1 when (or_cond10_i_fu_2839_p2(0) = '1') else 
        count_1_i_6_i_fu_2819_p3;
    count_1_i_8_i_fu_2913_p3 <= 
        ap_const_lv4_2 when (or_cond11_i_fu_2877_p2(0) = '1') else 
        phitmp2_i_fu_2895_p2;
    count_1_i_9_i_fu_2963_p3 <= 
        ap_const_lv4_1 when (or_cond12_i_fu_2933_p2(0) = '1') else 
        count_1_i_8_i_fu_2913_p3;
    count_1_i_fu_3101_p2 <= std_logic_vector(unsigned(count_1_i_1_i_fu_3075_p3) + unsigned(ap_const_lv4_1));
    count_1_i_i_fu_3025_p3 <= 
        ap_const_lv4_2 when (or_cond13_i_fu_2983_p2(0) = '1') else 
        phitmp3_i_fu_3001_p2;
    count_2_i_fu_3217_p2 <= std_logic_vector(unsigned(count_1_i_3_cast_i_fu_3195_p1) + unsigned(ap_const_lv5_1));
    count_3_i_fu_3417_p2 <= std_logic_vector(unsigned(count_1_i_5_i_fu_3411_p3) + unsigned(ap_const_lv5_1));
    count_4_i_fu_3482_p2 <= std_logic_vector(unsigned(count_1_i_11_i_fu_3475_p3) + unsigned(ap_const_lv5_1));
    count_5_i_fu_3552_p2 <= std_logic_vector(unsigned(count_1_i_13_i_fu_3545_p3) + unsigned(ap_const_lv5_1));
    count_6_i_fu_3622_p2 <= std_logic_vector(unsigned(count_1_i_15_i_fu_3615_p3) + unsigned(ap_const_lv5_1));
    count_8_i_fu_2883_p2 <= std_logic_vector(unsigned(count_1_i_7_i_fu_2863_p3) + unsigned(ap_const_lv4_1));
    count_i_fu_2989_p2 <= std_logic_vector(unsigned(count_1_i_9_i_fu_2963_p3) + unsigned(ap_const_lv4_1));
    exitcond2_i_fu_1492_p2 <= "1" when (t_V_reg_635 = tmp_i_28_reg_4723) else "0";
    exitcond3_i_fu_1535_p2 <= "1" when (ap_phi_mux_t_V_2_phi_fu_650_p4 = tmp_9_i_reg_4718) else "0";
        flag_d_assign_10_i_fu_3340_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_2_i_reg_4894),32));

        flag_d_assign_11_i_fu_3350_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_3_i_reg_4904),32));

        flag_d_assign_12_i_fu_3360_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_4_i_reg_4914),32));

        flag_d_assign_13_i_fu_3370_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_5_i_reg_4924),32));

        flag_d_assign_14_i_fu_3380_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_6_i_reg_4934),32));

        flag_d_assign_15_i_fu_3390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_7_i_reg_4944),32));

        flag_d_assign_16_i_fu_3315_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_i_reg_4869),32));

        flag_d_assign_1_i_fu_3325_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_i_reg_4879),32));

        flag_d_assign_2_i_fu_3335_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_i_reg_4889),32));

        flag_d_assign_3_i_fu_3345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_3_i_reg_4899),32));

        flag_d_assign_4_i_fu_3355_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_4_i_reg_4909),32));

        flag_d_assign_5_i_fu_3365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_5_i_reg_4919),32));

        flag_d_assign_6_i_fu_3375_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_i_31_reg_4929),32));

        flag_d_assign_7_i_fu_3385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_8_i_reg_4939),32));

        flag_d_assign_8_i_fu_3320_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_i_reg_4874),32));

        flag_d_assign_9_i_fu_3330_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_1_i_reg_4884),32));

    flag_val_V_assign_lo_10_fu_2451_p3 <= 
        phitmp1_i_i_5_i_fu_2437_p3 when (tmp_11_fu_2445_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_11_fu_2503_p3 <= 
        phitmp_i_i_6_i_fu_2489_p3 when (tmp_12_fu_2497_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_12_fu_2535_p3 <= 
        phitmp1_i_i_6_i_fu_2521_p3 when (tmp_13_fu_2529_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_13_fu_2587_p3 <= 
        phitmp_i_i_7_i_fu_2573_p3 when (tmp_14_fu_2581_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_14_fu_2619_p3 <= 
        phitmp1_i_i_7_i_fu_2605_p3 when (tmp_15_fu_2613_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_15_fu_2419_p3 <= 
        phitmp_i_i_5_i_fu_2405_p3 when (tmp_10_fu_2413_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_1_fu_2031_p3 <= 
        phitmp1_i_i_i_fu_2017_p3 when (tmp_2_fu_2025_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_2_fu_2083_p3 <= 
        phitmp_i_i_1_i_fu_2069_p3 when (tmp_3_fu_2077_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_3_fu_2115_p3 <= 
        phitmp1_i_i_1_i_fu_2101_p3 when (tmp_4_fu_2109_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_4_fu_2167_p3 <= 
        phitmp_i_i_2_i_fu_2153_p3 when (tmp_5_fu_2161_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_5_fu_2199_p3 <= 
        phitmp1_i_i_2_i_fu_2185_p3 when (tmp_6_fu_2193_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_6_fu_2251_p3 <= 
        phitmp_i_i_3_i_fu_2237_p3 when (tmp_7_fu_2245_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_7_fu_2283_p3 <= 
        phitmp1_i_i_3_i_fu_2269_p3 when (tmp_8_fu_2277_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_8_fu_2335_p3 <= 
        phitmp_i_i_4_i_fu_2321_p3 when (tmp_9_fu_2329_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_9_fu_2367_p3 <= 
        phitmp1_i_i_4_i_fu_2353_p3 when (tmp_s_fu_2361_p2(0) = '1') else 
        ap_const_lv2_0;
    flag_val_V_assign_lo_fu_1999_p3 <= 
        phitmp_i_i_i_fu_1985_p3 when (tmp_1_fu_1993_p2(0) = '1') else 
        ap_const_lv2_0;

    grp_reg_int_s_fu_3724_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3724_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3724_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3732_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3732_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3732_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3740_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3740_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3740_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3748_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3748_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3748_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3756_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3756_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3756_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3764_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3764_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3764_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3772_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3772_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3772_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3780_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3780_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3780_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3788_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3788_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3788_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3796_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3796_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3796_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3804_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3804_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3804_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3812_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3812_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3812_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3820_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3820_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3820_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3828_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3828_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3828_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3836_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3836_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3836_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3844_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3844_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3844_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3852_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3852_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3852_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3860_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3860_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3860_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3868_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3868_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3868_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3876_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3876_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3876_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3884_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3884_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3884_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3892_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3892_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3892_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3900_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3900_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3900_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3908_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3908_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3908_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3916_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3916_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3916_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3924_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3924_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3924_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3932_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3932_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3932_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3940_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3940_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3940_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3948_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3948_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3948_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3956_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3956_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3956_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3964_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3964_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3964_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3972_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3972_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3972_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3980_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3980_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3980_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3988_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3988_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3988_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_3996_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_3996_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_3996_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_4004_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_4004_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_4004_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_4012_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_4012_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_4012_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_4020_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_4020_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_4020_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_4028_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_4028_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_4028_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_4036_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_4036_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_4036_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_4044_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_4044_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_4044_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_4052_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_4052_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_4052_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_4060_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_4060_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_4060_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_4067_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_4067_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_4067_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_4074_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_4074_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_4074_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_4081_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_4081_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_4081_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_4088_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_4088_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_4088_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_reg_int_s_fu_4095_ap_ce_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            grp_reg_int_s_fu_4095_ap_ce <= ap_const_logic_1;
        else 
            grp_reg_int_s_fu_4095_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    i_0_i_cast_cast_i_fu_1416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_i_i_reg_601),3));
    i_V_fu_1497_p2 <= std_logic_vector(unsigned(t_V_reg_635) + unsigned(ap_const_lv32_1));
    i_fu_1425_p2 <= std_logic_vector(unsigned(i_0_i_i_reg_601) + unsigned(ap_const_lv2_1));
    index_fu_4276_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(index_1_fu_172));
    iscorner_2_i_16_i_fu_3718_p2 <= (tmp5_fu_3665_p2 or tmp12_fu_3712_p2);
    iscorner_2_i_7_i_fu_2857_p2 <= (tmp_53_7_i_fu_2845_p2 and not_or_cond10_i_fu_2851_p2);
    j_0_i_cast_cast_i_fu_1462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_i_i_reg_624),11));
    j_V_fu_1540_p2 <= std_logic_vector(unsigned(ap_phi_mux_t_V_2_phi_fu_650_p4) + unsigned(ap_const_lv32_1));
    j_fu_1471_p2 <= std_logic_vector(unsigned(j_0_i_i_reg_624) + unsigned(ap_const_lv10_1));
    k_buf_val_0_V_address0 <= tmp_15_i_fu_1556_p1(9 - 1 downto 0);

    k_buf_val_0_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_0_V_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_0_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_0_V_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_0_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op219_read_state7, ap_block_pp1_stage0_11001)
    begin
        if (((ap_predicate_op219_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_0_V_we1 <= ap_const_logic_1;
        else 
            k_buf_val_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_1_V_address0 <= tmp_15_i_fu_1556_p1(9 - 1 downto 0);

    k_buf_val_1_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_1_V_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_1_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_1_V_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_1_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op219_read_state7, ap_block_pp1_stage0_11001)
    begin
        if (((ap_predicate_op219_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_1_V_we1 <= ap_const_logic_1;
        else 
            k_buf_val_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_2_V_address0 <= tmp_15_i_fu_1556_p1(9 - 1 downto 0);

    k_buf_val_2_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_2_V_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_2_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_2_V_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_2_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op219_read_state7, ap_block_pp1_stage0_11001)
    begin
        if (((ap_predicate_op219_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_2_V_we1 <= ap_const_logic_1;
        else 
            k_buf_val_2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_3_V_address0 <= tmp_15_i_fu_1556_p1(9 - 1 downto 0);

    k_buf_val_3_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_3_V_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_3_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_3_V_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_3_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op219_read_state7, ap_block_pp1_stage0_11001)
    begin
        if (((ap_predicate_op219_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_3_V_we1 <= ap_const_logic_1;
        else 
            k_buf_val_3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_4_V_address0 <= tmp_15_i_fu_1556_p1(9 - 1 downto 0);

    k_buf_val_4_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_4_V_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_4_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_4_V_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_4_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op219_read_state7, ap_block_pp1_stage0_11001)
    begin
        if (((ap_predicate_op219_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_4_V_we1 <= ap_const_logic_1;
        else 
            k_buf_val_4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_val_5_V_address0 <= tmp_15_i_fu_1556_p1(9 - 1 downto 0);

    k_buf_val_5_V_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_5_V_ce0 <= ap_const_logic_1;
        else 
            k_buf_val_5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_5_V_ce1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0_11001)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_5_V_ce1 <= ap_const_logic_1;
        else 
            k_buf_val_5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_val_5_V_we1_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op219_read_state7, ap_block_pp1_stage0_11001)
    begin
        if (((ap_predicate_op219_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            k_buf_val_5_V_we1 <= ap_const_logic_1;
        else 
            k_buf_val_5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    keypoints_cols_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, keypoints_cols_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            keypoints_cols_blk_n <= keypoints_cols_empty_n;
        else 
            keypoints_cols_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    keypoints_cols_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, keypoints_cols_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            keypoints_cols_out_blk_n <= keypoints_cols_out_full_n;
        else 
            keypoints_cols_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    keypoints_cols_out_din <= keypoints_cols_dout;

    keypoints_cols_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_empty_n, src_cols_V_empty_n, keypoints_rows_empty_n, keypoints_cols_empty_n, threshold_empty_n, keypoints_rows_out_full_n, keypoints_cols_out_full_n)
    begin
        if ((not(((keypoints_cols_out_full_n = ap_const_logic_0) or (keypoints_rows_out_full_n = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (keypoints_cols_empty_n = ap_const_logic_0) or (keypoints_rows_empty_n = ap_const_logic_0) or (src_cols_V_empty_n = ap_const_logic_0) or (src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            keypoints_cols_out_write <= ap_const_logic_1;
        else 
            keypoints_cols_out_write <= ap_const_logic_0;
        end if; 
    end process;


    keypoints_cols_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_empty_n, src_cols_V_empty_n, keypoints_rows_empty_n, keypoints_cols_empty_n, threshold_empty_n, keypoints_rows_out_full_n, keypoints_cols_out_full_n)
    begin
        if ((not(((keypoints_cols_out_full_n = ap_const_logic_0) or (keypoints_rows_out_full_n = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (keypoints_cols_empty_n = ap_const_logic_0) or (keypoints_rows_empty_n = ap_const_logic_0) or (src_cols_V_empty_n = ap_const_logic_0) or (src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            keypoints_cols_read <= ap_const_logic_1;
        else 
            keypoints_cols_read <= ap_const_logic_0;
        end if; 
    end process;


    keypoints_rows_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, keypoints_rows_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            keypoints_rows_blk_n <= keypoints_rows_empty_n;
        else 
            keypoints_rows_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    keypoints_rows_out_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, keypoints_rows_out_full_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            keypoints_rows_out_blk_n <= keypoints_rows_out_full_n;
        else 
            keypoints_rows_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    keypoints_rows_out_din <= keypoints_rows_dout;

    keypoints_rows_out_write_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_empty_n, src_cols_V_empty_n, keypoints_rows_empty_n, keypoints_cols_empty_n, threshold_empty_n, keypoints_rows_out_full_n, keypoints_cols_out_full_n)
    begin
        if ((not(((keypoints_cols_out_full_n = ap_const_logic_0) or (keypoints_rows_out_full_n = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (keypoints_cols_empty_n = ap_const_logic_0) or (keypoints_rows_empty_n = ap_const_logic_0) or (src_cols_V_empty_n = ap_const_logic_0) or (src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            keypoints_rows_out_write <= ap_const_logic_1;
        else 
            keypoints_rows_out_write <= ap_const_logic_0;
        end if; 
    end process;


    keypoints_rows_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_empty_n, src_cols_V_empty_n, keypoints_rows_empty_n, keypoints_cols_empty_n, threshold_empty_n, keypoints_rows_out_full_n, keypoints_cols_out_full_n)
    begin
        if ((not(((keypoints_cols_out_full_n = ap_const_logic_0) or (keypoints_rows_out_full_n = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (keypoints_cols_empty_n = ap_const_logic_0) or (keypoints_rows_empty_n = ap_const_logic_0) or (src_cols_V_empty_n = ap_const_logic_0) or (src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            keypoints_rows_read <= ap_const_logic_1;
        else 
            keypoints_rows_read <= ap_const_logic_0;
        end if; 
    end process;


    keypoints_val_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_enable_reg_pp1_iter8, tmp_18_cast_fu_1487_p1, tmp_31_i_fu_4293_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1))) then 
            keypoints_val_address0 <= tmp_31_i_fu_4293_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            keypoints_val_address0 <= ap_const_lv64_0(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            keypoints_val_address0 <= tmp_18_cast_fu_1487_p1(11 - 1 downto 0);
        else 
            keypoints_val_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;

    keypoints_val_address1 <= tmp_28_cast_fu_4308_p1(11 - 1 downto 0);

    keypoints_val_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_enable_reg_pp1_iter8)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            keypoints_val_ce0 <= ap_const_logic_1;
        else 
            keypoints_val_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    keypoints_val_ce1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter8)
    begin
        if (((ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            keypoints_val_ce1 <= ap_const_logic_1;
        else 
            keypoints_val_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    keypoints_val_d0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_enable_reg_pp1_iter8, tmp_fu_1530_p1, tmp_30_i_fu_4286_p2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1))) then 
            keypoints_val_d0 <= tmp_30_i_fu_4286_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            keypoints_val_d0 <= tmp_fu_1530_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            keypoints_val_d0 <= ap_const_lv16_0;
        else 
            keypoints_val_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    keypoints_val_d1 <= tmp_12_i_reg_4805;

    keypoints_val_we0_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_state3, exitcond2_i_fu_1492_p2, ap_CS_fsm_state5, ap_enable_reg_pp1_iter8, tmp_1_i_fu_1466_p2, or_cond19_i_fu_4153_p2, or_cond3_i_fu_4270_p2)
    begin
        if ((((exitcond2_i_fu_1492_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((tmp_1_i_fu_1466_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((or_cond3_i_fu_4270_p2 = ap_const_lv1_1) and (or_cond19_i_fu_4153_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001)))) then 
            keypoints_val_we0 <= ap_const_logic_1;
        else 
            keypoints_val_we0 <= ap_const_logic_0;
        end if; 
    end process;


    keypoints_val_we1_assign_proc : process(ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter8, or_cond19_i_fu_4153_p2, or_cond3_i_fu_4270_p2)
    begin
        if (((or_cond3_i_fu_4270_p2 = ap_const_lv1_1) and (or_cond19_i_fu_4153_p2 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            keypoints_val_we1 <= ap_const_logic_1;
        else 
            keypoints_val_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_i_fu_1951_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_3_V_2_fu_284),9));
    next_mul_fu_1410_p2 <= std_logic_vector(unsigned(phi_mul_reg_612) + unsigned(ap_const_lv12_3E8));
    not_or_cond10_i_fu_2851_p2 <= (or_cond10_i_fu_2839_p2 xor ap_const_lv1_1);
    not_or_cond11_i_fu_2901_p2 <= (or_cond11_i_fu_2877_p2 xor ap_const_lv1_1);
    not_or_cond12_i_demo_fu_2945_p2 <= (tmp_51_9_i_fu_2927_p2 or tmp_49_9_i_fu_2921_p2);
    not_or_cond12_i_fu_2951_p2 <= (not_or_cond12_i_demo_fu_2945_p2 xor ap_const_lv1_1);
    not_or_cond13_i_demo_fu_3007_p2 <= (tmp_51_i_32_fu_2977_p2 or tmp_49_i_fu_2971_p2);
    not_or_cond13_i_fu_3013_p2 <= (not_or_cond13_i_demo_fu_3007_p2 xor ap_const_lv1_1);
    not_or_cond14_i_demo_fu_3057_p2 <= (tmp_51_8_i_fu_3039_p2 or tmp_49_10_i_fu_3033_p2);
    not_or_cond14_i_fu_3063_p2 <= (not_or_cond14_i_demo_fu_3057_p2 xor ap_const_lv1_1);
    not_or_cond15_i_demo_fu_3119_p2 <= (tmp_51_10_i_fu_3089_p2 or tmp_49_11_i_fu_3083_p2);
    not_or_cond15_i_fu_3125_p2 <= (not_or_cond15_i_demo_fu_3119_p2 xor ap_const_lv1_1);
    not_or_cond16_i_demo_fu_3169_p2 <= (tmp_51_11_i_fu_3151_p2 or tmp_49_12_i_fu_3145_p2);
    not_or_cond16_i_fu_3175_p2 <= (not_or_cond16_i_demo_fu_3169_p2 xor ap_const_lv1_1);
    not_or_cond17_i_demo_fu_3235_p2 <= (tmp_51_12_i_fu_3205_p2 or tmp_49_13_i_fu_3199_p2);
    not_or_cond17_i_fu_3241_p2 <= (not_or_cond17_i_demo_fu_3235_p2 xor ap_const_lv1_1);
    not_or_cond18_i_fu_3400_p2 <= (or_cond18_i_reg_5041 xor ap_const_lv1_1);
    not_or_cond2_i_fu_3435_p2 <= (or_cond2_i_reg_4949 xor ap_const_lv1_1);
    not_or_cond4_i_demor_fu_3459_p2 <= (tmp_51_1_i_reg_4960 or tmp_49_1_not_i_reg_4955);
    not_or_cond4_i_fu_3463_p2 <= (not_or_cond4_i_demor_fu_3459_p2 xor ap_const_lv1_1);
    not_or_cond5_i_demor_fu_3500_p2 <= (tmp_51_2_i_reg_4975 or tmp_49_2_not_i_reg_4970);
    not_or_cond5_i_fu_3504_p2 <= (not_or_cond5_i_demor_fu_3500_p2 xor ap_const_lv1_1);
    not_or_cond6_i_demor_fu_3529_p2 <= (tmp_51_3_i_reg_4990 or tmp_49_3_not_i_reg_4985);
    not_or_cond6_i_fu_3533_p2 <= (not_or_cond6_i_demor_fu_3529_p2 xor ap_const_lv1_1);
    not_or_cond7_i_demor_fu_3570_p2 <= (tmp_51_4_i_reg_5005 or tmp_49_4_not_i_reg_5000);
    not_or_cond7_i_fu_3574_p2 <= (not_or_cond7_i_demor_fu_3570_p2 xor ap_const_lv1_1);
    not_or_cond8_i_demor_fu_3599_p2 <= (tmp_51_5_i_reg_5020 or tmp_49_5_not_i_reg_5015);
    not_or_cond8_i_fu_3603_p2 <= (not_or_cond8_i_demor_fu_3599_p2 xor ap_const_lv1_1);
    not_or_cond9_i_demor_fu_3273_p2 <= (tmp_51_6_i_fu_2741_p2 or tmp_49_6_not_i_fu_2735_p2);
    not_or_cond9_i_fu_3279_p2 <= (not_or_cond9_i_demor_fu_3273_p2 xor ap_const_lv1_1);
    notlhs_i_fu_1524_p2 <= "1" when (unsigned(t_V_reg_635) < unsigned(ap_const_lv32_7)) else "0";
    notrhs_i_fu_4136_p2 <= "1" when (unsigned(t_V_2_reg_646_pp1_iter7_reg) < unsigned(ap_const_lv32_7)) else "0";
    or_cond10_i_fu_2839_p2 <= (tmp_51_7_i_fu_2833_p2 or tmp_49_7_not_i_fu_2827_p2);
    or_cond11_i_fu_2877_p2 <= (tmp_51_7_i_fu_2833_p2 or tmp_49_8_i_fu_2871_p2);
    or_cond12_i_fu_2933_p2 <= (tmp_51_9_i_fu_2927_p2 or tmp_49_9_i_fu_2921_p2);
    or_cond13_i_fu_2983_p2 <= (tmp_51_i_32_fu_2977_p2 or tmp_49_i_fu_2971_p2);
    or_cond14_i_fu_3045_p2 <= (tmp_51_8_i_fu_3039_p2 or tmp_49_10_i_fu_3033_p2);
    or_cond15_i_fu_3095_p2 <= (tmp_51_10_i_fu_3089_p2 or tmp_49_11_i_fu_3083_p2);
    or_cond16_i_fu_3157_p2 <= (tmp_51_11_i_fu_3151_p2 or tmp_49_12_i_fu_3145_p2);
    or_cond17_i_fu_3211_p2 <= (tmp_51_12_i_fu_3205_p2 or tmp_49_13_i_fu_3199_p2);
    or_cond18_i_fu_3267_p2 <= (tmp_51_i_fu_2633_p2 or tmp_49_14_i_fu_3261_p2);
    or_cond19_i_fu_4153_p2 <= (tmp20_fu_4148_p2 or notrhs_i_fu_4136_p2);
    or_cond1_i_fu_1572_p2 <= (tmp_18_i_fu_1566_p2 and tmp_10_i_reg_4800);
    or_cond2_i_fu_2639_p2 <= (tmp_51_i_fu_2633_p2 or tmp_49_0_not_i_fu_2627_p2);
    or_cond3_i_fu_4270_p2 <= (tmp24_fu_4264_p2 and tmp21_fu_4240_p2);
    or_cond4_i_fu_2657_p2 <= (tmp_51_1_i_fu_2651_p2 or tmp_49_1_not_i_fu_2645_p2);
    or_cond5_i_fu_2675_p2 <= (tmp_51_2_i_fu_2669_p2 or tmp_49_2_not_i_fu_2663_p2);
    or_cond6_i_fu_2693_p2 <= (tmp_51_3_i_fu_2687_p2 or tmp_49_3_not_i_fu_2681_p2);
    or_cond7_i_fu_2711_p2 <= (tmp_51_4_i_fu_2705_p2 or tmp_49_4_not_i_fu_2699_p2);
    or_cond8_i_fu_2729_p2 <= (tmp_51_5_i_fu_2723_p2 or tmp_49_5_not_i_fu_2717_p2);
    or_cond9_i_fu_2747_p2 <= (tmp_51_6_i_fu_2741_p2 or tmp_49_6_not_i_fu_2735_p2);
    or_cond_i_fu_1551_p2 <= (tmp_6_i_reg_4795 and tmp_14_i_fu_1546_p2);
    p_iscorner_0_i_10_i_fu_3510_p2 <= (tmp_53_11_i_fu_3488_p2 and not_or_cond5_i_fu_3504_p2);
    p_iscorner_0_i_11_i_fu_3539_p2 <= (tmp_53_12_i_fu_3523_p2 and not_or_cond6_i_fu_3533_p2);
    p_iscorner_0_i_12_i_fu_3580_p2 <= (tmp_53_13_i_fu_3558_p2 and not_or_cond7_i_fu_3574_p2);
    p_iscorner_0_i_13_i_fu_3609_p2 <= (tmp_53_14_i_fu_3593_p2 and not_or_cond8_i_fu_3603_p2);
    p_iscorner_0_i_14_i_fu_3640_p2 <= (tmp_53_15_i_fu_3628_p2 and not_or_cond9_i_reg_5047);
    p_iscorner_0_i_15_i_fu_3655_p2 <= (tmp_53_16_i1_fu_3645_p2 and tmp4_fu_3651_p2);
    p_iscorner_0_i_1_i_fu_3069_p2 <= (tmp_53_1_i_fu_3051_p2 and not_or_cond14_i_fu_3063_p2);
    p_iscorner_0_i_2_i_fu_3131_p2 <= (tmp_53_2_i_fu_3107_p2 and not_or_cond15_i_fu_3125_p2);
    p_iscorner_0_i_3_i_fu_3181_p2 <= (tmp_53_3_i_fu_3163_p2 and not_or_cond16_i_fu_3175_p2);
    p_iscorner_0_i_4_i_fu_3247_p2 <= (tmp_53_4_i_fu_3223_p2 and not_or_cond17_i_fu_3241_p2);
    p_iscorner_0_i_5_i_fu_3405_p2 <= (tmp_53_5_i_fu_3395_p2 and not_or_cond18_i_fu_3400_p2);
    p_iscorner_0_i_6_i_fu_3440_p2 <= (tmp_53_6_i_fu_3423_p2 and not_or_cond2_i_fu_3435_p2);
    p_iscorner_0_i_7_i_fu_3469_p2 <= (tmp_53_10_i_fu_3453_p2 and not_or_cond4_i_fu_3463_p2);
    p_iscorner_0_i_8_i_fu_2907_p2 <= (tmp_53_8_i_fu_2889_p2 and not_or_cond11_i_fu_2901_p2);
    p_iscorner_0_i_9_i_fu_2957_p2 <= (tmp_53_9_i_fu_2939_p2 and not_or_cond12_i_fu_2951_p2);
    p_iscorner_0_i_i_fu_3019_p2 <= (tmp_53_i_fu_2995_p2 and not_or_cond13_i_fu_3013_p2);
    phitmp1_cast_i_cast_s_fu_2805_p3 <= 
        ap_const_lv4_2 when (or_cond9_i_fu_2747_p2(0) = '1') else 
        ap_const_lv4_3;
    phitmp1_i_i_1_i_fu_2101_p3 <= 
        ap_const_lv2_1 when (tmp_50_1_i_fu_2091_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp1_i_i_2_i_fu_2185_p3 <= 
        ap_const_lv2_1 when (tmp_50_2_i_fu_2175_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp1_i_i_3_i_fu_2269_p3 <= 
        ap_const_lv2_1 when (tmp_50_3_i_fu_2259_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp1_i_i_4_i_fu_2353_p3 <= 
        ap_const_lv2_1 when (tmp_50_4_i_fu_2343_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp1_i_i_5_i_fu_2437_p3 <= 
        ap_const_lv2_1 when (tmp_50_5_i_fu_2427_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp1_i_i_6_i_fu_2521_p3 <= 
        ap_const_lv2_1 when (tmp_50_6_i_fu_2511_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp1_i_i_7_i_fu_2605_p3 <= 
        ap_const_lv2_1 when (tmp_50_7_i_fu_2595_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp1_i_i_i_fu_2017_p3 <= 
        ap_const_lv2_1 when (tmp_50_i_fu_2007_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp2_i_fu_2895_p2 <= std_logic_vector(unsigned(count_1_i_7_i_fu_2863_p3) + unsigned(ap_const_lv4_2));
    phitmp3_i_fu_3001_p2 <= std_logic_vector(unsigned(count_1_i_9_i_fu_2963_p3) + unsigned(ap_const_lv4_2));
    phitmp41_op_cast_i_c_fu_2783_p3 <= 
        ap_const_lv4_4 when (or_cond7_i_fu_2711_p2(0) = '1') else 
        ap_const_lv4_5;
    phitmp42_op_op_cast_s_fu_2761_p3 <= 
        ap_const_lv4_6 when (or_cond5_i_fu_2675_p2(0) = '1') else 
        ap_const_lv4_7;
    phitmp4_i_fu_3113_p2 <= std_logic_vector(unsigned(count_1_i_1_i_fu_3075_p3) + unsigned(ap_const_lv4_2));
    phitmp5_i_fu_3229_p2 <= std_logic_vector(unsigned(count_1_i_3_cast_i_fu_3195_p1) + unsigned(ap_const_lv5_2));
    phitmp6_i_fu_3429_p2 <= std_logic_vector(unsigned(count_1_i_5_i_fu_3411_p3) + unsigned(ap_const_lv5_2));
    phitmp7_i_fu_3494_p2 <= std_logic_vector(unsigned(count_1_i_11_i_fu_3475_p3) + unsigned(ap_const_lv5_2));
    phitmp8_i_fu_3564_p2 <= std_logic_vector(unsigned(count_1_i_13_i_fu_3545_p3) + unsigned(ap_const_lv5_2));
    phitmp9_i_fu_3634_p2 <= std_logic_vector(unsigned(count_1_i_15_i_fu_3615_p3) + unsigned(ap_const_lv5_2));
    phitmp_i_fu_4119_p2 <= std_logic_vector(signed(ap_const_lv16_FFFF) + signed(tmp_20_reg_5240));
    phitmp_i_i_1_i_fu_2069_p3 <= 
        ap_const_lv2_1 when (tmp_44_1_i_fu_2059_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp_i_i_2_i_fu_2153_p3 <= 
        ap_const_lv2_1 when (tmp_44_2_i_fu_2143_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp_i_i_3_i_fu_2237_p3 <= 
        ap_const_lv2_1 when (tmp_44_3_i_fu_2227_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp_i_i_4_i_fu_2321_p3 <= 
        ap_const_lv2_1 when (tmp_44_4_i_fu_2311_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp_i_i_5_i_fu_2405_p3 <= 
        ap_const_lv2_1 when (tmp_44_5_i_fu_2395_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp_i_i_6_i_fu_2489_p3 <= 
        ap_const_lv2_1 when (tmp_44_6_i_fu_2479_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp_i_i_7_i_fu_2573_p3 <= 
        ap_const_lv2_1 when (tmp_44_7_i_fu_2563_p2(0) = '1') else 
        ap_const_lv2_2;
    phitmp_i_i_i_fu_1985_p3 <= 
        ap_const_lv2_1 when (tmp_44_i_fu_1975_p2(0) = '1') else 
        ap_const_lv2_2;
    r_V_1_i_fu_2043_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_i_30_fu_2039_p1));
    r_V_2_i_fu_2127_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_8_i_fu_2123_p1));
    r_V_3_i_fu_2211_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_3_i_fu_2207_p1));
    r_V_4_i_fu_2295_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_4_i_fu_2291_p1));
    r_V_5_i_fu_2379_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_5_i_fu_2375_p1));
    r_V_6_1_i_fu_2053_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_1_1_i_fu_2049_p1));
    r_V_6_2_i_fu_2137_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_1_2_i_fu_2133_p1));
    r_V_6_3_i_fu_2221_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_1_3_i_fu_2217_p1));
    r_V_6_4_i_fu_2305_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_1_4_i_fu_2301_p1));
    r_V_6_5_i_fu_2389_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_1_5_i_fu_2385_p1));
    r_V_6_6_i_fu_2473_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_1_6_i_fu_2469_p1));
    r_V_6_7_i_fu_2557_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_1_7_i_fu_2553_p1));
    r_V_6_i_fu_1969_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_1_i_fu_1965_p1));
    r_V_8_i_fu_2547_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_7_i_fu_2543_p1));
    r_V_fu_1447_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(rhs_V_fu_1444_p1));
    r_V_i_31_fu_2463_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_6_i_fu_2459_p1));
    r_V_i_fu_1959_p2 <= std_logic_vector(unsigned(lhs_V_i_fu_1951_p1) - unsigned(rhs_V_i_fu_1955_p1));
    rhs_V_1_1_i_fu_2049_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_6_V_2_fu_352),9));
    rhs_V_1_2_i_fu_2133_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_5_V_1_fu_328),9));
    rhs_V_1_3_i_fu_2217_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_4_V_0_fu_300),9));
    rhs_V_1_4_i_fu_2301_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_3_V_0_fu_272),9));
    rhs_V_1_5_i_fu_2385_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_2_V_0_fu_244),9));
    rhs_V_1_6_i_fu_2469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_1_V_1_fu_220),9));
    rhs_V_1_7_i_fu_2553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_0_V_2_fu_200),9));
    rhs_V_1_i_fu_1965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_6_V_2_1_fu_356),9));
    rhs_V_3_i_fu_2207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_2_V_5_fu_268),9));
    rhs_V_4_i_fu_2291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_3_V_5_fu_296),9));
    rhs_V_5_i_fu_2375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_4_V_5_fu_324),9));
    rhs_V_6_i_fu_2459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_5_V_4_fu_344),9));
    rhs_V_7_i_fu_2543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_6_V_3_fu_360),9));
    rhs_V_8_i_fu_2123_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_1_V_4_fu_236),9));
    rhs_V_fu_1444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(threshold_read_reg_4372),9));
    rhs_V_i_30_fu_2039_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_0_V_3_fu_208),9));
    rhs_V_i_fu_1955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(win_val_0_V_2_1_fu_204),9));

    src_cols_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_cols_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_cols_V_blk_n <= src_cols_V_empty_n;
        else 
            src_cols_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_cols_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_empty_n, src_cols_V_empty_n, keypoints_rows_empty_n, keypoints_cols_empty_n, threshold_empty_n, keypoints_rows_out_full_n, keypoints_cols_out_full_n)
    begin
        if ((not(((keypoints_cols_out_full_n = ap_const_logic_0) or (keypoints_rows_out_full_n = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (keypoints_cols_empty_n = ap_const_logic_0) or (keypoints_rows_empty_n = ap_const_logic_0) or (src_cols_V_empty_n = ap_const_logic_0) or (src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_cols_V_read <= ap_const_logic_1;
        else 
            src_cols_V_read <= ap_const_logic_0;
        end if; 
    end process;


    src_data_stream_V_blk_n_assign_proc : process(src_data_stream_V_empty_n, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, exitcond3_i_reg_4815, or_cond_i_reg_4824)
    begin
        if (((or_cond_i_reg_4824 = ap_const_lv1_1) and (exitcond3_i_reg_4815 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            src_data_stream_V_blk_n <= src_data_stream_V_empty_n;
        else 
            src_data_stream_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_data_stream_V_read_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_predicate_op219_read_state7, ap_block_pp1_stage0_11001)
    begin
        if (((ap_predicate_op219_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            src_data_stream_V_read <= ap_const_logic_1;
        else 
            src_data_stream_V_read <= ap_const_logic_0;
        end if; 
    end process;


    src_rows_V_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_rows_V_blk_n <= src_rows_V_empty_n;
        else 
            src_rows_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src_rows_V_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_empty_n, src_cols_V_empty_n, keypoints_rows_empty_n, keypoints_cols_empty_n, threshold_empty_n, keypoints_rows_out_full_n, keypoints_cols_out_full_n)
    begin
        if ((not(((keypoints_cols_out_full_n = ap_const_logic_0) or (keypoints_rows_out_full_n = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (keypoints_cols_empty_n = ap_const_logic_0) or (keypoints_rows_empty_n = ap_const_logic_0) or (src_cols_V_empty_n = ap_const_logic_0) or (src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            src_rows_V_read <= ap_const_logic_1;
        else 
            src_rows_V_read <= ap_const_logic_0;
        end if; 
    end process;


    threshold_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, threshold_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            threshold_blk_n <= threshold_empty_n;
        else 
            threshold_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    threshold_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, src_rows_V_empty_n, src_cols_V_empty_n, keypoints_rows_empty_n, keypoints_cols_empty_n, threshold_empty_n, keypoints_rows_out_full_n, keypoints_cols_out_full_n)
    begin
        if ((not(((keypoints_cols_out_full_n = ap_const_logic_0) or (keypoints_rows_out_full_n = ap_const_logic_0) or (threshold_empty_n = ap_const_logic_0) or (keypoints_cols_empty_n = ap_const_logic_0) or (keypoints_rows_empty_n = ap_const_logic_0) or (src_cols_V_empty_n = ap_const_logic_0) or (src_rows_V_empty_n = ap_const_logic_0) or (ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            threshold_read <= ap_const_logic_1;
        else 
            threshold_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp10_fu_3303_p2 <= (p_iscorner_0_i_2_i_fu_3131_p2 or p_iscorner_0_i_1_i_fu_3069_p2);
    tmp11_fu_3309_p2 <= (p_iscorner_0_i_4_i_fu_3247_p2 or p_iscorner_0_i_3_i_fu_3181_p2);
    tmp12_fu_3712_p2 <= (tmp16_fu_3706_p2 or tmp13_fu_3682_p2);
    tmp13_fu_3682_p2 <= (tmp15_fu_3676_p2 or tmp14_fu_3670_p2);
    tmp14_fu_3670_p2 <= (p_iscorner_0_i_6_i_fu_3440_p2 or p_iscorner_0_i_5_i_fu_3405_p2);
    tmp15_fu_3676_p2 <= (p_iscorner_0_i_7_i_fu_3469_p2 or p_iscorner_0_i_10_i_fu_3510_p2);
    tmp16_fu_3706_p2 <= (tmp18_fu_3700_p2 or tmp17_fu_3688_p2);
    tmp17_fu_3688_p2 <= (p_iscorner_0_i_12_i_fu_3580_p2 or p_iscorner_0_i_11_i_fu_3539_p2);
    tmp18_fu_3700_p2 <= (tmp19_fu_3694_p2 or p_iscorner_0_i_13_i_fu_3609_p2);
    tmp19_fu_3694_p2 <= (p_iscorner_0_i_15_i_fu_3655_p2 or p_iscorner_0_i_14_i_fu_3640_p2);
    tmp20_fu_4148_p2 <= (tmp_25_i_fu_4142_p2 or notlhs_i_reg_4810);
    tmp21_fu_4240_p2 <= (tmp23_fu_4234_p2 and tmp22_fu_4228_p2);
    tmp22_fu_4228_p2 <= (tmp_27_i_fu_4216_p2 and tmp_26_i_fu_4210_p2);
    tmp23_fu_4234_p2 <= (tmp_95_i_fu_4174_p2 and tmp_95_1_i_fu_4180_p2);
    tmp24_fu_4264_p2 <= (tmp26_fu_4258_p2 and tmp25_fu_4246_p2);
    tmp25_fu_4246_p2 <= (tmp_98_i_fu_4192_p2 and tmp_95_2_i_fu_4186_p2);
    tmp26_fu_4258_p2 <= (tmp_98_1_i_fu_4198_p2 and tmp27_fu_4252_p2);
    tmp27_fu_4252_p2 <= (tmp_98_2_i_fu_4204_p2 and tmp_28_i_fu_4222_p2);
    tmp4_fu_3651_p2 <= (not_or_cond9_i_reg_5047 and not_or_cond10_i_reg_5030);
    tmp5_fu_3665_p2 <= (tmp9_fu_3661_p2 or tmp6_reg_5053);
    tmp6_fu_3297_p2 <= (tmp8_fu_3291_p2 or tmp7_fu_3285_p2);
    tmp7_fu_3285_p2 <= (p_iscorner_0_i_8_i_fu_2907_p2 or iscorner_2_i_7_i_fu_2857_p2);
    tmp8_fu_3291_p2 <= (p_iscorner_0_i_i_fu_3019_p2 or p_iscorner_0_i_9_i_fu_2957_p2);
    tmp9_fu_3661_p2 <= (tmp11_reg_5063 or tmp10_reg_5058);
    tmp_10_fu_2413_p2 <= (tmp_45_5_i_fu_2400_p2 or tmp_44_5_i_fu_2395_p2);
    tmp_10_i_fu_1508_p2 <= "1" when (unsigned(t_V_reg_635) > unsigned(ap_const_lv32_5)) else "0";
    tmp_11_fu_2445_p2 <= (tmp_52_5_i_fu_2432_p2 or tmp_50_5_i_fu_2427_p2);
    tmp_12_fu_2497_p2 <= (tmp_45_6_i_fu_2484_p2 or tmp_44_6_i_fu_2479_p2);
    tmp_12_i_fu_1518_p2 <= std_logic_vector(signed(ap_const_lv16_FFFC) + signed(tmp_17_fu_1514_p1));
    tmp_13_fu_2529_p2 <= (tmp_52_6_i_fu_2516_p2 or tmp_50_6_i_fu_2511_p2);
    tmp_14_fu_2581_p2 <= (tmp_45_7_i_fu_2568_p2 or tmp_44_7_i_fu_2563_p2);
    tmp_14_i_fu_1546_p2 <= "1" when (unsigned(ap_phi_mux_t_V_2_phi_fu_650_p4) < unsigned(cols_reg_4384)) else "0";
    tmp_15_fu_2613_p2 <= (tmp_52_7_i_fu_2600_p2 or tmp_50_7_i_fu_2595_p2);
    tmp_15_i_fu_1556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_t_V_2_phi_fu_650_p4),64));
    tmp_16_fu_1481_p2 <= std_logic_vector(unsigned(phi_mul_reg_612) + unsigned(tmp_3_i_cast_fu_1477_p1));
    tmp_17_fu_1514_p1 <= t_V_reg_635(16 - 1 downto 0);
    tmp_17_i_fu_4102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_2_reg_646_pp1_iter6_reg),64));
    tmp_18_cast_fu_1487_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_1481_p2),64));
    tmp_18_fu_4302_p2 <= std_logic_vector(unsigned(ap_const_lv12_3E8) + unsigned(tmp_30_fu_4298_p1));
    tmp_18_i_fu_1566_p2 <= "1" when (unsigned(ap_phi_mux_t_V_2_phi_fu_650_p4) > unsigned(ap_const_lv32_5)) else "0";
    tmp_19_i_fu_2769_p2 <= (or_cond5_i_fu_2675_p2 or or_cond4_i_fu_2657_p2);
    tmp_1_fu_1993_p2 <= (tmp_45_i_fu_1980_p2 or tmp_44_i_fu_1975_p2);
    tmp_1_i_fu_1466_p2 <= "1" when (signed(j_0_i_cast_cast_i_fu_1462_p1) < signed(keypoints_cols_read_reg_4367)) else "0";
    tmp_20_fu_4115_p1 <= tmp_23_i_max_int_s_fu_1400_ap_return(16 - 1 downto 0);
    tmp_20_i_fu_2791_p2 <= (or_cond7_i_fu_2711_p2 or or_cond6_i_fu_2693_p2);
    tmp_21_i_fu_2813_p2 <= (or_cond9_i_fu_2747_p2 or or_cond8_i_fu_2729_p2);
    tmp_23_i_max_int_s_fu_1400_y <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(b0_2_7_i_min_int_s_fu_1015_ap_return));
    tmp_25_i_fu_4142_p2 <= "1" when (core_win_val_1_V_1_fu_184 = ap_const_lv16_0) else "0";
    tmp_26_i_fu_4210_p2 <= "1" when (signed(core_win_val_1_V_1_fu_184) > signed(core_win_val_1_V_0_fu_188)) else "0";
    tmp_27_i_fu_4216_p2 <= "1" when (signed(core_win_val_1_V_1_fu_184) > signed(core_buf_val_1_V_q0)) else "0";
        tmp_28_cast_fu_4308_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_4302_p2),64));

    tmp_28_i_fu_4222_p2 <= "1" when (signed(index_1_fu_172) < signed(ap_const_lv32_3E7)) else "0";
    tmp_29_fu_4282_p1 <= t_V_2_reg_646_pp1_iter7_reg(16 - 1 downto 0);
    tmp_2_fu_2025_p2 <= (tmp_52_i_fu_2012_p2 or tmp_50_i_fu_2007_p2);
    tmp_30_fu_4298_p1 <= index_fu_4276_p2(12 - 1 downto 0);
    tmp_30_i_fu_4286_p2 <= std_logic_vector(signed(ap_const_lv16_FFFC) + signed(tmp_29_fu_4282_p1));
        tmp_31_i_fu_4293_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(index_fu_4276_p2),64));

    tmp_3_fu_2077_p2 <= (tmp_45_1_i_fu_2064_p2 or tmp_44_1_i_fu_2059_p2);
    tmp_3_i_cast_fu_1477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_i_i_reg_624),12));
    tmp_44_1_i_fu_2059_p2 <= "1" when (signed(r_V_1_i_fu_2043_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_44_2_i_fu_2143_p2 <= "1" when (signed(r_V_2_i_fu_2127_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_44_3_i_fu_2227_p2 <= "1" when (signed(r_V_3_i_fu_2211_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_44_4_i_fu_2311_p2 <= "1" when (signed(r_V_4_i_fu_2295_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_44_5_i_fu_2395_p2 <= "1" when (signed(r_V_5_i_fu_2379_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_44_6_i_fu_2479_p2 <= "1" when (signed(r_V_i_31_fu_2463_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_44_7_i_fu_2563_p2 <= "1" when (signed(r_V_8_i_fu_2547_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_44_i_fu_1975_p2 <= "1" when (signed(r_V_i_fu_1959_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_45_1_i_fu_2064_p2 <= "1" when (signed(r_V_1_i_fu_2043_p2) < signed(r_V_reg_4753)) else "0";
    tmp_45_2_i_fu_2148_p2 <= "1" when (signed(r_V_2_i_fu_2127_p2) < signed(r_V_reg_4753)) else "0";
    tmp_45_3_i_fu_2232_p2 <= "1" when (signed(r_V_3_i_fu_2211_p2) < signed(r_V_reg_4753)) else "0";
    tmp_45_4_i_fu_2316_p2 <= "1" when (signed(r_V_4_i_fu_2295_p2) < signed(r_V_reg_4753)) else "0";
    tmp_45_5_i_fu_2400_p2 <= "1" when (signed(r_V_5_i_fu_2379_p2) < signed(r_V_reg_4753)) else "0";
    tmp_45_6_i_fu_2484_p2 <= "1" when (signed(r_V_i_31_fu_2463_p2) < signed(r_V_reg_4753)) else "0";
    tmp_45_7_i_fu_2568_p2 <= "1" when (signed(r_V_8_i_fu_2547_p2) < signed(r_V_reg_4753)) else "0";
    tmp_45_i_fu_1980_p2 <= "1" when (signed(r_V_i_fu_1959_p2) < signed(r_V_reg_4753)) else "0";
    tmp_49_0_not_i_fu_2627_p2 <= "0" when (flag_val_V_assign_lo_fu_1999_p3 = flag_val_V_assign_lo_2_fu_2083_p3) else "1";
    tmp_49_10_i_fu_3033_p2 <= "0" when (flag_val_V_assign_lo_7_fu_2283_p3 = flag_val_V_assign_lo_9_fu_2367_p3) else "1";
    tmp_49_11_i_fu_3083_p2 <= "0" when (flag_val_V_assign_lo_9_fu_2367_p3 = flag_val_V_assign_lo_10_fu_2451_p3) else "1";
    tmp_49_12_i_fu_3145_p2 <= "0" when (flag_val_V_assign_lo_10_fu_2451_p3 = flag_val_V_assign_lo_12_fu_2535_p3) else "1";
    tmp_49_13_i_fu_3199_p2 <= "0" when (flag_val_V_assign_lo_12_fu_2535_p3 = flag_val_V_assign_lo_14_fu_2619_p3) else "1";
    tmp_49_14_i_fu_3261_p2 <= "0" when (flag_val_V_assign_lo_14_fu_2619_p3 = flag_val_V_assign_lo_fu_1999_p3) else "1";
    tmp_49_1_not_i_fu_2645_p2 <= "0" when (flag_val_V_assign_lo_2_fu_2083_p3 = flag_val_V_assign_lo_4_fu_2167_p3) else "1";
    tmp_49_2_not_i_fu_2663_p2 <= "0" when (flag_val_V_assign_lo_4_fu_2167_p3 = flag_val_V_assign_lo_6_fu_2251_p3) else "1";
    tmp_49_3_not_i_fu_2681_p2 <= "0" when (flag_val_V_assign_lo_6_fu_2251_p3 = flag_val_V_assign_lo_8_fu_2335_p3) else "1";
    tmp_49_4_not_i_fu_2699_p2 <= "0" when (flag_val_V_assign_lo_8_fu_2335_p3 = flag_val_V_assign_lo_15_fu_2419_p3) else "1";
    tmp_49_5_not_i_fu_2717_p2 <= "0" when (flag_val_V_assign_lo_15_fu_2419_p3 = flag_val_V_assign_lo_11_fu_2503_p3) else "1";
    tmp_49_6_not_i_fu_2735_p2 <= "0" when (flag_val_V_assign_lo_11_fu_2503_p3 = flag_val_V_assign_lo_13_fu_2587_p3) else "1";
    tmp_49_7_not_i_fu_2827_p2 <= "0" when (flag_val_V_assign_lo_13_fu_2587_p3 = flag_val_V_assign_lo_1_fu_2031_p3) else "1";
    tmp_49_8_i_fu_2871_p2 <= "0" when (flag_val_V_assign_lo_1_fu_2031_p3 = flag_val_V_assign_lo_3_fu_2115_p3) else "1";
    tmp_49_9_i_fu_2921_p2 <= "0" when (flag_val_V_assign_lo_3_fu_2115_p3 = flag_val_V_assign_lo_5_fu_2199_p3) else "1";
    tmp_49_i_fu_2971_p2 <= "0" when (flag_val_V_assign_lo_5_fu_2199_p3 = flag_val_V_assign_lo_7_fu_2283_p3) else "1";
    tmp_4_fu_2109_p2 <= (tmp_52_1_i_fu_2096_p2 or tmp_50_1_i_fu_2091_p2);
    tmp_50_1_i_fu_2091_p2 <= "1" when (signed(r_V_6_1_i_fu_2053_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_50_2_i_fu_2175_p2 <= "1" when (signed(r_V_6_2_i_fu_2137_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_50_3_i_fu_2259_p2 <= "1" when (signed(r_V_6_3_i_fu_2221_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_50_4_i_fu_2343_p2 <= "1" when (signed(r_V_6_4_i_fu_2305_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_50_5_i_fu_2427_p2 <= "1" when (signed(r_V_6_5_i_fu_2389_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_50_6_i_fu_2511_p2 <= "1" when (signed(r_V_6_6_i_fu_2473_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_50_7_i_fu_2595_p2 <= "1" when (signed(r_V_6_7_i_fu_2557_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_50_i_fu_2007_p2 <= "1" when (signed(r_V_6_i_fu_1969_p2) > signed(rhs_V_reg_4733)) else "0";
    tmp_51_10_i_fu_3089_p2 <= "1" when (flag_val_V_assign_lo_9_fu_2367_p3 = ap_const_lv2_0) else "0";
    tmp_51_11_i_fu_3151_p2 <= "1" when (flag_val_V_assign_lo_10_fu_2451_p3 = ap_const_lv2_0) else "0";
    tmp_51_12_i_fu_3205_p2 <= "1" when (flag_val_V_assign_lo_12_fu_2535_p3 = ap_const_lv2_0) else "0";
    tmp_51_1_i_fu_2651_p2 <= "1" when (flag_val_V_assign_lo_2_fu_2083_p3 = ap_const_lv2_0) else "0";
    tmp_51_2_i_fu_2669_p2 <= "1" when (flag_val_V_assign_lo_4_fu_2167_p3 = ap_const_lv2_0) else "0";
    tmp_51_3_i_fu_2687_p2 <= "1" when (flag_val_V_assign_lo_6_fu_2251_p3 = ap_const_lv2_0) else "0";
    tmp_51_4_i_fu_2705_p2 <= "1" when (flag_val_V_assign_lo_8_fu_2335_p3 = ap_const_lv2_0) else "0";
    tmp_51_5_i_fu_2723_p2 <= "1" when (flag_val_V_assign_lo_15_fu_2419_p3 = ap_const_lv2_0) else "0";
    tmp_51_6_i_fu_2741_p2 <= "1" when (flag_val_V_assign_lo_11_fu_2503_p3 = ap_const_lv2_0) else "0";
    tmp_51_7_i_fu_2833_p2 <= "1" when (flag_val_V_assign_lo_1_fu_2031_p3 = ap_const_lv2_0) else "0";
    tmp_51_8_i_fu_3039_p2 <= "1" when (flag_val_V_assign_lo_7_fu_2283_p3 = ap_const_lv2_0) else "0";
    tmp_51_9_i_fu_2927_p2 <= "1" when (flag_val_V_assign_lo_3_fu_2115_p3 = ap_const_lv2_0) else "0";
    tmp_51_i_32_fu_2977_p2 <= "1" when (flag_val_V_assign_lo_5_fu_2199_p3 = ap_const_lv2_0) else "0";
    tmp_51_i_fu_2633_p2 <= "1" when (flag_val_V_assign_lo_fu_1999_p3 = ap_const_lv2_0) else "0";
    tmp_52_1_i_fu_2096_p2 <= "1" when (signed(r_V_6_1_i_fu_2053_p2) < signed(r_V_reg_4753)) else "0";
    tmp_52_2_i_fu_2180_p2 <= "1" when (signed(r_V_6_2_i_fu_2137_p2) < signed(r_V_reg_4753)) else "0";
    tmp_52_3_i_fu_2264_p2 <= "1" when (signed(r_V_6_3_i_fu_2221_p2) < signed(r_V_reg_4753)) else "0";
    tmp_52_4_i_fu_2348_p2 <= "1" when (signed(r_V_6_4_i_fu_2305_p2) < signed(r_V_reg_4753)) else "0";
    tmp_52_5_i_fu_2432_p2 <= "1" when (signed(r_V_6_5_i_fu_2389_p2) < signed(r_V_reg_4753)) else "0";
    tmp_52_6_i_fu_2516_p2 <= "1" when (signed(r_V_6_6_i_fu_2473_p2) < signed(r_V_reg_4753)) else "0";
    tmp_52_7_i_fu_2600_p2 <= "1" when (signed(r_V_6_7_i_fu_2557_p2) < signed(r_V_reg_4753)) else "0";
    tmp_52_i_fu_2012_p2 <= "1" when (signed(r_V_6_i_fu_1969_p2) < signed(r_V_reg_4753)) else "0";
    tmp_53_10_i_fu_3453_p2 <= "1" when (unsigned(count_1_i_10_i_fu_3446_p3) > unsigned(ap_const_lv5_8)) else "0";
    tmp_53_11_i_fu_3488_p2 <= "1" when (unsigned(count_4_i_fu_3482_p2) > unsigned(ap_const_lv5_8)) else "0";
    tmp_53_12_i_fu_3523_p2 <= "1" when (unsigned(count_1_i_12_i_fu_3516_p3) > unsigned(ap_const_lv5_8)) else "0";
    tmp_53_13_i_fu_3558_p2 <= "1" when (unsigned(count_5_i_fu_3552_p2) > unsigned(ap_const_lv5_8)) else "0";
    tmp_53_14_i_fu_3593_p2 <= "1" when (unsigned(count_1_i_14_i_fu_3586_p3) > unsigned(ap_const_lv5_8)) else "0";
    tmp_53_15_i_fu_3628_p2 <= "1" when (unsigned(count_6_i_fu_3622_p2) > unsigned(ap_const_lv5_8)) else "0";
    tmp_53_16_i1_fu_3645_p2 <= "1" when (unsigned(phitmp9_i_fu_3634_p2) > unsigned(ap_const_lv5_8)) else "0";
    tmp_53_1_i_fu_3051_p2 <= "1" when (unsigned(count_1_i_i_fu_3025_p3) > unsigned(ap_const_lv4_8)) else "0";
    tmp_53_2_i_fu_3107_p2 <= "1" when (unsigned(count_1_i_fu_3101_p2) > unsigned(ap_const_lv4_8)) else "0";
    tmp_53_3_i_fu_3163_p2 <= "1" when (unsigned(count_1_i_2_i_fu_3137_p3) > unsigned(ap_const_lv4_8)) else "0";
    tmp_53_4_i_fu_3223_p2 <= "1" when (unsigned(count_2_i_fu_3217_p2) > unsigned(ap_const_lv5_8)) else "0";
    tmp_53_5_i_fu_3395_p2 <= "1" when (unsigned(count_1_i_4_i_reg_5035) > unsigned(ap_const_lv5_8)) else "0";
    tmp_53_6_i_fu_3423_p2 <= "1" when (unsigned(count_3_i_fu_3417_p2) > unsigned(ap_const_lv5_8)) else "0";
    tmp_53_7_i_fu_2845_p2 <= "1" when (unsigned(count_1_i_6_i_fu_2819_p3) > unsigned(ap_const_lv4_8)) else "0";
    tmp_53_8_i_fu_2889_p2 <= "1" when (unsigned(count_8_i_fu_2883_p2) > unsigned(ap_const_lv4_8)) else "0";
    tmp_53_9_i_fu_2939_p2 <= "1" when (unsigned(count_1_i_8_i_fu_2913_p3) > unsigned(ap_const_lv4_8)) else "0";
    tmp_53_i_fu_2995_p2 <= "1" when (unsigned(count_i_fu_2989_p2) > unsigned(ap_const_lv4_8)) else "0";
    tmp_5_fu_2161_p2 <= (tmp_45_2_i_fu_2148_p2 or tmp_44_2_i_fu_2143_p2);
    tmp_6_fu_2193_p2 <= (tmp_52_2_i_fu_2180_p2 or tmp_50_2_i_fu_2175_p2);
    tmp_6_i_fu_1503_p2 <= "1" when (unsigned(t_V_reg_635) < unsigned(rows_reg_4378)) else "0";
    tmp_7_fu_2245_p2 <= (tmp_45_3_i_fu_2232_p2 or tmp_44_3_i_fu_2227_p2);
    tmp_7_i_fu_1420_p2 <= "1" when (signed(i_0_i_cast_cast_i_fu_1416_p1) < signed(keypoints_rows_read_reg_4362)) else "0";
    tmp_8_fu_2277_p2 <= (tmp_52_3_i_fu_2264_p2 or tmp_50_3_i_fu_2259_p2);
    tmp_95_1_i_fu_4180_p2 <= "1" when (signed(core_win_val_1_V_1_fu_184) > signed(core_win_val_0_V_1_fu_192)) else "0";
    tmp_95_2_i_fu_4186_p2 <= "1" when (signed(core_win_val_1_V_1_fu_184) > signed(core_buf_val_0_V_q0)) else "0";
    tmp_95_i_fu_4174_p2 <= "1" when (signed(core_win_val_1_V_1_fu_184) > signed(core_win_val_0_V_0_fu_196)) else "0";
    tmp_98_1_i_fu_4198_p2 <= "1" when (signed(core_win_val_1_V_1_fu_184) > signed(core_win_val_2_V_1_fu_176)) else "0";
    tmp_98_2_i_fu_4204_p2 <= "1" when (signed(core_win_val_1_V_1_fu_184) > signed(core_win_val_2_V_2_fu_4128_p3)) else "0";
    tmp_98_i_fu_4192_p2 <= "1" when (signed(core_win_val_1_V_1_fu_184) > signed(core_win_val_2_V_0_fu_180)) else "0";
    tmp_9_fu_2329_p2 <= (tmp_45_4_i_fu_2316_p2 or tmp_44_4_i_fu_2311_p2);
    tmp_9_i_fu_1431_p2 <= std_logic_vector(unsigned(cols_reg_4384) + unsigned(ap_const_lv32_4));
    tmp_fu_1530_p1 <= index_1_fu_172(16 - 1 downto 0);
    tmp_i_28_fu_1436_p2 <= std_logic_vector(unsigned(rows_reg_4378) + unsigned(ap_const_lv32_4));
    tmp_s_fu_2361_p2 <= (tmp_52_4_i_fu_2348_p2 or tmp_50_4_i_fu_2343_p2);
end behav;
