Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: counter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "counter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "counter"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : counter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 50
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\student\Documents\30431\MariaB\Lab5\clock\clock.vhd" into library work
Parsing entity <counter>.
Parsing architecture <counter> of entity <counter>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <counter> (architecture <counter>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <counter>.
    Related source file is "C:\Users\student\Documents\30431\MariaB\Lab5\clock\clock.vhd".
    Found 32-bit register for signal <digit2>.
    Found 32-bit register for signal <digit3>.
    Found 32-bit register for signal <digit4>.
    Found 32-bit register for signal <digit5>.
    Found 32-bit register for signal <digit6>.
    Found 32-bit register for signal <digit1>.
    Found 23-bit register for signal <div>.
    Found 32-bit register for signal <count>.
    Found 1-bit register for signal <clk1>.
    Found 8-bit register for signal <segments>.
    Found 4-bit register for signal <anode>.
    Found 32-bit adder for signal <digit1[31]_GND_5_o_add_0_OUT> created at line 49.
    Found 32-bit adder for signal <digit2[31]_GND_5_o_add_2_OUT> created at line 52.
    Found 32-bit adder for signal <digit3[31]_GND_5_o_add_4_OUT> created at line 55.
    Found 32-bit adder for signal <digit4[31]_GND_5_o_add_6_OUT> created at line 58.
    Found 32-bit adder for signal <digit5[31]_GND_5_o_add_8_OUT> created at line 62.
    Found 32-bit adder for signal <digit6[31]_GND_5_o_add_10_OUT> created at line 66.
    Found 23-bit adder for signal <div[22]_GND_5_o_add_39_OUT> created at line 80.
    Found 32-bit adder for signal <count[31]_GND_5_o_add_42_OUT> created at line 87.
    Found 16x8-bit Read Only RAM for signal <digit4[3]_GND_5_o_wide_mux_47_OUT>
    Found 16x8-bit Read Only RAM for signal <digit3[3]_GND_5_o_wide_mux_49_OUT>
    Found 16x8-bit Read Only RAM for signal <digit2[3]_GND_5_o_wide_mux_51_OUT>
    Found 16x8-bit Read Only RAM for signal <digit1[3]_GND_5_o_wide_mux_52_OUT>
    Found 16x8-bit Read Only RAM for signal <digit6[3]_GND_5_o_wide_mux_60_OUT>
    Found 16x8-bit Read Only RAM for signal <digit5[3]_GND_5_o_wide_mux_62_OUT>
    Found 4x4-bit Read Only RAM for signal <PWR_5_o_GND_5_o_mux_58_OUT>
    Found 8-bit 4-to-1 multiplexer for signal <digit1[3]_digit4[3]_mux_55_OUT> created at line 96.
    Found 8-bit 4-to-1 multiplexer for signal <digit3[3]_digit6[3]_mux_68_OUT> created at line 112.
    Summary:
	inferred   7 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred 260 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <counter> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x8-bit single-port Read Only RAM                    : 6
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 8
 23-bit adder                                          : 1
 32-bit adder                                          : 7
# Registers                                            : 11
 1-bit register                                        : 1
 23-bit register                                       : 1
 32-bit register                                       : 7
 4-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 9
 32-bit 2-to-1 multiplexer                             : 6
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <div[22]_dff_40>: 1 register on signal <div[22]_dff_40>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <digit1>: 1 register on signal <digit1>.
The following registers are absorbed into counter <digit2>: 1 register on signal <digit2>.
The following registers are absorbed into counter <digit3>: 1 register on signal <digit3>.
The following registers are absorbed into counter <digit4>: 1 register on signal <digit4>.
The following registers are absorbed into counter <digit6>: 1 register on signal <digit6>.
The following registers are absorbed into counter <digit5>: 1 register on signal <digit5>.
INFO:Xst:3231 - The small RAM <Mram_PWR_5_o_GND_5_o_mux_58_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <div>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digit1[3]_GND_5_o_wide_mux_52_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit1<3:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digit2[3]_GND_5_o_wide_mux_51_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit2<3:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digit3[3]_GND_5_o_wide_mux_49_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit3<3:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digit4[3]_GND_5_o_wide_mux_47_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit4<3:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digit5[3]_GND_5_o_wide_mux_62_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit5<3:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_digit6[3]_GND_5_o_wide_mux_60_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit6<3:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <counter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 7
 16x8-bit single-port distributed Read Only RAM        : 6
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 8
 23-bit up counter                                     : 1
 32-bit up counter                                     : 7
# Registers                                            : 13
 Flip-Flops                                            : 13
# Multiplexers                                         : 3
 8-bit 2-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <div[22]_dff_40_17> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <div[22]_dff_40_18> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <div[22]_dff_40_19> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <div[22]_dff_40_20> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <div[22]_dff_40_21> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <div[22]_dff_40_22> of sequential type is unconnected in block <counter>.

Optimizing unit <counter> ...
WARNING:Xst:1293 - FF/Latch <digit5_7> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_8> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_9> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_10> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_11> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_12> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_13> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_14> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_15> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_16> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_17> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_18> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_19> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_20> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_21> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_22> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_23> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_24> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_16> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_17> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_18> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_19> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_20> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_21> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_22> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_23> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_24> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_25> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_26> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_27> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_28> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_29> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_30> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_31> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_4> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_5> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_6> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_14> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_15> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_16> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_17> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_18> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_19> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_20> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_21> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_22> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_23> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_24> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_25> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_26> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_27> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_28> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_29> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_30> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_31> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_25> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_26> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_27> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_28> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_29> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_30> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit5_31> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_2> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_3> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_4> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_5> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_6> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_7> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_8> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_9> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_10> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_11> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_12> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit6_13> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_17> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_18> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_19> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_20> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_21> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_22> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_23> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_24> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_25> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_26> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_27> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_28> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_29> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_30> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_31> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_4> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_5> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_6> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_27> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_26> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_30> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_28> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_29> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <count_31> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_4> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_5> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_6> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_7> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_8> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_9> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_10> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_11> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_12> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_13> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_14> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_15> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit1_16> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_26> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_27> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_28> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_29> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_30> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_31> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_3> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_4> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_5> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_6> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_7> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_8> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_9> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_10> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_11> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_12> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_13> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_14> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit4_15> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_7> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_8> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_9> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_10> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_11> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_12> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_13> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_14> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_15> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_16> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_17> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_18> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_19> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_20> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_21> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_22> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_23> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_24> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <digit3_25> has a constant value of 0 in block <counter>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <count_0> in Unit <counter> is the opposite to the following FF/Latch, which will be removed : <div[22]_dff_40_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block counter, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 104
 Flip-Flops                                            : 104

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : counter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 441
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 85
#      LUT2                        : 69
#      LUT3                        : 10
#      LUT4                        : 23
#      LUT5                        : 21
#      LUT6                        : 45
#      MUXCY                       : 84
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 91
# FlipFlops/Latches                : 104
#      FD                          : 54
#      FDC                         : 4
#      FDCE                        : 45
#      FDE                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 2
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             104  out of  18224     0%  
 Number of Slice LUTs:                  261  out of   9112     2%  
    Number used as Logic:               261  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    261
   Number with an unused Flip Flop:     157  out of    261    60%  
   Number with an unused LUT:             0  out of    261     0%  
   Number of fully used LUT-FF pairs:   104  out of    261    39%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 55    |
clk1                               | BUFG                   | 49    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.903ns (Maximum Frequency: 203.957MHz)
   Minimum input arrival time before clock: 6.312ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.671ns (frequency: 214.087MHz)
  Total number of paths / destination ports: 1283 / 56
-------------------------------------------------------------------------
Delay:               4.671ns (Levels of Logic = 3)
  Source:            count_8 (FF)
  Destination:       count_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: count_8 to count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   1.181  count_8 (count_8)
     LUT6:I0->O            2   0.254   1.002  GND_5_o_count[31]_equal_44_o<31>4 (GND_5_o_count[31]_equal_44_o<31>3)
     LUT6:I2->O           14   0.254   1.127  GND_5_o_count[31]_equal_44_o<31>5 (GND_5_o_count[31]_equal_44_o)
     LUT2:I1->O            1   0.254   0.000  count_0_rstpot (count_0_rstpot)
     FD:D                      0.074          count_0
    ----------------------------------------
    Total                      4.671ns (1.361ns logic, 3.310ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1'
  Clock period: 4.903ns (frequency: 203.957MHz)
  Total number of paths / destination ports: 2320 / 94
-------------------------------------------------------------------------
Delay:               4.903ns (Levels of Logic = 3)
  Source:            digit2_16 (FF)
  Destination:       digit2_0 (FF)
  Source Clock:      clk1 rising
  Destination Clock: clk1 rising

  Data Path: digit2_16 to digit2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.525   1.181  digit2_16 (digit2_16)
     LUT6:I0->O            4   0.254   1.234  GND_5_o_digit2[31]_equal_4_o<31>5 (GND_5_o_digit2[31]_equal_4_o<31>4)
     LUT6:I1->O           14   0.254   1.127  GND_5_o_digit2[31]_equal_4_o<31>7 (GND_5_o_digit2[31]_equal_4_o)
     LUT2:I1->O            1   0.254   0.000  Mcount_digit2_eqn_01 (Mcount_digit2_eqn_0)
     FDCE:D                    0.074          digit2_0
    ----------------------------------------
    Total                      4.903ns (1.361ns logic, 3.542ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Offset:              6.312ns (Levels of Logic = 6)
  Source:            hour (PAD)
  Destination:       segments_4 (FF)
  Destination Clock: clk rising

  Data Path: hour to segments_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.328   1.209  hour_IBUF (hour_IBUF)
     LUT2:I1->O            1   0.254   0.958  Mmux_digit1[3]_digit3[3]_mux_72_OUT151_SW0 (N16)
     LUT6:I2->O            3   0.254   0.874  Mmux_digit1[3]_digit3[3]_mux_72_OUT522 (Mmux_digit1[3]_digit3[3]_mux_72_OUT522)
     LUT6:I4->O            1   0.250   0.000  Mmux_digit1[3]_digit3[3]_mux_72_OUT524_SW0_G (N31)
     MUXF7:I1->O           1   0.175   0.682  Mmux_digit1[3]_digit3[3]_mux_72_OUT524_SW0 (N20)
     LUT5:I4->O            1   0.254   0.000  Mmux_digit1[3]_digit3[3]_mux_72_OUT57 (digit1[3]_digit3[3]_mux_72_OUT<4>)
     FD:D                      0.074          segments_4
    ----------------------------------------
    Total                      6.312ns (2.589ns logic, 3.723ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1'
  Total number of paths / destination ports: 49 / 49
-------------------------------------------------------------------------
Offset:              3.590ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       digit1_0 (FF)
  Destination Clock: clk1 rising

  Data Path: reset to digit1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   1.328   1.803  reset_IBUF (reset_IBUF)
     FDC:CLR                   0.459          digit1_0
    ----------------------------------------
    Total                      3.590ns (1.787ns logic, 1.803ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            anode_3 (FF)
  Destination:       anode<3> (PAD)
  Source Clock:      clk rising

  Data Path: anode_3 to anode<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  anode_3 (anode_3)
     OBUF:I->O                 2.912          anode_3_OBUF (anode<3>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.671|         |         |         |
clk1           |    5.586|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    4.903|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.34 secs
 
--> 

Total memory usage is 193812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  155 (   0 filtered)
Number of infos    :    8 (   0 filtered)

