/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Fri Mar 25 15:59:20 CET 2022
 * 
 */

/* Generation options: */
#ifndef __mkMMU_DCache_h__
#define __mkMMU_DCache_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkSoC_Map.h"
#include "mkTLB.h"


/* Class declaration for the mkMMU_DCache module */
class MOD_mkMMU_DCache : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt32> INST_cache_aw_events_register;
  MOD_Wire<tUInt32> INST_cache_aw_events_wires_ifc_ifc_wires;
  MOD_Wire<tUInt32> INST_cache_aw_events_wires_ifc_ifc_wires_1;
  MOD_Wire<tUInt32> INST_cache_aw_events_wires_ifc_ifc_wires_2;
  MOD_Wire<tUInt32> INST_cache_aw_events_wires_ifc_ifc_wires_3;
  MOD_Wire<tUInt32> INST_cache_aw_events_wires_ifc_ifc_wires_4;
  MOD_Wire<tUInt32> INST_cache_aw_events_wires_ifc_ifc_wires_5;
  MOD_Wire<tUInt32> INST_cache_aw_events_wires_ifc_ifc_wires_6;
  MOD_Wire<tUInt32> INST_cache_aw_events_wires_ifc_ifc_wires_7;
  MOD_ConfigReg<tUInt8> INST_cache_cfg_verbosity;
  MOD_CReg<tUInt8> INST_cache_ctr_wr_rsps_pending_crg;
  MOD_Wire<tUInt8> INST_cache_dw_commit;
  MOD_Wire<tUInt8> INST_cache_dw_exc;
  MOD_Wire<tUInt8> INST_cache_dw_exc_code;
  MOD_Wire<tUWide> INST_cache_dw_output_ld_val;
  MOD_Wire<tUWide> INST_cache_dw_output_st_amo_val;
  MOD_Wire<tUInt8> INST_cache_dw_valid;
  MOD_Fifo<tUWide> INST_cache_f_fabric_second_write_reqs;
  MOD_Fifo<tUWide> INST_cache_f_fabric_write_reqs;
  MOD_Fifo<tUWide> INST_cache_f_pte_writebacks;
  MOD_Fifo<tUInt8> INST_cache_f_reset_reqs;
  MOD_Fifo<tUInt8> INST_cache_f_reset_rsps;
  MOD_Fifo<tUWide> INST_cache_masterPortShim_arff;
  MOD_Fifo<tUWide> INST_cache_masterPortShim_awff;
  MOD_Fifo<tUInt8> INST_cache_masterPortShim_bff;
  MOD_Fifo<tUWide> INST_cache_masterPortShim_rff;
  MOD_Fifo<tUWide> INST_cache_masterPortShim_wff;
  MOD_Wire<tUInt8> INST_cache_pw_tlb_flush_req;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_cache_ram_cword_set;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_cache_ram_state_and_ctag_cset;
  MOD_Reg<tUInt64> INST_cache_rg_addr;
  MOD_Reg<tUInt8> INST_cache_rg_allow_cap;
  MOD_Reg<tUInt8> INST_cache_rg_amo_funct5;
  MOD_Reg<tUInt8> INST_cache_rg_cache_rereq_data;
  MOD_Reg<tUInt8> INST_cache_rg_cset_cword_in_cache;
  MOD_Reg<tUInt8> INST_cache_rg_cset_in_cache;
  MOD_Reg<tUInt8> INST_cache_rg_ddr4_ready;
  MOD_Reg<tUInt8> INST_cache_rg_error_during_refill;
  MOD_Reg<tUInt8> INST_cache_rg_exc_code;
  MOD_Reg<tUInt8> INST_cache_rg_is_unsigned;
  MOD_Reg<tUWide> INST_cache_rg_ld_val;
  MOD_Reg<tUInt64> INST_cache_rg_lower_word64;
  MOD_Reg<tUInt8> INST_cache_rg_lower_word64_full;
  MOD_Reg<tUInt8> INST_cache_rg_lower_word64_user;
  MOD_Reg<tUInt64> INST_cache_rg_lrsc_pa;
  MOD_Reg<tUInt8> INST_cache_rg_lrsc_valid;
  MOD_Reg<tUInt8> INST_cache_rg_mem_req_sent;
  MOD_Reg<tUInt8> INST_cache_rg_mstatus_MXR;
  MOD_Reg<tUInt8> INST_cache_rg_op;
  MOD_Reg<tUInt64> INST_cache_rg_pa;
  MOD_Reg<tUInt8> INST_cache_rg_priv;
  MOD_Reg<tUInt64> INST_cache_rg_pte_pa;
  MOD_Reg<tUInt64> INST_cache_rg_satp;
  MOD_Reg<tUInt8> INST_cache_rg_sstatus_SUM;
  MOD_Reg<tUWide> INST_cache_rg_st_amo_val;
  MOD_Reg<tUInt8> INST_cache_rg_state;
  MOD_Reg<tUInt8> INST_cache_rg_tlb_walk;
  MOD_Reg<tUInt8> INST_cache_rg_victim_way;
  MOD_Reg<tUInt8> INST_cache_rg_width_code;
  MOD_Reg<tUInt8> INST_cache_rg_wr_rsp_err;
  MOD_Wire<tUInt8> INST_cache_rw_reset_req;
  MOD_mkSoC_Map INST_cache_soc_map;
  MOD_mkTLB INST_cache_tlb;
  MOD_Wire<tUInt64> INST_cache_w_req_addr;
  MOD_Wire<tUInt8> INST_cache_w_req_amo_funct5;
  MOD_Wire<tUInt8> INST_cache_w_req_is_unsigned;
  MOD_Wire<tUInt8> INST_cache_w_req_mstatus_MXR;
  MOD_Wire<tUInt8> INST_cache_w_req_op;
  MOD_Wire<tUInt8> INST_cache_w_req_priv;
  MOD_Wire<tUInt64> INST_cache_w_req_satp;
  MOD_Wire<tUInt8> INST_cache_w_req_sstatus_SUM;
  MOD_Wire<tUWide> INST_cache_w_req_st_value;
  MOD_Wire<tUInt8> INST_cache_w_req_width_code;
  MOD_Wire<tUInt8> INST_cache_wr_mem_req_sent;
 
 /* Constructor */
 public:
  MOD_mkMMU_DCache(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_req_st_value;
  tUWide PORT_mem_master_r_put_val;
  tUWide PORT_mem_master_aw_peek;
  tUWide PORT_mem_master_w_peek;
  tUWide PORT_mem_master_ar_peek;
  tUWide PORT_cword_snd;
  tUWide PORT_st_amo_val_snd;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_RL_cache_do_tlb_flush;
  tUInt8 DEF_WILL_FIRE_RL_cache_do_reset_req;
  tUInt8 DEF_WILL_FIRE_RL_cache_do_req;
  tUInt8 DEF_WILL_FIRE_RL_cache_rl_rereq;
  tUInt8 DEF_WILL_FIRE_RL_cache_rl_cache_refill_rsps_loop;
  tUInt8 DEF_WILL_FIRE_RL_cache_rl_start_cache_refill;
  tUInt8 DEF_width_code__h5592;
  tUInt8 DEF_cache_masterPortShim_arff_i_notEmpty____d1795;
  tUInt8 DEF_cache_masterPortShim_wff_i_notEmpty____d1794;
  tUInt8 DEF_cache_masterPortShim_awff_i_notEmpty____d1793;
  tUInt8 DEF_cache_f_reset_rsps_first____d1770;
  tUInt8 DEF_cache_f_reset_rsps_i_notEmpty____d1772;
  tUInt8 DEF_cache_f_reset_reqs_notFull____d1769;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BIT_1___d1376;
  tUInt8 DEF_cache_rg_lower_word64_full__h53423;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__192_BIT_1_376___d1378;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1195;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BIT_4___d1196;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BIT_7_200__ETC___d1202;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BIT_7___d1200;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BIT_5___d1201;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO_2___d1193;
  tUInt8 DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d510;
  tUInt8 DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d504;
  tUInt8 DEF_cache_rg_lrsc_valid__h36515;
  tUInt8 DEF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_2__ETC___d482;
  tUInt8 DEF_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_xla_ETC___d486;
  tUInt8 DEF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_2__ETC___d461;
  tUInt8 DEF_cache_soc_map_m_is_mem_addr_cache_tlb_mv_vm_ge_ETC___d477;
  tUInt8 DEF_NOT_cache_dw_commit_whas__90_91_OR_NOT_cache_d_ETC___d494;
  tUInt8 DEF_cache_dw_commit_wget____d492;
  tUInt8 DEF_cache_dw_commit_whas____d490;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d508;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_105___d505;
  tUInt8 DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d511;
  tUInt8 DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d512;
  tUInt8 DEF_lrsc_result__h36684;
  tUInt8 DEF_NOT_cache_rg_lrsc_pa_85_EQ_cache_tlb_mv_vm_get_ETC___d487;
  tUInt8 DEF_NOT_cache_rg_lrsc_valid_83___d484;
  tUInt8 DEF_funct5__h68311;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d472;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_52___d498;
  tUInt8 DEF_cache_rg_op__h9286;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d468;
  tUInt8 DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d506;
  tUInt8 DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d481;
  tUInt8 DEF_b__h48504;
  tUWide DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d467;
  tUInt64 DEF_satp__h9246;
  tUInt8 DEF_cache_rg_st_amo_val_62_BIT_128___d463;
  tUInt8 DEF_priv__h9249;
  tUInt8 DEF_sstatus_SUM__h9250;
  tUInt8 DEF_mstatus_MXR__h9251;
  tUWide DEF_cache_f_fabric_write_reqs_first____d355;
  tUWide DEF_cache_rg_st_amo_val___d462;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read____d497;
  tUWide DEF_cache_masterPortShim_rff_first____d1192;
  tUInt64 DEF_y__h47708;
  tUInt8 DEF_x2__h7137;
  tUInt8 DEF_cache_rg_state__h6630;
  tUInt8 DEF_b__h6156;
  tUInt8 DEF_cache_f_reset_reqs_notEmpty____d419;
  tUInt64 DEF_vm_xlate_result_pa__h9264;
  tUInt64 DEF_pa_ctag__h9110;
  tUInt64 DEF_n_ctag__h8527;
  tUInt64 DEF_n_ctag__h8294;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BIT_6___d1198;
  tUInt8 DEF_cache_f_fabric_write_reqs_first__55_BITS_195_T_ETC___d357;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1194;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d470;
  tUInt8 DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d469;
  tUInt8 DEF_cache_ram_state_and_ctag_cset_b_read__97_BITS__ETC___d502;
  tUInt8 DEF_cache_rg_cset_in_cache_33_EQ_63___d434;
  tUInt8 DEF_cache_rg_amo_funct5_58_EQ_0b11___d480;
  tUInt8 DEF_cache_rg_amo_funct5_58_EQ_0b10___d459;
  tUInt8 DEF_cache_rg_state_20_EQ_3___d522;
  tUInt8 DEF_cache_rg_op_55_EQ_2___d457;
  tUInt8 DEF_cache_rg_op_55_EQ_1___d479;
  tUInt8 DEF_cache_rg_op_55_EQ_0___d456;
  tUInt8 DEF_NOT_cache_f_fabric_write_reqs_first__55_BITS_1_ETC___d358;
  tUInt8 DEF_NOT_cache_rg_lower_word64_full_383_384_AND_NOT_ETC___d1558;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4_196___d1197;
  tUInt8 DEF_NOT_cache_rg_amo_funct5_58_EQ_0b10_59___d600;
  tUInt8 DEF_NOT_cache_rg_amo_funct5_58_EQ_0b11_80___d607;
  tUInt8 DEF_NOT_cache_soc_map_m_is_mem_addr_cache_tlb_mv_v_ETC___d478;
  tUInt8 DEF_NOT_cache_ram_state_and_ctag_cset_b_read__97_B_ETC___d499;
  tUInt8 DEF_NOT_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_ETC___d473;
  tUInt8 DEF_cache_rg_op_55_EQ_2_57_AND_cache_rg_amo_funct5_ETC___d460;
  tUInt8 DEF_NOT_cache_rg_lower_word64_full_383___d1384;
 
 /* Local definitions */
 private:
  tUInt64 DEF__read__h2966;
  tUInt64 DEF_satp_ppn__h2303;
  tUInt32 DEF_vpn__h2289;
  tUInt32 DEF_asid__h2302;
  tUInt32 DEF_vpn_1__h2291;
  tUInt32 DEF_vpn_0__h2292;
  tUInt64 DEF_satp_pa__h2304;
  tUInt8 DEF_cache_rg_victim_way__h64182;
  tUInt32 DEF_ppn_0__h49073;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__192_BIT_4__ETC___d1212;
  tUInt8 DEF_funct3__h68310;
  tUInt8 DEF_cache_f_reset_reqs_first____d425;
  tUInt64 DEF_v__h67636;
  tUInt64 DEF_v__h67535;
  tUInt64 DEF_v__h65563;
  tUInt64 DEF_v__h65462;
  tUInt64 DEF_v__h52352;
  tUInt64 DEF_v__h50789;
  tUInt64 DEF_v__h49677;
  tUInt64 DEF_v__h48739;
  tUInt32 DEF_v__h73794;
  tUInt32 DEF_v__h72365;
  tUInt32 DEF_v__h70613;
  tUInt32 DEF_v__h69685;
  tUInt32 DEF_v__h69643;
  tUInt32 DEF_v__h69003;
  tUInt32 DEF_v__h68233;
  tUInt32 DEF_v__h68129;
  tUInt32 DEF_v__h67796;
  tUInt32 DEF_v__h67330;
  tUInt32 DEF_v__h67186;
  tUInt32 DEF_v__h66950;
  tUInt32 DEF_v__h66860;
  tUInt32 DEF_v__h66750;
  tUInt32 DEF_v__h66589;
  tUInt32 DEF_v__h66454;
  tUInt32 DEF_v__h66284;
  tUInt32 DEF_v__h65775;
  tUInt32 DEF_v__h65233;
  tUInt32 DEF_v__h53336;
  tUInt32 DEF_v__h53078;
  tUInt32 DEF_v__h52069;
  tUInt32 DEF_v__h51759;
  tUInt32 DEF_v__h51668;
  tUInt32 DEF_v__h51588;
  tUInt32 DEF_v__h51508;
  tUInt32 DEF_v__h51072;
  tUInt32 DEF_v__h50955;
  tUInt32 DEF_v__h50635;
  tUInt32 DEF_v__h50555;
  tUInt32 DEF_v__h50376;
  tUInt32 DEF_v__h49960;
  tUInt32 DEF_v__h49843;
  tUInt32 DEF_v__h49522;
  tUInt32 DEF_v__h49442;
  tUInt32 DEF_v__h49260;
  tUInt32 DEF_v__h48550;
  tUInt32 DEF_v__h42172;
  tUInt32 DEF_v__h35847;
  tUInt32 DEF_v__h7775;
  tUInt32 DEF_v__h7642;
  tUInt32 DEF_v__h7547;
  tUInt32 DEF_v__h7082;
  tUInt32 DEF_signed_2___d430;
  tUWide DEF_cache_ram_cword_set_b_read____d547;
  tUWide DEF_cache_w_req_st_value_wget____d1693;
  tUWide DEF_cache_dw_output_st_amo_val_wget____d1786;
  tUWide DEF_cache_dw_output_ld_val_wget____d1782;
  tUWide DEF_cache_rg_ld_val___d1437;
  tUWide DEF_cache_f_pte_writebacks_first____d413;
  tUWide DEF_cache_f_fabric_second_write_reqs_first____d349;
  tUInt64 DEF_pte_pa__h51443;
  tUInt64 DEF_x__h68308;
  tUInt64 DEF_addr__h68905;
  tUInt8 DEF_new_value__h69834;
  tUInt8 DEF_x__h72337;
  tUInt8 DEF_cache_rg_allow_cap__h65139;
  tUInt8 DEF_cache_rg_is_unsigned__h35696;
  tUWide DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129___d549;
  tUWide DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0___d548;
  tUWide DEF_n_snd__h9021;
  tUWide DEF_n_snd__h8920;
  tUWide DEF_x_wget_snd__h73190;
  tUWide DEF_x_wget_snd__h73168;
  tUWide DEF_x__h65154;
  tUWide DEF_centry__h10102;
  tUWide DEF_cache_ram_cword_set_b_read__47_BITS_128_TO_0_4_ETC___d757;
  tUWide DEF_new_cword__h41097;
  tUInt64 DEF_n__h40928;
  tUWide DEF_x__h68550;
  tUWide DEF_x__h68768;
  tUInt64 DEF_result_lo__h65971;
  tUWide DEF_x__h66130;
  tUInt64 DEF_result_hi__h66021;
  tUWide DEF_x__h66088;
  tUWide DEF_upd_val__h42810;
  tUWide DEF_new_cword__h37067;
  tUWide DEF_x__h35706;
  tUWide DEF_x__h35664;
  tUInt64 DEF_pte__h48903;
  tUInt64 DEF_ppn__h49551;
  tUInt32 DEF_n__h40444;
  tUInt32 DEF_bit32__h66167;
  tUInt32 DEF_bit16__h66155;
  tUInt8 DEF_bit8__h66118;
  tUInt8 DEF_cset_cword_in_cache__h64675;
  tUInt8 DEF_cset_in_cache__h64259;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_71_TO_68___d1365;
  tUInt8 DEF_addr_lsbs__h68489;
  tUInt8 DEF_x__h68625;
  tUWide DEF_IF_cache_rg_lower_word64_388_BIT_0_390_THEN_1__ETC___d1391;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BIT_0___d1380;
  tUWide DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1414;
  tUWide DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1412;
  tUWide DEF_cache_ram_cword_set_b_read__47_BITS_257_TO_129_ETC___d1413;
  tUWide DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1076;
  tUWide DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d973;
  tUWide DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1075;
  tUWide DEF_IF_cache_rg_victim_way_353_THEN_cache_masterPo_ETC___d1432;
  tUWide DEF_cache_masterPortShim_rff_first__192_BIT_0_380__ETC___d1394;
  tUWide DEF_IF_cache_rg_victim_way_353_THEN_cache_ram_cwor_ETC___d1431;
  tUWide DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d971;
  tUWide DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d970;
  tUWide DEF_IF_cache_ram_state_and_ctag_cset_b_read__97_BI_ETC___d1073;
  tUWide DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1072;
  tUWide DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d836;
  tUWide DEF__0_CONCAT_NOT_cache_rg_lrsc_valid_83_84_OR_NOT__ETC___d830;
  tUWide DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d835;
  tUWide DEF_IF_cache_rg_op_55_EQ_1_79_OR_cache_rg_op_55_EQ_ETC___d1084;
  tUWide DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1083;
  tUWide DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d972;
  tUWide DEF_IF_NOT_cache_ram_state_and_ctag_cset_b_read__9_ETC___d1074;
  tUWide DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d796;
  tUWide DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d795;
  tUWide DEF_IF_cache_rg_op_55_EQ_0_56_OR_cache_rg_op_55_EQ_ETC___d799;
  tUWide DEF__0_BIT_0_97_CONCAT_0___d798;
  tUWide DEF_IF_NOT_cache_rg_lower_word64_full_383_384_AND__ETC___d1506;
  tUWide DEF_x__h66081;
  tUWide DEF_x__h66261;
  tUWide DEF_centry__h68492;
  tUWide DEF_new_cword__h40785;
  tUWide DEF_cache_rg_st_amo_val_62_BITS_63_TO_0_58_CONCAT__ETC___d960;
  tUWide DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d962;
  tUWide DEF_new_cword__h46787;
  tUWide DEF_IF_cache_rg_width_code_25_EQ_0b100_26_THEN_cac_ETC___d1064;
  tUWide DEF_SEL_ARR_cache_ram_cword_set_b_read__47_BITS_12_ETC___d1065;
  tUInt8 DEF_cache_rg_width_code_25_EQ_0b10___d763;
  tUWide DEF_new_cword__h40227;
  tUWide DEF_new_cword__h46229;
  tUWide DEF_b__h37086;
  tUWide DEF_new_cword__h37159;
  tUWide DEF_b__h42692;
  tUWide DEF_new_cword__h42805;
  tUWide DEF_new_cword__h39181;
  tUWide DEF_new_cword__h45183;
  tUInt8 DEF_cache_rg_width_code_25_EQ_0b100___d626;
  tUWide DEF_x__h68351;
  tUWide DEF_new_st_val_cap__h68357;
  tUWide DEF_new_st_val_cap__h43839;
  tUInt64 DEF_w2__h42743;
  tUInt64 DEF_result_lo__h66168;
  tUInt64 DEF_result_lo__h66156;
  tUInt64 DEF_result_lo__h66119;
  tUInt64 DEF__theResult___snd_snd__h66083;
  tUInt64 DEF_IF_cache_rg_width_code_25_EQ_0b10_63_THEN_SEXT_ETC___d982;
  tUInt64 DEF_w2___1__h43884;
  tUInt64 DEF__theResult___snd_fst__h66082;
  tUInt8 DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1454;
  tUInt8 DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1225;
  tUInt8 DEF_page_fault_exc_code__h5334;
  tUInt8 DEF_access_exc_code__h5333;
  tUInt8 DEF_IF_cache_masterPortShim_rff_first__192_BITS_3__ETC___d1510;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__192_BIT_7__ETC___d1227;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_22_TO_ETC___d1217;
  tUInt8 DEF_size_val__h67510;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1369;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1367;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__192_BITS_2_ETC___d1218;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06___d407;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1275;
  tUInt8 DEF_NOT_1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1461;
  tUInt8 DEF__1_SL_IF_cache_rg_width_code_25_EQ_0_61_OR_cach_ETC___d1458;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__192_BITS_3_ETC___d1374;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BIT_4_196__ETC___d1240;
  tUInt8 DEF_NOT_cache_masterPortShim_rff_first__192_BIT_5_201___d1210;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1247;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1243;
  tUInt8 DEF_cache_masterPortShim_rff_first__192_BITS_3_TO__ETC___d1233;
  tUInt8 DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d848;
  tUInt8 DEF_NOT_cache_f_reset_reqs_first__25___d426;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1473;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1472;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1471;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1470;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1469;
  tUInt8 DEF_NOT_cache_cfg_verbosity_read__05_ULE_1_06_07_A_ETC___d1468;
  tUInt8 DEF_NOT_cache_rg_state_20_EQ_3_22___d1175;
  tUInt8 DEF_x__h68771;
  tUInt8 DEF_x__h68730;
  tUWide DEF_centry__h65969;
  tUInt8 DEF_x__h68678;
  tUInt8 DEF_x__h68613;
  tUWide DEF_x__h10217;
  tUWide DEF_y__h10218;
  tUWide DEF_y__h10271;
  tUWide DEF_y__h22963;
  tUInt64 DEF_lev_1_PTN_pa__h49552;
  tUInt8 DEF_addr_lsbs__h68060;
  tUWide DEF__0b11_CONCAT_cache_f_pte_writebacks_first__13_B_ETC___d417;
  tUWide DEF__0_CONCAT_cache_f_pte_writebacks_first__13_BITS_ETC___d416;
  tUWide DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1622;
  tUWide DEF_cache_rg_width_code_25_EQ_0b100_26_AND_cache_r_ETC___d1621;
  tUWide DEF_cache_rg_width_code_25_CONCAT_cache_rg_pa_348__ETC___d1546;
  tUWide DEF_cache_rg_width_code_25_CONCAT_cache_tlb_mv_vm__ETC___d1085;
  tUWide DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1628;
  tUWide DEF_x__h68981;
  tUWide DEF__0_CONCAT_IF_NOT_cache_rg_lower_word64_full_383_ETC___d1507;
  tUWide DEF__0_CONCAT_cache_masterPortShim_rff_first__192_B_ETC___d1533;
  tUWide DEF__0_CONCAT_IF_cache_rg_width_code_25_EQ_0_61_OR__ETC___d1522;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d689;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d754;
  tUWide DEF_cache_rg_allow_cap_436_AND_cache_rg_ld_val_437_ETC___d1441;
  tUWide DEF_b__h53678;
  tUWide DEF_x__h35657;
  tUWide DEF_x__h47892;
  tUWide DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d903;
  tUWide DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1039;
  tUWide DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d933;
  tUWide DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1052;
  tUWide DEF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54_cac_ETC___d575;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d688;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d753;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d687;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d752;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d686;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d751;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d685;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d750;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d684;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d749;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d683;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d748;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d682;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d747;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d681;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d746;
  tUWide DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d896;
  tUWide DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1036;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d680;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d745;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d679;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d744;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d678;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d743;
  tUWide DEF__0_CONCAT_DONTCARE_40_CONCAT_0_CONCAT_DONTCARE_40___d441;
  tUWide DEF_cache_rg_victim_way_353_OR_cache_ram_state_and_ETC___d1410;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d677;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d742;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d676;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d741;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d675;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d740;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d674;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d739;
  tUWide DEF__0_CONCAT_cache_rg_pa_348_BITS_63_TO_6_349_CONC_ETC___d1351;
  tUWide DEF__0_CONCAT_cache_rg_pa_348_CONCAT_IF_1_SL_IF_cac_ETC___d1457;
  tUWide DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1295;
  tUWide DEF__0_CONCAT_0_CONCAT_cache_masterPortShim_rff_fir_ETC___d1255;
  tUWide DEF__0_CONCAT_cache_f_fabric_write_reqs_first__55_B_ETC___d387;
  tUWide DEF__0_CONCAT_0_CONCAT_cache_rg_satp_54_BITS_43_TO__ETC___d1188;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d673;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d738;
  tUWide DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d889;
  tUWide DEF_IF_cache_tlb_mv_vm_get_xlate_cache_rg_satp_54__ETC___d1033;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d672;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d737;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d671;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d736;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d670;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d735;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d669;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d734;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d668;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d733;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d667;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d732;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d666;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d731;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d665;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d730;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d664;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d729;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d663;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d728;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d662;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d727;
  tUWide DEF_cache_f_fabric_write_reqs_first__55_BITS_127_T_ETC___d378;
  tUWide DEF_IF_cache_f_fabric_write_reqs_first__55_BITS_19_ETC___d403;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d661;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d726;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d660;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d725;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d659;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d724;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_5_ETC___d658;
  tUWide DEF_cache_ram_state_and_ctag_cset_b_read__97_BIT_1_ETC___d723;
  tUInt64 DEF_x__h49629;
  tUInt64 DEF_x__h7913;
 
 /* Rules */
 public:
  void RL_cache_aw_events_update_reg();
  void RL_cache_rl_fabric_send_second_write_req();
  void RL_cache_rl_fabric_send_write_req();
  void RL_cache_rl_writeback_updated_PTE();
  void RL_cache_rl_start_reset();
  void RL_cache_rl_reset();
  void RL_cache_rl_probe_and_immed_rsp();
  void RL_cache_rl_count_tlb_latency();
  void RL_cache_rl_start_tlb_refill();
  void RL_cache_rl_ptw_level_2();
  void RL_cache_rl_ptw_level_1();
  void RL_cache_rl_ptw_level_0();
  void RL_cache_rl_count_miss_lat();
  void RL_cache_rl_start_cache_refill();
  void RL_cache_rl_cache_refill_rsps_loop();
  void RL_cache_rl_rereq();
  void RL_cache_rl_ST_AMO_response();
  void RL_cache_rl_io_read_req();
  void RL_cache_rl_io_read_rsp();
  void RL_cache_rl_maintain_io_read_rsp();
  void RL_cache_rl_io_write_req();
  void RL_cache_rl_io_AMO_SC_req();
  void RL_cache_rl_io_AMO_op_req();
  void RL_cache_rl_io_AMO_read_rsp();
  void RL_cache_rl_discard_write_rsp();
  void RL_cache_rl_drive_exception_rsp();
  void RL_cache_do_req();
  void RL_cache_do_set_req_valid();
  void RL_cache_do_reset_req();
  void RL_cache_do_tlb_flush();
  void __me_check_26();
 
 /* Methods */
 public:
  void METH_set_verbosity(tUInt8 ARG_set_verbosity_verbosity);
  tUInt8 METH_RDY_set_verbosity();
  void METH_server_reset_request_put(tUInt8 ARG_server_reset_request_put);
  tUInt8 METH_RDY_server_reset_request_put();
  void METH_server_reset_response_get();
  tUInt8 METH_RDY_server_reset_response_get();
  void METH_req(tUInt8 ARG_req_op,
		tUInt8 ARG_req_width_code,
		tUInt8 ARG_req_is_unsigned,
		tUInt8 ARG_req_amo_funct5,
		tUInt64 ARG_req_addr,
		tUWide ARG_req_st_value,
		tUInt8 ARG_req_priv,
		tUInt8 ARG_req_sstatus_SUM,
		tUInt8 ARG_req_mstatus_MXR,
		tUInt64 ARG_req_satp);
  tUInt8 METH_RDY_req();
  void METH_commit();
  tUInt8 METH_RDY_commit();
  tUInt8 METH_valid();
  tUInt8 METH_RDY_valid();
  tUInt64 METH_addr();
  tUInt8 METH_RDY_addr();
  tUInt8 METH_cword_fst();
  tUInt8 METH_RDY_cword_fst();
  tUWide METH_cword_snd();
  tUInt8 METH_RDY_cword_snd();
  tUInt8 METH_st_amo_val_fst();
  tUInt8 METH_RDY_st_amo_val_fst();
  tUWide METH_st_amo_val_snd();
  tUInt8 METH_RDY_st_amo_val_snd();
  tUInt8 METH_exc();
  tUInt8 METH_RDY_exc();
  tUInt8 METH_exc_code();
  tUInt8 METH_RDY_exc_code();
  void METH_server_flush_request_put(tUInt8 ARG_server_flush_request_put);
  tUInt8 METH_RDY_server_flush_request_put();
  void METH_server_flush_response_get();
  tUInt8 METH_RDY_server_flush_response_get();
  void METH_tlb_flush();
  tUInt8 METH_RDY_tlb_flush();
  tUInt8 METH_mem_master_aw_canPeek();
  tUInt8 METH_RDY_mem_master_aw_canPeek();
  tUWide METH_mem_master_aw_peek();
  tUInt8 METH_RDY_mem_master_aw_peek();
  void METH_mem_master_aw_drop();
  tUInt8 METH_RDY_mem_master_aw_drop();
  tUInt8 METH_mem_master_w_canPeek();
  tUInt8 METH_RDY_mem_master_w_canPeek();
  tUWide METH_mem_master_w_peek();
  tUInt8 METH_RDY_mem_master_w_peek();
  void METH_mem_master_w_drop();
  tUInt8 METH_RDY_mem_master_w_drop();
  tUInt8 METH_mem_master_b_canPut();
  tUInt8 METH_RDY_mem_master_b_canPut();
  void METH_mem_master_b_put(tUInt8 ARG_mem_master_b_put_val);
  tUInt8 METH_RDY_mem_master_b_put();
  tUInt8 METH_mem_master_ar_canPeek();
  tUInt8 METH_RDY_mem_master_ar_canPeek();
  tUWide METH_mem_master_ar_peek();
  tUInt8 METH_RDY_mem_master_ar_peek();
  void METH_mem_master_ar_drop();
  tUInt8 METH_RDY_mem_master_ar_drop();
  tUInt8 METH_mem_master_r_canPut();
  tUInt8 METH_RDY_mem_master_r_canPut();
  void METH_mem_master_r_put(tUWide ARG_mem_master_r_put_val);
  tUInt8 METH_RDY_mem_master_r_put();
  tUInt32 METH_events();
  tUInt8 METH_RDY_events();
  void METH_ma_ddr4_ready();
  tUInt8 METH_RDY_ma_ddr4_ready();
  tUInt8 METH_mv_status();
  tUInt8 METH_RDY_mv_status();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkMMU_DCache &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkMMU_DCache &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkMMU_DCache &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkMMU_DCache &backing);
};

#endif /* ifndef __mkMMU_DCache_h__ */
