# Reading pref.tcl
# do simple_processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt10".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt11".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt12".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt13".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt14".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt15".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt16".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt17".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt18".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt19".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt2".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt3".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt4".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt5".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt6".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt7".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt8".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt9".  Locker is thare@DESKTOP-N0A84HG.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:28 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller.v 
# -- Compiling module seven_seg_controller
# 
# Top level modules:
# 	seven_seg_controller
# End time: 14:39:28 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_7Seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:28 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_7Seg.v 
# -- Compiling module binary_to_7Seg
# 
# Top level modules:
# 	binary_to_7Seg
# End time: 14:39:28 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:28 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter.v 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 14:39:29 on May 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_xor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:29 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_xor.v 
# -- Compiling module sixteen_bit_xor
# 
# Top level modules:
# 	sixteen_bit_xor
# End time: 14:39:29 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteenBit_FA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:29 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteenBit_FA.v 
# -- Compiling module FA
# -- Compiling module sixteenBit_FA
# 
# Top level modules:
# 	sixteenBit_FA
# End time: 14:39:29 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:29 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 14:39:29 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/buff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:29 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/buff.v 
# -- Compiling module buff
# 
# Top level modules:
# 	buff
# End time: 14:39:29 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:29 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:39:29 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:29 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 14:39:29 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:29 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_reg.v 
# -- Compiling module sixteen_bit_reg
# 
# Top level modules:
# 	sixteen_bit_reg
# End time: 14:39:30 on May 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/next_state.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:30 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/next_state.v 
# -- Compiling module next_state
# 
# Top level modules:
# 	next_state
# End time: 14:39:30 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/four_bit_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:30 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/four_bit_reg.v 
# -- Compiling module four_bit_reg
# 
# Top level modules:
# 	four_bit_reg
# End time: 14:39:30 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_output.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:30 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_output.v 
# -- Compiling module control_output
# 
# Top level modules:
# 	control_output
# End time: 14:39:30 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_reg_sig.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:30 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_reg_sig.v 
# -- Compiling module binary_to_reg_sig
# 
# Top level modules:
# 	binary_to_reg_sig
# End time: 14:39:30 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:30 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v 
# -- Compiling module RAM_Port1
# 
# Top level modules:
# 	RAM_Port1
# End time: 14:39:30 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:30 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:39:30 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_7Seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:30 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_7Seg.v 
# -- Compiling module binary_to_7Seg
# 
# Top level modules:
# 	binary_to_7Seg
# End time: 14:39:30 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_reg_sig.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:30 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/binary_to_reg_sig.v 
# -- Compiling module binary_to_reg_sig
# 
# Top level modules:
# 	binary_to_reg_sig
# End time: 14:39:31 on May 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/buff.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:31 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/buff.v 
# -- Compiling module buff
# 
# Top level modules:
# 	buff
# End time: 14:39:31 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_output.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:31 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_output.v 
# -- Compiling module control_output
# 
# Top level modules:
# 	control_output
# End time: 14:39:31 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:31 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 14:39:31 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:31 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit_TB.v 
# -- Compiling module control_unit_TB
# 
# Top level modules:
# 	control_unit_TB
# End time: 14:39:31 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:31 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 14:39:31 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:31 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/datapath_TB.v 
# -- Compiling module datapath_TB
# 
# Top level modules:
# 	datapath_TB
# End time: 14:39:31 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/four_bit_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:31 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/four_bit_reg.v 
# -- Compiling module four_bit_reg
# 
# Top level modules:
# 	four_bit_reg
# End time: 14:39:32 on May 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/next_state.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:32 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/next_state.v 
# -- Compiling module next_state
# 
# Top level modules:
# 	next_state
# End time: 14:39:32 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:32 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter.v 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 14:39:32 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:32 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/program_counter_tb.v 
# -- Compiling module program_counter_tb
# 
# Top level modules:
# 	program_counter_tb
# End time: 14:39:32 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:32 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1.v 
# -- Compiling module RAM_Port1
# 
# Top level modules:
# 	RAM_Port1
# End time: 14:39:32 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1_bb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:32 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1_bb.v 
# End time: 14:39:32 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1_inst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:32 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/RAM_Port1_inst.v 
# End time: 14:39:32 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/register_block.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:32 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/register_block.v 
# -- Compiling module register_block
# 
# Top level modules:
# 	register_block
# End time: 14:39:32 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:32 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller.v 
# -- Compiling module seven_seg_controller
# 
# Top level modules:
# 	seven_seg_controller
# End time: 14:39:33 on May 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:33 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/seven_seg_controller_TB.v 
# -- Compiling module seven_seg_controller_TB
# 
# Top level modules:
# 	seven_seg_controller_TB
# End time: 14:39:33 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:33 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_reg.v 
# -- Compiling module sixteen_bit_reg
# 
# Top level modules:
# 	sixteen_bit_reg
# End time: 14:39:33 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_xor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:33 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteen_bit_xor.v 
# -- Compiling module sixteen_bit_xor
# 
# Top level modules:
# 	sixteen_bit_xor
# End time: 14:39:33 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteenBit_FA.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:33 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/sixteenBit_FA.v 
# -- Compiling module FA
# -- Compiling module sixteenBit_FA
# 
# Top level modules:
# 	sixteenBit_FA
# End time: 14:39:33 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/xor_TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:33 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/xor_TB.v 
# -- Compiling module xor_TB
# 
# Top level modules:
# 	xor_TB
# End time: 14:39:33 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project {C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:39:33 on May 19,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project" C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/ram.v 
# End time: 14:39:33 on May 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  datapath_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" datapath_TB 
# Start time: 14:39:34 on May 19,2022
# Loading work.datapath_TB
# Loading work.datapath
# Loading work.sixteen_bit_reg
# Loading work.program_counter
# Loading work.buff
# Loading work.RAM_Port1
# Loading altera_mf_ver.altsyncram
# Loading work.control_unit
# Loading work.four_bit_reg
# Loading work.next_state
# Loading work.control_output
# Loading work.binary_to_reg_sig
# Loading work.alu
# Loading work.sixteenBit_FA
# Loading work.FA
# Loading work.sixteen_bit_xor
# Loading work.seven_seg_controller
# Loading work.binary_to_7Seg
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'next_state'. The port definition is at: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/next_state.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_TB/dp/control_unit_inst/inst_next_state File: C:/Users/tcan7909/Documents/GitHub/elec2602_group6/project/control_unit.v Line: 24
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: thare  Hostname: DESKTOP-N0A84HG  ProcessID: 7252
#           Attempting to use alternate WLF file "./wlft9380fy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft9380fy
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 5 us
