# Reading D:/Altera/modelsim_ase/tcl/vsim/pref.tcl
# do selecting_machine_test_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying D:/Altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:/Altera/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/prime_for_FPGA/Lite/demo/selecting_machine_test {E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:41:41 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/prime_for_FPGA/Lite/demo/selecting_machine_test" E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v 
# -- Compiling module selecting_machine_test
# -- Compiling module sequencer_eng
# -- Compiling module sequencer_num
# -- Compiling module sequencer_chi
# -- Compiling module decode_seg
# -- Compiling module decode_lattice
# -- Compiling module flag_control
# -- Compiling module debounce
# -- Compiling module frequency_divider
# 
# Top level modules:
# 	selecting_machine_test
# End time: 20:41:41 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/prime_for_FPGA/Lite/demo/selecting_machine_test {E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:41:41 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/prime_for_FPGA/Lite/demo/selecting_machine_test" E:/prime_for_FPGA/Lite/demo/selecting_machine_test/selecting_machine_test.v 
# -- Compiling module selecting_machine_test
# -- Compiling module sequencer_eng
# -- Compiling module sequencer_num
# -- Compiling module sequencer_chi
# -- Compiling module decode_seg
# -- Compiling module decode_lattice
# -- Compiling module flag_control
# -- Compiling module debounce
# -- Compiling module frequency_divider
# 
# Top level modules:
# 	selecting_machine_test
# End time: 20:41:41 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/prime_for_FPGA/Lite/demo/selecting_machine_test {E:/prime_for_FPGA/Lite/demo/selecting_machine_test/debounce.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 20:41:41 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/prime_for_FPGA/Lite/demo/selecting_machine_test" E:/prime_for_FPGA/Lite/demo/selecting_machine_test/debounce.v 
# ** Error: (vlog-7) Failed to open design unit file "E:/prime_for_FPGA/Lite/demo/selecting_machine_test/debounce.v" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 20:41:41 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: D:/Altera/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./selecting_machine_test_run_msim_rtl_verilog.do line 11
# D:/Altera/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+E:/prime_for_FPGA/Lite/demo/selecting_machine_test {E:/prime_for_FPGA/Lite/demo/selecting_machine_test/debounce...."
# Loading project test
