{
	"route__net": 557,
	"route__net__special": 2,
	"route__drc_errors__iter:1": 218,
	"route__wirelength__iter:1": 8577,
	"route__drc_errors__iter:2": 52,
	"route__wirelength__iter:2": 8470,
	"route__drc_errors__iter:3": 66,
	"route__wirelength__iter:3": 8427,
	"route__drc_errors__iter:4": 3,
	"route__wirelength__iter:4": 8431,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 8433,
	"route__drc_errors": 0,
	"route__wirelength": 8433,
	"route__vias": 3211,
	"route__vias__singlecut": 3211,
	"route__vias__multicut": 0,
	"design__io": 36,
	"design__die__area": 13659.1,
	"design__core__area": 9819.42,
	"design__instance__count": 679,
	"design__instance__area": 5079.87,
	"design__instance__count__stdcell": 679,
	"design__instance__area__stdcell": 5079.87,
	"design__instance__count__macros": 0,
	"design__instance__area__macros": 0,
	"design__instance__utilization": 0.517329,
	"design__instance__utilization__stdcell": 0.517329,
	"design__instance__count__class:fill_cell": 72,
	"design__instance__count__class:tap_cell": 133,
	"design__instance__count__class:clock_buffer": 10,
	"design__instance__count__class:timing_repair_buffer": 76,
	"design__instance__count__class:inverter": 77,
	"design__instance__count__class:clock_inverter": 6,
	"design__instance__count__class:sequential_cell": 72,
	"design__instance__count__class:multi_input_combinational_cell": 305,
	"flow__warnings__count": 10,
	"flow__errors__count": 0
}