Worked on a round robin scheduler and with the topology getting converted to FSM and implemented it in Verilog.
