{
  "module_name": "img-i2s-in.c",
  "hash_id": "1ce1282df204189cd3f6a36b308473c32e2b48798f5bbe9b03b876062f8575cb",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/img/img-i2s-in.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/init.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/pm_runtime.h>\n#include <linux/reset.h>\n\n#include <sound/core.h>\n#include <sound/dmaengine_pcm.h>\n#include <sound/initval.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/soc.h>\n\n#define IMG_I2S_IN_RX_FIFO\t\t\t0x0\n\n#define IMG_I2S_IN_CTL\t\t\t\t0x4\n#define IMG_I2S_IN_CTL_ACTIVE_CHAN_MASK\t\t0xfffffffc\n#define IMG_I2S_IN_CTL_ACTIVE_CH_SHIFT\t\t2\n#define IMG_I2S_IN_CTL_16PACK_MASK\t\tBIT(1)\n#define IMG_I2S_IN_CTL_ME_MASK\t\t\tBIT(0)\n\n#define IMG_I2S_IN_CH_CTL\t\t\t0x4\n#define IMG_I2S_IN_CH_CTL_CCDEL_MASK\t\t0x38000\n#define IMG_I2S_IN_CH_CTL_CCDEL_SHIFT\t\t15\n#define IMG_I2S_IN_CH_CTL_FEN_MASK\t\tBIT(14)\n#define IMG_I2S_IN_CH_CTL_FMODE_MASK\t\tBIT(13)\n#define IMG_I2S_IN_CH_CTL_16PACK_MASK\t\tBIT(12)\n#define IMG_I2S_IN_CH_CTL_JUST_MASK\t\tBIT(10)\n#define IMG_I2S_IN_CH_CTL_PACKH_MASK\t\tBIT(9)\n#define IMG_I2S_IN_CH_CTL_CLK_TRANS_MASK\tBIT(8)\n#define IMG_I2S_IN_CH_CTL_BLKP_MASK\t\tBIT(7)\n#define IMG_I2S_IN_CH_CTL_FIFO_FLUSH_MASK\tBIT(6)\n#define IMG_I2S_IN_CH_CTL_LRD_MASK\t\tBIT(3)\n#define IMG_I2S_IN_CH_CTL_FW_MASK\t\tBIT(2)\n#define IMG_I2S_IN_CH_CTL_SW_MASK\t\tBIT(1)\n#define IMG_I2S_IN_CH_CTL_ME_MASK\t\tBIT(0)\n\n#define IMG_I2S_IN_CH_STRIDE\t\t\t0x20\n\nstruct img_i2s_in {\n\tvoid __iomem *base;\n\tstruct clk *clk_sys;\n\tstruct snd_dmaengine_dai_dma_data dma_data;\n\tstruct device *dev;\n\tunsigned int max_i2s_chan;\n\tvoid __iomem *channel_base;\n\tunsigned int active_channels;\n\tstruct snd_soc_dai_driver dai_driver;\n\tu32 suspend_ctl;\n\tu32 *suspend_ch_ctl;\n};\n\nstatic int img_i2s_in_runtime_suspend(struct device *dev)\n{\n\tstruct img_i2s_in *i2s = dev_get_drvdata(dev);\n\n\tclk_disable_unprepare(i2s->clk_sys);\n\n\treturn 0;\n}\n\nstatic int img_i2s_in_runtime_resume(struct device *dev)\n{\n\tstruct img_i2s_in *i2s = dev_get_drvdata(dev);\n\tint ret;\n\n\tret = clk_prepare_enable(i2s->clk_sys);\n\tif (ret) {\n\t\tdev_err(dev, \"Unable to enable sys clock\\n\");\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic inline void img_i2s_in_writel(struct img_i2s_in *i2s, u32 val, u32 reg)\n{\n\twritel(val, i2s->base + reg);\n}\n\nstatic inline u32 img_i2s_in_readl(struct img_i2s_in *i2s, u32 reg)\n{\n\treturn readl(i2s->base + reg);\n}\n\nstatic inline void img_i2s_in_ch_writel(struct img_i2s_in *i2s, u32 chan,\n\t\t\t\t\tu32 val, u32 reg)\n{\n\twritel(val, i2s->channel_base + (chan * IMG_I2S_IN_CH_STRIDE) + reg);\n}\n\nstatic inline u32 img_i2s_in_ch_readl(struct img_i2s_in *i2s, u32 chan,\n\t\t\t\t\tu32 reg)\n{\n\treturn readl(i2s->channel_base + (chan * IMG_I2S_IN_CH_STRIDE) + reg);\n}\n\nstatic inline void img_i2s_in_ch_disable(struct img_i2s_in *i2s, u32 chan)\n{\n\tu32 reg;\n\n\treg = img_i2s_in_ch_readl(i2s, chan, IMG_I2S_IN_CH_CTL);\n\treg &= ~IMG_I2S_IN_CH_CTL_ME_MASK;\n\timg_i2s_in_ch_writel(i2s, chan, reg, IMG_I2S_IN_CH_CTL);\n}\n\nstatic inline void img_i2s_in_ch_enable(struct img_i2s_in *i2s, u32 chan)\n{\n\tu32 reg;\n\n\treg = img_i2s_in_ch_readl(i2s, chan, IMG_I2S_IN_CH_CTL);\n\treg |= IMG_I2S_IN_CH_CTL_ME_MASK;\n\timg_i2s_in_ch_writel(i2s, chan, reg, IMG_I2S_IN_CH_CTL);\n}\n\nstatic inline void img_i2s_in_disable(struct img_i2s_in *i2s)\n{\n\tu32 reg;\n\n\treg = img_i2s_in_readl(i2s, IMG_I2S_IN_CTL);\n\treg &= ~IMG_I2S_IN_CTL_ME_MASK;\n\timg_i2s_in_writel(i2s, reg, IMG_I2S_IN_CTL);\n}\n\nstatic inline void img_i2s_in_enable(struct img_i2s_in *i2s)\n{\n\tu32 reg;\n\n\treg = img_i2s_in_readl(i2s, IMG_I2S_IN_CTL);\n\treg |= IMG_I2S_IN_CTL_ME_MASK;\n\timg_i2s_in_writel(i2s, reg, IMG_I2S_IN_CTL);\n}\n\nstatic inline void img_i2s_in_flush(struct img_i2s_in *i2s)\n{\n\tint i;\n\tu32 reg;\n\n\tfor (i = 0; i < i2s->active_channels; i++) {\n\t\treg = img_i2s_in_ch_readl(i2s, i, IMG_I2S_IN_CH_CTL);\n\t\treg |= IMG_I2S_IN_CH_CTL_FIFO_FLUSH_MASK;\n\t\timg_i2s_in_ch_writel(i2s, i, reg, IMG_I2S_IN_CH_CTL);\n\t\treg &= ~IMG_I2S_IN_CH_CTL_FIFO_FLUSH_MASK;\n\t\timg_i2s_in_ch_writel(i2s, i, reg, IMG_I2S_IN_CH_CTL);\n\t}\n}\n\nstatic int img_i2s_in_trigger(struct snd_pcm_substream *substream, int cmd,\n\tstruct snd_soc_dai *dai)\n{\n\tstruct img_i2s_in *i2s = snd_soc_dai_get_drvdata(dai);\n\n\tswitch (cmd) {\n\tcase SNDRV_PCM_TRIGGER_START:\n\tcase SNDRV_PCM_TRIGGER_RESUME:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_RELEASE:\n\t\timg_i2s_in_enable(i2s);\n\t\tbreak;\n\n\tcase SNDRV_PCM_TRIGGER_STOP:\n\tcase SNDRV_PCM_TRIGGER_SUSPEND:\n\tcase SNDRV_PCM_TRIGGER_PAUSE_PUSH:\n\t\timg_i2s_in_disable(i2s);\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int img_i2s_in_check_rate(struct img_i2s_in *i2s,\n\t\tunsigned int sample_rate, unsigned int frame_size,\n\t\tunsigned int *bclk_filter_enable,\n\t\tunsigned int *bclk_filter_value)\n{\n\tunsigned int bclk_freq, cur_freq;\n\n\tbclk_freq = sample_rate * frame_size;\n\n\tcur_freq = clk_get_rate(i2s->clk_sys);\n\n\tif (cur_freq >= bclk_freq * 8) {\n\t\t*bclk_filter_enable = 1;\n\t\t*bclk_filter_value = 0;\n\t} else if (cur_freq >= bclk_freq * 7) {\n\t\t*bclk_filter_enable = 1;\n\t\t*bclk_filter_value = 1;\n\t} else if (cur_freq >= bclk_freq * 6) {\n\t\t*bclk_filter_enable = 0;\n\t\t*bclk_filter_value = 0;\n\t} else {\n\t\tdev_err(i2s->dev,\n\t\t\t\"Sys clock rate %u insufficient for sample rate %u\\n\",\n\t\t\tcur_freq, sample_rate);\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int img_i2s_in_hw_params(struct snd_pcm_substream *substream,\n\tstruct snd_pcm_hw_params *params, struct snd_soc_dai *dai)\n{\n\tstruct img_i2s_in *i2s = snd_soc_dai_get_drvdata(dai);\n\tunsigned int rate, channels, i2s_channels, frame_size;\n\tunsigned int bclk_filter_enable, bclk_filter_value;\n\tint i, ret = 0;\n\tu32 reg, control_mask, chan_control_mask;\n\tu32 control_set = 0, chan_control_set = 0;\n\tsnd_pcm_format_t format;\n\n\trate = params_rate(params);\n\tformat = params_format(params);\n\tchannels = params_channels(params);\n\ti2s_channels = channels / 2;\n\n\tswitch (format) {\n\tcase SNDRV_PCM_FORMAT_S32_LE:\n\t\tframe_size = 64;\n\t\tchan_control_set |= IMG_I2S_IN_CH_CTL_SW_MASK;\n\t\tchan_control_set |= IMG_I2S_IN_CH_CTL_FW_MASK;\n\t\tchan_control_set |= IMG_I2S_IN_CH_CTL_PACKH_MASK;\n\t\tbreak;\n\tcase SNDRV_PCM_FORMAT_S24_LE:\n\t\tframe_size = 64;\n\t\tchan_control_set |= IMG_I2S_IN_CH_CTL_SW_MASK;\n\t\tchan_control_set |= IMG_I2S_IN_CH_CTL_FW_MASK;\n\t\tbreak;\n\tcase SNDRV_PCM_FORMAT_S16_LE:\n\t\tframe_size = 32;\n\t\tcontrol_set |= IMG_I2S_IN_CTL_16PACK_MASK;\n\t\tchan_control_set |= IMG_I2S_IN_CH_CTL_16PACK_MASK;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tif ((channels < 2) ||\n\t    (channels > (i2s->max_i2s_chan * 2)) ||\n\t    (channels % 2))\n\t\treturn -EINVAL;\n\n\tcontrol_set |= ((i2s_channels - 1) << IMG_I2S_IN_CTL_ACTIVE_CH_SHIFT);\n\n\tret = img_i2s_in_check_rate(i2s, rate, frame_size,\n\t\t\t&bclk_filter_enable, &bclk_filter_value);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tif (bclk_filter_enable)\n\t\tchan_control_set |= IMG_I2S_IN_CH_CTL_FEN_MASK;\n\n\tif (bclk_filter_value)\n\t\tchan_control_set |= IMG_I2S_IN_CH_CTL_FMODE_MASK;\n\n\tcontrol_mask = IMG_I2S_IN_CTL_16PACK_MASK |\n\t\t       IMG_I2S_IN_CTL_ACTIVE_CHAN_MASK;\n\n\tchan_control_mask = IMG_I2S_IN_CH_CTL_16PACK_MASK |\n\t\t\t    IMG_I2S_IN_CH_CTL_FEN_MASK |\n\t\t\t    IMG_I2S_IN_CH_CTL_FMODE_MASK |\n\t\t\t    IMG_I2S_IN_CH_CTL_SW_MASK |\n\t\t\t    IMG_I2S_IN_CH_CTL_FW_MASK |\n\t\t\t    IMG_I2S_IN_CH_CTL_PACKH_MASK;\n\n\treg = img_i2s_in_readl(i2s, IMG_I2S_IN_CTL);\n\treg = (reg & ~control_mask) | control_set;\n\timg_i2s_in_writel(i2s, reg, IMG_I2S_IN_CTL);\n\n\tfor (i = 0; i < i2s->active_channels; i++)\n\t\timg_i2s_in_ch_disable(i2s, i);\n\n\tfor (i = 0; i < i2s->max_i2s_chan; i++) {\n\t\treg = img_i2s_in_ch_readl(i2s, i, IMG_I2S_IN_CH_CTL);\n\t\treg = (reg & ~chan_control_mask) | chan_control_set;\n\t\timg_i2s_in_ch_writel(i2s, i, reg, IMG_I2S_IN_CH_CTL);\n\t}\n\n\ti2s->active_channels = i2s_channels;\n\n\timg_i2s_in_flush(i2s);\n\n\tfor (i = 0; i < i2s->active_channels; i++)\n\t\timg_i2s_in_ch_enable(i2s, i);\n\n\treturn 0;\n}\n\nstatic int img_i2s_in_set_fmt(struct snd_soc_dai *dai, unsigned int fmt)\n{\n\tstruct img_i2s_in *i2s = snd_soc_dai_get_drvdata(dai);\n\tint i, ret;\n\tu32 chan_control_mask, lrd_set = 0, blkp_set = 0, chan_control_set = 0;\n\tu32 reg;\n\n\tswitch (fmt & SND_SOC_DAIFMT_INV_MASK) {\n\tcase SND_SOC_DAIFMT_NB_NF:\n\t\tlrd_set |= IMG_I2S_IN_CH_CTL_LRD_MASK;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_NB_IF:\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_NF:\n\t\tlrd_set |= IMG_I2S_IN_CH_CTL_LRD_MASK;\n\t\tblkp_set |= IMG_I2S_IN_CH_CTL_BLKP_MASK;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_IB_IF:\n\t\tblkp_set |= IMG_I2S_IN_CH_CTL_BLKP_MASK;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_FORMAT_MASK) {\n\tcase SND_SOC_DAIFMT_I2S:\n\t\tchan_control_set |= IMG_I2S_IN_CH_CTL_CLK_TRANS_MASK;\n\t\tbreak;\n\tcase SND_SOC_DAIFMT_LEFT_J:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tswitch (fmt & SND_SOC_DAIFMT_CLOCK_PROVIDER_MASK) {\n\tcase SND_SOC_DAIFMT_BC_FC:\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tchan_control_mask = IMG_I2S_IN_CH_CTL_CLK_TRANS_MASK;\n\n\tret = pm_runtime_resume_and_get(i2s->dev);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tfor (i = 0; i < i2s->active_channels; i++)\n\t\timg_i2s_in_ch_disable(i2s, i);\n\n\t \n\tfor (i = 0; i < i2s->max_i2s_chan; i++) {\n\t\treg = img_i2s_in_ch_readl(i2s, i, IMG_I2S_IN_CH_CTL);\n\t\treg = (reg & ~chan_control_mask) | chan_control_set;\n\t\timg_i2s_in_ch_writel(i2s, i, reg, IMG_I2S_IN_CH_CTL);\n\t\treg = (reg & ~IMG_I2S_IN_CH_CTL_BLKP_MASK) | blkp_set;\n\t\timg_i2s_in_ch_writel(i2s, i, reg, IMG_I2S_IN_CH_CTL);\n\t\treg = (reg & ~IMG_I2S_IN_CH_CTL_LRD_MASK) | lrd_set;\n\t\timg_i2s_in_ch_writel(i2s, i, reg, IMG_I2S_IN_CH_CTL);\n\t}\n\n\tfor (i = 0; i < i2s->active_channels; i++)\n\t\timg_i2s_in_ch_enable(i2s, i);\n\n\tpm_runtime_put(i2s->dev);\n\n\treturn 0;\n}\n\nstatic int img_i2s_in_dai_probe(struct snd_soc_dai *dai)\n{\n\tstruct img_i2s_in *i2s = snd_soc_dai_get_drvdata(dai);\n\n\tsnd_soc_dai_init_dma_data(dai, NULL, &i2s->dma_data);\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dai_ops img_i2s_in_dai_ops = {\n\t.probe\t\t= img_i2s_in_dai_probe,\n\t.trigger\t= img_i2s_in_trigger,\n\t.hw_params\t= img_i2s_in_hw_params,\n\t.set_fmt\t= img_i2s_in_set_fmt\n};\n\nstatic const struct snd_soc_component_driver img_i2s_in_component = {\n\t.name = \"img-i2s-in\",\n\t.legacy_dai_naming = 1,\n};\n\nstatic int img_i2s_in_dma_prepare_slave_config(struct snd_pcm_substream *st,\n\tstruct snd_pcm_hw_params *params, struct dma_slave_config *sc)\n{\n\tunsigned int i2s_channels = params_channels(params) / 2;\n\tstruct snd_soc_pcm_runtime *rtd = st->private_data;\n\tstruct snd_dmaengine_dai_dma_data *dma_data;\n\tint ret;\n\n\tdma_data = snd_soc_dai_get_dma_data(asoc_rtd_to_cpu(rtd, 0), st);\n\n\tret = snd_hwparams_to_dma_slave_config(st, params, sc);\n\tif (ret)\n\t\treturn ret;\n\n\tsc->src_addr = dma_data->addr;\n\tsc->src_addr_width = dma_data->addr_width;\n\tsc->src_maxburst = 4 * i2s_channels;\n\n\treturn 0;\n}\n\nstatic const struct snd_dmaengine_pcm_config img_i2s_in_dma_config = {\n\t.prepare_slave_config = img_i2s_in_dma_prepare_slave_config\n};\n\nstatic int img_i2s_in_probe(struct platform_device *pdev)\n{\n\tstruct img_i2s_in *i2s;\n\tstruct resource *res;\n\tvoid __iomem *base;\n\tint ret, i;\n\tstruct reset_control *rst;\n\tunsigned int max_i2s_chan_pow_2;\n\tstruct device *dev = &pdev->dev;\n\n\ti2s = devm_kzalloc(dev, sizeof(*i2s), GFP_KERNEL);\n\tif (!i2s)\n\t\treturn -ENOMEM;\n\n\tplatform_set_drvdata(pdev, i2s);\n\n\ti2s->dev = dev;\n\n\tbase = devm_platform_get_and_ioremap_resource(pdev, 0, &res);\n\tif (IS_ERR(base))\n\t\treturn PTR_ERR(base);\n\n\ti2s->base = base;\n\n\tif (of_property_read_u32(pdev->dev.of_node, \"img,i2s-channels\",\n\t\t\t&i2s->max_i2s_chan)) {\n\t\tdev_err(dev, \"No img,i2s-channels property\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tmax_i2s_chan_pow_2 = 1 << get_count_order(i2s->max_i2s_chan);\n\n\ti2s->channel_base = base + (max_i2s_chan_pow_2 * 0x20);\n\n\ti2s->clk_sys = devm_clk_get(dev, \"sys\");\n\tif (IS_ERR(i2s->clk_sys))\n\t\treturn dev_err_probe(dev, PTR_ERR(i2s->clk_sys),\n\t\t\t\t     \"Failed to acquire clock 'sys'\\n\");\n\n\tpm_runtime_enable(&pdev->dev);\n\tif (!pm_runtime_enabled(&pdev->dev)) {\n\t\tret = img_i2s_in_runtime_resume(&pdev->dev);\n\t\tif (ret)\n\t\t\tgoto err_pm_disable;\n\t}\n\tret = pm_runtime_resume_and_get(&pdev->dev);\n\tif (ret < 0)\n\t\tgoto err_suspend;\n\n\ti2s->active_channels = 1;\n\ti2s->dma_data.addr = res->start + IMG_I2S_IN_RX_FIFO;\n\ti2s->dma_data.addr_width = 4;\n\n\ti2s->dai_driver.capture.channels_min = 2;\n\ti2s->dai_driver.capture.channels_max = i2s->max_i2s_chan * 2;\n\ti2s->dai_driver.capture.rates = SNDRV_PCM_RATE_8000_192000;\n\ti2s->dai_driver.capture.formats = SNDRV_PCM_FMTBIT_S32_LE |\n\t\tSNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S16_LE;\n\ti2s->dai_driver.ops = &img_i2s_in_dai_ops;\n\n\trst = devm_reset_control_get_exclusive(dev, \"rst\");\n\tif (IS_ERR(rst)) {\n\t\tif (PTR_ERR(rst) == -EPROBE_DEFER) {\n\t\t\tret = -EPROBE_DEFER;\n\t\t\tpm_runtime_put(&pdev->dev);\n\t\t\tgoto err_suspend;\n\t\t}\n\n\t\tdev_dbg(dev, \"No top level reset found\\n\");\n\n\t\timg_i2s_in_disable(i2s);\n\n\t\tfor (i = 0; i < i2s->max_i2s_chan; i++)\n\t\t\timg_i2s_in_ch_disable(i2s, i);\n\t} else {\n\t\treset_control_assert(rst);\n\t\treset_control_deassert(rst);\n\t}\n\n\timg_i2s_in_writel(i2s, 0, IMG_I2S_IN_CTL);\n\n\tfor (i = 0; i < i2s->max_i2s_chan; i++)\n\t\timg_i2s_in_ch_writel(i2s, i,\n\t\t\t(4 << IMG_I2S_IN_CH_CTL_CCDEL_SHIFT) |\n\t\t\tIMG_I2S_IN_CH_CTL_JUST_MASK |\n\t\t\tIMG_I2S_IN_CH_CTL_FW_MASK, IMG_I2S_IN_CH_CTL);\n\n\tpm_runtime_put(&pdev->dev);\n\n\ti2s->suspend_ch_ctl = devm_kcalloc(dev,\n\t\ti2s->max_i2s_chan, sizeof(*i2s->suspend_ch_ctl), GFP_KERNEL);\n\tif (!i2s->suspend_ch_ctl) {\n\t\tret = -ENOMEM;\n\t\tgoto err_suspend;\n\t}\n\n\tret = devm_snd_soc_register_component(dev, &img_i2s_in_component,\n\t\t\t\t\t\t&i2s->dai_driver, 1);\n\tif (ret)\n\t\tgoto err_suspend;\n\n\tret = devm_snd_dmaengine_pcm_register(dev, &img_i2s_in_dma_config, 0);\n\tif (ret)\n\t\tgoto err_suspend;\n\n\treturn 0;\n\nerr_suspend:\n\tif (!pm_runtime_enabled(&pdev->dev))\n\t\timg_i2s_in_runtime_suspend(&pdev->dev);\nerr_pm_disable:\n\tpm_runtime_disable(&pdev->dev);\n\n\treturn ret;\n}\n\nstatic void img_i2s_in_dev_remove(struct platform_device *pdev)\n{\n\tpm_runtime_disable(&pdev->dev);\n\tif (!pm_runtime_status_suspended(&pdev->dev))\n\t\timg_i2s_in_runtime_suspend(&pdev->dev);\n}\n\n#ifdef CONFIG_PM_SLEEP\nstatic int img_i2s_in_suspend(struct device *dev)\n{\n\tstruct img_i2s_in *i2s = dev_get_drvdata(dev);\n\tint i, ret;\n\tu32 reg;\n\n\tif (pm_runtime_status_suspended(dev)) {\n\t\tret = img_i2s_in_runtime_resume(dev);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\tfor (i = 0; i < i2s->max_i2s_chan; i++) {\n\t\treg = img_i2s_in_ch_readl(i2s, i, IMG_I2S_IN_CH_CTL);\n\t\ti2s->suspend_ch_ctl[i] = reg;\n\t}\n\n\ti2s->suspend_ctl = img_i2s_in_readl(i2s, IMG_I2S_IN_CTL);\n\n\timg_i2s_in_runtime_suspend(dev);\n\n\treturn 0;\n}\n\nstatic int img_i2s_in_resume(struct device *dev)\n{\n\tstruct img_i2s_in *i2s = dev_get_drvdata(dev);\n\tint i, ret;\n\tu32 reg;\n\n\tret = img_i2s_in_runtime_resume(dev);\n\tif (ret)\n\t\treturn ret;\n\n\tfor (i = 0; i < i2s->max_i2s_chan; i++) {\n\t\treg = i2s->suspend_ch_ctl[i];\n\t\timg_i2s_in_ch_writel(i2s, i, reg, IMG_I2S_IN_CH_CTL);\n\t}\n\n\timg_i2s_in_writel(i2s, i2s->suspend_ctl, IMG_I2S_IN_CTL);\n\n\tif (pm_runtime_status_suspended(dev))\n\t\timg_i2s_in_runtime_suspend(dev);\n\n\treturn 0;\n}\n#endif\n\nstatic const struct of_device_id img_i2s_in_of_match[] = {\n\t{ .compatible = \"img,i2s-in\" },\n\t{}\n};\nMODULE_DEVICE_TABLE(of, img_i2s_in_of_match);\n\nstatic const struct dev_pm_ops img_i2s_in_pm_ops = {\n\tSET_RUNTIME_PM_OPS(img_i2s_in_runtime_suspend,\n\t\t\t   img_i2s_in_runtime_resume, NULL)\n\tSET_SYSTEM_SLEEP_PM_OPS(img_i2s_in_suspend, img_i2s_in_resume)\n};\n\nstatic struct platform_driver img_i2s_in_driver = {\n\t.driver = {\n\t\t.name = \"img-i2s-in\",\n\t\t.of_match_table = img_i2s_in_of_match,\n\t\t.pm = &img_i2s_in_pm_ops\n\t},\n\t.probe = img_i2s_in_probe,\n\t.remove_new = img_i2s_in_dev_remove\n};\nmodule_platform_driver(img_i2s_in_driver);\n\nMODULE_AUTHOR(\"Damien Horsley <Damien.Horsley@imgtec.com>\");\nMODULE_DESCRIPTION(\"IMG I2S Input Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}