Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Wed Mar 27 14:22:27 2024
| Host             : yudi running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.481        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.335        |
| Device Static (W)        | 0.146        |
| Effective TJA (C/W)      | 3.3          |
| Max Ambient (C)          | 83.4         |
| Junction Temperature (C) | 26.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.055 |       11 |       --- |             --- |
| Slice Logic              |     0.018 |    38755 |       --- |             --- |
|   LUT as Logic           |     0.013 |    15895 |    133800 |           11.88 |
|   CARRY4                 |     0.003 |     2325 |     33450 |            6.95 |
|   LUT as Distributed RAM |    <0.001 |     6376 |     46200 |           13.80 |
|   Register               |    <0.001 |     9451 |    267600 |            3.53 |
|   LUT as Shift Register  |    <0.001 |      354 |     46200 |            0.77 |
|   F7/F8 Muxes            |    <0.001 |     1769 |    133800 |            1.32 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |    <0.001 |     1342 |       --- |             --- |
| Signals                  |     0.055 |    45902 |       --- |             --- |
| Block RAM                |     0.012 |    132.5 |       365 |           36.30 |
| MMCM                     |     0.106 |        1 |        10 |           10.00 |
| DSPs                     |     0.083 |      609 |       740 |           82.30 |
| I/O                      |     0.005 |       34 |       285 |           11.93 |
| Static Power             |     0.146 |          |           |                 |
| Total                    |     0.481 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.258 |       0.223 |      0.035 |
| Vccaux    |       1.800 |     0.089 |       0.059 |      0.031 |
| Vcco33    |       3.300 |     0.006 |       0.001 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.001 |      0.004 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_100MHz                                                                                 | clk_100MHz                                                           |            10.0 |
| clk_out1_design_1_clk_wiz_1_0                                                              | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0              |            10.0 |
| clk_out1_design_1_clk_wiz_1_0_1                                                            | design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0              |            10.0 |
| clkfbout_design_1_clk_wiz_1_0                                                              | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0              |            10.0 |
| clkfbout_design_1_clk_wiz_1_0_1                                                            | design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0              |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                   | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                              |            33.3 |
| design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                 | design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                      |            33.3 |
| sys_clk_pin                                                                                | clk_100MHz                                                           |            10.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| design_1_wrapper              |     0.335 |
|   dbg_hub                     |     0.003 |
|     inst                      |     0.003 |
|       BSCANID.u_xsdbm_id      |     0.003 |
|   design_1_i                  |     0.313 |
|     I2S_audio                 |     0.002 |
|       axi_iic_1               |     0.002 |
|     axi_interconnect_0        |     0.001 |
|       xbar                    |     0.001 |
|     clk_wiz_1                 |     0.107 |
|       inst                    |     0.107 |
|     fft_wrapper_0             |     0.148 |
|       inst                    |     0.148 |
|     i2c_cap_btn               |     0.002 |
|       axi_iic_0               |     0.002 |
|     mic_storage_0             |     0.022 |
|       inst                    |     0.022 |
|     microblaze_0              |     0.017 |
|       U0                      |     0.017 |
|     microblaze_0_axi_intc     |     0.001 |
|       U0                      |     0.001 |
|     microblaze_0_local_memory |     0.010 |
|       lmb_bram                |     0.010 |
|   u_ila_0                     |     0.013 |
|     inst                      |     0.013 |
|       ila_core_inst           |     0.013 |
+-------------------------------+-----------+


