Analysis & Synthesis report for snake
Wed Oct 04 16:23:07 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: screen_driver:inst10
 15. Parameter Settings for User Entity Instance: clock_disp:inst6|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: clock_5000:inst5|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: clock_10000:inst4|altpll:altpll_component
 18. altpll Parameter Settings by Entity Instance
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Oct 04 16:23:07 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; snake                                       ;
; Top-level Entity Name              ; snake                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,545                                       ;
;     Total combinational functions  ; 1,450                                       ;
;     Dedicated logic registers      ; 287                                         ;
; Total registers                    ; 287                                         ;
; Total pins                         ; 47                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 3                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; snake              ; snake              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+
; snake.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Patrick/Documents/GitHub/Veri_snake/snake.bdf                   ;         ;
; screen_driver.v                  ; yes             ; User Verilog HDL File              ; C:/Users/Patrick/Documents/GitHub/Veri_snake/screen_driver.v             ;         ;
; clock_disp.v                     ; yes             ; User Wizard-Generated File         ; C:/Users/Patrick/Documents/GitHub/Veri_snake/clock_disp.v                ;         ;
; direction.v                      ; yes             ; User Verilog HDL File              ; C:/Users/Patrick/Documents/GitHub/Veri_snake/direction.v                 ;         ;
; snk.v                            ; yes             ; User Verilog HDL File              ; C:/Users/Patrick/Documents/GitHub/Veri_snake/snk.v                       ;         ;
; clock_10000.v                    ; yes             ; User Wizard-Generated File         ; C:/Users/Patrick/Documents/GitHub/Veri_snake/clock_10000.v               ;         ;
; clock_5000.v                     ; yes             ; User Wizard-Generated File         ; C:/Users/Patrick/Documents/GitHub/Veri_snake/clock_5000.v                ;         ;
; food_gen.v                       ; yes             ; User Verilog HDL File              ; C:/Users/Patrick/Documents/GitHub/Veri_snake/food_gen.v                  ;         ;
; printer.v                        ; yes             ; User Verilog HDL File              ; C:/Users/Patrick/Documents/GitHub/Veri_snake/printer.v                   ;         ;
; point_counter.v                  ; yes             ; User Verilog HDL File              ; C:/Users/Patrick/Documents/GitHub/Veri_snake/point_counter.v             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/clock_disp_altpll.v           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Patrick/Documents/GitHub/Veri_snake/db/clock_disp_altpll.v      ;         ;
; db/clock_5000_altpll.v           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Patrick/Documents/GitHub/Veri_snake/db/clock_5000_altpll.v      ;         ;
; db/clock_10000_altpll.v          ; yes             ; Auto-Generated Megafunction        ; C:/Users/Patrick/Documents/GitHub/Veri_snake/db/clock_10000_altpll.v     ;         ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                              ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,545                                                                                      ;
;                                             ;                                                                                            ;
; Total combinational functions               ; 1450                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                            ;
;     -- 4 input functions                    ; 1168                                                                                       ;
;     -- 3 input functions                    ; 156                                                                                        ;
;     -- <=2 input functions                  ; 126                                                                                        ;
;                                             ;                                                                                            ;
; Logic elements by mode                      ;                                                                                            ;
;     -- normal mode                          ; 1380                                                                                       ;
;     -- arithmetic mode                      ; 70                                                                                         ;
;                                             ;                                                                                            ;
; Total registers                             ; 287                                                                                        ;
;     -- Dedicated logic registers            ; 287                                                                                        ;
;     -- I/O registers                        ; 0                                                                                          ;
;                                             ;                                                                                            ;
; I/O pins                                    ; 47                                                                                         ;
;                                             ;                                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                          ;
;                                             ;                                                                                            ;
; Total PLLs                                  ; 3                                                                                          ;
;     -- PLLs                                 ; 3                                                                                          ;
;                                             ;                                                                                            ;
; Maximum fan-out node                        ; clock_5000:inst5|altpll:altpll_component|clock_5000_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 124                                                                                        ;
; Total fan-out                               ; 6094                                                                                       ;
; Average fan-out                             ; 3.32                                                                                       ;
+---------------------------------------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------------+--------------+
; |snake                                       ; 1450 (0)            ; 287 (0)                   ; 0           ; 0            ; 0       ; 0         ; 47   ; 0            ; |snake                                                                             ; snake              ; work         ;
;    |clock_10000:inst4|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|clock_10000:inst4                                                           ; clock_10000        ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|clock_10000:inst4|altpll:altpll_component                                   ; altpll             ; work         ;
;          |clock_10000_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|clock_10000:inst4|altpll:altpll_component|clock_10000_altpll:auto_generated ; clock_10000_altpll ; work         ;
;    |clock_5000:inst5|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|clock_5000:inst5                                                            ; clock_5000         ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|clock_5000:inst5|altpll:altpll_component                                    ; altpll             ; work         ;
;          |clock_5000_altpll:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|clock_5000:inst5|altpll:altpll_component|clock_5000_altpll:auto_generated   ; clock_5000_altpll  ; work         ;
;    |clock_disp:inst6|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|clock_disp:inst6                                                            ; clock_disp         ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|clock_disp:inst6|altpll:altpll_component                                    ; altpll             ; work         ;
;          |clock_disp_altpll:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|clock_disp:inst6|altpll:altpll_component|clock_disp_altpll:auto_generated   ; clock_disp_altpll  ; work         ;
;    |direction:inst1|                         ; 8 (8)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|direction:inst1                                                             ; direction          ; work         ;
;    |food_gen:inst42|                         ; 10 (10)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|food_gen:inst42                                                             ; food_gen           ; work         ;
;    |point_counter:inst|                      ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|point_counter:inst                                                          ; point_counter      ; work         ;
;    |printer:inst425|                         ; 1099 (1099)         ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|printer:inst425                                                             ; printer            ; work         ;
;    |screen_driver:inst10|                    ; 202 (202)           ; 85 (85)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|screen_driver:inst10                                                        ; screen_driver      ; work         ;
;    |snk:inst2|                               ; 122 (122)           ; 118 (118)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |snake|snk:inst2                                                                   ; snk                ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Altera ; ALTPLL       ; 17.0    ; N/A          ; N/A          ; |snake|clock_10000:inst4 ; clock_10000.v   ;
; Altera ; ALTPLL       ; 17.0    ; N/A          ; N/A          ; |snake|clock_5000:inst5  ; clock_5000.v    ;
; Altera ; ALTPLL       ; 17.0    ; N/A          ; N/A          ; |snake|clock_disp:inst6  ; clock_disp.v    ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                     ;
+------------------------------------------------------------------------------+-----------------------------------------+
; Register name                                                                ; Reason for Removal                      ;
+------------------------------------------------------------------------------+-----------------------------------------+
; food_gen:inst42|temp[1..31]                                                  ; Stuck at GND due to stuck port data_in  ;
; screen_driver:inst10|LED_G[0..7]                                             ; Stuck at GND due to stuck port data_in  ;
; screen_driver:inst10|LED_B[0..7]                                             ; Stuck at GND due to stuck port data_in  ;
; point_counter:inst|score[3]                                                  ; Merged with point_counter:inst|count[3] ;
; point_counter:inst|score[2]                                                  ; Merged with point_counter:inst|count[2] ;
; point_counter:inst|score[1]                                                  ; Merged with point_counter:inst|count[1] ;
; point_counter:inst|score[0]                                                  ; Merged with point_counter:inst|count[0] ;
; direction:inst1|temp_dir[1]                                                  ; Merged with direction:inst1|dir[1]      ;
; direction:inst1|temp_dir[0]                                                  ; Merged with direction:inst1|dir[0]      ;
; snk:inst2|head[6]                                                            ; Stuck at VCC due to stuck port data_in  ;
; printer:inst425|leds[8..11,20..23,32..35,44..47,56..59,68..71,80..83,92..95] ; Stuck at GND due to stuck port data_in  ;
; snk:inst2|snk_bits[0][6]                                                     ; Stuck at VCC due to stuck port data_in  ;
; food_gen:inst42|count[6..31]                                                 ; Lost fanout                             ;
; point_counter:inst|count[4..31]                                              ; Lost fanout                             ;
; Total Number of Removed Registers = 141                                      ;                                         ;
+------------------------------------------------------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+---------------------------+---------------------------+----------------------------------------------------------------------------------+
; Register name             ; Reason for Removal        ; Registers Removed due to This Register                                           ;
+---------------------------+---------------------------+----------------------------------------------------------------------------------+
; food_gen:inst42|count[31] ; Lost Fanouts              ; food_gen:inst42|count[30], food_gen:inst42|count[29], food_gen:inst42|count[28], ;
;                           ;                           ; food_gen:inst42|count[27], food_gen:inst42|count[26], food_gen:inst42|count[25], ;
;                           ;                           ; food_gen:inst42|count[24], food_gen:inst42|count[23], food_gen:inst42|count[22], ;
;                           ;                           ; food_gen:inst42|count[21], food_gen:inst42|count[20], food_gen:inst42|count[19], ;
;                           ;                           ; food_gen:inst42|count[18], food_gen:inst42|count[17], food_gen:inst42|count[16], ;
;                           ;                           ; food_gen:inst42|count[15], food_gen:inst42|count[14], food_gen:inst42|count[13], ;
;                           ;                           ; food_gen:inst42|count[12], food_gen:inst42|count[11], food_gen:inst42|count[10], ;
;                           ;                           ; food_gen:inst42|count[9], food_gen:inst42|count[8], food_gen:inst42|count[7],    ;
;                           ;                           ; food_gen:inst42|count[6]                                                         ;
; snk:inst2|head[6]         ; Stuck at VCC              ; snk:inst2|snk_bits[0][6]                                                         ;
;                           ; due to stuck port data_in ;                                                                                  ;
+---------------------------+---------------------------+----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 287   ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 51    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; screen_driver:inst10|LED_SELC[11]       ; 1       ;
; screen_driver:inst10|LED_SELC[10]       ; 1       ;
; screen_driver:inst10|LED_SELC[9]        ; 1       ;
; screen_driver:inst10|LED_SELC[8]        ; 1       ;
; screen_driver:inst10|LED_SELC[7]        ; 1       ;
; screen_driver:inst10|LED_SELC[6]        ; 1       ;
; screen_driver:inst10|LED_SELC[5]        ; 1       ;
; screen_driver:inst10|LED_SELC[4]        ; 1       ;
; screen_driver:inst10|LED_SELC[3]        ; 1       ;
; screen_driver:inst10|LED_SELC[2]        ; 1       ;
; screen_driver:inst10|LED_SELC[1]        ; 1       ;
; screen_driver:inst10|LED_SELC[0]        ; 1       ;
; food_gen:inst42|food[1]                 ; 17      ;
; food_gen:inst42|food[2]                 ; 17      ;
; food_gen:inst42|food[3]                 ; 17      ;
; direction:inst1|dir[1]                  ; 19      ;
; snk:inst2|head[0]                       ; 5       ;
; snk:inst2|head[1]                       ; 4       ;
; snk:inst2|head[3]                       ; 4       ;
; snk:inst2|head[4]                       ; 4       ;
; Total number of inverted registers = 20 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |snake|screen_driver:inst10|LED_SELC[10] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |snake|snk:inst2|Mux2                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |snake|snk:inst2|Mux6                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |snake|screen_driver:inst10|Mux6         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: screen_driver:inst10 ;
+----------------+--------+-----------------------------------------+
; Parameter Name ; Value  ; Type                                    ;
+----------------+--------+-----------------------------------------+
; rows           ; 8      ; Signed Integer                          ;
; cols           ; 12     ; Signed Integer                          ;
; size           ; 8      ; Signed Integer                          ;
; pwmOn          ; 1      ; Signed Integer                          ;
; pwmOff         ; 100000 ; Signed Integer                          ;
+----------------+--------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_disp:inst6|altpll:altpll_component ;
+-------------------------------+------------------------------+------------------------+
; Parameter Name                ; Value                        ; Type                   ;
+-------------------------------+------------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                ;
; PLL_TYPE                      ; AUTO                         ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock_disp ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                ;
; LOCK_HIGH                     ; 1                            ; Untyped                ;
; LOCK_LOW                      ; 1                            ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                ;
; SKIP_VCO                      ; OFF                          ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                ;
; BANDWIDTH                     ; 0                            ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                ;
; DOWN_SPREAD                   ; 0                            ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK0_DIVIDE_BY                ; 100                          ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                ;
; DPA_DIVIDER                   ; 0                            ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                ;
; VCO_MIN                       ; 0                            ; Untyped                ;
; VCO_MAX                       ; 0                            ; Untyped                ;
; VCO_CENTER                    ; 0                            ; Untyped                ;
; PFD_MIN                       ; 0                            ; Untyped                ;
; PFD_MAX                       ; 0                            ; Untyped                ;
; M_INITIAL                     ; 0                            ; Untyped                ;
; M                             ; 0                            ; Untyped                ;
; N                             ; 1                            ; Untyped                ;
; M2                            ; 1                            ; Untyped                ;
; N2                            ; 1                            ; Untyped                ;
; SS                            ; 1                            ; Untyped                ;
; C0_HIGH                       ; 0                            ; Untyped                ;
; C1_HIGH                       ; 0                            ; Untyped                ;
; C2_HIGH                       ; 0                            ; Untyped                ;
; C3_HIGH                       ; 0                            ; Untyped                ;
; C4_HIGH                       ; 0                            ; Untyped                ;
; C5_HIGH                       ; 0                            ; Untyped                ;
; C6_HIGH                       ; 0                            ; Untyped                ;
; C7_HIGH                       ; 0                            ; Untyped                ;
; C8_HIGH                       ; 0                            ; Untyped                ;
; C9_HIGH                       ; 0                            ; Untyped                ;
; C0_LOW                        ; 0                            ; Untyped                ;
; C1_LOW                        ; 0                            ; Untyped                ;
; C2_LOW                        ; 0                            ; Untyped                ;
; C3_LOW                        ; 0                            ; Untyped                ;
; C4_LOW                        ; 0                            ; Untyped                ;
; C5_LOW                        ; 0                            ; Untyped                ;
; C6_LOW                        ; 0                            ; Untyped                ;
; C7_LOW                        ; 0                            ; Untyped                ;
; C8_LOW                        ; 0                            ; Untyped                ;
; C9_LOW                        ; 0                            ; Untyped                ;
; C0_INITIAL                    ; 0                            ; Untyped                ;
; C1_INITIAL                    ; 0                            ; Untyped                ;
; C2_INITIAL                    ; 0                            ; Untyped                ;
; C3_INITIAL                    ; 0                            ; Untyped                ;
; C4_INITIAL                    ; 0                            ; Untyped                ;
; C5_INITIAL                    ; 0                            ; Untyped                ;
; C6_INITIAL                    ; 0                            ; Untyped                ;
; C7_INITIAL                    ; 0                            ; Untyped                ;
; C8_INITIAL                    ; 0                            ; Untyped                ;
; C9_INITIAL                    ; 0                            ; Untyped                ;
; C0_MODE                       ; BYPASS                       ; Untyped                ;
; C1_MODE                       ; BYPASS                       ; Untyped                ;
; C2_MODE                       ; BYPASS                       ; Untyped                ;
; C3_MODE                       ; BYPASS                       ; Untyped                ;
; C4_MODE                       ; BYPASS                       ; Untyped                ;
; C5_MODE                       ; BYPASS                       ; Untyped                ;
; C6_MODE                       ; BYPASS                       ; Untyped                ;
; C7_MODE                       ; BYPASS                       ; Untyped                ;
; C8_MODE                       ; BYPASS                       ; Untyped                ;
; C9_MODE                       ; BYPASS                       ; Untyped                ;
; C0_PH                         ; 0                            ; Untyped                ;
; C1_PH                         ; 0                            ; Untyped                ;
; C2_PH                         ; 0                            ; Untyped                ;
; C3_PH                         ; 0                            ; Untyped                ;
; C4_PH                         ; 0                            ; Untyped                ;
; C5_PH                         ; 0                            ; Untyped                ;
; C6_PH                         ; 0                            ; Untyped                ;
; C7_PH                         ; 0                            ; Untyped                ;
; C8_PH                         ; 0                            ; Untyped                ;
; C9_PH                         ; 0                            ; Untyped                ;
; L0_HIGH                       ; 1                            ; Untyped                ;
; L1_HIGH                       ; 1                            ; Untyped                ;
; G0_HIGH                       ; 1                            ; Untyped                ;
; G1_HIGH                       ; 1                            ; Untyped                ;
; G2_HIGH                       ; 1                            ; Untyped                ;
; G3_HIGH                       ; 1                            ; Untyped                ;
; E0_HIGH                       ; 1                            ; Untyped                ;
; E1_HIGH                       ; 1                            ; Untyped                ;
; E2_HIGH                       ; 1                            ; Untyped                ;
; E3_HIGH                       ; 1                            ; Untyped                ;
; L0_LOW                        ; 1                            ; Untyped                ;
; L1_LOW                        ; 1                            ; Untyped                ;
; G0_LOW                        ; 1                            ; Untyped                ;
; G1_LOW                        ; 1                            ; Untyped                ;
; G2_LOW                        ; 1                            ; Untyped                ;
; G3_LOW                        ; 1                            ; Untyped                ;
; E0_LOW                        ; 1                            ; Untyped                ;
; E1_LOW                        ; 1                            ; Untyped                ;
; E2_LOW                        ; 1                            ; Untyped                ;
; E3_LOW                        ; 1                            ; Untyped                ;
; L0_INITIAL                    ; 1                            ; Untyped                ;
; L1_INITIAL                    ; 1                            ; Untyped                ;
; G0_INITIAL                    ; 1                            ; Untyped                ;
; G1_INITIAL                    ; 1                            ; Untyped                ;
; G2_INITIAL                    ; 1                            ; Untyped                ;
; G3_INITIAL                    ; 1                            ; Untyped                ;
; E0_INITIAL                    ; 1                            ; Untyped                ;
; E1_INITIAL                    ; 1                            ; Untyped                ;
; E2_INITIAL                    ; 1                            ; Untyped                ;
; E3_INITIAL                    ; 1                            ; Untyped                ;
; L0_MODE                       ; BYPASS                       ; Untyped                ;
; L1_MODE                       ; BYPASS                       ; Untyped                ;
; G0_MODE                       ; BYPASS                       ; Untyped                ;
; G1_MODE                       ; BYPASS                       ; Untyped                ;
; G2_MODE                       ; BYPASS                       ; Untyped                ;
; G3_MODE                       ; BYPASS                       ; Untyped                ;
; E0_MODE                       ; BYPASS                       ; Untyped                ;
; E1_MODE                       ; BYPASS                       ; Untyped                ;
; E2_MODE                       ; BYPASS                       ; Untyped                ;
; E3_MODE                       ; BYPASS                       ; Untyped                ;
; L0_PH                         ; 0                            ; Untyped                ;
; L1_PH                         ; 0                            ; Untyped                ;
; G0_PH                         ; 0                            ; Untyped                ;
; G1_PH                         ; 0                            ; Untyped                ;
; G2_PH                         ; 0                            ; Untyped                ;
; G3_PH                         ; 0                            ; Untyped                ;
; E0_PH                         ; 0                            ; Untyped                ;
; E1_PH                         ; 0                            ; Untyped                ;
; E2_PH                         ; 0                            ; Untyped                ;
; E3_PH                         ; 0                            ; Untyped                ;
; M_PH                          ; 0                            ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                ;
; CLK0_COUNTER                  ; G0                           ; Untyped                ;
; CLK1_COUNTER                  ; G0                           ; Untyped                ;
; CLK2_COUNTER                  ; G0                           ; Untyped                ;
; CLK3_COUNTER                  ; G0                           ; Untyped                ;
; CLK4_COUNTER                  ; G0                           ; Untyped                ;
; CLK5_COUNTER                  ; G0                           ; Untyped                ;
; CLK6_COUNTER                  ; E0                           ; Untyped                ;
; CLK7_COUNTER                  ; E1                           ; Untyped                ;
; CLK8_COUNTER                  ; E2                           ; Untyped                ;
; CLK9_COUNTER                  ; E3                           ; Untyped                ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                ;
; M_TIME_DELAY                  ; 0                            ; Untyped                ;
; N_TIME_DELAY                  ; 0                            ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                ;
; VCO_POST_SCALE                ; 0                            ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                ;
; CBXI_PARAMETER                ; clock_disp_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE         ;
+-------------------------------+------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_5000:inst5|altpll:altpll_component ;
+-------------------------------+------------------------------+------------------------+
; Parameter Name                ; Value                        ; Type                   ;
+-------------------------------+------------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                ;
; PLL_TYPE                      ; AUTO                         ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock_5000 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                ;
; LOCK_HIGH                     ; 1                            ; Untyped                ;
; LOCK_LOW                      ; 1                            ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                ;
; SKIP_VCO                      ; OFF                          ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                ;
; BANDWIDTH                     ; 0                            ; Untyped                ;
; BANDWIDTH_TYPE                ; HIGH                         ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                ;
; DOWN_SPREAD                   ; 0                            ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                            ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK0_DIVIDE_BY                ; 5000                         ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                ;
; DPA_DIVIDER                   ; 0                            ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                ;
; VCO_MIN                       ; 0                            ; Untyped                ;
; VCO_MAX                       ; 0                            ; Untyped                ;
; VCO_CENTER                    ; 0                            ; Untyped                ;
; PFD_MIN                       ; 0                            ; Untyped                ;
; PFD_MAX                       ; 0                            ; Untyped                ;
; M_INITIAL                     ; 0                            ; Untyped                ;
; M                             ; 0                            ; Untyped                ;
; N                             ; 1                            ; Untyped                ;
; M2                            ; 1                            ; Untyped                ;
; N2                            ; 1                            ; Untyped                ;
; SS                            ; 1                            ; Untyped                ;
; C0_HIGH                       ; 0                            ; Untyped                ;
; C1_HIGH                       ; 0                            ; Untyped                ;
; C2_HIGH                       ; 0                            ; Untyped                ;
; C3_HIGH                       ; 0                            ; Untyped                ;
; C4_HIGH                       ; 0                            ; Untyped                ;
; C5_HIGH                       ; 0                            ; Untyped                ;
; C6_HIGH                       ; 0                            ; Untyped                ;
; C7_HIGH                       ; 0                            ; Untyped                ;
; C8_HIGH                       ; 0                            ; Untyped                ;
; C9_HIGH                       ; 0                            ; Untyped                ;
; C0_LOW                        ; 0                            ; Untyped                ;
; C1_LOW                        ; 0                            ; Untyped                ;
; C2_LOW                        ; 0                            ; Untyped                ;
; C3_LOW                        ; 0                            ; Untyped                ;
; C4_LOW                        ; 0                            ; Untyped                ;
; C5_LOW                        ; 0                            ; Untyped                ;
; C6_LOW                        ; 0                            ; Untyped                ;
; C7_LOW                        ; 0                            ; Untyped                ;
; C8_LOW                        ; 0                            ; Untyped                ;
; C9_LOW                        ; 0                            ; Untyped                ;
; C0_INITIAL                    ; 0                            ; Untyped                ;
; C1_INITIAL                    ; 0                            ; Untyped                ;
; C2_INITIAL                    ; 0                            ; Untyped                ;
; C3_INITIAL                    ; 0                            ; Untyped                ;
; C4_INITIAL                    ; 0                            ; Untyped                ;
; C5_INITIAL                    ; 0                            ; Untyped                ;
; C6_INITIAL                    ; 0                            ; Untyped                ;
; C7_INITIAL                    ; 0                            ; Untyped                ;
; C8_INITIAL                    ; 0                            ; Untyped                ;
; C9_INITIAL                    ; 0                            ; Untyped                ;
; C0_MODE                       ; BYPASS                       ; Untyped                ;
; C1_MODE                       ; BYPASS                       ; Untyped                ;
; C2_MODE                       ; BYPASS                       ; Untyped                ;
; C3_MODE                       ; BYPASS                       ; Untyped                ;
; C4_MODE                       ; BYPASS                       ; Untyped                ;
; C5_MODE                       ; BYPASS                       ; Untyped                ;
; C6_MODE                       ; BYPASS                       ; Untyped                ;
; C7_MODE                       ; BYPASS                       ; Untyped                ;
; C8_MODE                       ; BYPASS                       ; Untyped                ;
; C9_MODE                       ; BYPASS                       ; Untyped                ;
; C0_PH                         ; 0                            ; Untyped                ;
; C1_PH                         ; 0                            ; Untyped                ;
; C2_PH                         ; 0                            ; Untyped                ;
; C3_PH                         ; 0                            ; Untyped                ;
; C4_PH                         ; 0                            ; Untyped                ;
; C5_PH                         ; 0                            ; Untyped                ;
; C6_PH                         ; 0                            ; Untyped                ;
; C7_PH                         ; 0                            ; Untyped                ;
; C8_PH                         ; 0                            ; Untyped                ;
; C9_PH                         ; 0                            ; Untyped                ;
; L0_HIGH                       ; 1                            ; Untyped                ;
; L1_HIGH                       ; 1                            ; Untyped                ;
; G0_HIGH                       ; 1                            ; Untyped                ;
; G1_HIGH                       ; 1                            ; Untyped                ;
; G2_HIGH                       ; 1                            ; Untyped                ;
; G3_HIGH                       ; 1                            ; Untyped                ;
; E0_HIGH                       ; 1                            ; Untyped                ;
; E1_HIGH                       ; 1                            ; Untyped                ;
; E2_HIGH                       ; 1                            ; Untyped                ;
; E3_HIGH                       ; 1                            ; Untyped                ;
; L0_LOW                        ; 1                            ; Untyped                ;
; L1_LOW                        ; 1                            ; Untyped                ;
; G0_LOW                        ; 1                            ; Untyped                ;
; G1_LOW                        ; 1                            ; Untyped                ;
; G2_LOW                        ; 1                            ; Untyped                ;
; G3_LOW                        ; 1                            ; Untyped                ;
; E0_LOW                        ; 1                            ; Untyped                ;
; E1_LOW                        ; 1                            ; Untyped                ;
; E2_LOW                        ; 1                            ; Untyped                ;
; E3_LOW                        ; 1                            ; Untyped                ;
; L0_INITIAL                    ; 1                            ; Untyped                ;
; L1_INITIAL                    ; 1                            ; Untyped                ;
; G0_INITIAL                    ; 1                            ; Untyped                ;
; G1_INITIAL                    ; 1                            ; Untyped                ;
; G2_INITIAL                    ; 1                            ; Untyped                ;
; G3_INITIAL                    ; 1                            ; Untyped                ;
; E0_INITIAL                    ; 1                            ; Untyped                ;
; E1_INITIAL                    ; 1                            ; Untyped                ;
; E2_INITIAL                    ; 1                            ; Untyped                ;
; E3_INITIAL                    ; 1                            ; Untyped                ;
; L0_MODE                       ; BYPASS                       ; Untyped                ;
; L1_MODE                       ; BYPASS                       ; Untyped                ;
; G0_MODE                       ; BYPASS                       ; Untyped                ;
; G1_MODE                       ; BYPASS                       ; Untyped                ;
; G2_MODE                       ; BYPASS                       ; Untyped                ;
; G3_MODE                       ; BYPASS                       ; Untyped                ;
; E0_MODE                       ; BYPASS                       ; Untyped                ;
; E1_MODE                       ; BYPASS                       ; Untyped                ;
; E2_MODE                       ; BYPASS                       ; Untyped                ;
; E3_MODE                       ; BYPASS                       ; Untyped                ;
; L0_PH                         ; 0                            ; Untyped                ;
; L1_PH                         ; 0                            ; Untyped                ;
; G0_PH                         ; 0                            ; Untyped                ;
; G1_PH                         ; 0                            ; Untyped                ;
; G2_PH                         ; 0                            ; Untyped                ;
; G3_PH                         ; 0                            ; Untyped                ;
; E0_PH                         ; 0                            ; Untyped                ;
; E1_PH                         ; 0                            ; Untyped                ;
; E2_PH                         ; 0                            ; Untyped                ;
; E3_PH                         ; 0                            ; Untyped                ;
; M_PH                          ; 0                            ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                ;
; CLK0_COUNTER                  ; G0                           ; Untyped                ;
; CLK1_COUNTER                  ; G0                           ; Untyped                ;
; CLK2_COUNTER                  ; G0                           ; Untyped                ;
; CLK3_COUNTER                  ; G0                           ; Untyped                ;
; CLK4_COUNTER                  ; G0                           ; Untyped                ;
; CLK5_COUNTER                  ; G0                           ; Untyped                ;
; CLK6_COUNTER                  ; E0                           ; Untyped                ;
; CLK7_COUNTER                  ; E1                           ; Untyped                ;
; CLK8_COUNTER                  ; E2                           ; Untyped                ;
; CLK9_COUNTER                  ; E3                           ; Untyped                ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                ;
; M_TIME_DELAY                  ; 0                            ; Untyped                ;
; N_TIME_DELAY                  ; 0                            ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                ;
; VCO_POST_SCALE                ; 0                            ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                 ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                ;
; CBXI_PARAMETER                ; clock_5000_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E                 ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE         ;
+-------------------------------+------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_10000:inst4|altpll:altpll_component ;
+-------------------------------+-------------------------------+------------------------+
; Parameter Name                ; Value                         ; Type                   ;
+-------------------------------+-------------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                ;
; PLL_TYPE                      ; AUTO                          ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock_10000 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                ;
; LOCK_HIGH                     ; 1                             ; Untyped                ;
; LOCK_LOW                      ; 1                             ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                ;
; SKIP_VCO                      ; OFF                           ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                ;
; BANDWIDTH                     ; 0                             ; Untyped                ;
; BANDWIDTH_TYPE                ; LOW                           ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                ;
; DOWN_SPREAD                   ; 0                             ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                ;
; CLK0_DIVIDE_BY                ; 10000                         ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                ;
; DPA_DIVIDER                   ; 0                             ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                ;
; VCO_MIN                       ; 0                             ; Untyped                ;
; VCO_MAX                       ; 0                             ; Untyped                ;
; VCO_CENTER                    ; 0                             ; Untyped                ;
; PFD_MIN                       ; 0                             ; Untyped                ;
; PFD_MAX                       ; 0                             ; Untyped                ;
; M_INITIAL                     ; 0                             ; Untyped                ;
; M                             ; 0                             ; Untyped                ;
; N                             ; 1                             ; Untyped                ;
; M2                            ; 1                             ; Untyped                ;
; N2                            ; 1                             ; Untyped                ;
; SS                            ; 1                             ; Untyped                ;
; C0_HIGH                       ; 0                             ; Untyped                ;
; C1_HIGH                       ; 0                             ; Untyped                ;
; C2_HIGH                       ; 0                             ; Untyped                ;
; C3_HIGH                       ; 0                             ; Untyped                ;
; C4_HIGH                       ; 0                             ; Untyped                ;
; C5_HIGH                       ; 0                             ; Untyped                ;
; C6_HIGH                       ; 0                             ; Untyped                ;
; C7_HIGH                       ; 0                             ; Untyped                ;
; C8_HIGH                       ; 0                             ; Untyped                ;
; C9_HIGH                       ; 0                             ; Untyped                ;
; C0_LOW                        ; 0                             ; Untyped                ;
; C1_LOW                        ; 0                             ; Untyped                ;
; C2_LOW                        ; 0                             ; Untyped                ;
; C3_LOW                        ; 0                             ; Untyped                ;
; C4_LOW                        ; 0                             ; Untyped                ;
; C5_LOW                        ; 0                             ; Untyped                ;
; C6_LOW                        ; 0                             ; Untyped                ;
; C7_LOW                        ; 0                             ; Untyped                ;
; C8_LOW                        ; 0                             ; Untyped                ;
; C9_LOW                        ; 0                             ; Untyped                ;
; C0_INITIAL                    ; 0                             ; Untyped                ;
; C1_INITIAL                    ; 0                             ; Untyped                ;
; C2_INITIAL                    ; 0                             ; Untyped                ;
; C3_INITIAL                    ; 0                             ; Untyped                ;
; C4_INITIAL                    ; 0                             ; Untyped                ;
; C5_INITIAL                    ; 0                             ; Untyped                ;
; C6_INITIAL                    ; 0                             ; Untyped                ;
; C7_INITIAL                    ; 0                             ; Untyped                ;
; C8_INITIAL                    ; 0                             ; Untyped                ;
; C9_INITIAL                    ; 0                             ; Untyped                ;
; C0_MODE                       ; BYPASS                        ; Untyped                ;
; C1_MODE                       ; BYPASS                        ; Untyped                ;
; C2_MODE                       ; BYPASS                        ; Untyped                ;
; C3_MODE                       ; BYPASS                        ; Untyped                ;
; C4_MODE                       ; BYPASS                        ; Untyped                ;
; C5_MODE                       ; BYPASS                        ; Untyped                ;
; C6_MODE                       ; BYPASS                        ; Untyped                ;
; C7_MODE                       ; BYPASS                        ; Untyped                ;
; C8_MODE                       ; BYPASS                        ; Untyped                ;
; C9_MODE                       ; BYPASS                        ; Untyped                ;
; C0_PH                         ; 0                             ; Untyped                ;
; C1_PH                         ; 0                             ; Untyped                ;
; C2_PH                         ; 0                             ; Untyped                ;
; C3_PH                         ; 0                             ; Untyped                ;
; C4_PH                         ; 0                             ; Untyped                ;
; C5_PH                         ; 0                             ; Untyped                ;
; C6_PH                         ; 0                             ; Untyped                ;
; C7_PH                         ; 0                             ; Untyped                ;
; C8_PH                         ; 0                             ; Untyped                ;
; C9_PH                         ; 0                             ; Untyped                ;
; L0_HIGH                       ; 1                             ; Untyped                ;
; L1_HIGH                       ; 1                             ; Untyped                ;
; G0_HIGH                       ; 1                             ; Untyped                ;
; G1_HIGH                       ; 1                             ; Untyped                ;
; G2_HIGH                       ; 1                             ; Untyped                ;
; G3_HIGH                       ; 1                             ; Untyped                ;
; E0_HIGH                       ; 1                             ; Untyped                ;
; E1_HIGH                       ; 1                             ; Untyped                ;
; E2_HIGH                       ; 1                             ; Untyped                ;
; E3_HIGH                       ; 1                             ; Untyped                ;
; L0_LOW                        ; 1                             ; Untyped                ;
; L1_LOW                        ; 1                             ; Untyped                ;
; G0_LOW                        ; 1                             ; Untyped                ;
; G1_LOW                        ; 1                             ; Untyped                ;
; G2_LOW                        ; 1                             ; Untyped                ;
; G3_LOW                        ; 1                             ; Untyped                ;
; E0_LOW                        ; 1                             ; Untyped                ;
; E1_LOW                        ; 1                             ; Untyped                ;
; E2_LOW                        ; 1                             ; Untyped                ;
; E3_LOW                        ; 1                             ; Untyped                ;
; L0_INITIAL                    ; 1                             ; Untyped                ;
; L1_INITIAL                    ; 1                             ; Untyped                ;
; G0_INITIAL                    ; 1                             ; Untyped                ;
; G1_INITIAL                    ; 1                             ; Untyped                ;
; G2_INITIAL                    ; 1                             ; Untyped                ;
; G3_INITIAL                    ; 1                             ; Untyped                ;
; E0_INITIAL                    ; 1                             ; Untyped                ;
; E1_INITIAL                    ; 1                             ; Untyped                ;
; E2_INITIAL                    ; 1                             ; Untyped                ;
; E3_INITIAL                    ; 1                             ; Untyped                ;
; L0_MODE                       ; BYPASS                        ; Untyped                ;
; L1_MODE                       ; BYPASS                        ; Untyped                ;
; G0_MODE                       ; BYPASS                        ; Untyped                ;
; G1_MODE                       ; BYPASS                        ; Untyped                ;
; G2_MODE                       ; BYPASS                        ; Untyped                ;
; G3_MODE                       ; BYPASS                        ; Untyped                ;
; E0_MODE                       ; BYPASS                        ; Untyped                ;
; E1_MODE                       ; BYPASS                        ; Untyped                ;
; E2_MODE                       ; BYPASS                        ; Untyped                ;
; E3_MODE                       ; BYPASS                        ; Untyped                ;
; L0_PH                         ; 0                             ; Untyped                ;
; L1_PH                         ; 0                             ; Untyped                ;
; G0_PH                         ; 0                             ; Untyped                ;
; G1_PH                         ; 0                             ; Untyped                ;
; G2_PH                         ; 0                             ; Untyped                ;
; G3_PH                         ; 0                             ; Untyped                ;
; E0_PH                         ; 0                             ; Untyped                ;
; E1_PH                         ; 0                             ; Untyped                ;
; E2_PH                         ; 0                             ; Untyped                ;
; E3_PH                         ; 0                             ; Untyped                ;
; M_PH                          ; 0                             ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                ;
; CLK0_COUNTER                  ; G0                            ; Untyped                ;
; CLK1_COUNTER                  ; G0                            ; Untyped                ;
; CLK2_COUNTER                  ; G0                            ; Untyped                ;
; CLK3_COUNTER                  ; G0                            ; Untyped                ;
; CLK4_COUNTER                  ; G0                            ; Untyped                ;
; CLK5_COUNTER                  ; G0                            ; Untyped                ;
; CLK6_COUNTER                  ; E0                            ; Untyped                ;
; CLK7_COUNTER                  ; E1                            ; Untyped                ;
; CLK8_COUNTER                  ; E2                            ; Untyped                ;
; CLK9_COUNTER                  ; E3                            ; Untyped                ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                ;
; M_TIME_DELAY                  ; 0                             ; Untyped                ;
; N_TIME_DELAY                  ; 0                             ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                ;
; VCO_POST_SCALE                ; 0                             ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                  ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED                   ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED                   ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                ;
; CBXI_PARAMETER                ; clock_10000_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE         ;
+-------------------------------+-------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 3                                         ;
; Entity Instance               ; clock_disp:inst6|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
; Entity Instance               ; clock_5000:inst5|altpll:altpll_component  ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
; Entity Instance               ; clock_10000:inst4|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 47                          ;
; cycloneiii_ff         ; 287                         ;
;     ENA               ; 50                          ;
;     ENA SCLR          ; 1                           ;
;     SLD               ; 2                           ;
;     plain             ; 234                         ;
; cycloneiii_lcell_comb ; 1463                        ;
;     arith             ; 70                          ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 3                           ;
;     normal            ; 1393                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 153                         ;
;         4 data inputs ; 1168                        ;
; cycloneiii_pll        ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 11.10                       ;
; Average LUT depth     ; 5.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Oct 04 16:22:48 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off snake -c snake
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file snake.bdf
    Info (12023): Found entity 1: snake
Info (12021): Found 1 design units, including 1 entities, in source file screen_driver.v
    Info (12023): Found entity 1: screen_driver File: C:/Users/Patrick/Documents/GitHub/Veri_snake/screen_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_disp.v
    Info (12023): Found entity 1: clock_disp File: C:/Users/Patrick/Documents/GitHub/Veri_snake/clock_disp.v Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file direction.v
    Info (12023): Found entity 1: direction File: C:/Users/Patrick/Documents/GitHub/Veri_snake/direction.v Line: 1
    Info (12023): Found entity 2: dir_tb File: C:/Users/Patrick/Documents/GitHub/Veri_snake/direction.v Line: 75
Info (12021): Found 2 design units, including 2 entities, in source file snk.v
    Info (12023): Found entity 1: snk File: C:/Users/Patrick/Documents/GitHub/Veri_snake/snk.v Line: 1
    Info (12023): Found entity 2: snk_tb File: C:/Users/Patrick/Documents/GitHub/Veri_snake/snk.v Line: 116
Info (12021): Found 1 design units, including 1 entities, in source file clock_10000.v
    Info (12023): Found entity 1: clock_10000 File: C:/Users/Patrick/Documents/GitHub/Veri_snake/clock_10000.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file clock_5000.v
    Info (12023): Found entity 1: clock_5000 File: C:/Users/Patrick/Documents/GitHub/Veri_snake/clock_5000.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file debounce.v
    Info (12023): Found entity 1: filter File: C:/Users/Patrick/Documents/GitHub/Veri_snake/debounce.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file bounce.v
    Info (12023): Found entity 1: debounce File: C:/Users/Patrick/Documents/GitHub/Veri_snake/bounce.v Line: 5
    Info (12023): Found entity 2: clock_div File: C:/Users/Patrick/Documents/GitHub/Veri_snake/bounce.v Line: 16
    Info (12023): Found entity 3: my_dff File: C:/Users/Patrick/Documents/GitHub/Veri_snake/bounce.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file food_gen.v
    Info (12023): Found entity 1: food_gen File: C:/Users/Patrick/Documents/GitHub/Veri_snake/food_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file printer.v
    Info (12023): Found entity 1: printer File: C:/Users/Patrick/Documents/GitHub/Veri_snake/printer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file point_counter.v
    Info (12023): Found entity 1: point_counter File: C:/Users/Patrick/Documents/GitHub/Veri_snake/point_counter.v Line: 1
Info (12127): Elaborating entity "snake" for the top level hierarchy
Info (12128): Elaborating entity "screen_driver" for hierarchy "screen_driver:inst10"
Warning (10027): Verilog HDL or VHDL warning at the screen_driver.v(27): index expression is not wide enough to address all of the elements in the array File: C:/Users/Patrick/Documents/GitHub/Veri_snake/screen_driver.v Line: 27
Info (12128): Elaborating entity "clock_disp" for hierarchy "clock_disp:inst6"
Info (12128): Elaborating entity "altpll" for hierarchy "clock_disp:inst6|altpll:altpll_component" File: C:/Users/Patrick/Documents/GitHub/Veri_snake/clock_disp.v Line: 95
Info (12130): Elaborated megafunction instantiation "clock_disp:inst6|altpll:altpll_component" File: C:/Users/Patrick/Documents/GitHub/Veri_snake/clock_disp.v Line: 95
Info (12133): Instantiated megafunction "clock_disp:inst6|altpll:altpll_component" with the following parameter: File: C:/Users/Patrick/Documents/GitHub/Veri_snake/clock_disp.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "100"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock_disp"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_disp_altpll.v
    Info (12023): Found entity 1: clock_disp_altpll File: C:/Users/Patrick/Documents/GitHub/Veri_snake/db/clock_disp_altpll.v Line: 30
Info (12128): Elaborating entity "clock_disp_altpll" for hierarchy "clock_disp:inst6|altpll:altpll_component|clock_disp_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "printer" for hierarchy "printer:inst425"
Warning (10036): Verilog HDL or VHDL warning at printer.v(15): object "x" assigned a value but never read File: C:/Users/Patrick/Documents/GitHub/Veri_snake/printer.v Line: 15
Warning (10036): Verilog HDL or VHDL warning at printer.v(16): object "y" assigned a value but never read File: C:/Users/Patrick/Documents/GitHub/Veri_snake/printer.v Line: 16
Info (12128): Elaborating entity "food_gen" for hierarchy "food_gen:inst42"
Info (12128): Elaborating entity "point_counter" for hierarchy "point_counter:inst"
Warning (10230): Verilog HDL assignment warning at point_counter.v(34): truncated value with size 32 to match size of target (4) File: C:/Users/Patrick/Documents/GitHub/Veri_snake/point_counter.v Line: 34
Info (12128): Elaborating entity "clock_5000" for hierarchy "clock_5000:inst5"
Info (12128): Elaborating entity "altpll" for hierarchy "clock_5000:inst5|altpll:altpll_component" File: C:/Users/Patrick/Documents/GitHub/Veri_snake/clock_5000.v Line: 91
Info (12130): Elaborated megafunction instantiation "clock_5000:inst5|altpll:altpll_component" File: C:/Users/Patrick/Documents/GitHub/Veri_snake/clock_5000.v Line: 91
Info (12133): Instantiated megafunction "clock_5000:inst5|altpll:altpll_component" with the following parameter: File: C:/Users/Patrick/Documents/GitHub/Veri_snake/clock_5000.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "HIGH"
    Info (12134): Parameter "clk0_divide_by" = "5000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock_5000"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_5000_altpll.v
    Info (12023): Found entity 1: clock_5000_altpll File: C:/Users/Patrick/Documents/GitHub/Veri_snake/db/clock_5000_altpll.v Line: 30
Info (12128): Elaborating entity "clock_5000_altpll" for hierarchy "clock_5000:inst5|altpll:altpll_component|clock_5000_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "clock_10000" for hierarchy "clock_10000:inst4"
Info (12128): Elaborating entity "altpll" for hierarchy "clock_10000:inst4|altpll:altpll_component" File: C:/Users/Patrick/Documents/GitHub/Veri_snake/clock_10000.v Line: 91
Info (12130): Elaborated megafunction instantiation "clock_10000:inst4|altpll:altpll_component" File: C:/Users/Patrick/Documents/GitHub/Veri_snake/clock_10000.v Line: 91
Info (12133): Instantiated megafunction "clock_10000:inst4|altpll:altpll_component" with the following parameter: File: C:/Users/Patrick/Documents/GitHub/Veri_snake/clock_10000.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "LOW"
    Info (12134): Parameter "clk0_divide_by" = "10000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock_10000"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_10000_altpll.v
    Info (12023): Found entity 1: clock_10000_altpll File: C:/Users/Patrick/Documents/GitHub/Veri_snake/db/clock_10000_altpll.v Line: 30
Info (12128): Elaborating entity "clock_10000_altpll" for hierarchy "clock_10000:inst4|altpll:altpll_component|clock_10000_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "snk" for hierarchy "snk:inst2"
Warning (10855): Verilog HDL warning at snk.v(20): initial value for variable snk_bits should be constant File: C:/Users/Patrick/Documents/GitHub/Veri_snake/snk.v Line: 20
Warning (10230): Verilog HDL assignment warning at snk.v(95): truncated value with size 32 to match size of target (3) File: C:/Users/Patrick/Documents/GitHub/Veri_snake/snk.v Line: 95
Warning (10230): Verilog HDL assignment warning at snk.v(96): truncated value with size 32 to match size of target (3) File: C:/Users/Patrick/Documents/GitHub/Veri_snake/snk.v Line: 96
Info (12128): Elaborating entity "direction" for hierarchy "direction:inst1"
Info (10264): Verilog HDL Case Statement information at direction.v(36): all case item expressions in this case statement are onehot File: C:/Users/Patrick/Documents/GitHub/Veri_snake/direction.v Line: 36
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED_SEL_B[7]" is stuck at GND
    Warning (13410): Pin "LED_SEL_B[6]" is stuck at GND
    Warning (13410): Pin "LED_SEL_B[5]" is stuck at GND
    Warning (13410): Pin "LED_SEL_B[4]" is stuck at GND
    Warning (13410): Pin "LED_SEL_B[3]" is stuck at GND
    Warning (13410): Pin "LED_SEL_B[2]" is stuck at GND
    Warning (13410): Pin "LED_SEL_B[1]" is stuck at GND
    Warning (13410): Pin "LED_SEL_B[0]" is stuck at GND
    Warning (13410): Pin "LED_SEL_G[7]" is stuck at GND
    Warning (13410): Pin "LED_SEL_G[6]" is stuck at GND
    Warning (13410): Pin "LED_SEL_G[5]" is stuck at GND
    Warning (13410): Pin "LED_SEL_G[4]" is stuck at GND
    Warning (13410): Pin "LED_SEL_G[3]" is stuck at GND
    Warning (13410): Pin "LED_SEL_G[2]" is stuck at GND
    Warning (13410): Pin "LED_SEL_G[1]" is stuck at GND
    Warning (13410): Pin "LED_SEL_G[0]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 54 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1682 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 41 output pins
    Info (21061): Implemented 1632 logic cells
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 644 megabytes
    Info: Processing ended: Wed Oct 04 16:23:07 2017
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:37


