<!DOCTYPE html>

<html lang="en" data-content_root="../../../../">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Single Device &#8212; The Linux Kernel  documentation</title>
    <link rel="stylesheet" type="text/css" href="../../../../_static/pygments.css?v=fa44fd50" />
    <link rel="stylesheet" type="text/css" href="../../../../_static/alabaster.css?v=a152c8ac" />
    <script src="../../../../_static/documentation_options.js?v=5929fcd5"></script>
    <script src="../../../../_static/doctools.js?v=888ff710"></script>
    <script src="../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="Inter-Host-Bridge Interleave" href="hb-interleave.html" />
    <link rel="prev" title="CXL Driver Operation" href="../cxl-driver.html" />
   
  <link rel="stylesheet" href="../../../../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  <div class="document">
    
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
            <p class="logo"><a href="../../../../index.html">
              <img class="logo" src="../../../../_static/logo.svg" alt="Logo"/>
            </a></p>
<h1 class="logo"><a href="../../../../index.html">The Linux Kernel</a></h1>



<p class="blurb">6.16.0</p>







<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../../../../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script><!-- SPDX-License-Identifier: GPL-2.0 -->

<p>
<h3 class="kernel-toc-contents">Contents</h3>
<input type="checkbox" class="kernel-toc-toggle" id = "kernel-toc-toggle" checked>
<label class="kernel-toc-title" for="kernel-toc-toggle"></label>

<div class="kerneltoc" id="kerneltoc">
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../process/development-process.html">Development process</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../process/submitting-patches.html">Submitting patches</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../process/code-of-conduct.html">Code of conduct</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../maintainer/index.html">Maintainer handbook</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../process/index.html">All development-process docs</a></li>
</ul>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../core-api/index.html">Core API</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../index.html">Driver APIs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../../index.html#general-information-for-driver-authors">General information for driver authors</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../index.html#useful-support-libraries">Useful support libraries</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../../index.html#bus-level-documentation">Bus-level documentation</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../../auxiliary_bus.html">Auxiliary Bus</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../../index.html">Compute Express Link</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../eisa.html">EISA bus support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../firewire.html">Firewire (IEEE 1394) driver Interface Guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../i3c/index.html">I3C subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../isa.html">ISA Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../men-chameleon-bus.html">MEN Chameleon Bus</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../pci/index.html">The Linux PCI driver implementer’s API guide</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../rapidio/index.html">The Linux RapidIO Subsystem</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../slimbus.html">Linux kernel SLIMbus support</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../usb/index.html">Linux USB API</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../virtio/index.html">Virtio</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../vme.html">VME Device Drivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../w1.html">W1: Dallas’ 1-wire bus</a></li>
<li class="toctree-l3"><a class="reference internal" href="../../../xillybus.html">Xillybus driver for generic FPGA interface</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../index.html#subsystem-specific-apis">Subsystem-specific APIs</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../subsystem-apis.html">Subsystems</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../locking/index.html">Locking</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../process/license-rules.html">Licensing rules</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../doc-guide/index.html">Writing documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../dev-tools/index.html">Development tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../dev-tools/testing-overview.html">Testing guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../kernel-hacking/index.html">Hacking guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../trace/index.html">Tracing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../fault-injection/index.html">Fault injection</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../livepatch/index.html">Livepatching</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../rust/index.html">Rust</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../admin-guide/index.html">Administration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../kbuild/index.html">Build system</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../admin-guide/reporting-issues.html">Reporting issues</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../tools/index.html">Userspace tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../userspace-api/index.html">Userspace API</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../firmware-guide/index.html">Firmware</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../devicetree/index.html">Firmware and Devicetree</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../arch/index.html">CPU architectures</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../staging/index.html">Unsorted documentation</a></li>
</ul>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../translations/index.html">Translations</a></li>
</ul>

</div>

<script type="text/javascript"> <!--
  var sbar = document.getElementsByClassName("sphinxsidebar")[0];
  let currents = document.getElementsByClassName("current")
  if (currents.length) {
    sbar.scrollTop = currents[currents.length - 1].offsetTop;
  }
  --> </script>
  <div role="note" aria-label="source link">
    <h3>This Page</h3>
    <ul class="this-page-menu">
      <li><a href="../../../../_sources/driver-api/cxl/linux/example-configurations/single-device.rst.txt"
            rel="nofollow">Show Source</a></li>
    </ul>
   </div>
        </div>
      </div>
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <!-- SPDX-License-Identifier: GPL-2.0 -->
<!-- Copyright © 2023, Oracle and/or its affiliates. -->


<section id="single-device">
<h1>Single Device<a class="headerlink" href="#single-device" title="Link to this heading">¶</a></h1>
<p>This cxl-cli configuration dump shows the following host configuration:</p>
<ul class="simple">
<li><p>A single socket system with one CXL root</p></li>
<li><p>CXL Root has Four (4) CXL Host Bridges</p></li>
<li><p>One CXL Host Bridges has a single CXL Memory Expander Attached</p></li>
<li><p>No interleave is present.</p></li>
</ul>
<p>This output is generated by <code class="code docutils literal notranslate"><span class="pre">cxl</span> <span class="pre">list</span> <span class="pre">-v</span></code> and describes the relationships
between objects exposed in <code class="code docutils literal notranslate"><span class="pre">/sys/bus/cxl/devices/</span></code>.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>[
  {
      &quot;bus&quot;:&quot;root0&quot;,
      &quot;provider&quot;:&quot;ACPI.CXL&quot;,
      &quot;nr_dports&quot;:4,
      &quot;dports&quot;:[
          {
              &quot;dport&quot;:&quot;pci0000:00&quot;,
              &quot;alias&quot;:&quot;ACPI0016:01&quot;,
              &quot;id&quot;:0
          },
          {
              &quot;dport&quot;:&quot;pci0000:a8&quot;,
              &quot;alias&quot;:&quot;ACPI0016:02&quot;,
              &quot;id&quot;:4
          },
          {
              &quot;dport&quot;:&quot;pci0000:2a&quot;,
              &quot;alias&quot;:&quot;ACPI0016:03&quot;,
              &quot;id&quot;:1
          },
          {
              &quot;dport&quot;:&quot;pci0000:d2&quot;,
              &quot;alias&quot;:&quot;ACPI0016:00&quot;,
              &quot;id&quot;:5
          }
      ],
</pre></div>
</div>
<p>This chunk shows the CXL “bus” (root0) has 4 downstream ports attached to CXL
Host Bridges.  The <cite>Root</cite> can be considered the singular upstream port attached
to the platform’s memory controller - which routes memory requests to it.</p>
<p>The <cite>ports:root0</cite> section lays out how each of these downstream ports are
configured.  If a port is not configured (id’s 0, 1, and 4), they are omitted.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>&quot;ports:root0&quot;:[
    {
        &quot;port&quot;:&quot;port1&quot;,
        &quot;host&quot;:&quot;pci0000:d2&quot;,
        &quot;depth&quot;:1,
        &quot;nr_dports&quot;:3,
        &quot;dports&quot;:[
            {
                &quot;dport&quot;:&quot;0000:d2:01.1&quot;,
                &quot;alias&quot;:&quot;device:02&quot;,
                &quot;id&quot;:0
            },
            {
                &quot;dport&quot;:&quot;0000:d2:01.3&quot;,
                &quot;alias&quot;:&quot;device:05&quot;,
                &quot;id&quot;:2
            },
            {
                &quot;dport&quot;:&quot;0000:d2:07.1&quot;,
                &quot;alias&quot;:&quot;device:0d&quot;,
                &quot;id&quot;:113
            }
        ],
</pre></div>
</div>
<p>This chunk shows the available downstream ports associated with the CXL Host
Bridge <code class="code docutils literal notranslate"><span class="pre">port1</span></code>.  In this case, <code class="code docutils literal notranslate"><span class="pre">port1</span></code> has 3 available downstream
ports: <code class="code docutils literal notranslate"><span class="pre">dport1</span></code>, <code class="code docutils literal notranslate"><span class="pre">dport2</span></code>, and <code class="code docutils literal notranslate"><span class="pre">dport113</span></code>..</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>&quot;endpoints:port1&quot;:[
    {
        &quot;endpoint&quot;:&quot;endpoint5&quot;,
        &quot;host&quot;:&quot;mem0&quot;,
        &quot;parent_dport&quot;:&quot;0000:d2:01.1&quot;,
        &quot;depth&quot;:2,
        &quot;memdev&quot;:{
            &quot;memdev&quot;:&quot;mem0&quot;,
            &quot;ram_size&quot;:137438953472,
            &quot;serial&quot;:0,
            &quot;numa_node&quot;:0,
            &quot;host&quot;:&quot;0000:d3:00.0&quot;
        },
        &quot;decoders:endpoint5&quot;:[
            {
                &quot;decoder&quot;:&quot;decoder5.0&quot;,
                &quot;resource&quot;:825975898112,
                &quot;size&quot;:137438953472,
                &quot;interleave_ways&quot;:1,
                &quot;region&quot;:&quot;region0&quot;,
                &quot;dpa_resource&quot;:0,
                &quot;dpa_size&quot;:137438953472,
                &quot;mode&quot;:&quot;ram&quot;
            }
        ]
    }
],
</pre></div>
</div>
<p>This chunk shows the endpoints attached to the host bridge <code class="code docutils literal notranslate"><span class="pre">port1</span></code>.</p>
<p><code class="code docutils literal notranslate"><span class="pre">endpoint5</span></code> contains a single configured decoder <code class="code docutils literal notranslate"><span class="pre">decoder5.0</span></code>
which has the same interleave configuration as <code class="code docutils literal notranslate"><span class="pre">region0</span></code> (shown later).</p>
<p>Next we have the decoders belonging to the host bridge:</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>    &quot;decoders:port1&quot;:[
        {
            &quot;decoder&quot;:&quot;decoder1.0&quot;,
            &quot;resource&quot;:825975898112,
            &quot;size&quot;:137438953472,
            &quot;interleave_ways&quot;:1,
            &quot;region&quot;:&quot;region0&quot;,
            &quot;nr_targets&quot;:1,
            &quot;targets&quot;:[
                {
                    &quot;target&quot;:&quot;0000:d2:01.1&quot;,
                    &quot;alias&quot;:&quot;device:02&quot;,
                    &quot;position&quot;:0,
                    &quot;id&quot;:0
                }
            ]
        }
    ]
},
</pre></div>
</div>
<p>Host Bridge <code class="code docutils literal notranslate"><span class="pre">port1</span></code> has a single decoder (<code class="code docutils literal notranslate"><span class="pre">decoder1.0</span></code>), whose only
target is <code class="code docutils literal notranslate"><span class="pre">dport1</span></code> - which is attached to <code class="code docutils literal notranslate"><span class="pre">endpoint5</span></code>.</p>
<p>The next chunk shows the three CXL host bridges without attached endpoints.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>    {
        &quot;port&quot;:&quot;port2&quot;,
        &quot;host&quot;:&quot;pci0000:00&quot;,
        &quot;depth&quot;:1,
        &quot;nr_dports&quot;:2,
        &quot;dports&quot;:[
            {
                &quot;dport&quot;:&quot;0000:00:01.3&quot;,
                &quot;alias&quot;:&quot;device:55&quot;,
                &quot;id&quot;:2
            },
            {
                &quot;dport&quot;:&quot;0000:00:07.1&quot;,
                &quot;alias&quot;:&quot;device:5d&quot;,
                &quot;id&quot;:113
            }
        ]
    },
    {
        &quot;port&quot;:&quot;port3&quot;,
        &quot;host&quot;:&quot;pci0000:a8&quot;,
        &quot;depth&quot;:1,
        &quot;nr_dports&quot;:1,
        &quot;dports&quot;:[
            {
                &quot;dport&quot;:&quot;0000:a8:01.1&quot;,
                &quot;alias&quot;:&quot;device:c3&quot;,
                &quot;id&quot;:0
            }
        ]
    },
    {
        &quot;port&quot;:&quot;port4&quot;,
        &quot;host&quot;:&quot;pci0000:2a&quot;,
        &quot;depth&quot;:1,
        &quot;nr_dports&quot;:1,
        &quot;dports&quot;:[
            {
                &quot;dport&quot;:&quot;0000:2a:01.1&quot;,
                &quot;alias&quot;:&quot;device:d0&quot;,
                &quot;id&quot;:0
            }
        ]
    }
],
</pre></div>
</div>
<p>Next we have the <cite>Root Decoders</cite> belonging to <code class="code docutils literal notranslate"><span class="pre">root0</span></code>.  This root decoder
is a pass-through decoder because <code class="code docutils literal notranslate"><span class="pre">interleave_ways</span></code> is set to <code class="code docutils literal notranslate"><span class="pre">1</span></code>.</p>
<p>This information is generated by the CXL driver reading the ACPI CEDT CMFWS.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>&quot;decoders:root0&quot;:[
    {
        &quot;decoder&quot;:&quot;decoder0.0&quot;,
        &quot;resource&quot;:825975898112,
        &quot;size&quot;:137438953472,
        &quot;interleave_ways&quot;:1,
        &quot;max_available_extent&quot;:0,
        &quot;volatile_capable&quot;:true,
        &quot;nr_targets&quot;:1,
        &quot;targets&quot;:[
            {
                &quot;target&quot;:&quot;pci0000:d2&quot;,
                &quot;alias&quot;:&quot;ACPI0016:00&quot;,
                &quot;position&quot;:0,
                &quot;id&quot;:5
            }
        ],
</pre></div>
</div>
<p>Finally we have the <cite>Memory Region</cite> associated with the <cite>Root Decoder</cite>
<code class="code docutils literal notranslate"><span class="pre">decoder0.0</span></code>.  This region describes the discrete region associated
with the lone device.</p>
<div class="highlight-none notranslate"><div class="highlight"><pre><span></span>              &quot;regions:decoder0.0&quot;:[
                  {
                      &quot;region&quot;:&quot;region0&quot;,
                      &quot;resource&quot;:825975898112,
                      &quot;size&quot;:137438953472,
                      &quot;type&quot;:&quot;ram&quot;,
                      &quot;interleave_ways&quot;:1,
                      &quot;decode_state&quot;:&quot;commit&quot;,
                      &quot;mappings&quot;:[
                          {
                              &quot;position&quot;:0,
                              &quot;memdev&quot;:&quot;mem0&quot;,
                              &quot;decoder&quot;:&quot;decoder5.0&quot;
                          }
                      ]
                  }
              ]
          }
      ]
  }
]
</pre></div>
</div>
</section>


          </div>
          
        </div>
      </div>
    <div class="clearer"></div>
  </div>
    <div class="footer">
      &copy;The kernel development community.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../../../../_sources/driver-api/cxl/linux/example-configurations/single-device.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>