<<<<<<< HEAD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.srcs/sources_1/new/Gamestate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gamestate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.srcs/sources_1/new/PaddleControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PaddleControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.srcs/sources_1/new/ScoureCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScoreCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.srcs/sources_1/new/displayMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displayMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.srcs/sim_1/new/gamestatetest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gamestatetest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
=======
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/Gamestate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gamestate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/PaddleControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PaddleControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/ScoureCount.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ScoreCount
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/displayMux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module displayMux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sources_1/new/travelRight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module travelControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.srcs/sim_1/new/gamestatetest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gamestatetest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/fearl/Desktop/School/digital_circuits/ECE-2700/Final Project/Final Project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
>>>>>>> 76c970f25758e2bb1b41a5ac5205bcf7e290a559
INFO: [VRFC 10-311] analyzing module glbl
