set_max_delay 4.0 -from pin* -rise_through pin* -to [get_ports clk1] -ignore_clock_latency -probe -reset_path
