{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717616073099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717616073099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 21:34:33 2024 " "Processing started: Wed Jun 05 21:34:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717616073099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616073099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Main -c Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Main -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616073099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717616073364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717616073364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/byte_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/byte_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byte_divider-byte_divider " "Found design unit 1: byte_divider-byte_divider" {  } { { "components/byte_divider.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/byte_divider.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080849 ""} { "Info" "ISGN_ENTITY_NAME" "1 byte_divider " "Found entity 1: byte_divider" {  } { { "components/byte_divider.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/byte_divider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616080849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/svmot_angle_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/svmot_angle_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SVmot_angle_cntrl-servomotor_behave " "Found design unit 1: SVmot_angle_cntrl-servomotor_behave" {  } { { "components/SVmot_angle_cntrl.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/SVmot_angle_cntrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080865 ""} { "Info" "ISGN_ENTITY_NAME" "1 SVmot_angle_cntrl " "Found entity 1: SVmot_angle_cntrl" {  } { { "components/SVmot_angle_cntrl.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/SVmot_angle_cntrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616080865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "components/UART_RX.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/UART_RX.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080865 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "components/UART_RX.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/UART_RX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616080865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.bdf" "" { Schematic "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/Main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616080865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/pwm_dcmotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/pwm_dcmotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_DCMotor-driverdc_behave " "Found design unit 1: PWM_DCMotor-driverdc_behave" {  } { { "components/PWM_DCMotor.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/PWM_DCMotor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080865 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_DCMotor " "Found entity 1: PWM_DCMotor" {  } { { "components/PWM_DCMotor.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/PWM_DCMotor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616080865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/dcmot_pwm_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/dcmot_pwm_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCmot_PWM_cntrl-driverdc_behave " "Found design unit 1: DCmot_PWM_cntrl-driverdc_behave" {  } { { "components/DCmot_PWM_cntrl.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/DCmot_PWM_cntrl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080865 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCmot_PWM_cntrl " "Found entity 1: DCmot_PWM_cntrl" {  } { { "components/DCmot_PWM_cntrl.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/DCmot_PWM_cntrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616080865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/led_cntrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/led_cntrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_cntrl-led_cntrl_b " "Found design unit 1: led_cntrl-led_cntrl_b" {  } { { "components/led_cntrl.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/led_cntrl.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080865 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_cntrl " "Found entity 1: led_cntrl" {  } { { "components/led_cntrl.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/led_cntrl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616080865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/preliminary_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/preliminary_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preliminary_control-preliminary_control_arch " "Found design unit 1: preliminary_control-preliminary_control_arch" {  } { { "components/preliminary_control.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/preliminary_control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080880 ""} { "Info" "ISGN_ENTITY_NAME" "1 preliminary_control " "Found entity 1: preliminary_control" {  } { { "components/preliminary_control.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/preliminary_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616080880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/clock100hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/clock100hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock100hz-clock100hz_arch " "Found design unit 1: clock100hz-clock100hz_arch" {  } { { "components/clock100hz.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/clock100hz.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080880 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock100hz " "Found entity 1: clock100hz" {  } { { "components/clock100hz.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/clock100hz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616080880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll20_60khz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll20_60khz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll20_60khz-SYN " "Found design unit 1: pll20_60khz-SYN" {  } { { "pll/pll20_60khz.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/pll/pll20_60khz.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080880 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll20_60khz " "Found entity 1: pll20_60khz" {  } { { "pll/pll20_60khz.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/pll/pll20_60khz.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616080880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616080880 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717616080990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SVmot_angle_cntrl SVmot_angle_cntrl:inst " "Elaborating entity \"SVmot_angle_cntrl\" for hierarchy \"SVmot_angle_cntrl:inst\"" {  } { { "Main.bdf" "inst" { Schematic "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/Main.bdf" { { 48 912 1152 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717616081005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll20_60khz pll20_60khz:inst2 " "Elaborating entity \"pll20_60khz\" for hierarchy \"pll20_60khz:inst2\"" {  } { { "Main.bdf" "inst2" { Schematic "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/Main.bdf" { { 168 656 792 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717616081021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll20_60khz:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll20_60khz:inst2\|altpll:altpll_component\"" {  } { { "pll/pll20_60khz.vhd" "altpll_component" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/pll/pll20_60khz.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717616081209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll20_60khz:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll20_60khz:inst2\|altpll:altpll_component\"" {  } { { "pll/pll20_60khz.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/pll/pll20_60khz.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717616081224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll20_60khz:inst2\|altpll:altpll_component " "Instantiated megafunction \"pll20_60khz:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2500 " "Parameter \"clk0_divide_by\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2500 " "Parameter \"clk1_divide_by\" = \"2500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll20_60khz " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll20_60khz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717616081224 ""}  } { { "pll/pll20_60khz.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/pll/pll20_60khz.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717616081224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll20_60khz_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll20_60khz_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll20_60khz_altpll " "Found entity 1: pll20_60khz_altpll" {  } { { "db/pll20_60khz_altpll.v" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/db/pll20_60khz_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717616081287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616081287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll20_60khz_altpll pll20_60khz:inst2\|altpll:altpll_component\|pll20_60khz_altpll:auto_generated " "Elaborating entity \"pll20_60khz_altpll\" for hierarchy \"pll20_60khz:inst2\|altpll:altpll_component\|pll20_60khz_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717616081287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_divider byte_divider:inst6 " "Elaborating entity \"byte_divider\" for hierarchy \"byte_divider:inst6\"" {  } { { "Main.bdf" "inst6" { Schematic "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/Main.bdf" { { 288 264 504 400 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717616081302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:inst1 " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:inst1\"" {  } { { "Main.bdf" "inst1" { Schematic "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/Main.bdf" { { 56 -104 112 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717616081318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_DCMotor PWM_DCMotor:inst5 " "Elaborating entity \"PWM_DCMotor\" for hierarchy \"PWM_DCMotor:inst5\"" {  } { { "Main.bdf" "inst5" { Schematic "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/Main.bdf" { { 360 912 1176 472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717616081333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCmot_PWM_cntrl PWM_DCMotor:inst5\|DCmot_PWM_cntrl:U_rev " "Elaborating entity \"DCmot_PWM_cntrl\" for hierarchy \"PWM_DCMotor:inst5\|DCmot_PWM_cntrl:U_rev\"" {  } { { "components/PWM_DCMotor.vhd" "U_rev" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/PWM_DCMotor.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717616081333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_cntrl led_cntrl:inst3 " "Elaborating entity \"led_cntrl\" for hierarchy \"led_cntrl:inst3\"" {  } { { "Main.bdf" "inst3" { Schematic "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/Main.bdf" { { 504 920 1096 616 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717616081349 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STATE led_cntrl.vhd(22) " "VHDL Process Statement warning at led_cntrl.vhd(22): signal \"STATE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "components/led_cntrl.vhd" "" { Text "C:/Users/david/Desktop/VHDLProject/Testing/TestConMotore/Main3/components/led_cntrl.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717616081365 "|Main|led_cntrl:inst3"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717616081896 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717616082240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717616082349 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717616082349 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717616082396 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717616082396 ""} { "Info" "ICUT_CUT_TM_LCELLS" "134 " "Implemented 134 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717616082396 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1717616082396 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717616082396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717616082411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 21:34:42 2024 " "Processing ended: Wed Jun 05 21:34:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717616082411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717616082411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717616082411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717616082411 ""}
