//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-24330188
// Cuda compilation tools, release 9.2, V9.2.148
// Based on LLVM 3.4svn
//

.version 6.2
.target sm_30
.address_size 64

	// .globl	init
.extern .func  (.param .b32 func_retval0) vprintf
(
	.param .b64 vprintf_param_0,
	.param .b64 vprintf_param_1
)
;
.extern .func __assertfail
(
	.param .b64 __assertfail_param_0,
	.param .b64 __assertfail_param_1,
	.param .b32 __assertfail_param_2,
	.param .b64 __assertfail_param_3,
	.param .b64 __assertfail_param_4
)
;
.const .align 8 .b8 julia_c[16];
.const .align 1 .u8 VISUALIZE_SAMPLE_COUNT;
.global .align 4 .u32 seed;
.global .align 4 .u32 WARP_SIZE_X = 8;
.global .align 4 .u32 WARP_SIZE_Y = 4;
.global .align 4 .u32 USE_ADAPTIVE_SS_FLAG_MASK = 1;
.global .align 4 .u32 USE_FOVEATION_FLAG_MASK = 4;
.global .align 4 .u32 USE_SAMPLE_REUSE_FLAG_MASK = 8;
.global .align 4 .u32 IS_ZOOMING_FLAG_MASK = 16;
.global .align 4 .u32 visualityAmplifyCoeff = 10;
.global .align 4 .f32 screenDistance = 0f42700000;
.global .align 16 .b8 $str[18] = {104, 101, 108, 108, 111, 32, 102, 114, 111, 109, 32, 106, 117, 108, 105, 97, 10, 0};
.global .align 16 .b8 $str1[34] = {98, 0, 108, 0, 111, 0, 99, 0, 107, 0, 68, 0, 105, 0, 109, 0, 46, 0, 120, 0, 32, 0, 61, 0, 61, 0, 32, 0, 51, 0, 50, 0, 0, 0};
.global .align 16 .b8 $str2[138] = {101, 0, 58, 0, 92, 0, 116, 0, 111, 0, 110, 0, 100, 0, 97, 0, 92, 0, 100, 0, 101, 0, 115, 0, 107, 0, 116, 0, 111, 0, 112, 0, 92, 0, 99, 0, 104, 0, 97, 0, 111, 0, 115, 0, 45, 0, 117, 0, 108, 0, 116, 0, 114, 0, 97, 0, 92, 0, 115, 0, 114, 0, 99, 0, 92, 0, 109, 0, 97, 0, 105, 0, 110, 0, 92, 0, 99, 0, 117, 0, 100, 0, 97, 0, 92, 0, 102, 0, 114, 0, 97, 0, 99, 0, 116, 0, 97, 0, 108, 0, 82, 0, 101, 0, 110, 0, 100, 0, 101, 0, 114, 0, 101, 0, 114, 0, 71, 0, 101, 0, 110, 0, 101, 0, 114, 0, 105, 0, 99, 0, 46, 0, 99, 0, 117, 0, 0, 0};
.global .align 16 .b8 $str3[40] = {112, 0, 79, 0, 117, 0, 116, 0, 112, 0, 117, 0, 116, 0, 45, 0, 62, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str6[34] = {115, 0, 97, 0, 109, 0, 112, 0, 108, 0, 101, 0, 67, 0, 111, 0, 117, 0, 110, 0, 116, 0, 32, 0, 62, 0, 61, 0, 32, 0, 49, 0, 0, 0};
.global .align 16 .b8 $str7[36] = {114, 0, 101, 0, 115, 0, 117, 0, 108, 0, 116, 0, 46, 0, 119, 0, 101, 0, 105, 0, 103, 0, 104, 0, 116, 0, 32, 0, 62, 0, 32, 0, 48, 0, 0, 0};
.global .align 16 .b8 $str8[68] = {115, 0, 97, 0, 109, 0, 112, 0, 108, 0, 101, 0, 67, 0, 111, 0, 117, 0, 110, 0, 116, 0, 32, 0, 60, 0, 61, 0, 32, 0, 77, 0, 65, 0, 88, 0, 95, 0, 83, 0, 85, 0, 80, 0, 69, 0, 82, 0, 95, 0, 83, 0, 65, 0, 77, 0, 80, 0, 76, 0, 73, 0, 78, 0, 71, 0, 0, 0};
.global .align 16 .b8 $str9[54] = {112, 0, 97, 0, 108, 0, 101, 0, 116, 0, 116, 0, 101, 0, 73, 0, 100, 0, 120, 0, 32, 0, 60, 0, 32, 0, 112, 0, 97, 0, 108, 0, 101, 0, 116, 0, 116, 0, 101, 0, 76, 0, 101, 0, 110, 0, 103, 0, 116, 0, 104, 0, 0, 0};
.global .align 16 .b8 $str10[122] = {101, 0, 58, 0, 92, 0, 116, 0, 111, 0, 110, 0, 100, 0, 97, 0, 92, 0, 100, 0, 101, 0, 115, 0, 107, 0, 116, 0, 111, 0, 112, 0, 92, 0, 99, 0, 104, 0, 97, 0, 111, 0, 115, 0, 45, 0, 117, 0, 108, 0, 116, 0, 114, 0, 97, 0, 92, 0, 115, 0, 114, 0, 99, 0, 92, 0, 109, 0, 97, 0, 105, 0, 110, 0, 92, 0, 99, 0, 117, 0, 100, 0, 97, 0, 92, 0, 102, 0, 114, 0, 97, 0, 99, 0, 116, 0, 97, 0, 108, 0, 115, 0, 47, 0, 106, 0, 117, 0, 108, 0, 105, 0, 97, 0, 46, 0, 99, 0, 117, 0, 0, 0};

.visible .entry init(

)
{



	ret;
}

	// .globl	fractalRenderMainFloat
.visible .entry fractalRenderMainFloat(
	.param .u64 fractalRenderMainFloat_param_0,
	.param .u32 fractalRenderMainFloat_param_1,
	.param .align 4 .b8 fractalRenderMainFloat_param_2[8],
	.param .align 4 .b8 fractalRenderMainFloat_param_3[16],
	.param .u32 fractalRenderMainFloat_param_4,
	.param .u32 fractalRenderMainFloat_param_5,
	.param .u32 fractalRenderMainFloat_param_6
)
{
	.local .align 8 .b8 	__local_depot1[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<82>;
	.reg .b32 	%r<106>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<51>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [fractalRenderMainFloat_param_0];
	ld.param.u32 	%r26, [fractalRenderMainFloat_param_1];
	ld.param.u32 	%r28, [fractalRenderMainFloat_param_2+4];
	ld.param.u32 	%r27, [fractalRenderMainFloat_param_2];
	ld.param.f32 	%f35, [fractalRenderMainFloat_param_3+12];
	ld.param.f32 	%f34, [fractalRenderMainFloat_param_3+8];
	ld.param.f32 	%f33, [fractalRenderMainFloat_param_3+4];
	ld.param.f32 	%f32, [fractalRenderMainFloat_param_3];
	ld.param.u32 	%r29, [fractalRenderMainFloat_param_4];
	ld.param.u32 	%r103, [fractalRenderMainFloat_param_5];
	ld.param.u32 	%r31, [fractalRenderMainFloat_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB1_2;

	mov.u64 	%rd3, $str1;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str2;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r32, 71;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 0
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r32;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 0

BB1_2:
	mov.u32 	%r33, %tid.x;
	mov.u32 	%r34, %tid.y;
	mad.lo.s32 	%r35, %r1, %r34, %r33;
	shl.b32 	%r36, %r1, 2;
	and.b32  	%r37, %r35, 15;
	rem.u32 	%r38, %r35, %r36;
	sub.s32 	%r39, %r38, %r37;
	shr.u32 	%r40, %r39, 2;
	and.b32  	%r41, %r35, 3;
	add.s32 	%r42, %r40, %r41;
	div.u32 	%r43, %r35, %r36;
	shl.b32 	%r44, %r43, 2;
	bfe.u32 	%r45, %r35, 2, 2;
	add.s32 	%r46, %r44, %r45;
	mov.u32 	%r47, %ctaid.x;
	mad.lo.s32 	%r4, %r47, %r1, %r42;
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ntid.y;
	mad.lo.s32 	%r5, %r48, %r49, %r46;
	setp.lt.u32	%p2, %r4, %r27;
	setp.lt.u32	%p3, %r5, %r28;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB1_30;
	bra.uni 	BB1_3;

BB1_3:
	setp.lt.u32	%p5, %r103, 65;
	@%p5 bra 	BB1_5;

	mov.u64 	%rd9, $str8;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str2;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r50, 119;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 1
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r50;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 1

BB1_5:
	setp.eq.s32	%p6, %r103, 0;
	cvt.rn.f32.u32	%f81, %r103;
	mov.u32 	%r52, 0;
	@%p6 bra 	BB1_6;

	cvt.rn.f32.u32	%f4, %r4;
	cvt.rn.f32.u32	%f5, %r5;
	ld.const.f64 	%fd1, [julia_c];
	cvt.rn.f32.f64	%f6, %fd1;
	ld.const.f64 	%fd2, [julia_c+8];
	cvt.rn.f32.f64	%f7, %fd2;
	cvt.rn.f32.u32	%f36, %r27;
	sub.f32 	%f37, %f34, %f32;
	div.rn.f32 	%f8, %f37, %f36;
	cvt.rn.f32.u32	%f38, %r28;
	sub.f32 	%f39, %f35, %f33;
	div.rn.f32 	%f9, %f39, %f38;
	mov.u32 	%r54, 0;
	and.b32  	%r57, %r31, 1;
	mov.u32 	%r94, %r54;
	mov.u32 	%r104, %r54;

BB1_8:
	mov.u32 	%r8, %r103;
	mov.u32 	%r6, %r94;
	cvt.rn.f32.u32	%f40, %r6;
	div.rn.f32 	%f41, %f40, %f81;
	add.f32 	%f42, %f4, %f41;
	add.f32 	%f43, %f5, %f41;
	neg.f32 	%f44, %f43;
	fma.rn.f32 	%f75, %f8, %f42, %f32;
	fma.rn.f32 	%f74, %f9, %f44, %f35;
	setp.eq.s32	%p7, %r29, 0;
	mov.u32 	%r98, %r54;
	@%p7 bra 	BB1_11;

BB1_9:
	mul.f32 	%f15, %f74, %f74;
	mul.f32 	%f16, %f75, %f75;
	add.f32 	%f45, %f16, %f15;
	setp.geu.f32	%p8, %f45, 0f40800000;
	@%p8 bra 	BB1_11;

	sub.f32 	%f46, %f16, %f15;
	add.f32 	%f17, %f6, %f46;
	add.f32 	%f47, %f75, %f75;
	fma.rn.f32 	%f74, %f47, %f74, %f7;
	add.s32 	%r98, %r98, 1;
	setp.lt.u32	%p9, %r98, %r29;
	mov.f32 	%f75, %f17;
	@%p9 bra 	BB1_9;

BB1_11:
	cvt.rn.f32.u32	%f48, %r98;
	cvt.rzi.u32.f32	%r12, %f48;
	add.s32 	%r104, %r12, %r104;
	setp.gt.u32	%p10, %r6, 9;
	@%p10 bra 	BB1_13;

	add.u64 	%rd15, %SP, 0;
	cvta.to.local.u64 	%rd16, %rd15;
	mul.wide.u32 	%rd17, %r6, 4;
	add.s64 	%rd18, %rd16, %rd17;
	st.local.u32 	[%rd18], %r12;

BB1_13:
	setp.lt.u32	%p11, %r6, 10;
	setp.eq.b32	%p12, %r57, 1;
	setp.ne.s32	%p13, %r6, 0;
	and.pred  	%p14, %p11, %p13;
	and.pred  	%p15, %p14, %p12;
	shr.u32 	%r58, %r8, 1;
	setp.eq.s32	%p16, %r6, %r58;
	or.pred  	%p17, %p15, %p16;
	add.s32 	%r94, %r6, 1;
	mov.u32 	%r103, %r8;
	@!%p17 bra 	BB1_27;
	bra.uni 	BB1_14;

BB1_14:
	div.u32 	%r59, %r104, %r94;
	cvt.rn.f32.u32	%f19, %r59;
	setp.eq.s32	%p18, %r6, 0;
	mov.f32 	%f80, 0f00000000;
	@%p18 bra 	BB1_23;

	and.b32  	%r61, %r6, 3;
	setp.eq.s32	%p19, %r61, 0;
	mov.f32 	%f80, 0f00000000;
	mov.u32 	%r102, 0;
	@%p19 bra 	BB1_21;

	setp.eq.s32	%p20, %r61, 1;
	mov.f32 	%f77, 0f00000000;
	mov.u32 	%r100, 0;
	@%p20 bra 	BB1_20;

	setp.eq.s32	%p21, %r61, 2;
	mov.f32 	%f76, 0f00000000;
	mov.u32 	%r99, 0;
	@%p21 bra 	BB1_19;

	add.u64 	%rd19, %SP, 0;
	cvta.to.local.u64 	%rd20, %rd19;
	ld.local.u32 	%r67, [%rd20];
	cvt.rn.f32.u32	%f53, %r67;
	sub.f32 	%f54, %f53, %f19;
	fma.rn.f32 	%f76, %f54, %f54, 0f00000000;
	mov.u32 	%r99, 1;

BB1_19:
	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	mul.wide.u32 	%rd23, %r99, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.local.u32 	%r68, [%rd24];
	cvt.rn.f32.u32	%f55, %r68;
	sub.f32 	%f56, %f55, %f19;
	fma.rn.f32 	%f77, %f56, %f56, %f76;
	add.s32 	%r100, %r99, 1;

BB1_20:
	add.u64 	%rd25, %SP, 0;
	cvta.to.local.u64 	%rd26, %rd25;
	mul.wide.u32 	%rd27, %r100, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.local.u32 	%r69, [%rd28];
	cvt.rn.f32.u32	%f57, %r69;
	sub.f32 	%f58, %f57, %f19;
	fma.rn.f32 	%f80, %f58, %f58, %f77;
	add.s32 	%r102, %r100, 1;

BB1_21:
	add.u64 	%rd29, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd29;
	setp.lt.u32	%p22, %r6, 4;
	@%p22 bra 	BB1_23;

BB1_22:
	mul.wide.u32 	%rd30, %r102, 4;
	add.s64 	%rd31, %rd1, %rd30;
	ld.local.u32 	%r70, [%rd31];
	cvt.rn.f32.u32	%f59, %r70;
	sub.f32 	%f60, %f59, %f19;
	fma.rn.f32 	%f61, %f60, %f60, %f80;
	add.s32 	%r71, %r102, 1;
	mul.wide.u32 	%rd32, %r71, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.local.u32 	%r72, [%rd33];
	cvt.rn.f32.u32	%f62, %r72;
	sub.f32 	%f63, %f62, %f19;
	fma.rn.f32 	%f64, %f63, %f63, %f61;
	add.s32 	%r73, %r102, 2;
	mul.wide.u32 	%rd34, %r73, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.u32 	%r74, [%rd35];
	cvt.rn.f32.u32	%f65, %r74;
	sub.f32 	%f66, %f65, %f19;
	fma.rn.f32 	%f67, %f66, %f66, %f64;
	add.s32 	%r75, %r102, 3;
	mul.wide.u32 	%rd36, %r75, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r76, [%rd37];
	cvt.rn.f32.u32	%f68, %r76;
	sub.f32 	%f69, %f68, %f19;
	fma.rn.f32 	%f80, %f69, %f69, %f67;
	add.s32 	%r102, %r102, 4;
	setp.lt.u32	%p23, %r102, %r6;
	@%p23 bra 	BB1_22;

BB1_23:
	add.s32 	%r77, %r6, -1;
	cvt.rn.f32.u32	%f70, %r77;
	div.rn.f32 	%f71, %f80, %f70;
	div.rn.f32 	%f29, %f71, %f19;
	setp.ne.s32	%p24, %r6, 1;
	@%p24 bra 	BB1_25;

	// inline asm
	activemask.b32 %r78;
	// inline asm
	add.u64 	%rd38, %SP, 0;
	cvta.to.local.u64 	%rd39, %rd38;
	ld.local.v2.u32 	{%r80, %r81}, [%rd39];
	setp.eq.s32	%p25, %r80, %r81;
	vote.sync.all.pred 	%p26, %p25, %r78;
	mov.u32 	%r103, 2;
	@%p26 bra 	BB1_27;

BB1_25:
	// inline asm
	activemask.b32 %r85;
	// inline asm
	setp.lt.f32	%p27, %f29, 0f3C23D70A;
	vote.sync.all.pred 	%p28, %p27, %r85;
	mov.u32 	%r103, %r94;
	@%p28 bra 	BB1_27;

	// inline asm
	activemask.b32 %r87;
	// inline asm
	setp.le.f32	%p29, %f29, 0f3F800000;
	vote.sync.all.pred 	%p30, %p29, %r87;
	setp.ge.u32	%p31, %r6, %r58;
	and.pred  	%p32, %p30, %p31;
	selp.b32	%r103, %r94, %r8, %p32;

BB1_27:
	cvt.rn.f32.u32	%f81, %r103;
	setp.lt.u32	%p33, %r94, %r103;
	@%p33 bra 	BB1_8;
	bra.uni 	BB1_28;

BB1_6:
	mov.u32 	%r104, %r52;
	mov.u32 	%r103, %r52;

BB1_28:
	mul.lo.s32 	%r90, %r5, %r26;
	cvt.u64.u32	%rd40, %r90;
	cvta.to.global.u64 	%rd41, %rd2;
	add.s64 	%rd42, %rd41, %rd40;
	div.u32 	%r91, %r104, %r103;
	cvt.rn.f32.u32	%f72, %r91;
	mul.wide.u32 	%rd43, %r4, 16;
	add.s64 	%rd44, %rd42, %rd43;
	st.global.f32 	[%rd44], %f72;
	st.global.f32 	[%rd44+4], %f81;
	st.global.u32 	[%rd44+12], %r52;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd44+8], %rs1;
	setp.gt.f32	%p34, %f81, 0f00000000;
	@%p34 bra 	BB1_30;

	mov.u64 	%rd45, $str3;
	cvta.global.u64 	%rd46, %rd45;
	mov.u64 	%rd47, $str2;
	cvta.global.u64 	%rd48, %rd47;
	mov.u32 	%r93, 206;
	mov.u64 	%rd49, 0;
	mov.u64 	%rd50, 2;
	// Callseq Start 2
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd48;
	.param .b32 param2;
	st.param.b32	[param2+0], %r93;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd49;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd50;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 2

BB1_30:
	ret;
}

	// .globl	fractalRenderMainDouble
.visible .entry fractalRenderMainDouble(
	.param .u64 fractalRenderMainDouble_param_0,
	.param .u32 fractalRenderMainDouble_param_1,
	.param .align 4 .b8 fractalRenderMainDouble_param_2[8],
	.param .align 8 .b8 fractalRenderMainDouble_param_3[32],
	.param .u32 fractalRenderMainDouble_param_4,
	.param .u32 fractalRenderMainDouble_param_5,
	.param .u32 fractalRenderMainDouble_param_6
)
{
	.local .align 8 .b8 	__local_depot2[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<35>;
	.reg .b16 	%rs<2>;
	.reg .f32 	%f<4>;
	.reg .b32 	%r<106>;
	.reg .f64 	%fd<75>;
	.reg .b64 	%rd<51>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [fractalRenderMainDouble_param_0];
	ld.param.u32 	%r26, [fractalRenderMainDouble_param_1];
	ld.param.u32 	%r28, [fractalRenderMainDouble_param_2+4];
	ld.param.u32 	%r27, [fractalRenderMainDouble_param_2];
	ld.param.f64 	%fd31, [fractalRenderMainDouble_param_3+24];
	ld.param.f64 	%fd30, [fractalRenderMainDouble_param_3+16];
	ld.param.f64 	%fd29, [fractalRenderMainDouble_param_3+8];
	ld.param.f64 	%fd28, [fractalRenderMainDouble_param_3];
	ld.param.u32 	%r29, [fractalRenderMainDouble_param_4];
	ld.param.u32 	%r30, [fractalRenderMainDouble_param_5];
	ld.param.u32 	%r31, [fractalRenderMainDouble_param_6];
	mov.u32 	%r1, %ntid.x;
	setp.eq.s32	%p1, %r1, 32;
	@%p1 bra 	BB2_2;

	mov.u64 	%rd3, $str1;
	cvta.global.u64 	%rd4, %rd3;
	mov.u64 	%rd5, $str2;
	cvta.global.u64 	%rd6, %rd5;
	mov.u32 	%r32, 71;
	mov.u64 	%rd7, 0;
	mov.u64 	%rd8, 2;
	// Callseq Start 3
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd4;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd6;
	.param .b32 param2;
	st.param.b32	[param2+0], %r32;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd7;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd8;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 3

BB2_2:
	mov.u32 	%r33, %tid.x;
	mov.u32 	%r34, %tid.y;
	mad.lo.s32 	%r35, %r1, %r34, %r33;
	shl.b32 	%r36, %r1, 2;
	and.b32  	%r37, %r35, 15;
	rem.u32 	%r38, %r35, %r36;
	sub.s32 	%r39, %r38, %r37;
	shr.u32 	%r40, %r39, 2;
	and.b32  	%r41, %r35, 3;
	add.s32 	%r42, %r40, %r41;
	div.u32 	%r43, %r35, %r36;
	shl.b32 	%r44, %r43, 2;
	bfe.u32 	%r45, %r35, 2, 2;
	add.s32 	%r46, %r44, %r45;
	mov.u32 	%r47, %ctaid.x;
	mad.lo.s32 	%r4, %r47, %r1, %r42;
	mov.u32 	%r48, %ctaid.y;
	mov.u32 	%r49, %ntid.y;
	mad.lo.s32 	%r5, %r48, %r49, %r46;
	setp.lt.u32	%p2, %r4, %r27;
	setp.lt.u32	%p3, %r5, %r28;
	and.pred  	%p4, %p2, %p3;
	@!%p4 bra 	BB2_29;
	bra.uni 	BB2_3;

BB2_3:
	setp.lt.u32	%p5, %r30, 65;
	@%p5 bra 	BB2_5;

	mov.u64 	%rd9, $str8;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str2;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r50, 119;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 4
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r50;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 4

BB2_5:
	setp.eq.s32	%p6, %r30, 0;
	mov.u32 	%r52, 0;
	mov.u32 	%r104, %r52;
	mov.u32 	%r103, %r52;
	@%p6 bra 	BB2_27;

	cvt.rn.f64.u32	%fd3, %r4;
	cvt.rn.f64.u32	%fd4, %r5;
	ld.const.f64 	%fd5, [julia_c];
	ld.const.f64 	%fd6, [julia_c+8];
	cvt.rn.f64.u32	%fd32, %r27;
	sub.f64 	%fd33, %fd30, %fd28;
	div.rn.f64 	%fd7, %fd33, %fd32;
	cvt.rn.f64.u32	%fd34, %r28;
	sub.f64 	%fd35, %fd31, %fd29;
	div.rn.f64 	%fd8, %fd35, %fd34;
	mov.u32 	%r54, 0;
	and.b32  	%r57, %r31, 1;
	mov.u32 	%r94, %r54;
	mov.u32 	%r104, %r54;
	mov.u32 	%r103, %r30;

BB2_7:
	mov.u32 	%r8, %r103;
	mov.u32 	%r6, %r94;
	cvt.rn.f64.u32	%fd36, %r8;
	cvt.rn.f64.u32	%fd37, %r6;
	div.rn.f64 	%fd38, %fd37, %fd36;
	add.f64 	%fd39, %fd3, %fd38;
	add.f64 	%fd40, %fd4, %fd38;
	neg.f64 	%fd41, %fd40;
	fma.rn.f64 	%fd69, %fd7, %fd39, %fd28;
	fma.rn.f64 	%fd68, %fd8, %fd41, %fd31;
	setp.eq.s32	%p7, %r29, 0;
	mov.u32 	%r98, %r54;
	@%p7 bra 	BB2_10;

BB2_8:
	mul.f64 	%fd13, %fd68, %fd68;
	mul.f64 	%fd14, %fd69, %fd69;
	add.f64 	%fd42, %fd14, %fd13;
	setp.geu.f64	%p8, %fd42, 0d4010000000000000;
	@%p8 bra 	BB2_10;

	sub.f64 	%fd43, %fd14, %fd13;
	add.f64 	%fd15, %fd5, %fd43;
	add.f64 	%fd44, %fd69, %fd69;
	fma.rn.f64 	%fd68, %fd44, %fd68, %fd6;
	add.s32 	%r98, %r98, 1;
	setp.lt.u32	%p9, %r98, %r29;
	mov.f64 	%fd69, %fd15;
	@%p9 bra 	BB2_8;

BB2_10:
	cvt.rn.f32.u32	%f1, %r98;
	cvt.rzi.u32.f32	%r12, %f1;
	add.s32 	%r104, %r12, %r104;
	setp.gt.u32	%p10, %r6, 9;
	@%p10 bra 	BB2_12;

	add.u64 	%rd15, %SP, 0;
	cvta.to.local.u64 	%rd16, %rd15;
	mul.wide.u32 	%rd17, %r6, 4;
	add.s64 	%rd18, %rd16, %rd17;
	st.local.u32 	[%rd18], %r12;

BB2_12:
	setp.lt.u32	%p11, %r6, 10;
	setp.eq.b32	%p12, %r57, 1;
	setp.ne.s32	%p13, %r6, 0;
	and.pred  	%p14, %p11, %p13;
	and.pred  	%p15, %p14, %p12;
	shr.u32 	%r58, %r8, 1;
	setp.eq.s32	%p16, %r6, %r58;
	or.pred  	%p17, %p15, %p16;
	add.s32 	%r94, %r6, 1;
	mov.u32 	%r103, %r8;
	@!%p17 bra 	BB2_26;
	bra.uni 	BB2_13;

BB2_13:
	div.u32 	%r59, %r104, %r94;
	cvt.rn.f64.u32	%fd17, %r59;
	setp.eq.s32	%p18, %r6, 0;
	mov.f64 	%fd74, 0d0000000000000000;
	@%p18 bra 	BB2_22;

	and.b32  	%r61, %r6, 3;
	setp.eq.s32	%p19, %r61, 0;
	mov.f64 	%fd74, 0d0000000000000000;
	mov.u32 	%r102, 0;
	@%p19 bra 	BB2_20;

	setp.eq.s32	%p20, %r61, 1;
	mov.f64 	%fd71, 0d0000000000000000;
	mov.u32 	%r100, 0;
	@%p20 bra 	BB2_19;

	setp.eq.s32	%p21, %r61, 2;
	mov.f64 	%fd70, 0d0000000000000000;
	mov.u32 	%r99, 0;
	@%p21 bra 	BB2_18;

	add.u64 	%rd19, %SP, 0;
	cvta.to.local.u64 	%rd20, %rd19;
	ld.local.u32 	%r67, [%rd20];
	cvt.rn.f64.u32	%fd49, %r67;
	sub.f64 	%fd50, %fd49, %fd17;
	fma.rn.f64 	%fd70, %fd50, %fd50, 0d0000000000000000;
	mov.u32 	%r99, 1;

BB2_18:
	add.u64 	%rd21, %SP, 0;
	cvta.to.local.u64 	%rd22, %rd21;
	mul.wide.u32 	%rd23, %r99, 4;
	add.s64 	%rd24, %rd22, %rd23;
	ld.local.u32 	%r68, [%rd24];
	cvt.rn.f64.u32	%fd51, %r68;
	sub.f64 	%fd52, %fd51, %fd17;
	fma.rn.f64 	%fd71, %fd52, %fd52, %fd70;
	add.s32 	%r100, %r99, 1;

BB2_19:
	add.u64 	%rd25, %SP, 0;
	cvta.to.local.u64 	%rd26, %rd25;
	mul.wide.u32 	%rd27, %r100, 4;
	add.s64 	%rd28, %rd26, %rd27;
	ld.local.u32 	%r69, [%rd28];
	cvt.rn.f64.u32	%fd53, %r69;
	sub.f64 	%fd54, %fd53, %fd17;
	fma.rn.f64 	%fd74, %fd54, %fd54, %fd71;
	add.s32 	%r102, %r100, 1;

BB2_20:
	add.u64 	%rd29, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd29;
	setp.lt.u32	%p22, %r6, 4;
	@%p22 bra 	BB2_22;

BB2_21:
	mul.wide.u32 	%rd30, %r102, 4;
	add.s64 	%rd31, %rd1, %rd30;
	ld.local.u32 	%r70, [%rd31];
	cvt.rn.f64.u32	%fd55, %r70;
	sub.f64 	%fd56, %fd55, %fd17;
	fma.rn.f64 	%fd57, %fd56, %fd56, %fd74;
	add.s32 	%r71, %r102, 1;
	mul.wide.u32 	%rd32, %r71, 4;
	add.s64 	%rd33, %rd1, %rd32;
	ld.local.u32 	%r72, [%rd33];
	cvt.rn.f64.u32	%fd58, %r72;
	sub.f64 	%fd59, %fd58, %fd17;
	fma.rn.f64 	%fd60, %fd59, %fd59, %fd57;
	add.s32 	%r73, %r102, 2;
	mul.wide.u32 	%rd34, %r73, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.local.u32 	%r74, [%rd35];
	cvt.rn.f64.u32	%fd61, %r74;
	sub.f64 	%fd62, %fd61, %fd17;
	fma.rn.f64 	%fd63, %fd62, %fd62, %fd60;
	add.s32 	%r75, %r102, 3;
	mul.wide.u32 	%rd36, %r75, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.local.u32 	%r76, [%rd37];
	cvt.rn.f64.u32	%fd64, %r76;
	sub.f64 	%fd65, %fd64, %fd17;
	fma.rn.f64 	%fd74, %fd65, %fd65, %fd63;
	add.s32 	%r102, %r102, 4;
	setp.lt.u32	%p23, %r102, %r6;
	@%p23 bra 	BB2_21;

BB2_22:
	add.s32 	%r77, %r6, -1;
	cvt.rn.f64.u32	%fd66, %r77;
	div.rn.f64 	%fd67, %fd74, %fd66;
	div.rn.f64 	%fd27, %fd67, %fd17;
	setp.ne.s32	%p24, %r6, 1;
	@%p24 bra 	BB2_24;

	// inline asm
	activemask.b32 %r78;
	// inline asm
	add.u64 	%rd38, %SP, 0;
	cvta.to.local.u64 	%rd39, %rd38;
	ld.local.v2.u32 	{%r80, %r81}, [%rd39];
	setp.eq.s32	%p25, %r80, %r81;
	vote.sync.all.pred 	%p26, %p25, %r78;
	mov.u32 	%r103, 2;
	@%p26 bra 	BB2_26;

BB2_24:
	// inline asm
	activemask.b32 %r85;
	// inline asm
	setp.lt.f64	%p27, %fd27, 0d3F847AE140000000;
	vote.sync.all.pred 	%p28, %p27, %r85;
	mov.u32 	%r103, %r94;
	@%p28 bra 	BB2_26;

	// inline asm
	activemask.b32 %r87;
	// inline asm
	setp.le.f64	%p29, %fd27, 0d3FF0000000000000;
	vote.sync.all.pred 	%p30, %p29, %r87;
	setp.ge.u32	%p31, %r6, %r58;
	and.pred  	%p32, %p30, %p31;
	selp.b32	%r103, %r94, %r8, %p32;

BB2_26:
	setp.lt.u32	%p33, %r94, %r103;
	@%p33 bra 	BB2_7;

BB2_27:
	mul.lo.s32 	%r90, %r5, %r26;
	cvt.u64.u32	%rd40, %r90;
	cvta.to.global.u64 	%rd41, %rd2;
	add.s64 	%rd42, %rd41, %rd40;
	div.u32 	%r91, %r104, %r103;
	cvt.rn.f32.u32	%f2, %r91;
	mul.wide.u32 	%rd43, %r4, 16;
	add.s64 	%rd44, %rd42, %rd43;
	st.global.f32 	[%rd44], %f2;
	cvt.rn.f32.u32	%f3, %r103;
	st.global.f32 	[%rd44+4], %f3;
	st.global.u32 	[%rd44+12], %r52;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd44+8], %rs1;
	setp.gt.f32	%p34, %f3, 0f00000000;
	@%p34 bra 	BB2_29;

	mov.u64 	%rd45, $str3;
	cvta.global.u64 	%rd46, %rd45;
	mov.u64 	%rd47, $str2;
	cvta.global.u64 	%rd48, %rd47;
	mov.u32 	%r93, 206;
	mov.u64 	%rd49, 0;
	mov.u64 	%rd50, 2;
	// Callseq Start 5
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd46;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd48;
	.param .b32 param2;
	st.param.b32	[param2+0], %r93;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd49;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd50;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 5

BB2_29:
	ret;
}

	// .globl	fractalRenderAdvancedFloat
.visible .entry fractalRenderAdvancedFloat(
	.param .u64 fractalRenderAdvancedFloat_param_0,
	.param .u32 fractalRenderAdvancedFloat_param_1,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_2[8],
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_3[16],
	.param .u32 fractalRenderAdvancedFloat_param_4,
	.param .u32 fractalRenderAdvancedFloat_param_5,
	.param .u32 fractalRenderAdvancedFloat_param_6,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_7[16],
	.param .u64 fractalRenderAdvancedFloat_param_8,
	.param .u32 fractalRenderAdvancedFloat_param_9,
	.param .align 4 .b8 fractalRenderAdvancedFloat_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot3[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<56>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<157>;
	.reg .b32 	%r<132>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<69>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [fractalRenderAdvancedFloat_param_0];
	ld.param.u32 	%r27, [fractalRenderAdvancedFloat_param_1];
	ld.param.u32 	%r29, [fractalRenderAdvancedFloat_param_2+4];
	ld.param.u32 	%r28, [fractalRenderAdvancedFloat_param_2];
	ld.param.f32 	%f51, [fractalRenderAdvancedFloat_param_3+12];
	ld.param.f32 	%f50, [fractalRenderAdvancedFloat_param_3+8];
	ld.param.f32 	%f49, [fractalRenderAdvancedFloat_param_3+4];
	ld.param.f32 	%f48, [fractalRenderAdvancedFloat_param_3];
	ld.param.u32 	%r30, [fractalRenderAdvancedFloat_param_4];
	ld.param.u32 	%r129, [fractalRenderAdvancedFloat_param_5];
	ld.param.u32 	%r32, [fractalRenderAdvancedFloat_param_6];
	ld.param.f32 	%f55, [fractalRenderAdvancedFloat_param_7+12];
	ld.param.f32 	%f54, [fractalRenderAdvancedFloat_param_7+8];
	ld.param.f32 	%f53, [fractalRenderAdvancedFloat_param_7+4];
	ld.param.f32 	%f52, [fractalRenderAdvancedFloat_param_7];
	ld.param.u64 	%rd3, [fractalRenderAdvancedFloat_param_8];
	ld.param.u32 	%r33, [fractalRenderAdvancedFloat_param_9];
	ld.param.u32 	%r35, [fractalRenderAdvancedFloat_param_10+4];
	ld.param.u32 	%r34, [fractalRenderAdvancedFloat_param_10];
	mov.u32 	%r36, %ntid.x;
	setp.eq.s32	%p2, %r36, 32;
	@%p2 bra 	BB3_2;

	mov.u64 	%rd4, $str1;
	cvta.global.u64 	%rd5, %rd4;
	mov.u64 	%rd6, $str2;
	cvta.global.u64 	%rd7, %rd6;
	mov.u32 	%r37, 71;
	mov.u64 	%rd8, 0;
	mov.u64 	%rd9, 2;
	// Callseq Start 6
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7;
	.param .b32 param2;
	st.param.b32	[param2+0], %r37;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 6

BB3_2:
	mov.u32 	%r38, %tid.y;
	mov.u32 	%r40, %tid.x;
	mad.lo.s32 	%r41, %r36, %r38, %r40;
	and.b32  	%r42, %r41, 15;
	shl.b32 	%r43, %r36, 2;
	rem.u32 	%r44, %r41, %r43;
	sub.s32 	%r45, %r44, %r42;
	shr.u32 	%r46, %r45, 2;
	and.b32  	%r47, %r41, 3;
	add.s32 	%r48, %r46, %r47;
	div.u32 	%r49, %r41, %r43;
	shl.b32 	%r50, %r49, 2;
	bfe.u32 	%r51, %r41, 2, 2;
	add.s32 	%r52, %r50, %r51;
	mov.u32 	%r53, %ctaid.x;
	mad.lo.s32 	%r3, %r53, %r36, %r48;
	mov.u32 	%r54, %ctaid.y;
	mov.u32 	%r55, %ntid.y;
	mad.lo.s32 	%r4, %r54, %r55, %r52;
	setp.lt.u32	%p3, %r3, %r28;
	setp.lt.u32	%p4, %r4, %r29;
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB3_44;
	bra.uni 	BB3_3;

BB3_3:
	and.b32  	%r56, %r32, 8;
	setp.eq.s32	%p7, %r56, 0;
	mov.pred 	%p55, -1;
	mov.f32 	%f144, 0f00000000;
	@%p7 bra 	BB3_4;

	cvt.rn.f32.u32	%f58, %r3;
	cvt.rn.f32.u32	%f59, %r29;
	cvt.rn.f32.u32	%f60, %r4;
	sub.f32 	%f61, %f59, %f60;
	cvt.rn.f32.u32	%f62, %r28;
	div.rn.f32 	%f63, %f58, %f62;
	div.rn.f32 	%f64, %f61, %f59;
	sub.f32 	%f65, %f50, %f48;
	sub.f32 	%f66, %f51, %f49;
	fma.rn.f32 	%f67, %f65, %f63, %f48;
	fma.rn.f32 	%f68, %f66, %f64, %f49;
	sub.f32 	%f69, %f67, %f52;
	sub.f32 	%f70, %f68, %f53;
	sub.f32 	%f71, %f54, %f52;
	div.rn.f32 	%f72, %f69, %f71;
	sub.f32 	%f73, %f55, %f53;
	div.rn.f32 	%f74, %f70, %f73;
	mul.f32 	%f5, %f62, %f72;
	mul.f32 	%f75, %f59, %f74;
	sub.f32 	%f6, %f59, %f75;
	abs.f32 	%f76, %f5;
	mov.b32 	 %r57, %f5;
	and.b32  	%r58, %r57, -2147483648;
	or.b32  	%r59, %r58, 1056964608;
	mov.b32 	 %f77, %r59;
	add.f32 	%f78, %f5, %f77;
	cvt.rzi.f32.f32	%f79, %f78;
	setp.gt.f32	%p8, %f76, 0f4B000000;
	selp.f32	%f142, %f5, %f79, %p8;
	setp.geu.f32	%p9, %f76, 0f3F000000;
	@%p9 bra 	BB3_7;

	cvt.rzi.f32.f32	%f142, %f5;

BB3_7:
	cvt.rzi.s32.f32	%r5, %f142;
	mov.b32 	 %r60, %f6;
	and.b32  	%r61, %r60, -2147483648;
	or.b32  	%r62, %r61, 1056964608;
	mov.b32 	 %f80, %r62;
	add.f32 	%f81, %f6, %f80;
	cvt.rzi.f32.f32	%f82, %f81;
	abs.f32 	%f83, %f6;
	setp.gt.f32	%p10, %f83, 0f4B000000;
	selp.f32	%f143, %f6, %f82, %p10;
	setp.geu.f32	%p11, %f83, 0f3F000000;
	@%p11 bra 	BB3_9;

	cvt.rzi.f32.f32	%f143, %f6;

BB3_9:
	add.s32 	%r63, %r28, -2;
	setp.lt.u32	%p13, %r5, %r63;
	setp.gt.s32	%p14, %r5, 1;
	and.pred  	%p15, %p14, %p13;
	cvt.rzi.s32.f32	%r6, %f143;
	setp.gt.s32	%p16, %r6, 1;
	and.pred  	%p17, %p15, %p16;
	add.s32 	%r64, %r29, -2;
	setp.lt.u32	%p18, %r6, %r64;
	and.pred  	%p19, %p18, %p17;
	mov.f32 	%f145, %f144;
	@!%p19 bra 	BB3_13;
	bra.uni 	BB3_10;

BB3_10:
	sub.s32 	%r65, %r5, %r34;
	abs.s32 	%r66, %r65;
	setp.gt.s32	%p20, %r66, 19;
	@%p20 bra 	BB3_12;

	sub.s32 	%r67, %r6, %r35;
	abs.s32 	%r68, %r67;
	setp.lt.s32	%p22, %r68, 20;
	mov.f32 	%f145, %f144;
	@%p22 bra 	BB3_13;

BB3_12:
	cvt.rmi.f32.f32	%f89, %f5;
	cvt.rzi.u32.f32	%r69, %f89;
	cvt.rmi.f32.f32	%f90, %f6;
	cvt.rzi.u32.f32	%r70, %f90;
	cvt.rn.f32.u32	%f91, %r69;
	sub.f32 	%f92, %f5, %f91;
	cvt.rn.f32.u32	%f93, %r70;
	sub.f32 	%f94, %f6, %f93;
	mul.lo.s32 	%r71, %r70, %r33;
	cvt.u64.u32	%rd10, %r71;
	cvta.to.global.u64 	%rd11, %rd3;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r69, 16;
	add.s64 	%rd14, %rd12, %rd13;
	add.s32 	%r72, %r69, 1;
	mul.wide.u32 	%rd15, %r72, 16;
	add.s64 	%rd16, %rd12, %rd15;
	add.s32 	%r73, %r70, 1;
	mul.lo.s32 	%r74, %r73, %r33;
	cvt.u64.u32	%rd17, %r74;
	add.s64 	%rd18, %rd11, %rd17;
	add.s64 	%rd19, %rd18, %rd13;
	add.s64 	%rd20, %rd18, %rd15;
	mov.f32 	%f145, 0f3F800000;
	sub.f32 	%f95, %f145, %f92;
	ld.global.f32 	%f96, [%rd14];
	ld.global.f32 	%f97, [%rd16];
	mul.f32 	%f98, %f92, %f97;
	fma.rn.f32 	%f99, %f96, %f95, %f98;
	sub.f32 	%f100, %f145, %f94;
	ld.global.f32 	%f101, [%rd19];
	ld.global.f32 	%f102, [%rd20];
	mul.f32 	%f103, %f92, %f102;
	fma.rn.f32 	%f104, %f95, %f101, %f103;
	mul.f32 	%f105, %f94, %f104;
	fma.rn.f32 	%f144, %f100, %f99, %f105;
	mov.pred 	%p55, 0;
	bra.uni 	BB3_13;

BB3_4:
	mov.f32 	%f145, %f144;

BB3_13:
	mov.u16 	%rs4, 1;
	@!%p55 bra 	BB3_42;
	bra.uni 	BB3_14;

BB3_14:
	setp.ne.s32	%p24, %r129, 0;
	@%p24 bra 	BB3_16;

	mov.u64 	%rd21, $str6;
	cvta.global.u64 	%rd22, %rd21;
	mov.u64 	%rd23, $str2;
	cvta.global.u64 	%rd24, %rd23;
	mov.u32 	%r75, 401;
	mov.u64 	%rd25, 0;
	mov.u64 	%rd26, 2;
	// Callseq Start 7
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd22;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd24;
	.param .b32 param2;
	st.param.b32	[param2+0], %r75;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd25;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd26;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 7

BB3_16:
	cvt.rn.f32.u32	%f106, %r28;
	sub.f32 	%f107, %f50, %f48;
	div.rn.f32 	%f16, %f107, %f106;
	cvt.rn.f32.u32	%f108, %r29;
	sub.f32 	%f109, %f51, %f49;
	div.rn.f32 	%f17, %f109, %f108;
	setp.lt.u32	%p25, %r129, 65;
	@%p25 bra 	BB3_18;

	mov.u64 	%rd27, $str8;
	cvta.global.u64 	%rd28, %rd27;
	mov.u64 	%rd29, $str2;
	cvta.global.u64 	%rd30, %rd29;
	mov.u32 	%r76, 119;
	mov.u64 	%rd31, 0;
	mov.u64 	%rd32, 2;
	// Callseq Start 8
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd28;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd30;
	.param .b32 param2;
	st.param.b32	[param2+0], %r76;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd31;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd32;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 8

BB3_18:
	setp.eq.s32	%p26, %r129, 0;
	cvt.rn.f32.u32	%f145, %r129;
	mov.u32 	%r130, 0;
	@%p26 bra 	BB3_19;

	cvt.rn.f32.u32	%f19, %r3;
	cvt.rn.f32.u32	%f20, %r4;
	ld.const.f64 	%fd1, [julia_c];
	cvt.rn.f32.f64	%f21, %fd1;
	ld.const.f64 	%fd2, [julia_c+8];
	cvt.rn.f32.f64	%f22, %fd2;
	mov.u32 	%r80, 0;
	mov.u32 	%r120, %r80;
	mov.u32 	%r130, %r80;

BB3_21:
	mov.u32 	%r9, %r129;
	mov.u32 	%r7, %r120;
	cvt.rn.f32.u32	%f110, %r7;
	div.rn.f32 	%f111, %f110, %f145;
	add.f32 	%f112, %f19, %f111;
	add.f32 	%f113, %f20, %f111;
	neg.f32 	%f114, %f113;
	fma.rn.f32 	%f148, %f16, %f112, %f48;
	fma.rn.f32 	%f147, %f17, %f114, %f51;
	setp.eq.s32	%p27, %r30, 0;
	mov.u32 	%r124, %r80;
	@%p27 bra 	BB3_24;

BB3_22:
	mul.f32 	%f28, %f147, %f147;
	mul.f32 	%f29, %f148, %f148;
	add.f32 	%f115, %f29, %f28;
	setp.geu.f32	%p28, %f115, 0f40800000;
	@%p28 bra 	BB3_24;

	sub.f32 	%f116, %f29, %f28;
	add.f32 	%f30, %f21, %f116;
	add.f32 	%f117, %f148, %f148;
	fma.rn.f32 	%f147, %f117, %f147, %f22;
	add.s32 	%r124, %r124, 1;
	setp.lt.u32	%p29, %r124, %r30;
	mov.f32 	%f148, %f30;
	@%p29 bra 	BB3_22;

BB3_24:
	cvt.rn.f32.u32	%f118, %r124;
	cvt.rzi.u32.f32	%r13, %f118;
	add.s32 	%r130, %r13, %r130;
	setp.gt.u32	%p30, %r7, 9;
	@%p30 bra 	BB3_26;

	add.u64 	%rd33, %SP, 0;
	cvta.to.local.u64 	%rd34, %rd33;
	mul.wide.u32 	%rd35, %r7, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.local.u32 	[%rd36], %r13;

BB3_26:
	setp.lt.u32	%p31, %r7, 10;
	and.b32  	%r83, %r32, 1;
	setp.eq.b32	%p32, %r83, 1;
	setp.ne.s32	%p33, %r7, 0;
	and.pred  	%p34, %p31, %p33;
	and.pred  	%p35, %p34, %p32;
	shr.u32 	%r84, %r9, 1;
	setp.eq.s32	%p36, %r7, %r84;
	or.pred  	%p37, %p35, %p36;
	add.s32 	%r120, %r7, 1;
	mov.u32 	%r129, %r9;
	@!%p37 bra 	BB3_40;
	bra.uni 	BB3_27;

BB3_27:
	div.u32 	%r85, %r130, %r120;
	cvt.rn.f32.u32	%f32, %r85;
	setp.eq.s32	%p38, %r7, 0;
	mov.f32 	%f153, 0f00000000;
	@%p38 bra 	BB3_36;

	and.b32  	%r87, %r7, 3;
	setp.eq.s32	%p39, %r87, 0;
	mov.f32 	%f153, 0f00000000;
	mov.u32 	%r128, 0;
	@%p39 bra 	BB3_34;

	setp.eq.s32	%p40, %r87, 1;
	mov.f32 	%f150, 0f00000000;
	mov.u32 	%r126, 0;
	@%p40 bra 	BB3_33;

	setp.eq.s32	%p41, %r87, 2;
	mov.f32 	%f149, 0f00000000;
	mov.u32 	%r125, 0;
	@%p41 bra 	BB3_32;

	add.u64 	%rd37, %SP, 0;
	cvta.to.local.u64 	%rd38, %rd37;
	ld.local.u32 	%r93, [%rd38];
	cvt.rn.f32.u32	%f123, %r93;
	sub.f32 	%f124, %f123, %f32;
	fma.rn.f32 	%f149, %f124, %f124, 0f00000000;
	mov.u32 	%r125, 1;

BB3_32:
	add.u64 	%rd39, %SP, 0;
	cvta.to.local.u64 	%rd40, %rd39;
	mul.wide.u32 	%rd41, %r125, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.local.u32 	%r94, [%rd42];
	cvt.rn.f32.u32	%f125, %r94;
	sub.f32 	%f126, %f125, %f32;
	fma.rn.f32 	%f150, %f126, %f126, %f149;
	add.s32 	%r126, %r125, 1;

BB3_33:
	add.u64 	%rd43, %SP, 0;
	cvta.to.local.u64 	%rd44, %rd43;
	mul.wide.u32 	%rd45, %r126, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.local.u32 	%r95, [%rd46];
	cvt.rn.f32.u32	%f127, %r95;
	sub.f32 	%f128, %f127, %f32;
	fma.rn.f32 	%f153, %f128, %f128, %f150;
	add.s32 	%r128, %r126, 1;

BB3_34:
	add.u64 	%rd47, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd47;
	setp.lt.u32	%p42, %r7, 4;
	@%p42 bra 	BB3_36;

BB3_35:
	mul.wide.u32 	%rd48, %r128, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.local.u32 	%r96, [%rd49];
	cvt.rn.f32.u32	%f129, %r96;
	sub.f32 	%f130, %f129, %f32;
	fma.rn.f32 	%f131, %f130, %f130, %f153;
	add.s32 	%r97, %r128, 1;
	mul.wide.u32 	%rd50, %r97, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.local.u32 	%r98, [%rd51];
	cvt.rn.f32.u32	%f132, %r98;
	sub.f32 	%f133, %f132, %f32;
	fma.rn.f32 	%f134, %f133, %f133, %f131;
	add.s32 	%r99, %r128, 2;
	mul.wide.u32 	%rd52, %r99, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.local.u32 	%r100, [%rd53];
	cvt.rn.f32.u32	%f135, %r100;
	sub.f32 	%f136, %f135, %f32;
	fma.rn.f32 	%f137, %f136, %f136, %f134;
	add.s32 	%r101, %r128, 3;
	mul.wide.u32 	%rd54, %r101, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.local.u32 	%r102, [%rd55];
	cvt.rn.f32.u32	%f138, %r102;
	sub.f32 	%f139, %f138, %f32;
	fma.rn.f32 	%f153, %f139, %f139, %f137;
	add.s32 	%r128, %r128, 4;
	setp.lt.u32	%p43, %r128, %r7;
	@%p43 bra 	BB3_35;

BB3_36:
	add.s32 	%r103, %r7, -1;
	cvt.rn.f32.u32	%f140, %r103;
	div.rn.f32 	%f141, %f153, %f140;
	div.rn.f32 	%f42, %f141, %f32;
	setp.ne.s32	%p44, %r7, 1;
	@%p44 bra 	BB3_38;

	// inline asm
	activemask.b32 %r104;
	// inline asm
	add.u64 	%rd56, %SP, 0;
	cvta.to.local.u64 	%rd57, %rd56;
	ld.local.v2.u32 	{%r106, %r107}, [%rd57];
	setp.eq.s32	%p45, %r106, %r107;
	vote.sync.all.pred 	%p46, %p45, %r104;
	mov.u32 	%r129, 2;
	@%p46 bra 	BB3_40;

BB3_38:
	// inline asm
	activemask.b32 %r111;
	// inline asm
	setp.lt.f32	%p47, %f42, 0f3C23D70A;
	vote.sync.all.pred 	%p48, %p47, %r111;
	mov.u32 	%r129, %r120;
	@%p48 bra 	BB3_40;

	// inline asm
	activemask.b32 %r113;
	// inline asm
	setp.le.f32	%p49, %f42, 0f3F800000;
	vote.sync.all.pred 	%p50, %p49, %r113;
	setp.ge.u32	%p51, %r7, %r84;
	and.pred  	%p52, %p50, %p51;
	selp.b32	%r129, %r120, %r9, %p52;

BB3_40:
	cvt.rn.f32.u32	%f145, %r129;
	setp.lt.u32	%p53, %r120, %r129;
	@%p53 bra 	BB3_21;
	bra.uni 	BB3_41;

BB3_19:
	mov.u32 	%r129, %r130;

BB3_41:
	div.u32 	%r116, %r130, %r129;
	cvt.rn.f32.u32	%f144, %r116;
	mov.u16 	%rs4, 0;

BB3_42:
	mul.lo.s32 	%r117, %r4, %r27;
	cvt.u64.u32	%rd58, %r117;
	cvta.to.global.u64 	%rd59, %rd2;
	add.s64 	%rd60, %rd59, %rd58;
	mul.wide.u32 	%rd61, %r3, 16;
	add.s64 	%rd62, %rd60, %rd61;
	st.global.f32 	[%rd62], %f144;
	st.global.f32 	[%rd62+4], %f145;
	mov.u32 	%r118, 0;
	st.global.u32 	[%rd62+12], %r118;
	st.global.u8 	[%rd62+8], %rs4;
	setp.gt.f32	%p54, %f145, 0f00000000;
	@%p54 bra 	BB3_44;

	mov.u64 	%rd63, $str7;
	cvta.global.u64 	%rd64, %rd63;
	mov.u64 	%rd65, $str2;
	cvta.global.u64 	%rd66, %rd65;
	mov.u32 	%r119, 408;
	mov.u64 	%rd67, 0;
	mov.u64 	%rd68, 2;
	// Callseq Start 9
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd64;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd66;
	.param .b32 param2;
	st.param.b32	[param2+0], %r119;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd67;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd68;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 9

BB3_44:
	ret;
}

	// .globl	fractalRenderAdvancedDouble
.visible .entry fractalRenderAdvancedDouble(
	.param .u64 fractalRenderAdvancedDouble_param_0,
	.param .u32 fractalRenderAdvancedDouble_param_1,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_2[8],
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_3[32],
	.param .u32 fractalRenderAdvancedDouble_param_4,
	.param .u32 fractalRenderAdvancedDouble_param_5,
	.param .u32 fractalRenderAdvancedDouble_param_6,
	.param .align 8 .b8 fractalRenderAdvancedDouble_param_7[32],
	.param .u64 fractalRenderAdvancedDouble_param_8,
	.param .u32 fractalRenderAdvancedDouble_param_9,
	.param .align 4 .b8 fractalRenderAdvancedDouble_param_10[8]
)
{
	.local .align 8 .b8 	__local_depot4[40];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<56>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<24>;
	.reg .b32 	%r<136>;
	.reg .f64 	%fd<134>;
	.reg .b64 	%rd<69>;


	mov.u64 	%SPL, __local_depot4;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [fractalRenderAdvancedDouble_param_0];
	ld.param.u32 	%r27, [fractalRenderAdvancedDouble_param_1];
	ld.param.u32 	%r29, [fractalRenderAdvancedDouble_param_2+4];
	ld.param.u32 	%r28, [fractalRenderAdvancedDouble_param_2];
	ld.param.f64 	%fd41, [fractalRenderAdvancedDouble_param_3+24];
	ld.param.f64 	%fd40, [fractalRenderAdvancedDouble_param_3+16];
	ld.param.f64 	%fd39, [fractalRenderAdvancedDouble_param_3+8];
	ld.param.f64 	%fd38, [fractalRenderAdvancedDouble_param_3];
	ld.param.u32 	%r30, [fractalRenderAdvancedDouble_param_4];
	ld.param.u32 	%r31, [fractalRenderAdvancedDouble_param_5];
	ld.param.u32 	%r32, [fractalRenderAdvancedDouble_param_6];
	ld.param.f64 	%fd45, [fractalRenderAdvancedDouble_param_7+24];
	ld.param.f64 	%fd44, [fractalRenderAdvancedDouble_param_7+16];
	ld.param.f64 	%fd43, [fractalRenderAdvancedDouble_param_7+8];
	ld.param.f64 	%fd42, [fractalRenderAdvancedDouble_param_7];
	ld.param.u64 	%rd3, [fractalRenderAdvancedDouble_param_8];
	ld.param.u32 	%r33, [fractalRenderAdvancedDouble_param_9];
	ld.param.u32 	%r35, [fractalRenderAdvancedDouble_param_10+4];
	ld.param.u32 	%r34, [fractalRenderAdvancedDouble_param_10];
	mov.u32 	%r36, %ntid.x;
	setp.eq.s32	%p2, %r36, 32;
	@%p2 bra 	BB4_2;

	mov.u64 	%rd4, $str1;
	cvta.global.u64 	%rd5, %rd4;
	mov.u64 	%rd6, $str2;
	cvta.global.u64 	%rd7, %rd6;
	mov.u32 	%r37, 71;
	mov.u64 	%rd8, 0;
	mov.u64 	%rd9, 2;
	// Callseq Start 10
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd5;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd7;
	.param .b32 param2;
	st.param.b32	[param2+0], %r37;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd8;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd9;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 10

BB4_2:
	mov.u32 	%r38, %tid.y;
	mov.u32 	%r40, %tid.x;
	mad.lo.s32 	%r41, %r36, %r38, %r40;
	and.b32  	%r42, %r41, 15;
	shl.b32 	%r43, %r36, 2;
	rem.u32 	%r44, %r41, %r43;
	sub.s32 	%r45, %r44, %r42;
	shr.u32 	%r46, %r45, 2;
	and.b32  	%r47, %r41, 3;
	add.s32 	%r48, %r46, %r47;
	div.u32 	%r49, %r41, %r43;
	shl.b32 	%r50, %r49, 2;
	bfe.u32 	%r51, %r41, 2, 2;
	add.s32 	%r52, %r50, %r51;
	mov.u32 	%r53, %ctaid.x;
	mad.lo.s32 	%r3, %r53, %r36, %r48;
	mov.u32 	%r54, %ctaid.y;
	mov.u32 	%r55, %ntid.y;
	mad.lo.s32 	%r4, %r54, %r55, %r52;
	setp.lt.u32	%p3, %r3, %r28;
	setp.lt.u32	%p4, %r4, %r29;
	and.pred  	%p5, %p3, %p4;
	@!%p5 bra 	BB4_43;
	bra.uni 	BB4_3;

BB4_3:
	and.b32  	%r56, %r32, 8;
	setp.eq.s32	%p7, %r56, 0;
	mov.pred 	%p55, -1;
	mov.f32 	%f20, 0f00000000;
	@%p7 bra 	BB4_4;

	cvt.rn.f64.u32	%fd46, %r3;
	cvt.rn.f64.u32	%fd47, %r29;
	cvt.rn.f64.u32	%fd48, %r4;
	sub.f64 	%fd49, %fd47, %fd48;
	cvt.rn.f64.u32	%fd50, %r28;
	div.rn.f64 	%fd51, %fd46, %fd50;
	div.rn.f64 	%fd52, %fd49, %fd47;
	sub.f64 	%fd53, %fd40, %fd38;
	sub.f64 	%fd54, %fd41, %fd39;
	fma.rn.f64 	%fd55, %fd53, %fd51, %fd38;
	fma.rn.f64 	%fd56, %fd54, %fd52, %fd39;
	sub.f64 	%fd57, %fd55, %fd42;
	sub.f64 	%fd58, %fd56, %fd43;
	sub.f64 	%fd59, %fd44, %fd42;
	div.rn.f64 	%fd60, %fd57, %fd59;
	sub.f64 	%fd61, %fd45, %fd43;
	div.rn.f64 	%fd62, %fd58, %fd61;
	mul.f64 	%fd5, %fd50, %fd60;
	mul.f64 	%fd63, %fd47, %fd62;
	sub.f64 	%fd6, %fd47, %fd63;
	abs.f64 	%fd7, %fd5;
	setp.ge.f64	%p8, %fd7, 0d4330000000000000;
	mov.f64 	%fd125, %fd5;
	@%p8 bra 	BB4_7;

	add.f64 	%fd64, %fd7, 0d3FE0000000000000;
	cvt.rzi.f64.f64	%fd65, %fd64;
	setp.lt.f64	%p9, %fd7, 0d3FE0000000000000;
	selp.f64	%fd66, 0d0000000000000000, %fd65, %p9;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r57, %temp}, %fd66;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r58}, %fd66;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r59}, %fd5;
	}
	and.b32  	%r60, %r59, -2147483648;
	or.b32  	%r61, %r58, %r60;
	mov.b64 	%fd125, {%r57, %r61};

BB4_7:
	cvt.rzi.s32.f64	%r5, %fd125;
	abs.f64 	%fd10, %fd6;
	setp.ge.f64	%p10, %fd10, 0d4330000000000000;
	mov.f64 	%fd126, %fd6;
	@%p10 bra 	BB4_9;

	add.f64 	%fd67, %fd10, 0d3FE0000000000000;
	cvt.rzi.f64.f64	%fd68, %fd67;
	setp.lt.f64	%p11, %fd10, 0d3FE0000000000000;
	selp.f64	%fd69, 0d0000000000000000, %fd68, %p11;
	{
	.reg .b32 %temp; 
	mov.b64 	{%r62, %temp}, %fd69;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r63}, %fd69;
	}
	{
	.reg .b32 %temp; 
	mov.b64 	{%temp, %r64}, %fd6;
	}
	and.b32  	%r65, %r64, -2147483648;
	or.b32  	%r66, %r63, %r65;
	mov.b64 	%fd126, {%r62, %r66};

BB4_9:
	add.s32 	%r67, %r28, -2;
	setp.lt.u32	%p13, %r5, %r67;
	setp.gt.s32	%p14, %r5, 1;
	and.pred  	%p15, %p14, %p13;
	cvt.rzi.s32.f64	%r6, %fd126;
	setp.gt.s32	%p16, %r6, 1;
	and.pred  	%p17, %p15, %p16;
	add.s32 	%r68, %r29, -2;
	setp.lt.u32	%p18, %r6, %r68;
	and.pred  	%p19, %p18, %p17;
	mov.f32 	%f21, %f20;
	@!%p19 bra 	BB4_13;
	bra.uni 	BB4_10;

BB4_10:
	sub.s32 	%r69, %r5, %r34;
	abs.s32 	%r70, %r69;
	setp.gt.s32	%p20, %r70, 19;
	@%p20 bra 	BB4_12;

	sub.s32 	%r71, %r6, %r35;
	abs.s32 	%r72, %r71;
	setp.lt.s32	%p22, %r72, 20;
	mov.f32 	%f21, %f20;
	@%p22 bra 	BB4_13;

BB4_12:
	cvt.rmi.f64.f64	%fd70, %fd5;
	cvt.rzi.u32.f64	%r73, %fd70;
	cvt.rmi.f64.f64	%fd71, %fd6;
	cvt.rzi.u32.f64	%r74, %fd71;
	cvt.rn.f64.u32	%fd72, %r73;
	sub.f64 	%fd73, %fd5, %fd72;
	cvt.rn.f64.u32	%fd74, %r74;
	sub.f64 	%fd75, %fd6, %fd74;
	mul.lo.s32 	%r75, %r74, %r33;
	cvt.u64.u32	%rd10, %r75;
	cvta.to.global.u64 	%rd11, %rd3;
	add.s64 	%rd12, %rd11, %rd10;
	mul.wide.u32 	%rd13, %r73, 16;
	add.s64 	%rd14, %rd12, %rd13;
	add.s32 	%r76, %r73, 1;
	mul.wide.u32 	%rd15, %r76, 16;
	add.s64 	%rd16, %rd12, %rd15;
	add.s32 	%r77, %r74, 1;
	mul.lo.s32 	%r78, %r77, %r33;
	cvt.u64.u32	%rd17, %r78;
	add.s64 	%rd18, %rd11, %rd17;
	add.s64 	%rd19, %rd18, %rd13;
	add.s64 	%rd20, %rd18, %rd15;
	ld.global.f32 	%f15, [%rd14];
	cvt.f64.f32	%fd76, %f15;
	mov.f64 	%fd77, 0d3FF0000000000000;
	sub.f64 	%fd78, %fd77, %fd73;
	ld.global.f32 	%f16, [%rd16];
	cvt.f64.f32	%fd79, %f16;
	mul.f64 	%fd80, %fd73, %fd79;
	fma.rn.f64 	%fd81, %fd78, %fd76, %fd80;
	sub.f64 	%fd82, %fd77, %fd75;
	ld.global.f32 	%f17, [%rd19];
	cvt.f64.f32	%fd83, %f17;
	ld.global.f32 	%f18, [%rd20];
	cvt.f64.f32	%fd84, %f18;
	mul.f64 	%fd85, %fd73, %fd84;
	fma.rn.f64 	%fd86, %fd78, %fd83, %fd85;
	mul.f64 	%fd87, %fd75, %fd86;
	fma.rn.f64 	%fd88, %fd82, %fd81, %fd87;
	cvt.rn.f32.f64	%f20, %fd88;
	mov.pred 	%p55, 0;
	mov.f32 	%f21, 0f3F800000;
	bra.uni 	BB4_13;

BB4_4:
	mov.f32 	%f21, %f20;

BB4_13:
	mov.u16 	%rs4, 1;
	@!%p55 bra 	BB4_41;
	bra.uni 	BB4_14;

BB4_14:
	setp.ne.s32	%p24, %r31, 0;
	@%p24 bra 	BB4_16;

	mov.u64 	%rd21, $str6;
	cvta.global.u64 	%rd22, %rd21;
	mov.u64 	%rd23, $str2;
	cvta.global.u64 	%rd24, %rd23;
	mov.u32 	%r79, 401;
	mov.u64 	%rd25, 0;
	mov.u64 	%rd26, 2;
	// Callseq Start 11
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd22;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd24;
	.param .b32 param2;
	st.param.b32	[param2+0], %r79;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd25;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd26;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 11

BB4_16:
	cvt.rn.f64.u32	%fd89, %r28;
	sub.f64 	%fd90, %fd40, %fd38;
	div.rn.f64 	%fd13, %fd90, %fd89;
	cvt.rn.f64.u32	%fd91, %r29;
	sub.f64 	%fd92, %fd41, %fd39;
	div.rn.f64 	%fd14, %fd92, %fd91;
	setp.lt.u32	%p25, %r31, 65;
	@%p25 bra 	BB4_18;

	mov.u64 	%rd27, $str8;
	cvta.global.u64 	%rd28, %rd27;
	mov.u64 	%rd29, $str2;
	cvta.global.u64 	%rd30, %rd29;
	mov.u32 	%r80, 119;
	mov.u64 	%rd31, 0;
	mov.u64 	%rd32, 2;
	// Callseq Start 12
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd28;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd30;
	.param .b32 param2;
	st.param.b32	[param2+0], %r80;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd31;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd32;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 12

BB4_18:
	setp.eq.s32	%p26, %r31, 0;
	mov.u32 	%r134, 0;
	mov.u32 	%r133, %r134;
	@%p26 bra 	BB4_40;

	cvt.rn.f64.u32	%fd15, %r3;
	cvt.rn.f64.u32	%fd16, %r4;
	ld.const.f64 	%fd17, [julia_c];
	mov.u32 	%r84, 0;
	ld.const.f64 	%fd18, [julia_c+8];
	mov.u32 	%r124, %r84;
	mov.u32 	%r134, %r84;
	mov.u32 	%r133, %r31;

BB4_20:
	mov.u32 	%r9, %r133;
	mov.u32 	%r7, %r124;
	cvt.rn.f64.u32	%fd93, %r9;
	cvt.rn.f64.u32	%fd94, %r7;
	div.rn.f64 	%fd95, %fd94, %fd93;
	add.f64 	%fd96, %fd15, %fd95;
	add.f64 	%fd97, %fd16, %fd95;
	neg.f64 	%fd98, %fd97;
	fma.rn.f64 	%fd128, %fd13, %fd96, %fd38;
	fma.rn.f64 	%fd127, %fd14, %fd98, %fd41;
	setp.eq.s32	%p27, %r30, 0;
	mov.u32 	%r128, %r84;
	@%p27 bra 	BB4_23;

BB4_21:
	mul.f64 	%fd23, %fd127, %fd127;
	mul.f64 	%fd24, %fd128, %fd128;
	add.f64 	%fd99, %fd24, %fd23;
	setp.geu.f64	%p28, %fd99, 0d4010000000000000;
	@%p28 bra 	BB4_23;

	sub.f64 	%fd100, %fd24, %fd23;
	add.f64 	%fd25, %fd17, %fd100;
	add.f64 	%fd101, %fd128, %fd128;
	fma.rn.f64 	%fd127, %fd101, %fd127, %fd18;
	add.s32 	%r128, %r128, 1;
	setp.lt.u32	%p29, %r128, %r30;
	mov.f64 	%fd128, %fd25;
	@%p29 bra 	BB4_21;

BB4_23:
	cvt.rn.f32.u32	%f19, %r128;
	cvt.rzi.u32.f32	%r13, %f19;
	add.s32 	%r134, %r13, %r134;
	setp.gt.u32	%p30, %r7, 9;
	@%p30 bra 	BB4_25;

	add.u64 	%rd33, %SP, 0;
	cvta.to.local.u64 	%rd34, %rd33;
	mul.wide.u32 	%rd35, %r7, 4;
	add.s64 	%rd36, %rd34, %rd35;
	st.local.u32 	[%rd36], %r13;

BB4_25:
	setp.lt.u32	%p31, %r7, 10;
	and.b32  	%r87, %r32, 1;
	setp.eq.b32	%p32, %r87, 1;
	setp.ne.s32	%p33, %r7, 0;
	and.pred  	%p34, %p31, %p33;
	and.pred  	%p35, %p34, %p32;
	shr.u32 	%r88, %r9, 1;
	setp.eq.s32	%p36, %r7, %r88;
	or.pred  	%p37, %p35, %p36;
	add.s32 	%r124, %r7, 1;
	mov.u32 	%r133, %r9;
	@!%p37 bra 	BB4_39;
	bra.uni 	BB4_26;

BB4_26:
	div.u32 	%r89, %r134, %r124;
	cvt.rn.f64.u32	%fd27, %r89;
	setp.eq.s32	%p38, %r7, 0;
	mov.f64 	%fd133, 0d0000000000000000;
	@%p38 bra 	BB4_35;

	and.b32  	%r91, %r7, 3;
	setp.eq.s32	%p39, %r91, 0;
	mov.f64 	%fd133, 0d0000000000000000;
	mov.u32 	%r132, 0;
	@%p39 bra 	BB4_33;

	setp.eq.s32	%p40, %r91, 1;
	mov.f64 	%fd130, 0d0000000000000000;
	mov.u32 	%r130, 0;
	@%p40 bra 	BB4_32;

	setp.eq.s32	%p41, %r91, 2;
	mov.f64 	%fd129, 0d0000000000000000;
	mov.u32 	%r129, 0;
	@%p41 bra 	BB4_31;

	add.u64 	%rd37, %SP, 0;
	cvta.to.local.u64 	%rd38, %rd37;
	ld.local.u32 	%r97, [%rd38];
	cvt.rn.f64.u32	%fd106, %r97;
	sub.f64 	%fd107, %fd106, %fd27;
	fma.rn.f64 	%fd129, %fd107, %fd107, 0d0000000000000000;
	mov.u32 	%r129, 1;

BB4_31:
	add.u64 	%rd39, %SP, 0;
	cvta.to.local.u64 	%rd40, %rd39;
	mul.wide.u32 	%rd41, %r129, 4;
	add.s64 	%rd42, %rd40, %rd41;
	ld.local.u32 	%r98, [%rd42];
	cvt.rn.f64.u32	%fd108, %r98;
	sub.f64 	%fd109, %fd108, %fd27;
	fma.rn.f64 	%fd130, %fd109, %fd109, %fd129;
	add.s32 	%r130, %r129, 1;

BB4_32:
	add.u64 	%rd43, %SP, 0;
	cvta.to.local.u64 	%rd44, %rd43;
	mul.wide.u32 	%rd45, %r130, 4;
	add.s64 	%rd46, %rd44, %rd45;
	ld.local.u32 	%r99, [%rd46];
	cvt.rn.f64.u32	%fd110, %r99;
	sub.f64 	%fd111, %fd110, %fd27;
	fma.rn.f64 	%fd133, %fd111, %fd111, %fd130;
	add.s32 	%r132, %r130, 1;

BB4_33:
	add.u64 	%rd47, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd47;
	setp.lt.u32	%p42, %r7, 4;
	@%p42 bra 	BB4_35;

BB4_34:
	mul.wide.u32 	%rd48, %r132, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.local.u32 	%r100, [%rd49];
	cvt.rn.f64.u32	%fd112, %r100;
	sub.f64 	%fd113, %fd112, %fd27;
	fma.rn.f64 	%fd114, %fd113, %fd113, %fd133;
	add.s32 	%r101, %r132, 1;
	mul.wide.u32 	%rd50, %r101, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.local.u32 	%r102, [%rd51];
	cvt.rn.f64.u32	%fd115, %r102;
	sub.f64 	%fd116, %fd115, %fd27;
	fma.rn.f64 	%fd117, %fd116, %fd116, %fd114;
	add.s32 	%r103, %r132, 2;
	mul.wide.u32 	%rd52, %r103, 4;
	add.s64 	%rd53, %rd1, %rd52;
	ld.local.u32 	%r104, [%rd53];
	cvt.rn.f64.u32	%fd118, %r104;
	sub.f64 	%fd119, %fd118, %fd27;
	fma.rn.f64 	%fd120, %fd119, %fd119, %fd117;
	add.s32 	%r105, %r132, 3;
	mul.wide.u32 	%rd54, %r105, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.local.u32 	%r106, [%rd55];
	cvt.rn.f64.u32	%fd121, %r106;
	sub.f64 	%fd122, %fd121, %fd27;
	fma.rn.f64 	%fd133, %fd122, %fd122, %fd120;
	add.s32 	%r132, %r132, 4;
	setp.lt.u32	%p43, %r132, %r7;
	@%p43 bra 	BB4_34;

BB4_35:
	add.s32 	%r107, %r7, -1;
	cvt.rn.f64.u32	%fd123, %r107;
	div.rn.f64 	%fd124, %fd133, %fd123;
	div.rn.f64 	%fd37, %fd124, %fd27;
	setp.ne.s32	%p44, %r7, 1;
	@%p44 bra 	BB4_37;

	// inline asm
	activemask.b32 %r108;
	// inline asm
	add.u64 	%rd56, %SP, 0;
	cvta.to.local.u64 	%rd57, %rd56;
	ld.local.v2.u32 	{%r110, %r111}, [%rd57];
	setp.eq.s32	%p45, %r110, %r111;
	vote.sync.all.pred 	%p46, %p45, %r108;
	mov.u32 	%r133, 2;
	@%p46 bra 	BB4_39;

BB4_37:
	// inline asm
	activemask.b32 %r115;
	// inline asm
	setp.lt.f64	%p47, %fd37, 0d3F847AE140000000;
	vote.sync.all.pred 	%p48, %p47, %r115;
	mov.u32 	%r133, %r124;
	@%p48 bra 	BB4_39;

	// inline asm
	activemask.b32 %r117;
	// inline asm
	setp.le.f64	%p49, %fd37, 0d3FF0000000000000;
	vote.sync.all.pred 	%p50, %p49, %r117;
	setp.ge.u32	%p51, %r7, %r88;
	and.pred  	%p52, %p50, %p51;
	selp.b32	%r133, %r124, %r9, %p52;

BB4_39:
	setp.lt.u32	%p53, %r124, %r133;
	@%p53 bra 	BB4_20;

BB4_40:
	div.u32 	%r120, %r134, %r133;
	cvt.rn.f32.u32	%f20, %r120;
	cvt.rn.f32.u32	%f21, %r133;
	mov.u16 	%rs4, 0;

BB4_41:
	mul.lo.s32 	%r121, %r4, %r27;
	cvt.u64.u32	%rd58, %r121;
	cvta.to.global.u64 	%rd59, %rd2;
	add.s64 	%rd60, %rd59, %rd58;
	mul.wide.u32 	%rd61, %r3, 16;
	add.s64 	%rd62, %rd60, %rd61;
	st.global.f32 	[%rd62], %f20;
	st.global.f32 	[%rd62+4], %f21;
	mov.u32 	%r122, 0;
	st.global.u32 	[%rd62+12], %r122;
	st.global.u8 	[%rd62+8], %rs4;
	setp.gt.f32	%p54, %f21, 0f00000000;
	@%p54 bra 	BB4_43;

	mov.u64 	%rd63, $str7;
	cvta.global.u64 	%rd64, %rd63;
	mov.u64 	%rd65, $str2;
	cvta.global.u64 	%rd66, %rd65;
	mov.u32 	%r123, 408;
	mov.u64 	%rd67, 0;
	mov.u64 	%rd68, 2;
	// Callseq Start 13
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd64;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd66;
	.param .b32 param2;
	st.param.b32	[param2+0], %r123;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd67;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd68;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 13

BB4_43:
	ret;
}

	// .globl	compose
.visible .entry compose(
	.param .u64 compose_param_0,
	.param .u32 compose_param_1,
	.param .u64 compose_param_2,
	.param .u32 compose_param_3,
	.param .u64 compose_param_4,
	.param .u32 compose_param_5,
	.param .u32 compose_param_6,
	.param .u64 compose_param_7,
	.param .u32 compose_param_8,
	.param .u32 compose_param_9
)
{
	.reg .pred 	%p<9>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<37>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd2, [compose_param_0];
	ld.param.u32 	%r7, [compose_param_1];
	ld.param.u64 	%rd3, [compose_param_4];
	ld.param.u32 	%r10, [compose_param_5];
	ld.param.u32 	%r11, [compose_param_6];
	ld.param.u64 	%rd4, [compose_param_7];
	ld.param.u32 	%r8, [compose_param_8];
	ld.param.u32 	%r9, [compose_param_9];
	mov.u32 	%r12, %ntid.x;
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %tid.x;
	mad.lo.s32 	%r1, %r13, %r12, %r14;
	mov.u32 	%r15, %ctaid.y;
	mov.u32 	%r16, %ntid.y;
	mov.u32 	%r17, %tid.y;
	mad.lo.s32 	%r2, %r15, %r16, %r17;
	setp.ge.u32	%p1, %r2, %r11;
	setp.ge.u32	%p2, %r1, %r10;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB5_9;

	cvta.to.global.u64 	%rd5, %rd2;
	mul.lo.s32 	%r18, %r2, %r7;
	cvt.u64.u32	%rd6, %r18;
	add.s64 	%rd7, %rd5, %rd6;
	mul.wide.u32 	%rd8, %r1, 16;
	add.s64 	%rd1, %rd7, %rd8;
	ld.const.u8 	%rs1, [VISUALIZE_SAMPLE_COUNT];
	setp.eq.s16	%p4, %rs1, 0;
	@%p4 bra 	BB5_3;

	ld.global.f32 	%f5, [%rd1+4];
	cvt.rzi.u32.f32	%r19, %f5;
	min.u32 	%r20, %r19, %r9;
	cvt.rn.f32.u32	%f6, %r20;
	cvt.rn.f32.u32	%f7, %r9;
	div.rn.f32 	%f8, %f6, %f7;
	mul.f32 	%f9, %f8, 0f437F0000;
	cvt.rzi.s32.f32	%r21, %f9;
	and.b32  	%r22, %r21, 255;
	prmt.b32 	%r23, %r22, %r22, 30212;
	prmt.b32 	%r24, %r22, %r23, 28756;
	or.b32  	%r25, %r24, -16777216;
	ld.global.u8 	%rs2, [%rd1+8];
	setp.eq.s16	%p5, %rs2, 0;
	selp.b32	%r36, %r25, -16777216, %p5;
	bra.uni 	BB5_8;

BB5_3:
	ld.global.f32 	%f1, [%rd1];
	abs.f32 	%f10, %f1;
	mov.b32 	 %r26, %f1;
	and.b32  	%r27, %r26, -2147483648;
	or.b32  	%r28, %r27, 1056964608;
	mov.b32 	 %f11, %r28;
	add.f32 	%f12, %f1, %f11;
	cvt.rzi.f32.f32	%f13, %f12;
	setp.gt.f32	%p6, %f10, 0f4B000000;
	selp.f32	%f14, %f1, %f13, %p6;
	setp.geu.f32	%p7, %f10, 0f3F000000;
	@%p7 bra 	BB5_5;

	cvt.rzi.f32.f32	%f14, %f1;

BB5_5:
	cvt.rzi.u32.f32	%r29, %f14;
	rem.u32 	%r30, %r29, %r8;
	sub.s32 	%r31, %r8, %r30;
	add.s32 	%r4, %r31, -1;
	setp.lt.u32	%p8, %r4, %r8;
	@%p8 bra 	BB5_7;

	mov.u64 	%rd9, $str9;
	cvta.global.u64 	%rd10, %rd9;
	mov.u64 	%rd11, $str10;
	cvta.global.u64 	%rd12, %rd11;
	mov.u32 	%r32, 23;
	mov.u64 	%rd13, 0;
	mov.u64 	%rd14, 2;
	// Callseq Start 14
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd12;
	.param .b32 param2;
	st.param.b32	[param2+0], %r32;
	.param .b64 param3;
	st.param.b64	[param3+0], %rd13;
	.param .b64 param4;
	st.param.b64	[param4+0], %rd14;
	call.uni 
	__assertfail, 
	(
	param0, 
	param1, 
	param2, 
	param3, 
	param4
	);
	
	//{
	}// Callseq End 14

BB5_7:
	shl.b32 	%r33, %r4, 2;
	mov.u32 	%r34, 0;
	suld.b.2d.b32.trap {%r36}, [%rd4, {%r33, %r34}];

BB5_8:
	shl.b32 	%r35, %r1, 2;
	sust.b.2d.b32.trap 	[%rd3, {%r35, %r2}], {%r36};

BB5_9:
	ret;
}

	// .globl	fractalRenderUnderSampled
.visible .entry fractalRenderUnderSampled(
	.param .u64 fractalRenderUnderSampled_param_0,
	.param .u32 fractalRenderUnderSampled_param_1,
	.param .u32 fractalRenderUnderSampled_param_2,
	.param .u32 fractalRenderUnderSampled_param_3,
	.param .f32 fractalRenderUnderSampled_param_4,
	.param .f32 fractalRenderUnderSampled_param_5,
	.param .f32 fractalRenderUnderSampled_param_6,
	.param .f32 fractalRenderUnderSampled_param_7,
	.param .u32 fractalRenderUnderSampled_param_8,
	.param .u32 fractalRenderUnderSampled_param_9
)
{
	.reg .pred 	%p<13>;
	.reg .b16 	%rs<5>;
	.reg .f32 	%f<33>;
	.reg .b32 	%r<51>;
	.reg .f64 	%fd<3>;
	.reg .b64 	%rd<7>;


	ld.param.u64 	%rd2, [fractalRenderUnderSampled_param_0];
	ld.param.u32 	%r12, [fractalRenderUnderSampled_param_1];
	ld.param.u32 	%r13, [fractalRenderUnderSampled_param_2];
	ld.param.u32 	%r14, [fractalRenderUnderSampled_param_3];
	ld.param.f32 	%f13, [fractalRenderUnderSampled_param_4];
	ld.param.f32 	%f14, [fractalRenderUnderSampled_param_5];
	ld.param.f32 	%f15, [fractalRenderUnderSampled_param_6];
	ld.param.f32 	%f16, [fractalRenderUnderSampled_param_7];
	ld.param.u32 	%r15, [fractalRenderUnderSampled_param_8];
	ld.param.u32 	%r16, [fractalRenderUnderSampled_param_9];
	mov.u32 	%r17, %ntid.x;
	mov.u32 	%r18, %ctaid.x;
	mov.u32 	%r19, %tid.x;
	mad.lo.s32 	%r20, %r18, %r17, %r19;
	mul.lo.s32 	%r1, %r20, %r16;
	mov.u32 	%r21, %ctaid.y;
	mov.u32 	%r22, %ntid.y;
	mov.u32 	%r23, %tid.y;
	mad.lo.s32 	%r24, %r21, %r22, %r23;
	mul.lo.s32 	%r2, %r24, %r16;
	sub.s32 	%r25, %r14, %r16;
	setp.ge.u32	%p1, %r2, %r25;
	sub.s32 	%r26, %r13, %r16;
	setp.ge.u32	%p2, %r1, %r26;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	BB6_13;

	sub.f32 	%f17, %f15, %f13;
	cvt.rn.f32.u32	%f18, %r13;
	div.rn.f32 	%f19, %f17, %f18;
	cvt.rn.f32.u32	%f20, %r14;
	sub.f32 	%f21, %f16, %f14;
	div.rn.f32 	%f22, %f21, %f20;
	cvt.rn.f32.u32	%f23, %r1;
	fma.rn.f32 	%f32, %f23, %f19, %f13;
	cvt.rn.f32.u32	%f24, %r2;
	mul.f32 	%f25, %f24, %f22;
	sub.f32 	%f31, %f16, %f25;
	ld.const.f64 	%fd1, [julia_c];
	cvt.rn.f32.f64	%f3, %fd1;
	ld.const.f64 	%fd2, [julia_c+8];
	cvt.rn.f32.f64	%f4, %fd2;
	setp.eq.s32	%p4, %r15, 0;
	mov.u32 	%r46, 0;
	@%p4 bra 	BB6_4;

BB6_2:
	mul.f32 	%f7, %f31, %f31;
	mul.f32 	%f8, %f32, %f32;
	add.f32 	%f26, %f8, %f7;
	setp.geu.f32	%p5, %f26, 0f40800000;
	@%p5 bra 	BB6_4;

	sub.f32 	%f27, %f8, %f7;
	add.f32 	%f9, %f3, %f27;
	add.f32 	%f28, %f32, %f32;
	fma.rn.f32 	%f31, %f28, %f31, %f4;
	add.s32 	%r46, %r46, 1;
	setp.lt.u32	%p6, %r46, %r15;
	mov.f32 	%f32, %f9;
	@%p6 bra 	BB6_2;

BB6_4:
	setp.eq.s32	%p7, %r16, 0;
	@%p7 bra 	BB6_13;

	cvt.rn.f32.u32	%f29, %r46;
	cvt.rzi.u32.f32	%r33, %f29;
	mul.lo.s32 	%r34, %r2, %r12;
	cvt.u64.u32	%rd3, %r34;
	cvta.to.global.u64 	%rd4, %rd2;
	add.s64 	%rd5, %rd4, %rd3;
	cvt.rn.f32.u32	%f30, %r16;
	rcp.rn.f32 	%f11, %f30;
	cvt.rn.f32.u32	%f12, %r33;
	mul.wide.u32 	%rd6, %r1, 16;
	add.s64 	%rd1, %rd5, %rd6;
	and.b32  	%r32, %r16, 3;
	mov.u32 	%r47, 1;
	mov.u32 	%r50, 0;
	setp.eq.s32	%p8, %r32, 0;
	@%p8 bra 	BB6_11;

	setp.eq.s32	%p9, %r32, 1;
	mov.u32 	%r48, %r50;
	@%p9 bra 	BB6_10;

	setp.eq.s32	%p10, %r32, 2;
	@%p10 bra 	BB6_9;

	st.global.f32 	[%rd1], %f12;
	st.global.f32 	[%rd1+4], %f11;
	mov.u32 	%r41, 0;
	st.global.u32 	[%rd1+12], %r41;
	mov.u16 	%rs1, 0;
	st.global.u8 	[%rd1+8], %rs1;
	mov.u32 	%r47, 2;

BB6_9:
	st.global.f32 	[%rd1], %f12;
	st.global.f32 	[%rd1+4], %f11;
	mov.u32 	%r42, 0;
	st.global.u32 	[%rd1+12], %r42;
	mov.u16 	%rs2, 0;
	st.global.u8 	[%rd1+8], %rs2;
	mov.u32 	%r48, %r47;

BB6_10:
	st.global.f32 	[%rd1], %f12;
	st.global.f32 	[%rd1+4], %f11;
	st.global.u32 	[%rd1+12], %r50;
	mov.u16 	%rs3, 0;
	st.global.u8 	[%rd1+8], %rs3;
	add.s32 	%r50, %r48, 1;

BB6_11:
	setp.lt.u32	%p11, %r16, 4;
	@%p11 bra 	BB6_13;

BB6_12:
	st.global.f32 	[%rd1], %f12;
	st.global.f32 	[%rd1+4], %f11;
	mov.u32 	%r44, 0;
	st.global.u32 	[%rd1+12], %r44;
	mov.u16 	%rs4, 0;
	st.global.u8 	[%rd1+8], %rs4;
	add.s32 	%r50, %r50, 4;
	setp.lt.u32	%p12, %r50, %r16;
	@%p12 bra 	BB6_12;

BB6_13:
	ret;
}

	// .globl	debug
.visible .entry debug(

)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<12>;
	.reg .b64 	%rd<4>;


	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mul.lo.s32 	%r3, %r2, %r1;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %ntid.y;
	mul.lo.s32 	%r6, %r4, %r5;
	mov.u32 	%r7, %tid.x;
	neg.s32 	%r8, %r7;
	setp.eq.s32	%p1, %r3, %r8;
	mov.u32 	%r9, %tid.y;
	neg.s32 	%r10, %r9;
	setp.eq.s32	%p2, %r6, %r10;
	and.pred  	%p3, %p1, %p2;
	@!%p3 bra 	BB7_2;
	bra.uni 	BB7_1;

BB7_1:
	mov.u64 	%rd1, $str;
	cvta.global.u64 	%rd2, %rd1;
	mov.u64 	%rd3, 0;
	// Callseq Start 15
	{
	.reg .b32 temp_param_reg;
	// <end>}
	.param .b64 param0;
	st.param.b64	[param0+0], %rd2;
	.param .b64 param1;
	st.param.b64	[param1+0], %rd3;
	.param .b32 retval0;
	call.uni (retval0), 
	vprintf, 
	(
	param0, 
	param1
	);
	ld.param.b32	%r11, [retval0+0];
	
	//{
	}// Callseq End 15

BB7_2:
	ret;
}


