
*** Running vivado
    with args -log rv32i_cpu.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source rv32i_cpu.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source rv32i_cpu.tcl -notrace
Command: link_design -top rv32i_cpu -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 765 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/constrs_1/new/cpu_constr.xdc]
Finished Parsing XDC File [D:/Vivado_project/cpu_tengf/cpu_tengf.srcs/constrs_1/new/cpu_constr.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 758.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 762.113 ; gain = 399.770
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.418 . Memory (MB): peak = 776.113 ; gain = 14.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 163fb8d1e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1321.016 ; gain = 544.902

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 182d08048

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.243 . Memory (MB): peak = 1464.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 28 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d18ed36e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 1464.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 23b9af929

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.347 . Memory (MB): peak = 1464.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 16 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 23b9af929

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.421 . Memory (MB): peak = 1464.910 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 23b9af929

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.471 . Memory (MB): peak = 1464.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a98efa92

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.496 . Memory (MB): peak = 1464.910 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              28  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |              16  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1464.910 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2e4bfbbe2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.533 . Memory (MB): peak = 1464.910 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2e4bfbbe2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1464.910 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2e4bfbbe2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1464.910 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1464.910 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2e4bfbbe2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1464.910 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.910 ; gain = 702.797
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1464.910 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1464.910 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_project/cpu_tengf/cpu_tengf.runs/impl_1/rv32i_cpu_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file rv32i_cpu_drc_opted.rpt -pb rv32i_cpu_drc_opted.pb -rpx rv32i_cpu_drc_opted.rpx
Command: report_drc -file rv32i_cpu_drc_opted.rpt -pb rv32i_cpu_drc_opted.pb -rpx rv32i_cpu_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado_project/cpu_tengf/cpu_tengf.runs/impl_1/rv32i_cpu_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1464.910 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1f1b438c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1464.910 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1464.910 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15b766e2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.653 . Memory (MB): peak = 1464.910 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2104677e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1464.910 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2104677e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1464.910 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2104677e2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1464.910 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21cfc08fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1464.910 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1464.910 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 165b0dbec

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.910 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1c821541a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.910 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c821541a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.910 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f93262cf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1464.910 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1819ae952

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1464.910 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fb99d948

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1464.910 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d7898936

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1464.910 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 204448828

Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1464.910 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 239379747

Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1464.910 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 26e533065

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1464.910 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a97d86ed

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1464.910 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2898429a1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1464.910 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2898429a1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 1464.910 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 221229373

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net rv32i_data_mem/rst_n, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 221229373

Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1514.164 ; gain = 49.254
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.618. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1550731c0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 1514.164 ; gain = 49.254
Phase 4.1 Post Commit Optimization | Checksum: 1550731c0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 1514.164 ; gain = 49.254

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1550731c0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 1514.164 ; gain = 49.254

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1550731c0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 1514.164 ; gain = 49.254

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1514.164 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 154235398

Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 1514.164 ; gain = 49.254
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 154235398

Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 1514.164 ; gain = 49.254
Ending Placer Task | Checksum: 1198ea7c4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 1514.164 ; gain = 49.254
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 1514.164 ; gain = 49.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1514.164 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1514.164 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_project/cpu_tengf/cpu_tengf.runs/impl_1/rv32i_cpu_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file rv32i_cpu_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1514.164 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file rv32i_cpu_utilization_placed.rpt -pb rv32i_cpu_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file rv32i_cpu_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1514.164 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7e8a90ce ConstDB: 0 ShapeSum: 9b0416f6 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10f60db3a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1596.656 ; gain = 71.547
Post Restoration Checksum: NetGraph: d07b8243 NumContArr: 3ee558f7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10f60db3a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1628.945 ; gain = 103.836

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10f60db3a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1635.391 ; gain = 110.281

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10f60db3a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1635.391 ; gain = 110.281
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1897af03f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1651.254 ; gain = 126.145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.575 | TNS=-16652.213| WHS=-0.067 | THS=-1.939 |

Phase 2 Router Initialization | Checksum: 1792f7a40

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1659.875 ; gain = 134.766

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7707
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7707
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e3065cad

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1690.414 ; gain = 165.305
INFO: [Route 35-580] Design has 35 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                                    rv32i_data_mem/data_mem_reg[113][16]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                     rv32i_data_mem/data_mem_reg[29][31]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                    rv32i_data_mem/data_mem_reg[113][31]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                      rv32i_data_mem/data_mem_reg[41][4]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                     rv32i_data_mem/data_mem_reg[82][31]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2871
 Number of Nodes with overlaps = 616
 Number of Nodes with overlaps = 267
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.490 | TNS=-24442.387| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f4dff8f6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1690.414 ; gain = 165.305

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 659
 Number of Nodes with overlaps = 336
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 287
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 85
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.041 | TNS=-23380.855| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 67f1e4e9

Time (s): cpu = 00:00:59 ; elapsed = 00:00:46 . Memory (MB): peak = 1690.414 ; gain = 165.305

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 1600
 Number of Nodes with overlaps = 729
 Number of Nodes with overlaps = 487
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.220 | TNS=-22296.404| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 25111f36a

Time (s): cpu = 00:01:19 ; elapsed = 00:01:00 . Memory (MB): peak = 1690.414 ; gain = 165.305
Phase 4 Rip-up And Reroute | Checksum: 25111f36a

Time (s): cpu = 00:01:19 ; elapsed = 00:01:00 . Memory (MB): peak = 1690.414 ; gain = 165.305

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2292c357f

Time (s): cpu = 00:01:20 ; elapsed = 00:01:01 . Memory (MB): peak = 1690.414 ; gain = 165.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.034 | TNS=-23341.869| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 205a11184

Time (s): cpu = 00:01:21 ; elapsed = 00:01:04 . Memory (MB): peak = 1690.414 ; gain = 165.305

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 205a11184

Time (s): cpu = 00:01:21 ; elapsed = 00:01:04 . Memory (MB): peak = 1690.414 ; gain = 165.305
Phase 5 Delay and Skew Optimization | Checksum: 205a11184

Time (s): cpu = 00:01:21 ; elapsed = 00:01:04 . Memory (MB): peak = 1690.414 ; gain = 165.305

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fd5fde23

Time (s): cpu = 00:01:22 ; elapsed = 00:01:06 . Memory (MB): peak = 1690.414 ; gain = 165.305
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.982 | TNS=-22889.201| WHS=0.220  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fd5fde23

Time (s): cpu = 00:01:22 ; elapsed = 00:01:07 . Memory (MB): peak = 1690.414 ; gain = 165.305
Phase 6 Post Hold Fix | Checksum: 1fd5fde23

Time (s): cpu = 00:01:22 ; elapsed = 00:01:07 . Memory (MB): peak = 1690.414 ; gain = 165.305

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.44981 %
  Global Horizontal Routing Utilization  = 5.82288 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 70.2703%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y63 -> INT_L_X24Y63
   INT_R_X23Y62 -> INT_R_X23Y62
   INT_L_X26Y58 -> INT_L_X26Y58
   INT_L_X24Y57 -> INT_L_X24Y57
   INT_R_X23Y56 -> INT_R_X23Y56
West Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 204149353

Time (s): cpu = 00:01:22 ; elapsed = 00:01:07 . Memory (MB): peak = 1690.414 ; gain = 165.305

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 204149353

Time (s): cpu = 00:01:22 ; elapsed = 00:01:07 . Memory (MB): peak = 1690.414 ; gain = 165.305

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 146b22c51

Time (s): cpu = 00:01:23 ; elapsed = 00:01:10 . Memory (MB): peak = 1690.414 ; gain = 165.305

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.982 | TNS=-22889.201| WHS=0.220  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 146b22c51

Time (s): cpu = 00:01:23 ; elapsed = 00:01:10 . Memory (MB): peak = 1690.414 ; gain = 165.305
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:23 ; elapsed = 00:01:10 . Memory (MB): peak = 1690.414 ; gain = 165.305

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:11 . Memory (MB): peak = 1690.414 ; gain = 176.250
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1690.414 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1690.414 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_project/cpu_tengf/cpu_tengf.runs/impl_1/rv32i_cpu_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file rv32i_cpu_drc_routed.rpt -pb rv32i_cpu_drc_routed.pb -rpx rv32i_cpu_drc_routed.rpx
Command: report_drc -file rv32i_cpu_drc_routed.rpt -pb rv32i_cpu_drc_routed.pb -rpx rv32i_cpu_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado_project/cpu_tengf/cpu_tengf.runs/impl_1/rv32i_cpu_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file rv32i_cpu_methodology_drc_routed.rpt -pb rv32i_cpu_methodology_drc_routed.pb -rpx rv32i_cpu_methodology_drc_routed.rpx
Command: report_methodology -file rv32i_cpu_methodology_drc_routed.rpt -pb rv32i_cpu_methodology_drc_routed.pb -rpx rv32i_cpu_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Vivado_project/cpu_tengf/cpu_tengf.runs/impl_1/rv32i_cpu_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file rv32i_cpu_power_routed.rpt -pb rv32i_cpu_power_summary_routed.pb -rpx rv32i_cpu_power_routed.rpx
Command: report_power -file rv32i_cpu_power_routed.rpt -pb rv32i_cpu_power_summary_routed.pb -rpx rv32i_cpu_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
89 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file rv32i_cpu_route_status.rpt -pb rv32i_cpu_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file rv32i_cpu_timing_summary_routed.rpt -pb rv32i_cpu_timing_summary_routed.pb -rpx rv32i_cpu_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file rv32i_cpu_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file rv32i_cpu_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file rv32i_cpu_bus_skew_routed.rpt -pb rv32i_cpu_bus_skew_routed.pb -rpx rv32i_cpu_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Dec 21 22:15:21 2025...
