Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2.1 (lin64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date         : Sun Nov  1 15:24:15 2015
| Host         : Lappytoppy running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 224 register/latch pins with no clock driven by root clock pin: system_i/CLK_DIV_0/U0/CLK_out_int_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: system_i/CLK_DIV_1/U0/CLK_out_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.260        0.000                      0                 4903        0.008        0.000                      0                 4903        4.020        0.000                       0                  2509  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
BCLK        {0.000 217.486}      434.972         2.299           
B_CLK       {0.000 217.486}      434.972         2.299           
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 3.333}        6.666           150.015         
clk_fpga_2  {0.000 40.769}       81.538          12.264          
s_axi_aclk  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.260        0.000                      0                 4533        0.008        0.000                      0                 4533        4.020        0.000                       0                  2287  
clk_fpga_2         79.157        0.000                      0                    2        0.283        0.000                      0                    2       40.269        0.000                       0                     3  
s_axi_aclk          5.548        0.000                      0                  304        0.036        0.000                      0                  304        4.500        0.000                       0                   219  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
s_axi_aclk    clk_fpga_0          8.333        0.000                      0                   10        0.048        0.000                      0                   10  
clk_fpga_0    s_axi_aclk          4.923        0.000                      0                  133        0.359        0.000                      0                  133  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.260ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.260ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 1.516ns (23.311%)  route 4.987ns (76.689%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.665     2.973    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X6Y64          FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     3.491 f  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/Q
                         net (fo=3, routed)           1.102     4.593    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_rvalid[3]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.150     4.743 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.688     5.431    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.326     5.757 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.428     6.185    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_rvalid_i_reg_1
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     6.309 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           1.062     7.370    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.494 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=56, routed)          0.819     8.313    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X14Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.437 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2/O
                         net (fo=6, routed)           0.889     9.326    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2_n_0
    SLICE_X13Y45         LUT5 (Prop_lut5_I1_O)        0.150     9.476 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_rep_i_1__0/O
                         net (fo=1, routed)           0.000     9.476    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_rep_i_1__0_n_0
    SLICE_X13Y45         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.507    12.699    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X13Y45         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X13Y45         FDSE (Setup_fdse_C_D)        0.075    12.736    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                          -9.476    
  -------------------------------------------------------------------
                         slack                                  3.260    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.490ns (23.508%)  route 4.848ns (76.492%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.665     2.973    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X6Y64          FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     3.491 f  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/Q
                         net (fo=3, routed)           1.102     4.593    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_rvalid[3]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.150     4.743 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.688     5.431    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.326     5.757 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.428     6.185    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_rvalid_i_reg_1
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     6.309 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           1.062     7.370    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.494 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=56, routed)          0.819     8.313    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X14Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.437 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2/O
                         net (fo=6, routed)           0.750     9.187    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I1_O)        0.124     9.311 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_rep__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.311    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_rep__0_i_1__0_n_0
    SLICE_X12Y46         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.507    12.699    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y46         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__0/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X12Y46         FDSE (Setup_fdse_C_D)        0.081    12.742    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         12.742    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.327ns  (logic 1.490ns (23.548%)  route 4.837ns (76.452%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.665     2.973    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X6Y64          FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     3.491 f  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/Q
                         net (fo=3, routed)           1.102     4.593    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_rvalid[3]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.150     4.743 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.688     5.431    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.326     5.757 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.428     6.185    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_rvalid_i_reg_1
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     6.309 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           1.062     7.370    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.494 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=56, routed)          0.819     8.313    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X14Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.437 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2/O
                         net (fo=6, routed)           0.739     9.176    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I1_O)        0.124     9.300 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1/O
                         net (fo=1, routed)           0.000     9.300    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0
    SLICE_X12Y46         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.507    12.699    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y46         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X12Y46         FDSE (Setup_fdse_C_D)        0.077    12.738    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                          -9.300    
  -------------------------------------------------------------------
                         slack                                  3.438    

Slack (MET) :             3.448ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__2/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 1.490ns (23.578%)  route 4.830ns (76.422%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.665     2.973    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X6Y64          FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     3.491 f  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/Q
                         net (fo=3, routed)           1.102     4.593    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_rvalid[3]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.150     4.743 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.688     5.431    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.326     5.757 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.428     6.185    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_rvalid_i_reg_1
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     6.309 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           1.062     7.370    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.494 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=56, routed)          0.819     8.313    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X14Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.437 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2/O
                         net (fo=6, routed)           0.732     9.169    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I1_O)        0.124     9.293 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_rep__2_i_1/O
                         net (fo=1, routed)           0.000     9.293    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_rep__2_i_1_n_0
    SLICE_X12Y46         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.507    12.699    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y46         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__2/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X12Y46         FDSE (Setup_fdse_C_D)        0.079    12.740    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__2
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  3.448    

Slack (MET) :             3.452ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 1.490ns (23.592%)  route 4.826ns (76.408%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.665     2.973    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X6Y64          FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     3.491 f  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/Q
                         net (fo=3, routed)           1.102     4.593    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_rvalid[3]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.150     4.743 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.688     5.431    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.326     5.757 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.428     6.185    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_rvalid_i_reg_1
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     6.309 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           1.062     7.370    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.494 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=56, routed)          0.819     8.313    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X14Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.437 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2/O
                         net (fo=6, routed)           0.728     9.165    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2_n_0
    SLICE_X12Y46         LUT5 (Prop_lut5_I1_O)        0.124     9.289 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     9.289    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_rep__1_i_1_n_0
    SLICE_X12Y46         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.507    12.699    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y46         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__1/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X12Y46         FDSE (Setup_fdse_C_D)        0.079    12.740    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__1
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             3.480ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 0.840ns (13.687%)  route 5.297ns (86.312%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.718     3.026    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.419     3.445 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=94, routed)          3.305     6.750    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc[3]
    SLICE_X22Y55         LUT5 (Prop_lut5_I1_O)        0.297     7.047 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[28]_INST_0_i_2/O
                         net (fo=1, routed)           1.019     8.066    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[28]_INST_0_i_2_n_0
    SLICE_X16Y50         LUT6 (Prop_lut6_I4_O)        0.124     8.190 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/s_axi_rdata[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.973     9.163    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X8Y47          SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.508    12.700    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y47          SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X8Y47          SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.643    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  3.480    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__3/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 1.490ns (24.050%)  route 4.705ns (75.950%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.665     2.973    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X6Y64          FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     3.491 f  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/Q
                         net (fo=3, routed)           1.102     4.593    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_rvalid[3]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.150     4.743 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.688     5.431    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.326     5.757 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.428     6.185    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_rvalid_i_reg_1
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     6.309 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           1.062     7.370    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.494 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=56, routed)          0.819     8.313    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X14Y46         LUT5 (Prop_lut5_I3_O)        0.124     8.437 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2/O
                         net (fo=6, routed)           0.607     9.044    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2_n_0
    SLICE_X13Y45         LUT5 (Prop_lut5_I1_O)        0.124     9.168 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_rep__3_i_1/O
                         net (fo=1, routed)           0.000     9.168    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_rep__3_i_1_n_0
    SLICE_X13Y45         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.507    12.699    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X13Y45         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__3/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X13Y45         FDSE (Setup_fdse_C_D)        0.031    12.692    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]_rep__3
  -------------------------------------------------------------------
                         required time                         12.692    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 1.490ns (24.160%)  route 4.677ns (75.840%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.665     2.973    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X6Y64          FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     3.491 f  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/Q
                         net (fo=3, routed)           1.102     4.593    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_rvalid[3]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.150     4.743 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.688     5.431    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.326     5.757 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.428     6.185    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_rvalid_i_reg_1
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     6.309 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           1.062     7.370    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.494 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=56, routed)          0.540     8.034    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X14Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.158 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_3/O
                         net (fo=13, routed)          0.858     9.016    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_3_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I0_O)        0.124     9.140 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_rep__0_i_1__0/O
                         net (fo=1, routed)           0.000     9.140    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_rep__0_i_1__0_n_0
    SLICE_X13Y44         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.507    12.699    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X13Y44         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X13Y44         FDSE (Setup_fdse_C_D)        0.032    12.693    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                          -9.140    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.603ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 1.483ns (24.074%)  route 4.677ns (75.926%))
  Logic Levels:           6  (LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.665     2.973    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X6Y64          FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y64          FDRE (Prop_fdre_C_Q)         0.518     3.491 f  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/Q
                         net (fo=3, routed)           1.102     4.593    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_rvalid[3]
    SLICE_X2Y56          LUT3 (Prop_lut3_I2_O)        0.150     4.743 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.688     5.431    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]
    SLICE_X2Y56          LUT5 (Prop_lut5_I1_O)        0.326     5.757 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.428     6.185    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_rvalid_i_reg_1
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.124     6.309 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           1.062     7.370    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X13Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.494 f  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=56, routed)          0.540     8.034    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X14Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.158 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_3/O
                         net (fo=13, routed)          0.858     9.016    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_3_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I0_O)        0.117     9.133 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_rep__2_i_1/O
                         net (fo=1, routed)           0.000     9.133    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_rep__2_i_1_n_0
    SLICE_X13Y44         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.507    12.699    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X13Y44         FDSE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2/C
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X13Y44         FDSE (Setup_fdse_C_D)        0.075    12.736    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         12.736    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  3.603    

Slack (MET) :             3.621ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 1.181ns (23.541%)  route 3.836ns (76.459%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.019ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.711     3.019    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/aclk
    SLICE_X1Y57          FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     3.475 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[1]/Q
                         net (fo=15, routed)          1.161     4.636    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_1[1]
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.154     4.790 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.446     5.236    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_6_n_0
    SLICE_X3Y57          LUT6 (Prop_lut6_I0_O)        0.327     5.563 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.659     6.222    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_3_n_0
    SLICE_X2Y57          LUT6 (Prop_lut6_I2_O)        0.124     6.346 f  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.852     7.198    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X1Y52          LUT2 (Prop_lut2_I1_O)        0.120     7.318 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.718     8.036    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.589    12.781    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.116    12.897    
                         clock uncertainty           -0.154    12.743    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.086    11.657    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.657    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  3.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.658%)  route 0.188ns (47.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.583     0.923    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X0Y46          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.188     1.275    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[25]
    SLICE_X0Y50          LUT4 (Prop_lut4_I0_O)        0.045     1.320 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.320    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X0Y50          FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.851     1.221    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.121     1.313    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.036%)  route 0.211ns (59.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.564     0.905    system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/S0_AXI_ACLK
    SLICE_X14Y49         FDRE                                         r  system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/Q
                         net (fo=1, routed)           0.211     1.257    system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/UNCONN_IN[5]
    SLICE_X17Y51         FDRE                                         r  system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.831     1.201    system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/aclk
    SLICE_X17Y51         FDRE                                         r  system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/m_payload_i_reg[5]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y51         FDRE (Hold_fdre_C_D)         0.070     1.242    system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/w_pipe/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.326%)  route 0.227ns (61.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/w_pipe/aclk
    SLICE_X21Y45         FDRE                                         r  system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/w_pipe/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/w_pipe/m_payload_i_reg[18]/Q
                         net (fo=2, routed)           0.227     1.268    system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/S0_AXI_WDATA[18]
    SLICE_X25Y44         FDRE                                         r  system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.828     1.198    system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/S0_AXI_ACLK
    SLICE_X25Y44         FDRE                                         r  system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[18]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X25Y44         FDRE (Hold_fdre_C_D)         0.070     1.234    system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.944%)  route 0.221ns (61.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.586     0.926    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y47          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.221     1.289    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][23]
    SLICE_X4Y50          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.853     1.223    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X4Y50          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y50          FDRE (Hold_fdre_C_D)         0.059     1.253    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/w_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.296%)  route 0.227ns (61.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/w_pipe/aclk
    SLICE_X21Y45         FDRE                                         r  system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/w_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y45         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/w_pipe/m_payload_i_reg[16]/Q
                         net (fo=2, routed)           0.227     1.269    system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/S0_AXI_WDATA[16]
    SLICE_X24Y45         FDRE                                         r  system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.828     1.198    system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/S0_AXI_ACLK
    SLICE_X24Y45         FDRE                                         r  system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[16]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X24Y45         FDRE (Hold_fdre_C_D)         0.063     1.227    system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.367%)  route 0.236ns (62.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.564     0.905    system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/S0_AXI_ACLK
    SLICE_X14Y49         FDRE                                         r  system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/Q
                         net (fo=1, routed)           0.236     1.282    system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/UNCONN_IN[4]
    SLICE_X16Y50         FDRE                                         r  system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.831     1.201    system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/aclk
    SLICE_X16Y50         FDRE                                         r  system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/m_payload_i_reg[4]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.063     1.235    system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.282    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice/inst/r_pipe/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.393%)  route 0.223ns (57.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.561     0.901    system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/S1_AXI_ACLK
    SLICE_X24Y48         FDRE                                         r  system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]/Q
                         net (fo=1, routed)           0.223     1.288    system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice/inst/r_pipe/UNCONN_IN[27]
    SLICE_X23Y51         FDRE                                         r  system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice/inst/r_pipe/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.828     1.198    system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice/inst/r_pipe/aclk
    SLICE_X23Y51         FDRE                                         r  system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice/inst/r_pipe/m_payload_i_reg[27]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.072     1.241    system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice/inst/r_pipe/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.158%)  route 0.200ns (48.842%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.561     0.901    system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/S0_AXI_ACLK
    SLICE_X24Y49         FDRE                                         r  system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.164     1.066 r  system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[13]/Q
                         net (fo=1, routed)           0.200     1.265    system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_BRAM_FIFO.Sync_BRAM_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[31][4]
    SLICE_X25Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.310 r  system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_BRAM_FIFO.Sync_BRAM_I1/s_axi_rdata_i[13]_i_1__0/O
                         net (fo=1, routed)           0.000     1.310    system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/D[3]
    SLICE_X25Y50         FDRE                                         r  system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.828     1.198    system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/S1_AXI_ACLK
    SLICE_X25Y50         FDRE                                         r  system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism             -0.029     1.169    
    SLICE_X25Y50         FDRE (Hold_fdre_C_D)         0.091     1.260    system_i/mailbox_0/U0/Using_Bus_1.Bus1_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.607%)  route 0.244ns (63.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.564     0.905    system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/S0_AXI_ACLK
    SLICE_X14Y49         FDRE                                         r  system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/mailbox_0/U0/Using_Bus_0.Bus0_If/Using_AXI.AXI4_If/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/Q
                         net (fo=1, routed)           0.244     1.290    system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/UNCONN_IN[2]
    SLICE_X17Y53         FDRE                                         r  system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.830     1.200    system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/aclk
    SLICE_X17Y53         FDRE                                         r  system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.029     1.171    
    SLICE_X17Y53         FDRE (Hold_fdre_C_D)         0.066     1.237    system_i/processing_system7_0_axi_periph/m06_couplers/m06_regslice/inst/r_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice/inst/w_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mailbox_0/U0/fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.284%)  route 0.233ns (58.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.567     0.907    system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice/inst/w_pipe/aclk
    SLICE_X8Y49          FDRE                                         r  system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice/inst/w_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  system_i/processing_system7_0_axi_periph/m07_couplers/m07_regslice/inst/w_pipe/m_payload_i_reg[13]/Q
                         net (fo=2, routed)           0.233     1.305    system_i/mailbox_0/U0/fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/S1_AXI_WDATA[13]
    SLICE_X10Y50         FDRE                                         r  system_i/mailbox_0/U0/fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.834     1.204    system_i/mailbox_0/U0/fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/S0_AXI_ACLK
    SLICE_X10Y50         FDRE                                         r  system_i/mailbox_0/U0/fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[13]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.076     1.251    system_i/mailbox_0/U0/fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/FSL_Flag_Handle.Rd_Delay_For_Bram.fall_through_data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10   system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10   system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9    system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_BRAM_FIFO.Sync_BRAM_I1/ram_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9    system_i/mailbox_0/U0/fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_BRAM_FIFO.Sync_BRAM_I1/ram_mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9    system_i/mailbox_0/U0/fsl_0_to_1/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_BRAM_FIFO.Sync_BRAM_I1/ram_mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9    system_i/mailbox_0/U0/fsl_1_to_0/Using_FIFO.Sync_FIFO_Gen.Sync_FIFO_I1/Sync_BRAM_FIFO.Sync_BRAM_I1/ram_mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y56   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y56   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y44    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y44    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y42   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y42   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y42    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y44    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y42   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y44   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y45   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       79.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.157ns  (required time - arrival time)
  Source:                 system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_fpga_2 rise@81.538ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.186ns  (logic 0.718ns (60.520%)  route 0.468ns (39.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 84.218 - 81.538 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4, routed)           1.661     2.969    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X26Y57         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.419     3.388 r  system_i/CLK_DIV_0/U0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.468     3.856    system_i/CLK_DIV_0/U0/cnt
    SLICE_X26Y57         LUT3 (Prop_lut3_I1_O)        0.299     4.155 r  system_i/CLK_DIV_0/U0/CLK_out_int_i_1/O
                         net (fo=1, routed)           0.000     4.155    system_i/CLK_DIV_0/U0/CLK_out_int_i_1_n_0
    SLICE_X26Y57         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    82.639    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.730 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4, routed)           1.488    84.218    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X26Y57         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
                         clock pessimism              0.289    84.507    
                         clock uncertainty           -1.224    83.283    
    SLICE_X26Y57         FDRE (Setup_fdre_C_D)        0.029    83.312    system_i/CLK_DIV_0/U0/CLK_out_int_reg
  -------------------------------------------------------------------
                         required time                         83.312    
                         arrival time                          -4.155    
  -------------------------------------------------------------------
                         slack                                 79.157    

Slack (MET) :             79.209ns  (required time - arrival time)
  Source:                 system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_fpga_2 rise@81.538ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.712ns (60.319%)  route 0.468ns (39.681%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.680ns = ( 84.218 - 81.538 ) 
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4, routed)           1.661     2.969    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X26Y57         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.419     3.388 f  system_i/CLK_DIV_0/U0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.468     3.856    system_i/CLK_DIV_0/U0/cnt
    SLICE_X26Y57         LUT2 (Prop_lut2_I0_O)        0.293     4.149 r  system_i/CLK_DIV_0/U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.149    system_i/CLK_DIV_0/U0/cnt[0]_i_1_n_0
    SLICE_X26Y57         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    82.639    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.730 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4, routed)           1.488    84.218    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X26Y57         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                         clock pessimism              0.289    84.507    
                         clock uncertainty           -1.224    83.283    
    SLICE_X26Y57         FDRE (Setup_fdre_C_D)        0.075    83.358    system_i/CLK_DIV_0/U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                 79.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.916%)  route 0.160ns (41.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4, routed)           0.560     0.901    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X26Y57         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.128     1.029 f  system_i/CLK_DIV_0/U0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.160     1.189    system_i/CLK_DIV_0/U0/cnt
    SLICE_X26Y57         LUT2 (Prop_lut2_I0_O)        0.102     1.291 r  system_i/CLK_DIV_0/U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.291    system_i/CLK_DIV_0/U0/cnt[0]_i_1_n_0
    SLICE_X26Y57         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4, routed)           0.829     1.199    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X26Y57         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                         clock pessimism             -0.298     0.901    
    SLICE_X26Y57         FDRE (Hold_fdre_C_D)         0.107     1.008    system_i/CLK_DIV_0/U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.124%)  route 0.201ns (51.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4, routed)           0.560     0.901    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X26Y57         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/Q
                         net (fo=5, routed)           0.201     1.242    system_i/CLK_DIV_0/U0/CLK_out
    SLICE_X26Y57         LUT3 (Prop_lut3_I0_O)        0.045     1.287 r  system_i/CLK_DIV_0/U0/CLK_out_int_i_1/O
                         net (fo=1, routed)           0.000     1.287    system_i/CLK_DIV_0/U0/CLK_out_int_i_1_n_0
    SLICE_X26Y57         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=4, routed)           0.829     1.199    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X26Y57         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
                         clock pessimism             -0.298     0.901    
    SLICE_X26Y57         FDRE (Hold_fdre_C_D)         0.091     0.992    system_i/CLK_DIV_0/U0/CLK_out_int_reg
  -------------------------------------------------------------------
                         required time                         -0.992    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 40.769 }
Period(ns):         81.538
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         81.538      79.383     BUFGCTRL_X0Y1  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         81.538      80.538     SLICE_X26Y57   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         81.538      80.538     SLICE_X26Y57   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X26Y57   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X26Y57   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X26Y57   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X26Y57   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X26Y57   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X26Y57   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X26Y57   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X26Y57   system_i/CLK_DIV_0/U0/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_axi_aclk
  To Clock:  s_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        5.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 2.454ns (59.316%)  route 1.683ns (40.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 11.494 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.720     1.720    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      2.454     4.174 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[12]
                         net (fo=1, routed)           1.683     5.858    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/doutb[12]
    SLICE_X26Y36         FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.494    11.494    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X26Y36         FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[12]/C
                         clock pessimism              0.014    11.508    
                         clock uncertainty           -0.035    11.473    
    SLICE_X26Y36         FDRE (Setup_fdre_C_D)       -0.067    11.406    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[12]
  -------------------------------------------------------------------
                         required time                         11.406    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.580ns (14.670%)  route 3.374ns (85.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.717     1.717    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.456     2.173 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/Q
                         net (fo=6, routed)           1.631     3.804    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/S_AXI_AWREADY
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     3.928 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.743     5.671    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.504    11.504    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[14]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.035    11.469    
    SLICE_X7Y39          FDRE (Setup_fdre_C_CE)      -0.205    11.264    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.580ns (14.670%)  route 3.374ns (85.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.717     1.717    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.456     2.173 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/Q
                         net (fo=6, routed)           1.631     3.804    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/S_AXI_AWREADY
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     3.928 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.743     5.671    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.504    11.504    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[2]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.035    11.469    
    SLICE_X7Y39          FDRE (Setup_fdre_C_CE)      -0.205    11.264    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.580ns (14.670%)  route 3.374ns (85.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.717     1.717    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.456     2.173 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/Q
                         net (fo=6, routed)           1.631     3.804    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/S_AXI_AWREADY
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     3.928 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.743     5.671    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.504    11.504    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[34]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.035    11.469    
    SLICE_X7Y39          FDRE (Setup_fdre_C_CE)      -0.205    11.264    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[34]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.954ns  (logic 0.580ns (14.670%)  route 3.374ns (85.330%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.717     1.717    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.456     2.173 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/Q
                         net (fo=6, routed)           1.631     3.804    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/S_AXI_AWREADY
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     3.928 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.743     5.671    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.504    11.504    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[63]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.035    11.469    
    SLICE_X7Y39          FDRE (Setup_fdre_C_CE)      -0.205    11.264    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[63]
  -------------------------------------------------------------------
                         required time                         11.264    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 2.454ns (61.773%)  route 1.519ns (38.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.720     1.720    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      2.454     4.174 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[16]
                         net (fo=1, routed)           1.519     5.693    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/doutb[16]
    SLICE_X24Y35         FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.490    11.490    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X24Y35         FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[16]/C
                         clock pessimism              0.014    11.504    
                         clock uncertainty           -0.035    11.469    
    SLICE_X24Y35         FDRE (Setup_fdre_C_D)       -0.031    11.438    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[16]
  -------------------------------------------------------------------
                         required time                         11.438    
                         arrival time                          -5.693    
  -------------------------------------------------------------------
                         slack                                  5.745    

Slack (MET) :             5.755ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 2.454ns (62.348%)  route 1.482ns (37.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.720     1.720    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[11])
                                                      2.454     4.174 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DOADO[11]
                         net (fo=1, routed)           1.482     5.656    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/doutb[11]
    SLICE_X27Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.499    11.499    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X27Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[11]/C
                         clock pessimism              0.014    11.513    
                         clock uncertainty           -0.035    11.478    
    SLICE_X27Y43         FDRE (Setup_fdre_C_D)       -0.067    11.411    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[11]
  -------------------------------------------------------------------
                         required time                         11.411    
                         arrival time                          -5.656    
  -------------------------------------------------------------------
                         slack                                  5.755    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.580ns (15.374%)  route 3.193ns (84.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.717     1.717    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.456     2.173 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/Q
                         net (fo=6, routed)           1.631     3.804    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/S_AXI_AWREADY
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     3.928 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.562     5.490    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.501    11.501    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[16]/C
                         clock pessimism              0.000    11.501    
                         clock uncertainty           -0.035    11.466    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    11.261    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[16]
  -------------------------------------------------------------------
                         required time                         11.261    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.580ns (15.374%)  route 3.193ns (84.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.717     1.717    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.456     2.173 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/Q
                         net (fo=6, routed)           1.631     3.804    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/S_AXI_AWREADY
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     3.928 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.562     5.490    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.501    11.501    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[18]/C
                         clock pessimism              0.000    11.501    
                         clock uncertainty           -0.035    11.466    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    11.261    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[18]
  -------------------------------------------------------------------
                         required time                         11.261    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.580ns (15.374%)  route 3.193ns (84.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.717     1.717    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.456     2.173 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/Q
                         net (fo=6, routed)           1.631     3.804    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/S_AXI_AWREADY
    SLICE_X4Y55          LUT4 (Prop_lut4_I0_O)        0.124     3.928 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.562     5.490    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.501    11.501    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[26]/C
                         clock pessimism              0.000    11.501    
                         clock uncertainty           -0.035    11.466    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    11.261    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         11.261    
                         arrival time                          -5.490    
  -------------------------------------------------------------------
                         slack                                  5.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y36          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[10]/Q
                         net (fo=1, routed)           0.108     0.810    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.871     0.871    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.619    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.155     0.774    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[16]/Q
                         net (fo=1, routed)           0.108     0.810    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[16]
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.871     0.871    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.619    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.155     0.774    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[18]/Q
                         net (fo=1, routed)           0.108     0.810    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[18]
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.871     0.871    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.619    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.155     0.774    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.614%)  route 0.108ns (43.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[26]/Q
                         net (fo=1, routed)           0.108     0.811    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[26]
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.871     0.871    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.619    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.155     0.774    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.898%)  route 0.107ns (43.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.564     0.564    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y38          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[35]/Q
                         net (fo=1, routed)           0.107     0.811    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[35]
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.871     0.871    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.619    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     0.774    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.564     0.564    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y38          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[19]/Q
                         net (fo=1, routed)           0.108     0.812    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[19]
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.871     0.871    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.619    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.155     0.774    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X8Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[36]/Q
                         net (fo=1, routed)           0.125     0.851    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[36]
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.871     0.871    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.638    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.155     0.793    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X8Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[38]/Q
                         net (fo=1, routed)           0.125     0.851    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[38]
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.871     0.871    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.638    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.155     0.793    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.793    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X6Y36          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[44]/Q
                         net (fo=1, routed)           0.108     0.833    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[44]
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.871     0.871    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.619    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     0.774    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X6Y36          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     0.726 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[46]/Q
                         net (fo=1, routed)           0.108     0.833    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[46]
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.871     0.871    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.252     0.619    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.155     0.774    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.774    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_axi_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/Jaxc_I2S_1/U0/s_axi_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y35  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y38  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y43  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X26Y36  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y41  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y40  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y39  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X24Y35  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y43  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y43  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y35  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y39  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y39  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y36  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y58   system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_arready_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y39  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/new_input_sample/clk_a_buffer_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X26Y39  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/new_input_sample/clk_a_buffer_reg[43]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X22Y33  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/new_input_sample/clk_a_buffer_reg[56]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y43   system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y43   system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y43   system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[47]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y43   system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[61]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y35  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_buf_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_axi_aclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.642ns (24.003%)  route 2.033ns (75.997%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.712     1.712    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X0Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.518     2.230 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_bvalid_reg/Q
                         net (fo=5, routed)           2.033     4.263    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X2Y59          LUT4 (Prop_lut4_I3_O)        0.124     4.387 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1/O
                         net (fo=1, routed)           0.000     4.387    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1_n_0
    SLICE_X2Y59          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.539    12.731    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X2Y59          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/C
                         clock pessimism              0.114    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X2Y59          FDRE (Setup_fdre_C_D)        0.029    12.720    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                  8.333    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.642ns (24.068%)  route 2.025ns (75.932%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns = ( 12.731 - 10.000 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.712     1.712    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X0Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.518     2.230 f  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_bvalid_reg/Q
                         net (fo=5, routed)           2.025     4.255    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.124     4.379 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1/O
                         net (fo=1, routed)           0.000     4.379    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1_n_0
    SLICE_X2Y59          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.539    12.731    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X2Y59          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/C
                         clock pessimism              0.114    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X2Y59          FDRE (Setup_fdre_C_D)        0.031    12.722    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.373ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 0.580ns (21.708%)  route 2.092ns (78.292%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.717     1.717    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.456     2.173 f  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/Q
                         net (fo=6, routed)           2.092     4.265    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.124     4.389 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     4.389    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.541    12.733    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X3Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                         clock pessimism              0.154    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)        0.029    12.762    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -4.389    
  -------------------------------------------------------------------
                         slack                                  8.373    

Slack (MET) :             8.485ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 0.642ns (24.611%)  route 1.967ns (75.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.728 - 10.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.711     1.711    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X0Y58          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.518     2.229 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_arready_reg/Q
                         net (fo=4, routed)           1.967     4.196    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_axi_arready
    SLICE_X0Y57          LUT5 (Prop_lut5_I2_O)        0.124     4.320 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/s_ready_i_i_1__2/O
                         net (fo=1, routed)           0.000     4.320    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/s_ready_i_i_1__2_n_0
    SLICE_X0Y57          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.536    12.728    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/aclk
    SLICE_X0Y57          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/s_ready_i_reg/C
                         clock pessimism              0.150    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)        0.081    12.805    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                          -4.320    
  -------------------------------------------------------------------
                         slack                                  8.485    

Slack (MET) :             8.513ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.642ns (24.650%)  route 1.962ns (75.350%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.710     1.710    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X0Y60          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.518     2.228 f  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_rvalid_reg/Q
                         net (fo=3, routed)           1.962     4.190    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_axi_rvalid
    SLICE_X0Y60          LUT5 (Prop_lut5_I4_O)        0.124     4.314 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/s_ready_i_i_1__3/O
                         net (fo=1, routed)           0.000     4.314    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/s_ready_i_i_1__3_n_0
    SLICE_X0Y60          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.535    12.727    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/aclk
    SLICE_X0Y60          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/s_ready_i_reg/C
                         clock pessimism              0.175    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.079    12.827    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.827    
                         arrival time                          -4.314    
  -------------------------------------------------------------------
                         slack                                  8.513    

Slack (MET) :             8.637ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.366ns  (logic 0.718ns (30.349%)  route 1.648ns (69.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.717     1.717    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.419     2.136 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_wready_reg/Q
                         net (fo=6, routed)           1.648     3.784    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.299     4.083 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0/O
                         net (fo=1, routed)           0.000     4.083    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0_n_0
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.537    12.729    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/C
                         clock pessimism              0.114    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X1Y55          FDRE (Setup_fdre_C_D)        0.031    12.720    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.720    
                         arrival time                          -4.083    
  -------------------------------------------------------------------
                         slack                                  8.637    

Slack (MET) :             8.666ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 0.642ns (26.167%)  route 1.811ns (73.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 12.727 - 10.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.710     1.710    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X0Y60          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.518     2.228 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_rvalid_reg/Q
                         net (fo=3, routed)           1.811     4.039    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_axi_rvalid
    SLICE_X0Y60          LUT4 (Prop_lut4_I3_O)        0.124     4.163 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_valid_i_i_1__3/O
                         net (fo=1, routed)           0.000     4.163    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_valid_i_i_1__3_n_0
    SLICE_X0Y60          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.535    12.727    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/aclk
    SLICE_X0Y60          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_valid_i_reg/C
                         clock pessimism              0.175    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X0Y60          FDRE (Setup_fdre_C_D)        0.081    12.829    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.829    
                         arrival time                          -4.163    
  -------------------------------------------------------------------
                         slack                                  8.666    

Slack (MET) :             8.725ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.718ns (31.541%)  route 1.558ns (68.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.717     1.717    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.419     2.136 f  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_wready_reg/Q
                         net (fo=6, routed)           1.558     3.694    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.299     3.993 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     3.993    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0_n_0
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.537    12.729    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                         clock pessimism              0.114    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X1Y55          FDRE (Setup_fdre_C_D)        0.029    12.718    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -3.993    
  -------------------------------------------------------------------
                         slack                                  8.725    

Slack (MET) :             8.777ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.313ns  (logic 0.642ns (27.758%)  route 1.671ns (72.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.728 - 10.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.711     1.711    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X0Y58          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.518     2.229 f  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_arready_reg/Q
                         net (fo=4, routed)           1.671     3.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_axi_arready
    SLICE_X0Y57          LUT4 (Prop_lut4_I1_O)        0.124     4.024 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_valid_i_i_1__2/O
                         net (fo=1, routed)           0.000     4.024    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_valid_i_i_1__2_n_0
    SLICE_X0Y57          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.536    12.728    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/aclk
    SLICE_X0Y57          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_valid_i_reg/C
                         clock pessimism              0.150    12.878    
                         clock uncertainty           -0.154    12.724    
    SLICE_X0Y57          FDRE (Setup_fdre_C_D)        0.077    12.801    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  8.777    

Slack (MET) :             8.901ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.580ns (27.026%)  route 1.566ns (72.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.717     1.717    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.456     2.173 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/Q
                         net (fo=6, routed)           1.566     3.739    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X3Y55          LUT5 (Prop_lut5_I2_O)        0.124     3.863 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     3.863    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.541    12.733    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X3Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/C
                         clock pessimism              0.154    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X3Y55          FDRE (Setup_fdre_C_D)        0.031    12.764    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                          -3.863    
  -------------------------------------------------------------------
                         slack                                  8.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.467ns (25.915%)  route 1.335ns (74.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.541     1.541    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.367     1.908 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/Q
                         net (fo=6, routed)           1.335     3.243    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X3Y55          LUT5 (Prop_lut5_I2_O)        0.100     3.343 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     3.343    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.717     3.025    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X3Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/C
                         clock pessimism             -0.154     2.871    
                         clock uncertainty            0.154     3.025    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.270     3.295    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.518ns (27.024%)  route 1.399ns (72.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.019ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.536     1.536    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X0Y58          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.418     1.954 f  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_arready_reg/Q
                         net (fo=4, routed)           1.399     3.353    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_axi_arready
    SLICE_X0Y57          LUT4 (Prop_lut4_I1_O)        0.100     3.453 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_valid_i_i_1__2/O
                         net (fo=1, routed)           0.000     3.453    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_valid_i_i_1__2_n_0
    SLICE_X0Y57          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.711     3.019    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/aclk
    SLICE_X0Y57          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_valid_i_reg/C
                         clock pessimism             -0.150     2.869    
                         clock uncertainty            0.154     3.023    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.330     3.353    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -3.353    
                         arrival time                           3.453    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.917ns  (logic 0.578ns (30.145%)  route 1.339ns (69.855%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.541     1.541    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.337     1.878 f  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_wready_reg/Q
                         net (fo=6, routed)           1.339     3.217    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X1Y55          LUT4 (Prop_lut4_I1_O)        0.241     3.458 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     3.458    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0_n_0
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.712     3.020    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                         clock pessimism             -0.114     2.906    
                         clock uncertainty            0.154     3.060    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.269     3.329    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -3.329    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.578ns (29.210%)  route 1.401ns (70.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.020ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.541     1.541    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.337     1.878 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_wready_reg/Q
                         net (fo=6, routed)           1.401     3.278    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X1Y55          LUT5 (Prop_lut5_I2_O)        0.241     3.519 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0/O
                         net (fo=1, routed)           0.000     3.519    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0_n_0
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.712     3.020    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/C
                         clock pessimism             -0.114     2.906    
                         clock uncertainty            0.154     3.060    
    SLICE_X1Y55          FDRE (Hold_fdre_C_D)         0.270     3.330    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.519    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.518ns (25.165%)  route 1.540ns (74.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.535     1.535    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X0Y60          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.418     1.953 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_rvalid_reg/Q
                         net (fo=3, routed)           1.540     3.493    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_axi_rvalid
    SLICE_X0Y60          LUT4 (Prop_lut4_I3_O)        0.100     3.593 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_valid_i_i_1__3/O
                         net (fo=1, routed)           0.000     3.593    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_valid_i_i_1__3_n_0
    SLICE_X0Y60          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.710     3.018    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/aclk
    SLICE_X0Y60          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_valid_i_reg/C
                         clock pessimism             -0.175     2.843    
                         clock uncertainty            0.154     2.997    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.333     3.330    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -3.330    
                         arrival time                           3.593    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.209ns (21.964%)  route 0.743ns (78.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.580     0.580    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X0Y58          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.164     0.744 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_arready_reg/Q
                         net (fo=4, routed)           0.743     1.486    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_axi_arready
    SLICE_X0Y57          LUT5 (Prop_lut5_I2_O)        0.045     1.531 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/s_ready_i_i_1__2/O
                         net (fo=1, routed)           0.000     1.531    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/s_ready_i_i_1__2_n_0
    SLICE_X0Y57          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.849     1.219    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/aclk
    SLICE_X0Y57          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/s_ready_i_reg/C
                         clock pessimism             -0.253     0.966    
                         clock uncertainty            0.154     1.120    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.121     1.241    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.209ns (20.808%)  route 0.795ns (79.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.581     0.581    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X0Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.164     0.745 f  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_bvalid_reg/Q
                         net (fo=5, routed)           0.795     1.540    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X2Y59          LUT5 (Prop_lut5_I4_O)        0.045     1.585 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1/O
                         net (fo=1, routed)           0.000     1.585    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1_n_0
    SLICE_X2Y59          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.851     1.221    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X2Y59          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/C
                         clock pessimism             -0.234     0.987    
                         clock uncertainty            0.154     1.141    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.092     1.233    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.209ns (20.598%)  route 0.806ns (79.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.581     0.581    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X0Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.164     0.745 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_bvalid_reg/Q
                         net (fo=5, routed)           0.806     1.550    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X2Y59          LUT4 (Prop_lut4_I3_O)        0.045     1.595 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1/O
                         net (fo=1, routed)           0.000     1.595    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1_n_0
    SLICE_X2Y59          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.851     1.221    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X2Y59          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.234     0.987    
                         clock uncertainty            0.154     1.141    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.091     1.232    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.595    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.518ns (23.757%)  route 1.662ns (76.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.535     1.535    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X0Y60          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.418     1.953 f  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_rvalid_reg/Q
                         net (fo=3, routed)           1.662     3.615    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_axi_rvalid
    SLICE_X0Y60          LUT5 (Prop_lut5_I4_O)        0.100     3.715 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/s_ready_i_i_1__3/O
                         net (fo=1, routed)           0.000     3.715    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/s_ready_i_i_1__3_n_0
    SLICE_X0Y60          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.710     3.018    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/aclk
    SLICE_X0Y60          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/s_ready_i_reg/C
                         clock pessimism             -0.175     2.843    
                         clock uncertainty            0.154     2.997    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.331     3.328    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -3.328    
                         arrival time                           3.715    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.186ns (17.004%)  route 0.908ns (82.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.583     0.583    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDRE (Prop_fdre_C_Q)         0.141     0.724 f  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/Q
                         net (fo=6, routed)           0.908     1.632    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.045     1.677 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     1.677    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.852     1.222    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X3Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                         clock pessimism             -0.256     0.966    
                         clock uncertainty            0.154     1.120    
    SLICE_X3Y55          FDRE (Hold_fdre_C_D)         0.091     1.211    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.466    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  s_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        4.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.580ns (18.112%)  route 2.622ns (81.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.712     3.020    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.879     4.355    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y55          LUT4 (Prop_lut4_I2_O)        0.124     4.479 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.743     6.222    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.504    11.504    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[14]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.154    11.350    
    SLICE_X7Y39          FDRE (Setup_fdre_C_CE)      -0.205    11.145    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.580ns (18.112%)  route 2.622ns (81.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.712     3.020    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.879     4.355    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y55          LUT4 (Prop_lut4_I2_O)        0.124     4.479 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.743     6.222    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.504    11.504    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[2]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.154    11.350    
    SLICE_X7Y39          FDRE (Setup_fdre_C_CE)      -0.205    11.145    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.580ns (18.112%)  route 2.622ns (81.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.712     3.020    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.879     4.355    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y55          LUT4 (Prop_lut4_I2_O)        0.124     4.479 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.743     6.222    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.504    11.504    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[34]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.154    11.350    
    SLICE_X7Y39          FDRE (Setup_fdre_C_CE)      -0.205    11.145    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[34]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.202ns  (logic 0.580ns (18.112%)  route 2.622ns (81.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.712     3.020    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.879     4.355    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y55          LUT4 (Prop_lut4_I2_O)        0.124     4.479 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.743     6.222    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.504    11.504    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[63]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.154    11.350    
    SLICE_X7Y39          FDRE (Setup_fdre_C_CE)      -0.205    11.145    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[63]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  4.923    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.198%)  route 2.441ns (80.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.712     3.020    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.879     4.355    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y55          LUT4 (Prop_lut4_I2_O)        0.124     4.479 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.562     6.041    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.501    11.501    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[16]/C
                         clock pessimism              0.000    11.501    
                         clock uncertainty           -0.154    11.347    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    11.142    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[16]
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.198%)  route 2.441ns (80.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.712     3.020    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.879     4.355    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y55          LUT4 (Prop_lut4_I2_O)        0.124     4.479 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.562     6.041    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.501    11.501    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[18]/C
                         clock pessimism              0.000    11.501    
                         clock uncertainty           -0.154    11.347    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    11.142    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[18]
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.198%)  route 2.441ns (80.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.712     3.020    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.879     4.355    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y55          LUT4 (Prop_lut4_I2_O)        0.124     4.479 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.562     6.041    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.501    11.501    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[26]/C
                         clock pessimism              0.000    11.501    
                         clock uncertainty           -0.154    11.347    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    11.142    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[26]
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.198%)  route 2.441ns (80.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.712     3.020    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.879     4.355    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y55          LUT4 (Prop_lut4_I2_O)        0.124     4.479 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.562     6.041    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.501    11.501    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[48]/C
                         clock pessimism              0.000    11.501    
                         clock uncertainty           -0.154    11.347    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    11.142    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[48]
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.198%)  route 2.441ns (80.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.712     3.020    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.879     4.355    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y55          LUT4 (Prop_lut4_I2_O)        0.124     4.479 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.562     6.041    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.501    11.501    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[4]/C
                         clock pessimism              0.000    11.501    
                         clock uncertainty           -0.154    11.347    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    11.142    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.580ns (19.198%)  route 2.441ns (80.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    3.020ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.712     3.020    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X1Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     3.476 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.879     4.355    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wvalid
    SLICE_X4Y55          LUT4 (Prop_lut4_I2_O)        0.124     4.479 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in[63]_i_1/O
                         net (fo=64, routed)          1.562     6.041    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_wren
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        1.501    11.501    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y35          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[50]/C
                         clock pessimism              0.000    11.501    
                         clock uncertainty           -0.154    11.347    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    11.142    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[50]
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  5.101    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.316%)  route 0.123ns (46.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.565     0.905    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X7Y42          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[13]/Q
                         net (fo=2, routed)           0.123     1.170    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wdata[13]
    SLICE_X6Y40          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.833     0.833    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X6Y40          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[13]/C
                         clock pessimism             -0.252     0.581    
                         clock uncertainty            0.154     0.735    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.076     0.811    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.170    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.217%)  route 0.128ns (43.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.565     0.905    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X8Y41          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[19]/Q
                         net (fo=2, routed)           0.128     1.197    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wdata[19]
    SLICE_X6Y40          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.833     0.833    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X6Y40          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[51]/C
                         clock pessimism             -0.233     0.600    
                         clock uncertainty            0.154     0.754    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.064     0.818    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.446%)  route 0.132ns (41.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.583     0.924    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X3Y55          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           0.132     1.197    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_awvalid
    SLICE_X2Y55          LUT3 (Prop_lut3_I1_O)        0.045     1.242 r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_i_2/O
                         net (fo=1, routed)           0.000     1.242    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready0
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.852     0.852    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X2Y55          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg/C
                         clock pessimism             -0.256     0.596    
                         clock uncertainty            0.154     0.750    
    SLICE_X2Y55          FDRE (Hold_fdre_C_D)         0.091     0.841    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/axi_awready_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.773%)  route 0.134ns (51.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.565     0.905    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X9Y40          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[9]/Q
                         net (fo=2, routed)           0.134     1.168    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wdata[9]
    SLICE_X6Y40          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.833     0.833    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X6Y40          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[41]/C
                         clock pessimism             -0.233     0.600    
                         clock uncertainty            0.154     0.754    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.007     0.761    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.868%)  route 0.124ns (49.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.565     0.905    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X9Y40          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[27]/Q
                         net (fo=2, routed)           0.124     1.157    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wdata[27]
    SLICE_X8Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.832     0.832    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X8Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[27]/C
                         clock pessimism             -0.252     0.580    
                         clock uncertainty            0.154     0.734    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.010     0.744    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.744    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.246%)  route 0.132ns (50.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.565     0.905    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X9Y40          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[9]/Q
                         net (fo=2, routed)           0.132     1.165    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wdata[9]
    SLICE_X8Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.832     0.832    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X8Y39          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[9]/C
                         clock pessimism             -0.252     0.580    
                         clock uncertainty            0.154     0.734    
    SLICE_X8Y39          FDRE (Hold_fdre_C_D)         0.011     0.745    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.935%)  route 0.195ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.565     0.905    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X9Y40          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[0]/Q
                         net (fo=2, routed)           0.195     1.242    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wdata[0]
    SLICE_X7Y36          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.829     0.829    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X7Y36          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[32]/C
                         clock pessimism             -0.233     0.596    
                         clock uncertainty            0.154     0.750    
    SLICE_X7Y36          FDRE (Hold_fdre_C_D)         0.071     0.821    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.746%)  route 0.189ns (57.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.565     0.905    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X7Y42          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[11]/Q
                         net (fo=2, routed)           0.189     1.235    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wdata[11]
    SLICE_X6Y40          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.833     0.833    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X6Y40          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[11]/C
                         clock pessimism             -0.252     0.581    
                         clock uncertainty            0.154     0.735    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.075     0.810    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.388%)  route 0.154ns (54.613%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.565     0.905    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X7Y42          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.128     1.033 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[31]/Q
                         net (fo=2, routed)           0.154     1.188    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wdata[31]
    SLICE_X6Y40          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.833     0.833    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X6Y40          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[31]/C
                         clock pessimism             -0.252     0.581    
                         clock uncertainty            0.154     0.735    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.023     0.758    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.758    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.190%)  route 0.178ns (55.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.565     0.905    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X7Y42          FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[11]/Q
                         net (fo=2, routed)           0.178     1.225    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_wdata[11]
    SLICE_X6Y40          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2506, routed)        0.833     0.833    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X6Y40          FDRE                                         r  system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[43]/C
                         clock pessimism             -0.252     0.581    
                         clock uncertainty            0.154     0.735    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.053     0.788    system_i/Jaxc_I2S_1/U0/Jaxc_I2S_v1_0_S_AXI_inst/slv_reg_in_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.788    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.437    





