VCO     CALCULATED period_ns = 0.889 ( MHz = 1125.000 )
CLKOUT0 CALCULATED period_ns = 8.000 ( MHz = 125.000 ), out_high_ns = 4.000, out_phase_ns = 0.000
CLKOUT1 CALCULATED period_ns = 8.000 ( MHz = 125.000 ), out_high_ns = 4.000, out_phase_ns = 2.000
CLKOUT2 CALCULATED period_ns = 8.000 ( MHz = 125.000 ), out_high_ns = 2.222, out_phase_ns = 4.000
CLKOUT3 CALCULATED period_ns = 8.000 ( MHz = 125.000 ), out_high_ns = 6.222, out_phase_ns = 6.000
CLKOUT4 CALCULATED period_ns = 24.000 ( MHz = 41.667 ), out_high_ns = 12.000, out_phase_ns = 0.000
CLKOUT5 CALCULATED period_ns = 5.333 ( MHz = 187.500 ), out_high_ns = 2.667, out_phase_ns = 0.000
CLKOUT6 CALCULATED period_ns = 3.556 ( MHz = 281.250 ), out_high_ns = 1.778, out_phase_ns = 0.000
VCD info: dumpfile sim.vcd opened for output.
[0.00 ns] START simulation
[0.00 ns] reset=0 clk_in_sel=0 locked=0
[436.00 ns] reset=0 clk_in_sel=0 locked=1
 clk_out7: frequency 281.246 MHz, duty cycle 50.000%.
 clk_out6: frequency 187.501 MHz, duty cycle 49.991%.
 clk_out4: frequency 125.000 MHz, duty cycle 77.775%.
 clk_out1: frequency 125.000 MHz, duty cycle 50.000%.
 clk_out2: frequency 125.000 MHz, duty cycle 50.000%.
 clk_out3: frequency 125.000 MHz, duty cycle 27.775%.
  clk_in2: frequency 125.000 MHz, duty cycle 50.000%.
  clk_in1: frequency 100.000 MHz, duty cycle 50.000%.
 clk_out5: frequency 41.667 MHz, duty cycle 50.000%.
[1000.00 ns] Apply reset
[1000.00 ns] reset=1 clk_in_sel=0 locked=1
[1000.00 ns] reset=1 clk_in_sel=0 locked=0
[1050.00 ns] Change clk_in_sel DURING reset
VCO     CALCULATED period_ns = 1.111 ( MHz = 900.000 )
CLKOUT0 CALCULATED period_ns = 10.000 ( MHz = 100.000 ), out_high_ns = 5.000, out_phase_ns = 0.000
CLKOUT1 CALCULATED period_ns = 10.000 ( MHz = 100.000 ), out_high_ns = 5.000, out_phase_ns = 2.500
CLKOUT2 CALCULATED period_ns = 10.000 ( MHz = 100.000 ), out_high_ns = 2.778, out_phase_ns = 5.000
CLKOUT3 CALCULATED period_ns = 10.000 ( MHz = 100.000 ), out_high_ns = 7.778, out_phase_ns = 7.500
CLKOUT4 CALCULATED period_ns = 30.000 ( MHz = 33.333 ), out_high_ns = 15.000, out_phase_ns = 0.000
CLKOUT5 CALCULATED period_ns = 6.667 ( MHz = 150.000 ), out_high_ns = 3.333, out_phase_ns = 0.000
CLKOUT6 CALCULATED period_ns = 4.444 ( MHz = 225.000 ), out_high_ns = 2.222, out_phase_ns = 0.000
[1050.00 ns] reset=1 clk_in_sel=1 locked=0
[1100.00 ns] Deassert reset
[1100.00 ns] reset=0 clk_in_sel=1 locked=0
[1536.00 ns] MMCM locked
[1536.00 ns] reset=0 clk_in_sel=1 locked=1
 clk_out7: frequency 225.002 MHz, duty cycle 50.000%.
 clk_out6: frequency 149.999 MHz, duty cycle 50.007%.
  clk_in2: frequency 125.000 MHz, duty cycle 50.000%.
 clk_out4: frequency 100.000 MHz, duty cycle 77.780%.
 clk_out1: frequency 100.000 MHz, duty cycle 50.000%.
 clk_out2: frequency 100.000 MHz, duty cycle 50.000%.
 clk_out3: frequency 100.000 MHz, duty cycle 27.780%.
  clk_in1: frequency 100.000 MHz, duty cycle 50.000%.
 clk_out5: frequency 33.333 MHz, duty cycle 50.000%.
[2536.00 ns] END simulation
[2536.00 ns] ALL TESTS PASSED
clk_wiz_sim.v:243: $finish called at 2536100 (1ps)
