Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sun Apr 15 14:05:24 2018
| Host         : salil running 64-bit Ubuntu 17.10
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file /home/salil/HDD/Work/ProgrammingModel/AES/timing_report_aes_gcm_128_input_five_pipelines_synth.txt
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

i_reset
sw[0]
sw[10]
sw[11]
sw[12]
sw[13]
sw[14]
sw[15]
sw[1]
sw[2]
sw[3]
sw[4]
sw[5]
sw[6]
sw[7]
sw[8]
sw[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

an[0]
an[1]
an[2]
an[3]
seg[0]
seg[1]
seg[2]
seg[3]
seg[4]
seg[5]
seg[6]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.573        0.000                      0                 1419        0.073        0.000                      0                 1419        3.000        0.000                       0                   782  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 6.468}      12.935          77.308          
  w_clkfbout_clk_wiz_gen  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         1.573        0.000                      0                 1419        0.073        0.000                      0                 1419        5.488        0.000                       0                   778  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                  w_clk_out_clk_wiz_gen                           
(none)                  w_clkfbout_clk_wiz_gen                          
(none)                                          w_clk_out_clk_wiz_gen   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        1.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_j0_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s3_encrypted_cb_reg_rep/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        10.524ns  (logic 2.163ns (20.554%)  route 8.361ns (79.446%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 10.674 - 12.935 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s2_j0_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s2_j0_reg[46]/Q
                         net (fo=5, unplaced)         0.769    -0.361    gcm_aes_instance/r_s2_j0_reg_n_0_[46]
                                                                      f  gcm_aes_instance/g0_b0__2_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    -0.066 r  gcm_aes_instance/g0_b0__2_i_2/O
                         net (fo=96, unplaced)        1.210     1.144    gcm_aes_instance/g0_b0__2_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b1__8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.268 r  gcm_aes_instance/g0_b1__8/O
                         net (fo=1, unplaced)         0.000     1.268    gcm_aes_instance/g0_b1__8_n_0
                                                                      r  gcm_aes_instance/g0_b0__19_i_51/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     1.513 r  gcm_aes_instance/g0_b0__19_i_51/O
                         net (fo=1, unplaced)         0.000     1.513    gcm_aes_instance/g0_b0__19_i_51_n_0
                                                                      r  gcm_aes_instance/g0_b0__19_i_16/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     1.617 r  gcm_aes_instance/g0_b0__19_i_16/O
                         net (fo=5, unplaced)         1.025     2.642    gcm_aes_instance/p_16_in968_in[1]
                                                                      r  gcm_aes_instance/g0_b0__21_i_8/I0
                         LUT5 (Prop_lut5_I0_O)        0.319     2.961 r  gcm_aes_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.902     3.863    gcm_aes_instance/g0_b0__21_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__21_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.987 r  gcm_aes_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        1.182     5.169    gcm_aes_instance/g0_b0__21_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b0__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  gcm_aes_instance/g0_b0__21/O
                         net (fo=2, unplaced)         0.460     5.753    gcm_aes_instance/g0_b0__21_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_78/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.877 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_78/O
                         net (fo=1, unplaced)         0.902     6.779    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_78_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_54/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.903 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_54/O
                         net (fo=1, unplaced)         1.111     8.014    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_54_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_15/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.138 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_15/O
                         net (fo=1, unplaced)         0.800     8.938    gcm_aes_instance/fn_aes_encrypt_unroll_stage10_return[9]
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.762    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.385 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    10.674    gcm_aes_instance/clk
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep/CLKBWRCLK
                         clock pessimism              0.530    11.205    
                         clock uncertainty           -0.128    11.077    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    10.511    gcm_aes_instance/r_s3_encrypted_cb_reg_rep
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_j0_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s3_encrypted_cb_reg_rep/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        10.524ns  (logic 2.163ns (20.554%)  route 8.361ns (79.446%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 10.674 - 12.935 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s2_j0_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s2_j0_reg[46]/Q
                         net (fo=5, unplaced)         0.769    -0.361    gcm_aes_instance/r_s2_j0_reg_n_0_[46]
                                                                      f  gcm_aes_instance/g0_b0__2_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    -0.066 r  gcm_aes_instance/g0_b0__2_i_2/O
                         net (fo=96, unplaced)        1.210     1.144    gcm_aes_instance/g0_b0__2_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b1__8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.268 r  gcm_aes_instance/g0_b1__8/O
                         net (fo=1, unplaced)         0.000     1.268    gcm_aes_instance/g0_b1__8_n_0
                                                                      r  gcm_aes_instance/g0_b0__19_i_51/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     1.513 r  gcm_aes_instance/g0_b0__19_i_51/O
                         net (fo=1, unplaced)         0.000     1.513    gcm_aes_instance/g0_b0__19_i_51_n_0
                                                                      r  gcm_aes_instance/g0_b0__19_i_16/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     1.617 r  gcm_aes_instance/g0_b0__19_i_16/O
                         net (fo=5, unplaced)         1.025     2.642    gcm_aes_instance/p_16_in968_in[1]
                                                                      r  gcm_aes_instance/g0_b0__21_i_8/I0
                         LUT5 (Prop_lut5_I0_O)        0.319     2.961 r  gcm_aes_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.902     3.863    gcm_aes_instance/g0_b0__21_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__21_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.987 r  gcm_aes_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        1.182     5.169    gcm_aes_instance/g0_b0__21_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b2__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  gcm_aes_instance/g0_b2__21/O
                         net (fo=2, unplaced)         0.460     5.753    gcm_aes_instance/g0_b2__21_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_76/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.877 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_76/O
                         net (fo=1, unplaced)         0.902     6.779    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_76_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_52/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.903 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_52/O
                         net (fo=1, unplaced)         1.111     8.014    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_52_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_13/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.138 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_13/O
                         net (fo=1, unplaced)         0.800     8.938    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_13_n_0
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.762    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.385 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    10.674    gcm_aes_instance/clk
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep/CLKBWRCLK
                         clock pessimism              0.530    11.205    
                         clock uncertainty           -0.128    11.077    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    10.511    gcm_aes_instance/r_s3_encrypted_cb_reg_rep
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.573ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_j0_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s3_encrypted_cb_reg_rep/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        10.524ns  (logic 2.163ns (20.554%)  route 8.361ns (79.446%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 10.674 - 12.935 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s2_j0_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  gcm_aes_instance/r_s2_j0_reg[46]/Q
                         net (fo=5, unplaced)         0.769    -0.361    gcm_aes_instance/r_s2_j0_reg_n_0_[46]
                                                                      f  gcm_aes_instance/g0_b0__2_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    -0.066 r  gcm_aes_instance/g0_b0__2_i_2/O
                         net (fo=96, unplaced)        1.210     1.144    gcm_aes_instance/g0_b0__2_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b1__8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.268 r  gcm_aes_instance/g0_b1__8/O
                         net (fo=1, unplaced)         0.000     1.268    gcm_aes_instance/g0_b1__8_n_0
                                                                      r  gcm_aes_instance/g0_b0__19_i_51/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     1.513 r  gcm_aes_instance/g0_b0__19_i_51/O
                         net (fo=1, unplaced)         0.000     1.513    gcm_aes_instance/g0_b0__19_i_51_n_0
                                                                      r  gcm_aes_instance/g0_b0__19_i_16/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     1.617 r  gcm_aes_instance/g0_b0__19_i_16/O
                         net (fo=5, unplaced)         1.025     2.642    gcm_aes_instance/p_16_in968_in[1]
                                                                      r  gcm_aes_instance/g0_b0__21_i_8/I0
                         LUT5 (Prop_lut5_I0_O)        0.319     2.961 r  gcm_aes_instance/g0_b0__21_i_8/O
                         net (fo=1, unplaced)         0.902     3.863    gcm_aes_instance/g0_b0__21_i_8_n_0
                                                                      r  gcm_aes_instance/g0_b0__21_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.987 r  gcm_aes_instance/g0_b0__21_i_2/O
                         net (fo=32, unplaced)        1.182     5.169    gcm_aes_instance/g0_b0__21_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b3__21/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.293 r  gcm_aes_instance/g0_b3__21/O
                         net (fo=2, unplaced)         0.460     5.753    gcm_aes_instance/g0_b3__21_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_72/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.877 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_72/O
                         net (fo=1, unplaced)         0.902     6.779    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_72_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_50/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.903 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_50/O
                         net (fo=1, unplaced)         1.111     8.014    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_50_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_12/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     8.138 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_12/O
                         net (fo=1, unplaced)         0.800     8.938    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_i_12_n_0
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.762    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.385 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    10.674    gcm_aes_instance/clk
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep/CLKBWRCLK
                         clock pessimism              0.530    11.205    
                         clock uncertainty           -0.128    11.077    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    10.511    gcm_aes_instance/r_s3_encrypted_cb_reg_rep
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 2.805ns (26.756%)  route 7.679ns (73.244%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 10.674 - 12.935 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s2_cb_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/r_s2_cb_reg_n_0_[125]
                                                                      r  gcm_aes_instance/r_s2_cb[123]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/r_s2_cb[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/r_s2_cb[123]_i_5_n_0
                                                                      r  gcm_aes_instance/r_s2_cb_reg[123]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/r_s2_cb_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/r_s2_cb_reg[123]_i_2_n_0
                                                                      r  gcm_aes_instance/r_s2_cb_reg[119]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     0.364 f  gcm_aes_instance/r_s2_cb_reg[119]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     0.993    gcm_aes_instance/r_s2_cb_reg[119]_i_2_n_4
                                                                      f  gcm_aes_instance/g0_b0__13_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     1.300 r  gcm_aes_instance/g0_b0__13_i_1/O
                         net (fo=32, unplaced)        1.035     2.335    gcm_aes_instance/g0_b0__13_i_1_n_0
                                                                      r  gcm_aes_instance/g3_b5__13/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  gcm_aes_instance/g3_b5__13/O
                         net (fo=3, unplaced)         0.920     3.379    gcm_aes_instance/g3_b5__13_n_0
                                                                      r  gcm_aes_instance/g0_b0__19_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.503 r  gcm_aes_instance/g0_b0__19_i_33/O
                         net (fo=3, unplaced)         0.467     3.970    gcm_aes_instance/p_18_in969_in[5]
                                                                      r  gcm_aes_instance/g0_b0__22_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.094 r  gcm_aes_instance/g0_b0__22_i_6/O
                         net (fo=32, unplaced)        1.035     5.129    gcm_aes_instance/g0_b0__22_i_6_n_0
                                                                      r  gcm_aes_instance/g0_b0__22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.253 r  gcm_aes_instance/g0_b0__22/O
                         net (fo=2, unplaced)         0.460     5.713    gcm_aes_instance/g0_b0__22_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_70/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.837 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_70/O
                         net (fo=1, unplaced)         0.902     6.739    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_70_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_42/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.863 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_42/O
                         net (fo=1, unplaced)         1.111     7.974    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_42_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_7/O
                         net (fo=1, unplaced)         0.800     8.898    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_7_n_0
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.762    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.385 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    10.674    gcm_aes_instance/clk
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0/CLKARDCLK
                         clock pessimism              0.530    11.205    
                         clock uncertainty           -0.128    11.077    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.511    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 2.805ns (26.756%)  route 7.679ns (73.244%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 10.674 - 12.935 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s2_cb_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/r_s2_cb_reg_n_0_[125]
                                                                      r  gcm_aes_instance/r_s2_cb[123]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/r_s2_cb[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/r_s2_cb[123]_i_5_n_0
                                                                      r  gcm_aes_instance/r_s2_cb_reg[123]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/r_s2_cb_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/r_s2_cb_reg[123]_i_2_n_0
                                                                      r  gcm_aes_instance/r_s2_cb_reg[119]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     0.364 f  gcm_aes_instance/r_s2_cb_reg[119]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     0.993    gcm_aes_instance/r_s2_cb_reg[119]_i_2_n_4
                                                                      f  gcm_aes_instance/g0_b0__13_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     1.300 r  gcm_aes_instance/g0_b0__13_i_1/O
                         net (fo=32, unplaced)        1.035     2.335    gcm_aes_instance/g0_b0__13_i_1_n_0
                                                                      r  gcm_aes_instance/g3_b5__13/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  gcm_aes_instance/g3_b5__13/O
                         net (fo=3, unplaced)         0.920     3.379    gcm_aes_instance/g3_b5__13_n_0
                                                                      r  gcm_aes_instance/g0_b0__19_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.503 r  gcm_aes_instance/g0_b0__19_i_33/O
                         net (fo=3, unplaced)         0.467     3.970    gcm_aes_instance/p_18_in969_in[5]
                                                                      r  gcm_aes_instance/g0_b0__22_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.094 r  gcm_aes_instance/g0_b0__22_i_6/O
                         net (fo=32, unplaced)        1.035     5.129    gcm_aes_instance/g0_b0__22_i_6_n_0
                                                                      r  gcm_aes_instance/g0_b2__22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.253 r  gcm_aes_instance/g0_b2__22/O
                         net (fo=2, unplaced)         0.460     5.713    gcm_aes_instance/g0_b2__22_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_68/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.837 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_68/O
                         net (fo=1, unplaced)         0.902     6.739    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_68_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_34/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.863 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_34/O
                         net (fo=1, unplaced)         1.111     7.974    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_34_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_5/O
                         net (fo=1, unplaced)         0.800     8.898    gcm_aes_instance/fn_aes_encrypt_unroll_stage10_return[35]
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.762    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.385 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    10.674    gcm_aes_instance/clk
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0/CLKARDCLK
                         clock pessimism              0.530    11.205    
                         clock uncertainty           -0.128    11.077    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.511    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 2.805ns (26.756%)  route 7.679ns (73.244%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 10.674 - 12.935 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s2_cb_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/r_s2_cb_reg_n_0_[125]
                                                                      r  gcm_aes_instance/r_s2_cb[123]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/r_s2_cb[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/r_s2_cb[123]_i_5_n_0
                                                                      r  gcm_aes_instance/r_s2_cb_reg[123]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/r_s2_cb_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/r_s2_cb_reg[123]_i_2_n_0
                                                                      r  gcm_aes_instance/r_s2_cb_reg[119]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     0.364 f  gcm_aes_instance/r_s2_cb_reg[119]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     0.993    gcm_aes_instance/r_s2_cb_reg[119]_i_2_n_4
                                                                      f  gcm_aes_instance/g0_b0__13_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     1.300 r  gcm_aes_instance/g0_b0__13_i_1/O
                         net (fo=32, unplaced)        1.035     2.335    gcm_aes_instance/g0_b0__13_i_1_n_0
                                                                      r  gcm_aes_instance/g3_b5__13/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  gcm_aes_instance/g3_b5__13/O
                         net (fo=3, unplaced)         0.920     3.379    gcm_aes_instance/g3_b5__13_n_0
                                                                      r  gcm_aes_instance/g0_b0__19_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.503 r  gcm_aes_instance/g0_b0__19_i_33/O
                         net (fo=3, unplaced)         0.467     3.970    gcm_aes_instance/p_18_in969_in[5]
                                                                      r  gcm_aes_instance/g0_b0__22_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.094 r  gcm_aes_instance/g0_b0__22_i_6/O
                         net (fo=32, unplaced)        1.035     5.129    gcm_aes_instance/g0_b0__22_i_6_n_0
                                                                      r  gcm_aes_instance/g0_b3__22/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.253 r  gcm_aes_instance/g0_b3__22/O
                         net (fo=2, unplaced)         0.460     5.713    gcm_aes_instance/g0_b3__22_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_64/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.837 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_64/O
                         net (fo=1, unplaced)         0.902     6.739    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_64_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_30/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.863 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_30/O
                         net (fo=1, unplaced)         1.111     7.974    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_30_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.098 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_4/O
                         net (fo=1, unplaced)         0.800     8.898    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0_i_4_n_0
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.762    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.385 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    10.674    gcm_aes_instance/clk
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0/CLKARDCLK
                         clock pessimism              0.530    11.205    
                         clock uncertainty           -0.128    11.077    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.511    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__0
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 2.805ns (26.756%)  route 7.679ns (73.244%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 10.674 - 12.935 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s2_cb_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/r_s2_cb_reg_n_0_[125]
                                                                      r  gcm_aes_instance/r_s2_cb[123]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/r_s2_cb[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/r_s2_cb[123]_i_5_n_0
                                                                      r  gcm_aes_instance/r_s2_cb_reg[123]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/r_s2_cb_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/r_s2_cb_reg[123]_i_2_n_0
                                                                      r  gcm_aes_instance/r_s2_cb_reg[119]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     0.364 f  gcm_aes_instance/r_s2_cb_reg[119]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     0.993    gcm_aes_instance/r_s2_cb_reg[119]_i_2_n_4
                                                                      f  gcm_aes_instance/g0_b0__13_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     1.300 r  gcm_aes_instance/g0_b0__13_i_1/O
                         net (fo=32, unplaced)        1.035     2.335    gcm_aes_instance/g0_b0__13_i_1_n_0
                                                                      r  gcm_aes_instance/g3_b5__13/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  gcm_aes_instance/g3_b5__13/O
                         net (fo=3, unplaced)         0.920     3.379    gcm_aes_instance/g3_b5__13_n_0
                                                                      r  gcm_aes_instance/g0_b0__19_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.503 r  gcm_aes_instance/g0_b0__19_i_33/O
                         net (fo=3, unplaced)         0.467     3.970    gcm_aes_instance/p_18_in969_in[5]
                                                                      r  gcm_aes_instance/g0_b0__19_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.094 r  gcm_aes_instance/g0_b0__19_i_6/O
                         net (fo=32, unplaced)        1.035     5.129    gcm_aes_instance/g0_b0__19_i_6_n_0
                                                                      r  gcm_aes_instance/g0_b0__19/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.253 r  gcm_aes_instance/g0_b0__19/O
                         net (fo=2, unplaced)         0.460     5.713    gcm_aes_instance/g0_b0__19_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_38/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.837 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_38/O
                         net (fo=1, unplaced)         0.902     6.739    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_38_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_22/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.863 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_22/O
                         net (fo=1, unplaced)         1.111     7.974    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_22_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_15/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.098 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_15/O
                         net (fo=1, unplaced)         0.800     8.898    gcm_aes_instance/fn_aes_encrypt_unroll_stage10_return[89]
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.762    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.385 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    10.674    gcm_aes_instance/clk
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3/CLKBWRCLK
                         clock pessimism              0.530    11.205    
                         clock uncertainty           -0.128    11.077    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    10.511    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 2.805ns (26.756%)  route 7.679ns (73.244%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 10.674 - 12.935 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s2_cb_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/r_s2_cb_reg_n_0_[125]
                                                                      r  gcm_aes_instance/r_s2_cb[123]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/r_s2_cb[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/r_s2_cb[123]_i_5_n_0
                                                                      r  gcm_aes_instance/r_s2_cb_reg[123]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/r_s2_cb_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/r_s2_cb_reg[123]_i_2_n_0
                                                                      r  gcm_aes_instance/r_s2_cb_reg[119]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     0.364 f  gcm_aes_instance/r_s2_cb_reg[119]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     0.993    gcm_aes_instance/r_s2_cb_reg[119]_i_2_n_4
                                                                      f  gcm_aes_instance/g0_b0__13_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     1.300 r  gcm_aes_instance/g0_b0__13_i_1/O
                         net (fo=32, unplaced)        1.035     2.335    gcm_aes_instance/g0_b0__13_i_1_n_0
                                                                      r  gcm_aes_instance/g3_b5__13/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  gcm_aes_instance/g3_b5__13/O
                         net (fo=3, unplaced)         0.920     3.379    gcm_aes_instance/g3_b5__13_n_0
                                                                      r  gcm_aes_instance/g0_b0__19_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.503 r  gcm_aes_instance/g0_b0__19_i_33/O
                         net (fo=3, unplaced)         0.467     3.970    gcm_aes_instance/p_18_in969_in[5]
                                                                      r  gcm_aes_instance/g0_b0__19_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.094 r  gcm_aes_instance/g0_b0__19_i_6/O
                         net (fo=32, unplaced)        1.035     5.129    gcm_aes_instance/g0_b0__19_i_6_n_0
                                                                      r  gcm_aes_instance/g0_b2__19/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.253 r  gcm_aes_instance/g0_b2__19/O
                         net (fo=2, unplaced)         0.460     5.713    gcm_aes_instance/g0_b2__19_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_36/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.837 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_36/O
                         net (fo=1, unplaced)         0.902     6.739    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_36_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_21/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.863 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_21/O
                         net (fo=1, unplaced)         1.111     7.974    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_21_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_13/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.098 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_13/O
                         net (fo=1, unplaced)         0.800     8.898    gcm_aes_instance/fn_aes_encrypt_unroll_stage10_return[91]
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.762    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.385 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    10.674    gcm_aes_instance/clk
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3/CLKBWRCLK
                         clock pessimism              0.530    11.205    
                         clock uncertainty           -0.128    11.077    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    10.511    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_cb_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        10.484ns  (logic 2.805ns (26.756%)  route 7.679ns (73.244%))
  Logic Levels:           11  (CARRY4=2 LUT1=1 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 10.674 - 12.935 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s2_cb_reg[125]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s2_cb_reg[125]/Q
                         net (fo=1, unplaced)         0.311    -0.819    gcm_aes_instance/r_s2_cb_reg_n_0_[125]
                                                                      r  gcm_aes_instance/r_s2_cb[123]_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.524 r  gcm_aes_instance/r_s2_cb[123]_i_5/O
                         net (fo=1, unplaced)         0.000    -0.524    gcm_aes_instance/r_s2_cb[123]_i_5_n_0
                                                                      r  gcm_aes_instance/r_s2_cb_reg[123]_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.026 r  gcm_aes_instance/r_s2_cb_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     0.035    gcm_aes_instance/r_s2_cb_reg[123]_i_2_n_0
                                                                      r  gcm_aes_instance/r_s2_cb_reg[119]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     0.364 f  gcm_aes_instance/r_s2_cb_reg[119]_i_2/O[3]
                         net (fo=2, unplaced)         0.629     0.993    gcm_aes_instance/r_s2_cb_reg[119]_i_2_n_4
                                                                      f  gcm_aes_instance/g0_b0__13_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.307     1.300 r  gcm_aes_instance/g0_b0__13_i_1/O
                         net (fo=32, unplaced)        1.035     2.335    gcm_aes_instance/g0_b0__13_i_1_n_0
                                                                      r  gcm_aes_instance/g3_b5__13/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.459 r  gcm_aes_instance/g3_b5__13/O
                         net (fo=3, unplaced)         0.920     3.379    gcm_aes_instance/g3_b5__13_n_0
                                                                      r  gcm_aes_instance/g0_b0__19_i_33/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.503 r  gcm_aes_instance/g0_b0__19_i_33/O
                         net (fo=3, unplaced)         0.467     3.970    gcm_aes_instance/p_18_in969_in[5]
                                                                      r  gcm_aes_instance/g0_b0__19_i_6/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     4.094 r  gcm_aes_instance/g0_b0__19_i_6/O
                         net (fo=32, unplaced)        1.035     5.129    gcm_aes_instance/g0_b0__19_i_6_n_0
                                                                      r  gcm_aes_instance/g0_b3__19/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.253 r  gcm_aes_instance/g0_b3__19/O
                         net (fo=2, unplaced)         0.460     5.713    gcm_aes_instance/g0_b3__19_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_32/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.837 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_32/O
                         net (fo=1, unplaced)         0.902     6.739    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_32_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_20/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.863 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_20/O
                         net (fo=1, unplaced)         1.111     7.974    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_20_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_12/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     8.098 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_12/O
                         net (fo=1, unplaced)         0.800     8.898    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3_i_12_n_0
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.762    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.385 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    10.674    gcm_aes_instance/clk
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3/CLKBWRCLK
                         clock pessimism              0.530    11.205    
                         clock uncertainty           -0.128    11.077    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    10.511    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__3
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.708ns  (required time - arrival time)
  Source:                 gcm_aes_instance/r_s2_j0_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__2/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.935ns  (w_clk_out_clk_wiz_gen rise@12.935ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        10.389ns  (logic 2.163ns (20.821%)  route 8.226ns (79.179%))
  Logic Levels:           10  (LUT3=2 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 10.674 - 12.935 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.128ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s2_j0_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  gcm_aes_instance/r_s2_j0_reg[46]/Q
                         net (fo=5, unplaced)         0.769    -0.361    gcm_aes_instance/r_s2_j0_reg_n_0_[46]
                                                                      r  gcm_aes_instance/g0_b0__1_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.295    -0.066 r  gcm_aes_instance/g0_b0__1_i_2/O
                         net (fo=160, unplaced)       1.222     1.156    gcm_aes_instance/in_state[46]
                                                                      r  gcm_aes_instance/g0_b1__4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     1.280 r  gcm_aes_instance/g0_b1__4/O
                         net (fo=1, unplaced)         0.000     1.280    gcm_aes_instance/g0_b1__4_n_0
                                                                      r  gcm_aes_instance/g0_b0__15_i_60/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     1.525 r  gcm_aes_instance/g0_b0__15_i_60/O
                         net (fo=1, unplaced)         0.000     1.525    gcm_aes_instance/g0_b0__15_i_60_n_0
                                                                      r  gcm_aes_instance/g0_b0__15_i_20/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.104     1.629 r  gcm_aes_instance/g0_b0__15_i_20/O
                         net (fo=5, unplaced)         1.025     2.654    gcm_aes_instance/p_25_in984_in[1]
                                                                      r  gcm_aes_instance/g0_b0__18_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.319     2.973 r  gcm_aes_instance/g0_b0__18_i_7/O
                         net (fo=1, unplaced)         0.902     3.875    gcm_aes_instance/g0_b0__18_i_7_n_0
                                                                      r  gcm_aes_instance/g0_b0__18_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.124     3.999 r  gcm_aes_instance/g0_b0__18_i_2/O
                         net (fo=32, unplaced)        1.182     5.181    gcm_aes_instance/g0_b0__18_i_2_n_0
                                                                      r  gcm_aes_instance/g0_b0__18/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.305 r  gcm_aes_instance/g0_b0__18/O
                         net (fo=2, unplaced)         0.460     5.765    gcm_aes_instance/g0_b0__18_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__2_i_70/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     5.889 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__2_i_70/O
                         net (fo=1, unplaced)         0.902     6.791    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__2_i_70_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__2_i_42/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     6.915 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__2_i_42/O
                         net (fo=1, unplaced)         0.964     7.879    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__2_i_42_n_0
                                                                      r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__2_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     8.003 r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__2_i_7/O
                         net (fo=1, unplaced)         0.800     8.803    gcm_aes_instance/fn_aes_encrypt_unroll_stage10_return[65]
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     12.935    12.935 r  
    W5                                                0.000    12.935 r  clk (IN)
                         net (fo=0)                   0.000    12.935    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.323 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.762    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.385 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.144    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    10.235 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    10.674    gcm_aes_instance/clk
                         RAMB18E1                                     r  gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__2/CLKARDCLK
                         clock pessimism              0.530    11.205    
                         clock uncertainty           -0.128    11.077    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.511    gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__2
  -------------------------------------------------------------------
                         required time                         10.511    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  1.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s5_plain_text_reg[0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[0]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg[0]__0_n_0
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[0]_srl4/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s5_plain_text_reg[0]_srl4
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s5_plain_text_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[1]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg[1]__0_n_0
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[1]_srl4/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s5_plain_text_reg[1]_srl4
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s5_plain_text_reg[2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[2]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg[2]__0_n_0
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[2]_srl4/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s5_plain_text_reg[2]_srl4
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s5_plain_text_reg[3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[3]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg[3]__0_n_0
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[3]_srl4/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s5_plain_text_reg[3]_srl4
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[4]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s5_plain_text_reg[4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[4]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg[4]__0_n_0
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[4]_srl4/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s5_plain_text_reg[4]_srl4
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[5]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s5_plain_text_reg[5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[5]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[5]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg[5]__0_n_0
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[5]_srl4/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s5_plain_text_reg[5]_srl4
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s5_plain_text_reg[6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[6]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg[6]__0_n_0
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[6]_srl4/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s5_plain_text_reg[6]_srl4
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s1_plain_text_reg[7]__0/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s5_plain_text_reg[7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[7]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s1_plain_text_reg[7]__0/Q
                         net (fo=1, unplaced)         0.141    -0.677    gcm_aes_instance/r_s1_plain_text_reg[7]__0_n_0
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         SRL16E                                       r  gcm_aes_instance/r_s5_plain_text_reg[7]_srl4/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s5_plain_text_reg[7]_srl4
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.677    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 gcm_aes_instance/r_s2_new_instance_reg/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            gcm_aes_instance/r_s6_new_instance_reg_srl4/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.414%)  route 0.184ns (56.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s2_new_instance_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  gcm_aes_instance/r_s2_new_instance_reg/Q
                         net (fo=111, unplaced)       0.184    -0.634    gcm_aes_instance/r_s2_new_instance
                         SRL16E                                       r  gcm_aes_instance/r_s6_new_instance_reg_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         SRL16E                                       r  gcm_aes_instance/r_s6_new_instance_reg_srl4/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    gcm_aes_instance/r_s6_new_instance_reg_srl4
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            u/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.249ns (66.469%)  route 0.126ns (33.531%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[11]/Q
                         net (fo=1, unplaced)         0.126    -0.692    u/clkdiv_reg_n_0_[11]
                                                                      r  u/clkdiv[8]_i_2/I0
                         LUT1 (Prop_lut1_I0_O)        0.045    -0.647 r  u/clkdiv[8]_i_2/O
                         net (fo=1, unplaced)         0.000    -0.647    u/clkdiv[8]_i_2_n_0
                                                                      r  u/clkdiv_reg[8]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.584 r  u/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    -0.584    u/clkdiv_reg[8]_i_1_n_4
                         FDRE                                         r  u/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    u/clk
                         FDRE                                         r  u/clkdiv_reg[11]/C
                         clock pessimism              0.280    -0.814    
                         FDRE (Hold_fdre_C_D)         0.105    -0.709    u/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 6.468 }
Period(ns):         12.935
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.935      10.359               gcm_aes_instance/r_s4_encrypted_cb_reg_rep_bsel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.935      10.359               gcm_aes_instance/r_s4_encrypted_cb_reg_rep_bsel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.935      10.359               gcm_aes_instance/r_s4_h_reg_rep_bsel__2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.935      10.359               gcm_aes_instance/r_s4_h_reg_rep_bsel__2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.935      10.359               gcm_aes_instance/r_s5_encrypted_cb_reg_rep_bsel__3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.935      10.359               gcm_aes_instance/r_s5_encrypted_cb_reg_rep_bsel__3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.935      10.359               gcm_aes_instance/r_s5_encrypted_cb_reg_rep_bsel__4/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.935      10.359               gcm_aes_instance/r_s5_encrypted_cb_reg_rep_bsel__4/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         12.935      10.359               gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__5/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         12.935      10.359               gcm_aes_instance/r_s3_encrypted_cb_reg_rep_bsel__5/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       12.935      200.425              clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[7]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s6_new_instance_reg_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.468       5.488                gcm_aes_instance/r_s5_plain_text_reg[0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845               clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360              clk_gen_instance/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.132ns  (logic 4.430ns (62.118%)  route 2.702ns (37.882%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/x_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/x_reg[13]/Q
                         net (fo=1, unplaced)         0.965    -0.165    u/x_reg_n_0_[13]
                                                                      r  u/a_to_g[6]_INST_0_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.130 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.937     1.067    u/a_to_g[6]_INST_0_i_2_n_0
                                                                      r  u/a_to_g[1]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     1.217 r  u/a_to_g[1]_INST_0/O
                         net (fo=1, unplaced)         0.800     2.017    seg_OBUF[1]
    W6                                                                r  seg_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         3.529     5.546 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.546    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.113ns  (logic 4.412ns (62.019%)  route 2.702ns (37.981%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/x_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/x_reg[13]/Q
                         net (fo=1, unplaced)         0.965    -0.165    u/x_reg_n_0_[13]
                                                                      r  u/a_to_g[6]_INST_0_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.130 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.937     1.067    u/a_to_g[6]_INST_0_i_2_n_0
                                                                      r  u/a_to_g[0]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     1.217 r  u/a_to_g[0]_INST_0/O
                         net (fo=1, unplaced)         0.800     2.017    seg_OBUF[0]
    W7                                                                r  seg_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         3.511     5.528 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.528    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.112ns  (logic 4.411ns (62.014%)  route 2.702ns (37.986%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/x_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/x_reg[13]/Q
                         net (fo=1, unplaced)         0.965    -0.165    u/x_reg_n_0_[13]
                                                                      r  u/a_to_g[6]_INST_0_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.130 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.937     1.067    u/a_to_g[6]_INST_0_i_2_n_0
                                                                      r  u/a_to_g[3]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.191 r  u/a_to_g[3]_INST_0/O
                         net (fo=1, unplaced)         0.800     1.991    seg_OBUF[3]
    V8                                                                r  seg_OBUF[3]_inst/I
    V8                   OBUF (Prop_obuf_I_O)         3.536     5.527 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.527    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.112ns  (logic 4.410ns (62.011%)  route 2.702ns (37.989%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/x_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  u/x_reg[15]/Q
                         net (fo=1, unplaced)         0.965    -0.165    u/x_reg_n_0_[15]
                                                                      f  u/a_to_g[6]_INST_0_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.130 f  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, unplaced)         0.937     1.067    u/a_to_g[6]_INST_0_i_3_n_0
                                                                      f  u/a_to_g[2]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.191 r  u/a_to_g[2]_INST_0/O
                         net (fo=1, unplaced)         0.800     1.991    seg_OBUF[2]
    U8                                                                r  seg_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.526 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.526    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 4.406ns (61.991%)  route 2.702ns (38.009%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/x_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/x_reg[13]/Q
                         net (fo=1, unplaced)         0.965    -0.165    u/x_reg_n_0_[13]
                                                                      r  u/a_to_g[6]_INST_0_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.130 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.937     1.067    u/a_to_g[6]_INST_0_i_2_n_0
                                                                      r  u/a_to_g[6]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.191 r  u/a_to_g[6]_INST_0/O
                         net (fo=1, unplaced)         0.800     1.991    seg_OBUF[6]
    U7                                                                r  seg_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         3.531     5.523 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.523    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 4.405ns (61.986%)  route 2.702ns (38.014%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/x_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/x_reg[13]/Q
                         net (fo=1, unplaced)         0.965    -0.165    u/x_reg_n_0_[13]
                                                                      r  u/a_to_g[6]_INST_0_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.130 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.937     1.067    u/a_to_g[6]_INST_0_i_2_n_0
                                                                      r  u/a_to_g[5]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.150     1.217 r  u/a_to_g[5]_INST_0/O
                         net (fo=1, unplaced)         0.800     2.017    seg_OBUF[5]
    V5                                                                r  seg_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         3.504     5.521 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.521    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.097ns  (logic 4.395ns (61.929%)  route 2.702ns (38.071%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/x_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  u/x_reg[14]/Q
                         net (fo=1, unplaced)         0.965    -0.165    u/x_reg_n_0_[14]
                                                                      f  u/a_to_g[6]_INST_0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     0.130 f  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.937     1.067    u/a_to_g[6]_INST_0_i_1_n_0
                                                                      f  u/a_to_g[4]_INST_0/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     1.191 r  u/a_to_g[4]_INST_0/O
                         net (fo=1, unplaced)         0.800     1.991    seg_OBUF[4]
    U5                                                                r  seg_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         3.520     5.511 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.511    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.598ns  (logic 4.287ns (76.586%)  route 1.311ns (23.414%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.511    -0.619    u/s[1]
                                                                      f  u/an[3]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.321    -0.298 r  u/an[3]_INST_0/O
                         net (fo=1, unplaced)         0.800     0.502    an_OBUF[3]
    W4                                                                r  an_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         3.510     4.012 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.012    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.587ns  (logic 4.276ns (76.539%)  route 1.311ns (23.461%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.511    -0.619    u/s[1]
                                                                      r  u/an[1]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.321    -0.298 r  u/an[1]_INST_0/O
                         net (fo=1, unplaced)         0.800     0.502    an_OBUF[1]
    U4                                                                r  an_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         3.499     4.001 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.001    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.585ns  (logic 4.274ns (76.530%)  route 1.311ns (23.470%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.584    -1.586    u/clk
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 r  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.511    -0.619    u/s[0]
                                                                      r  u/an[2]_INST_0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295    -0.324 r  u/an[2]_INST_0/O
                         net (fo=1, unplaced)         0.800     0.476    an_OBUF[2]
    V4                                                                r  an_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         3.523     3.999 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.999    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.928ns  (logic 1.442ns (74.817%)  route 0.485ns (25.183%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.148    -0.669    u/s[0]
                                                                      f  u/an[1]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.101    -0.568 r  u/an[1]_INST_0/O
                         net (fo=1, unplaced)         0.337    -0.231    an_OBUF[1]
    U4                                                                r  an_OBUF[1]_inst/I
    U4                   OBUF (Prop_obuf_I_O)         1.200     0.969 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     0.969    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.443ns (74.827%)  route 0.485ns (25.173%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.148    -0.669    u/s[0]
                                                                      r  u/an[0]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.571 r  u/an[0]_INST_0/O
                         net (fo=1, unplaced)         0.337    -0.234    an_OBUF[0]
    U2                                                                r  an_OBUF[0]_inst/I
    U2                   OBUF (Prop_obuf_I_O)         1.204     0.970 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     0.970    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.453ns (74.961%)  route 0.485ns (25.039%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[18]/Q
                         net (fo=9, unplaced)         0.148    -0.669    u/s[0]
                                                                      f  u/an[3]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.101    -0.568 r  u/an[3]_INST_0/O
                         net (fo=1, unplaced)         0.337    -0.231    an_OBUF[3]
    W4                                                                r  an_OBUF[3]_inst/I
    W4                   OBUF (Prop_obuf_I_O)         1.211     0.980 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.980    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.463ns (75.084%)  route 0.485ns (24.916%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 f  u/clkdiv_reg[19]/Q
                         net (fo=9, unplaced)         0.148    -0.669    u/s[1]
                                                                      f  u/an[2]_INST_0/I1
                         LUT2 (Prop_lut2_I1_O)        0.098    -0.571 r  u/an[2]_INST_0/O
                         net (fo=1, unplaced)         0.337    -0.234    an_OBUF[2]
    V4                                                                r  an_OBUF[2]_inst/I
    V4                   OBUF (Prop_obuf_I_O)         1.224     0.990 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     0.990    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.150ns  (logic 1.491ns (69.324%)  route 0.660ns (30.676%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/x_reg[2]/Q
                         net (fo=1, unplaced)         0.131    -0.686    u/x_reg_n_0_[2]
                                                                      r  u/a_to_g[6]_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098    -0.588 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.191    -0.397    u/a_to_g[6]_INST_0_i_1_n_0
                                                                      r  u/a_to_g[5]_INST_0/I2
                         LUT4 (Prop_lut4_I2_O)        0.046    -0.351 r  u/a_to_g[5]_INST_0/O
                         net (fo=1, unplaced)         0.337    -0.014    seg_OBUF[5]
    V5                                                                r  seg_OBUF[5]_inst/I
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.192 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.192    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.156ns  (logic 1.497ns (69.413%)  route 0.660ns (30.587%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/x_reg[3]/Q
                         net (fo=1, unplaced)         0.131    -0.686    u/x_reg_n_0_[3]
                                                                      r  u/a_to_g[6]_INST_0_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.098    -0.588 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, unplaced)         0.191    -0.397    u/a_to_g[6]_INST_0_i_3_n_0
                                                                      r  u/a_to_g[0]_INST_0/I2
                         LUT4 (Prop_lut4_I2_O)        0.046    -0.351 r  u/a_to_g[0]_INST_0/O
                         net (fo=1, unplaced)         0.337    -0.014    seg_OBUF[0]
    W7                                                                r  seg_OBUF[0]_inst/I
    W7                   OBUF (Prop_obuf_I_O)         1.212     1.198 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.198    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.505ns (69.528%)  route 0.660ns (30.472%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/x_reg[1]/Q
                         net (fo=1, unplaced)         0.131    -0.686    u/x_reg_n_0_[1]
                                                                      r  u/a_to_g[6]_INST_0_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.098    -0.588 r  u/a_to_g[6]_INST_0_i_2/O
                         net (fo=7, unplaced)         0.191    -0.397    u/a_to_g[6]_INST_0_i_2_n_0
                                                                      r  u/a_to_g[4]_INST_0/I2
                         LUT4 (Prop_lut4_I2_O)        0.045    -0.352 r  u/a_to_g[4]_INST_0/O
                         net (fo=1, unplaced)         0.337    -0.015    seg_OBUF[4]
    U5                                                                r  seg_OBUF[4]_inst/I
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.206 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.206    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.515ns (69.670%)  route 0.660ns (30.330%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/x_reg[3]/Q
                         net (fo=1, unplaced)         0.131    -0.686    u/x_reg_n_0_[3]
                                                                      r  u/a_to_g[6]_INST_0_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.098    -0.588 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, unplaced)         0.191    -0.397    u/a_to_g[6]_INST_0_i_3_n_0
                                                                      r  u/a_to_g[1]_INST_0/I2
                         LUT4 (Prop_lut4_I2_O)        0.046    -0.351 r  u/a_to_g[1]_INST_0/O
                         net (fo=1, unplaced)         0.337    -0.014    seg_OBUF[1]
    W6                                                                r  seg_OBUF[1]_inst/I
    W6                   OBUF (Prop_obuf_I_O)         1.230     1.216 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.216    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.516ns (69.688%)  route 0.660ns (30.312%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/x_reg[3]/Q
                         net (fo=1, unplaced)         0.131    -0.686    u/x_reg_n_0_[3]
                                                                      r  u/a_to_g[6]_INST_0_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.098    -0.588 r  u/a_to_g[6]_INST_0_i_3/O
                         net (fo=7, unplaced)         0.191    -0.397    u/a_to_g[6]_INST_0_i_3_n_0
                                                                      r  u/a_to_g[6]_INST_0/I2
                         LUT4 (Prop_lut4_I2_O)        0.045    -0.352 r  u/a_to_g[6]_INST_0/O
                         net (fo=1, unplaced)         0.337    -0.015    seg_OBUF[6]
    U7                                                                r  seg_OBUF[6]_inst/I
    U7                   OBUF (Prop_obuf_I_O)         1.232     1.217 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.217    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u/x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.520ns (69.739%)  route 0.660ns (30.261%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.424ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.246ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.114    -0.959    u/clk
                         FDRE                                         r  u/x_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.818 r  u/x_reg[2]/Q
                         net (fo=1, unplaced)         0.131    -0.686    u/x_reg_n_0_[2]
                                                                      r  u/a_to_g[6]_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098    -0.588 r  u/a_to_g[6]_INST_0_i_1/O
                         net (fo=7, unplaced)         0.191    -0.397    u/a_to_g[6]_INST_0_i_1_n_0
                                                                      r  u/a_to_g[2]_INST_0/I2
                         LUT4 (Prop_lut4_I2_O)        0.045    -0.352 r  u/a_to_g[2]_INST_0/O
                         net (fo=1, unplaced)         0.337    -0.015    seg_OBUF[2]
    U8                                                                r  seg_OBUF[2]_inst/I
    U8                   OBUF (Prop_obuf_I_O)         1.236     1.221 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.221    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                            (clock source 'w_clkfbout_clk_wiz_gen'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_gen_instance/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.029ns (4.511%)  route 0.614ns (95.489%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clkfbout_clk_wiz_gen fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_gen_instance/i_clk_in
    W5                                                                f  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414    25.414 f  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259    25.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      f  clk_gen_instance/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.410    23.263 f  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.355    23.618    clk_gen_instance/w_clkfbout_clk_wiz_gen
                                                                      f  clk_gen_instance/clkf_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    23.647 f  clk_gen_instance/clkf_buf/O
                         net (fo=1, unplaced)         0.259    23.906    clk_gen_instance/w_clkfbout_buf_clk_wiz_gen
                         MMCME2_ADV                                   f  clk_gen_instance/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                            (clock source 'w_clkfbout_clk_wiz_gen'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clk_gen_instance/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.290ns  (logic 0.091ns (7.056%)  route 1.199ns (92.944%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.387ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clkfbout_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clkfbout_clk_wiz_gen
                                                                      r  clk_gen_instance/clkf_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkf_buf/O
                         net (fo=1, unplaced)         0.439    -2.261    clk_gen_instance/w_clkfbout_buf_clk_wiz_gen
                         MMCME2_ADV                                   r  clk_gen_instance/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  w_clk_out_clk_wiz_gen

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[4]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.268ns  (logic 1.469ns (64.745%)  route 0.800ns (35.255%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                                                                r  sw_IBUF[12]_inst/I
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  sw_IBUF[12]_inst/O
                         net (fo=1, unplaced)         0.800     2.268    gcm_aes_instance/i_plain_text[4]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[4]__0/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.266ns  (logic 1.466ns (64.705%)  route 0.800ns (35.295%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                                                               r  sw_IBUF[5]_inst/I
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=1, unplaced)         0.800     2.266    gcm_aes_instance/i_iv[5]
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[45]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[3]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.264ns  (logic 1.464ns (64.669%)  route 0.800ns (35.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                                                                r  sw_IBUF[11]_inst/I
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, unplaced)         0.800     2.264    gcm_aes_instance/i_plain_text[3]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[3]__0/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.264ns  (logic 1.464ns (64.669%)  route 0.800ns (35.331%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                                                               r  sw_IBUF[2]_inst/I
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, unplaced)         0.800     2.264    gcm_aes_instance/i_iv[2]
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[42]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.261ns  (logic 1.461ns (64.631%)  route 0.800ns (35.369%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                                                               r  sw_IBUF[1]_inst/I
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.800     2.261    gcm_aes_instance/i_iv[1]
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[41]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.259ns  (logic 1.459ns (64.592%)  route 0.800ns (35.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                                                               r  sw_IBUF[7]_inst/I
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, unplaced)         0.800     2.259    gcm_aes_instance/i_iv[7]
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[47]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[2]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.258ns  (logic 1.458ns (64.577%)  route 0.800ns (35.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                                                                r  sw_IBUF[10]_inst/I
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, unplaced)         0.800     2.258    gcm_aes_instance/i_plain_text[2]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[2]__0/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.256ns  (logic 1.456ns (64.550%)  route 0.800ns (35.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                                                                r  sw_IBUF[15]_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  sw_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.800     2.256    gcm_aes_instance/i_plain_text[7]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[7]__0/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[6]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.255ns  (logic 1.455ns (64.535%)  route 0.800ns (35.465%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                                                                r  sw_IBUF[14]_inst/I
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.800     2.255    gcm_aes_instance/i_plain_text[6]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[6]__0/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.254ns  (logic 1.454ns (64.523%)  route 0.800ns (35.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                                                                r  sw_IBUF[8]_inst/I
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.800     2.254    gcm_aes_instance/i_plain_text[0]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.551 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.791    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.439    -2.261    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            gcm_aes_instance/r_s1_new_instance_reg/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.210ns (38.331%)  route 0.337ns (61.669%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                                                               r  i_reset_IBUF_inst/I
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_reset_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.547    gcm_aes_instance/i_new_instance
                         FDRE                                         r  gcm_aes_instance/r_s1_new_instance_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_new_instance_reg/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.554ns  (logic 0.217ns (39.124%)  route 0.337ns (60.876%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                                                               r  sw_IBUF[3]_inst/I
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, unplaced)         0.337     0.554    gcm_aes_instance/i_iv[3]
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[43]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.218ns (39.260%)  route 0.337ns (60.740%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                                                               r  sw_IBUF[6]_inst/I
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, unplaced)         0.337     0.555    gcm_aes_instance/i_iv[6]
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[46]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.219ns (39.369%)  route 0.337ns (60.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                                                               r  sw_IBUF[4]_inst/I
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=1, unplaced)         0.337     0.556    gcm_aes_instance/i_iv[4]
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[44]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[1]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.557ns  (logic 0.220ns (39.524%)  route 0.337ns (60.476%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                                                                r  sw_IBUF[9]_inst/I
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, unplaced)         0.337     0.557    gcm_aes_instance/i_plain_text[1]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[1]__0/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_iv_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.221ns (39.595%)  route 0.337ns (60.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                                                               r  sw_IBUF[0]_inst/I
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.558    gcm_aes_instance/i_iv[0]
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_iv_reg[40]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[5]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.221ns (39.600%)  route 0.337ns (60.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                                                                r  sw_IBUF[13]_inst/I
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=1, unplaced)         0.337     0.558    gcm_aes_instance/i_plain_text[5]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[5]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[5]__0/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.223ns (39.771%)  route 0.337ns (60.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                                                                r  sw_IBUF[8]_inst/I
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, unplaced)         0.337     0.560    gcm_aes_instance/i_plain_text[0]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[0]__0/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[6]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.560ns  (logic 0.223ns (39.846%)  route 0.337ns (60.154%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                                                                r  sw_IBUF[14]_inst/I
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, unplaced)         0.337     0.560    gcm_aes_instance/i_plain_text[6]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[6]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[6]__0/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            gcm_aes_instance/r_s1_plain_text_reg[7]__0/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@6.468ns period=12.935ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.561ns  (logic 0.224ns (39.949%)  route 0.337ns (60.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                                                                r  sw_IBUF[15]_inst/I
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=1, unplaced)         0.337     0.561    gcm_aes_instance/i_plain_text[7]
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[7]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/i_clk_in
    W5                                                                r  clk_gen_instance/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    clk_gen_instance/w_clk_in_clk_wiz_gen
                                                                      r  clk_gen_instance/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    clk_gen_instance/w_clk_out_clk_wiz_gen
                                                                      r  clk_gen_instance/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  clk_gen_instance/clkout1_buf/O
                         net (fo=776, unplaced)       0.259    -1.094    gcm_aes_instance/clk
                         FDRE                                         r  gcm_aes_instance/r_s1_plain_text_reg[7]__0/C





