{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480448050804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480448050816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 14:34:10 2016 " "Processing started: Tue Nov 29 14:34:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480448050816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448050816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ColorMatcher -c ColorMatcher " "Command: quartus_map --read_settings_files=on --write_settings_files=off ColorMatcher -c ColorMatcher" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448050816 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480448052241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colormatcher.v 2 2 " "Found 2 design units, including 2 entities, in source file colormatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 ColorMatcher " "Found entity 1: ColorMatcher" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448078802 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_decoder " "Found entity 2: hex_decoder" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448078802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448078802 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Card.v " "Can't analyze file -- file Card.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480448078811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carddisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file carddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CardDisplay " "Found entity 1: CardDisplay" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448078818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448078818 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "WipeScreen.v " "Can't analyze file -- file WipeScreen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480448078827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448078833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448078833 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ColorMatcher " "Elaborating entity \"ColorMatcher\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480448079011 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 ColorMatcher.v(23) " "Output port \"HEX5\" at ColorMatcher.v(23) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448079015 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R ColorMatcher.v(35) " "Output port \"VGA_R\" at ColorMatcher.v(35) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448079015 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G ColorMatcher.v(36) " "Output port \"VGA_G\" at ColorMatcher.v(36) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448079015 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B ColorMatcher.v(37) " "Output port \"VGA_B\" at ColorMatcher.v(37) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448079015 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK ColorMatcher.v(30) " "Output port \"VGA_CLK\" at ColorMatcher.v(30) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448079015 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS ColorMatcher.v(31) " "Output port \"VGA_HS\" at ColorMatcher.v(31) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448079016 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS ColorMatcher.v(32) " "Output port \"VGA_VS\" at ColorMatcher.v(32) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448079016 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N ColorMatcher.v(33) " "Output port \"VGA_BLANK_N\" at ColorMatcher.v(33) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448079016 "|ColorMatcher"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N ColorMatcher.v(34) " "Output port \"VGA_SYNC_N\" at ColorMatcher.v(34) has no driver" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480448079016 "|ColorMatcher"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:control " "Elaborating entity \"control\" for hierarchy \"control:control\"" {  } { { "ColorMatcher.v" "control" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448079018 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(103) " "Verilog HDL Case Statement information at control.v(103): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/control.v" 103 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480448079026 "|ColorMatcher|control:control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control.v(137) " "Verilog HDL Case Statement information at control.v(137): all case item expressions in this case statement are onehot" {  } { { "control.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/control.v" 137 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480448079039 "|ColorMatcher|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CardDisplay CardDisplay:card " "Elaborating entity \"CardDisplay\" for hierarchy \"CardDisplay:card\"" {  } { { "ColorMatcher.v" "card" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448079125 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blue CardDisplay.v(14) " "Verilog HDL or VHDL warning at CardDisplay.v(14): object \"blue\" assigned a value but never read" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480448079134 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green CardDisplay.v(14) " "Verilog HDL or VHDL warning at CardDisplay.v(14): object \"green\" assigned a value but never read" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480448079134 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cyan CardDisplay.v(14) " "Verilog HDL or VHDL warning at CardDisplay.v(14): object \"cyan\" assigned a value but never read" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480448079134 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "red CardDisplay.v(14) " "Verilog HDL or VHDL warning at CardDisplay.v(14): object \"red\" assigned a value but never read" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480448079134 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "magenta CardDisplay.v(14) " "Verilog HDL or VHDL warning at CardDisplay.v(14): object \"magenta\" assigned a value but never read" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480448079134 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "yellow CardDisplay.v(14) " "Verilog HDL or VHDL warning at CardDisplay.v(14): object \"yellow\" assigned a value but never read" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480448079134 "|ColorMatcher|CardDisplay:card"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CardDisplay.v(56) " "Verilog HDL Case Statement information at CardDisplay.v(56): all case item expressions in this case statement are onehot" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480448079135 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 CardDisplay.v(86) " "Verilog HDL assignment warning at CardDisplay.v(86): truncated value with size 32 to match size of target (10)" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448079135 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 CardDisplay.v(93) " "Verilog HDL assignment warning at CardDisplay.v(93): truncated value with size 32 to match size of target (15)" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448079135 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CardDisplay.v(100) " "Verilog HDL Case Statement warning at CardDisplay.v(100): incomplete case statement has no default case item" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 100 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480448079135 "|ColorMatcher|CardDisplay:card"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CardDisplay.v(100) " "Verilog HDL Case Statement information at CardDisplay.v(100): all case item expressions in this case statement are onehot" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 100 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480448079135 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CardDisplay.v(121) " "Verilog HDL Case Statement warning at CardDisplay.v(121): incomplete case statement has no default case item" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 121 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480448079136 "|ColorMatcher|CardDisplay:card"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CardDisplay.v(121) " "Verilog HDL Case Statement information at CardDisplay.v(121): all case item expressions in this case statement are onehot" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 121 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480448079136 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CardDisplay.v(145) " "Verilog HDL assignment warning at CardDisplay.v(145): truncated value with size 32 to match size of target (5)" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448079136 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CardDisplay.v(175) " "Verilog HDL assignment warning at CardDisplay.v(175): truncated value with size 32 to match size of target (5)" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448079136 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CardDisplay.v(217) " "Verilog HDL assignment warning at CardDisplay.v(217): truncated value with size 32 to match size of target (5)" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448079136 "|ColorMatcher|CardDisplay:card"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CardDisplay.v(141) " "Verilog HDL Case Statement information at CardDisplay.v(141): all case item expressions in this case statement are onehot" {  } { { "CardDisplay.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/CardDisplay.v" 141 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480448079137 "|ColorMatcher|CardDisplay:card"}
{ "Warning" "WSGN_SEARCH_FILE" "timer.v 4 4 " "Using design file timer.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448079165 ""} { "Info" "ISGN_ENTITY_NAME" "2 delay_1s " "Found entity 2: delay_1s" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448079165 ""} { "Info" "ISGN_ENTITY_NAME" "3 delay_10s " "Found entity 3: delay_10s" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448079165 ""} { "Info" "ISGN_ENTITY_NAME" "4 up_counter " "Found entity 4: up_counter" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480448079165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480448079165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:t " "Elaborating entity \"timer\" for hierarchy \"timer:t\"" {  } { { "ColorMatcher.v" "t" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448079167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timer.v(74) " "Verilog HDL assignment warning at timer.v(74): truncated value with size 32 to match size of target (1)" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448079169 "|ColorMatcher|timer:t"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timer.v(75) " "Verilog HDL assignment warning at timer.v(75): truncated value with size 32 to match size of target (1)" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448079169 "|ColorMatcher|timer:t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_1s timer:t\|delay_1s:d0 " "Elaborating entity \"delay_1s\" for hierarchy \"timer:t\|delay_1s:d0\"" {  } { { "timer.v" "d0" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448079170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 timer.v(99) " "Verilog HDL assignment warning at timer.v(99): truncated value with size 32 to match size of target (26)" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448079173 "|ColorMatcher|timer:t|delay_1s:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_10s timer:t\|delay_10s:d1 " "Elaborating entity \"delay_10s\" for hierarchy \"timer:t\|delay_10s:d1\"" {  } { { "timer.v" "d1" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448079174 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 timer.v(119) " "Verilog HDL assignment warning at timer.v(119): truncated value with size 32 to match size of target (29)" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448079178 "|ColorMatcher|timer:t|delay_10s:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter timer:t\|up_counter:u0 " "Elaborating entity \"up_counter\" for hierarchy \"timer:t\|up_counter:u0\"" {  } { { "timer.v" "u0" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448079180 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 timer.v(135) " "Verilog HDL assignment warning at timer.v(135): truncated value with size 32 to match size of target (4)" {  } { { "timer.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/timer.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480448079182 "|ColorMatcher|timer:t|up_counter:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:h0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:h0\"" {  } { { "ColorMatcher.v" "h0" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448079184 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[7\] " "Net \"scan_code\[7\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[7\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448079280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[6\] " "Net \"scan_code\[6\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[6\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448079280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[5\] " "Net \"scan_code\[5\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[5\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448079280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[4\] " "Net \"scan_code\[4\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[4\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448079280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[3\] " "Net \"scan_code\[3\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[3\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448079280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[2\] " "Net \"scan_code\[2\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[2\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448079280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[1\] " "Net \"scan_code\[1\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[1\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448079280 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "scan_code\[0\] " "Net \"scan_code\[0\]\" is missing source, defaulting to GND" {  } { { "ColorMatcher.v" "scan_code\[0\]" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 73 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1480448079280 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1480448079280 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480448081257 "|ColorMatcher|VGA_B[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480448081257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480448081577 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480448082331 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480448082694 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480448082694 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448082812 "|ColorMatcher|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448082812 "|ColorMatcher|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448082812 "|ColorMatcher|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448082812 "|ColorMatcher|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448082812 "|ColorMatcher|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448082812 "|ColorMatcher|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448082812 "|ColorMatcher|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448082812 "|ColorMatcher|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448082812 "|ColorMatcher|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448082812 "|ColorMatcher|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "ColorMatcher.v" "" { Text "C:/altera_lite/16.0/labFinalProject/ColorMatcher/ColorMatcher.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1480448082812 "|ColorMatcher|PS2_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1480448082812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480448082816 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480448082816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480448082816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480448082816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "865 " "Peak virtual memory: 865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480448082864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 14:34:42 2016 " "Processing ended: Tue Nov 29 14:34:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480448082864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480448082864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480448082864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480448082864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1480448085887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480448085897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 14:34:44 2016 " "Processing started: Tue Nov 29 14:34:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480448085897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480448085897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ColorMatcher -c ColorMatcher " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ColorMatcher -c ColorMatcher" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480448085897 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1480448086213 ""}
{ "Info" "0" "" "Project  = ColorMatcher" {  } {  } 0 0 "Project  = ColorMatcher" 0 0 "Fitter" 0 0 1480448086215 ""}
{ "Info" "0" "" "Revision = ColorMatcher" {  } {  } 0 0 "Revision = ColorMatcher" 0 0 "Fitter" 0 0 1480448086215 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1480448086786 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ColorMatcher 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ColorMatcher\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480448086810 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480448087046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480448087046 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480448088873 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1480448088974 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1480448089306 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "94 94 " "No exact pin location assignment(s) for 94 pins of 94 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1480448090492 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1480448133666 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 78 global CLKCTRL_G11 " "CLOCK_50~inputCLKENA0 with 78 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1480448134755 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1480448134755 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480448134756 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480448134770 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480448134772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480448134778 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480448134782 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480448134782 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480448134784 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480448134785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1480448134788 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480448134788 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:45 " "Fitter preparation operations ending: elapsed time is 00:00:45" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480448134980 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ColorMatcher.sdc " "Synopsys Design Constraints File file not found: 'ColorMatcher.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1480448168632 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1480448168632 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1480448168647 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1480448168647 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1480448168647 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480448168663 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1480448169116 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480448178121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480448194118 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480448208123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:30 " "Fitter placement operations ending: elapsed time is 00:00:30" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480448208124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480448213854 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "C:/altera_lite/16.0/labFinalProject/ColorMatcher/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1480448251459 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480448251459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1480448268824 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480448268824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480448268833 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.74 " "Total time spent on timing analysis during the Fitter is 0.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1480448277352 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480448277499 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480448280132 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480448280133 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480448282658 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480448296764 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera_lite/16.0/labFinalProject/ColorMatcher/output_files/ColorMatcher.fit.smsg " "Generated suppressed messages file C:/altera_lite/16.0/labFinalProject/ColorMatcher/output_files/ColorMatcher.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1480448298420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2095 " "Peak virtual memory: 2095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480448300132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 14:38:20 2016 " "Processing ended: Tue Nov 29 14:38:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480448300132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:36 " "Elapsed time: 00:03:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480448300132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:11 " "Total CPU time (on all processors): 00:04:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480448300132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480448300132 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1480448302695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480448302706 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 14:38:22 2016 " "Processing started: Tue Nov 29 14:38:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480448302706 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1480448302706 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ColorMatcher -c ColorMatcher " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ColorMatcher -c ColorMatcher" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1480448302706 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1480448328477 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "890 " "Peak virtual memory: 890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480448329834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 14:38:49 2016 " "Processing ended: Tue Nov 29 14:38:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480448329834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480448329834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480448329834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1480448329834 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1480448330742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1480448332718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480448332728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 14:38:51 2016 " "Processing started: Tue Nov 29 14:38:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480448332728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448332728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ColorMatcher -c ColorMatcher " "Command: quartus_sta ColorMatcher -c ColorMatcher" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448332729 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1480448333057 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448335740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448335956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448335957 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ColorMatcher.sdc " "Synopsys Design Constraints File file not found: 'ColorMatcher.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448338274 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448338275 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1480448338279 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448338279 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448338286 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448338286 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1480448338289 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480448338317 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480448338375 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448338375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.678 " "Worst-case setup slack is -2.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448338380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448338380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.678            -210.227 CLOCK_50  " "   -2.678            -210.227 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448338380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448338380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.333 " "Worst-case hold slack is 0.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448338388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448338388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 CLOCK_50  " "    0.333               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448338388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448338388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448338392 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448338396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448338399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448338399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -55.063 CLOCK_50  " "   -0.394             -55.063 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448338399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448338399 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480448338440 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448338599 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448343214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448343454 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480448343471 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448343471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.610 " "Worst-case setup slack is -2.610" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448343475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448343475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.610            -208.740 CLOCK_50  " "   -2.610            -208.740 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448343475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448343475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.316 " "Worst-case hold slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448343483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448343483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 CLOCK_50  " "    0.316               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448343483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448343483 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448343487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448343492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448343496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448343496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -58.615 CLOCK_50  " "   -0.394             -58.615 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448343496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448343496 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480448343535 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448344131 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448348019 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448348235 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480448348239 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448348239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.070 " "Worst-case setup slack is -1.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.070             -76.098 CLOCK_50  " "   -1.070             -76.098 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448348243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK_50  " "    0.182               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448348249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448348253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448348257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -8.022 CLOCK_50  " "   -0.081              -8.022 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448348261 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1480448348298 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448348863 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1480448348867 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448348867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.912 " "Worst-case setup slack is -0.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.912             -64.689 CLOCK_50  " "   -0.912             -64.689 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448348871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 CLOCK_50  " "    0.173               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448348877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448348881 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448348884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -8.099 CLOCK_50  " "   -0.081              -8.099 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1480448348887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448348887 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448356960 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448356961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1163 " "Peak virtual memory: 1163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480448357152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 14:39:17 2016 " "Processing ended: Tue Nov 29 14:39:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480448357152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480448357152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480448357152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448357152 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1480448359781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480448359791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 14:39:19 2016 " "Processing started: Tue Nov 29 14:39:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480448359791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1480448359791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ColorMatcher -c ColorMatcher " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ColorMatcher -c ColorMatcher" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1480448359791 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1480448363767 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ColorMatcher.vo C:/altera_lite/16.0/labFinalProject/ColorMatcher/simulation/modelsim/ simulation " "Generated file ColorMatcher.vo in folder \"C:/altera_lite/16.0/labFinalProject/ColorMatcher/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1480448364500 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "807 " "Peak virtual memory: 807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480448364718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 14:39:24 2016 " "Processing ended: Tue Nov 29 14:39:24 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480448364718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480448364718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480448364718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1480448364718 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 121 s " "Quartus Prime Full Compilation was successful. 0 errors, 121 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1480448365655 ""}
