

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Apr 14 16:58:11 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.356|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+----------+
    |      Latency      |      Interval     | Pipeline |
    |   min   |   max   |   min   |   max   |   Type   |
    +---------+---------+---------+---------+----------+
    |  9273017|  9746106|  8685445|  8685445| dataflow |
    +---------+---------+---------+---------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 18, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_out_0_V = alloca [2848 x i16], align 2" [firmware/myproject.cpp:39]   --->   Operation 19 'alloca' 'layer2_out_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%layer2_out_1_V = alloca [2848 x i16], align 2" [firmware/myproject.cpp:39]   --->   Operation 20 'alloca' 'layer2_out_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_out_2_V = alloca [2848 x i16], align 2" [firmware/myproject.cpp:39]   --->   Operation 21 'alloca' 'layer2_out_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_out_3_V = alloca [2848 x i16], align 2" [firmware/myproject.cpp:39]   --->   Operation 22 'alloca' 'layer2_out_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer2_out_4_V = alloca [2848 x i16], align 2" [firmware/myproject.cpp:39]   --->   Operation 23 'alloca' 'layer2_out_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%layer2_out_5_V = alloca [2848 x i16], align 2" [firmware/myproject.cpp:39]   --->   Operation 24 'alloca' 'layer2_out_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%layer2_out_6_V = alloca [2848 x i16], align 2" [firmware/myproject.cpp:39]   --->   Operation 25 'alloca' 'layer2_out_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%layer2_out_7_V = alloca [2848 x i16], align 2" [firmware/myproject.cpp:39]   --->   Operation 26 'alloca' 'layer2_out_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%layer3_out_0_V = alloca [2848 x i15], align 2" [firmware/myproject.cpp:44]   --->   Operation 27 'alloca' 'layer3_out_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer3_out_1_V = alloca [2848 x i15], align 2" [firmware/myproject.cpp:44]   --->   Operation 28 'alloca' 'layer3_out_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layer3_out_2_V = alloca [2848 x i15], align 2" [firmware/myproject.cpp:44]   --->   Operation 29 'alloca' 'layer3_out_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%layer3_out_3_V = alloca [2848 x i15], align 2" [firmware/myproject.cpp:44]   --->   Operation 30 'alloca' 'layer3_out_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%layer3_out_4_V = alloca [2848 x i15], align 2" [firmware/myproject.cpp:44]   --->   Operation 31 'alloca' 'layer3_out_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer3_out_5_V = alloca [2848 x i15], align 2" [firmware/myproject.cpp:44]   --->   Operation 32 'alloca' 'layer3_out_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%layer3_out_6_V = alloca [2848 x i15], align 2" [firmware/myproject.cpp:44]   --->   Operation 33 'alloca' 'layer3_out_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%layer3_out_7_V = alloca [2848 x i15], align 2" [firmware/myproject.cpp:44]   --->   Operation 34 'alloca' 'layer3_out_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%layer4_out_0_V = alloca [704 x i16], align 2" [firmware/myproject.cpp:48]   --->   Operation 35 'alloca' 'layer4_out_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%layer4_out_1_V = alloca [704 x i16], align 2" [firmware/myproject.cpp:48]   --->   Operation 36 'alloca' 'layer4_out_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%layer4_out_2_V = alloca [704 x i16], align 2" [firmware/myproject.cpp:48]   --->   Operation 37 'alloca' 'layer4_out_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%layer4_out_3_V = alloca [704 x i16], align 2" [firmware/myproject.cpp:48]   --->   Operation 38 'alloca' 'layer4_out_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%layer4_out_4_V = alloca [704 x i16], align 2" [firmware/myproject.cpp:48]   --->   Operation 39 'alloca' 'layer4_out_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%layer4_out_5_V = alloca [704 x i16], align 2" [firmware/myproject.cpp:48]   --->   Operation 40 'alloca' 'layer4_out_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%layer4_out_6_V = alloca [704 x i16], align 2" [firmware/myproject.cpp:48]   --->   Operation 41 'alloca' 'layer4_out_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%layer4_out_7_V = alloca [704 x i16], align 2" [firmware/myproject.cpp:48]   --->   Operation 42 'alloca' 'layer4_out_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%layer6_out_0_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:53]   --->   Operation 43 'alloca' 'layer6_out_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%layer6_out_1_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:53]   --->   Operation 44 'alloca' 'layer6_out_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%layer6_out_2_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:53]   --->   Operation 45 'alloca' 'layer6_out_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%layer6_out_3_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:53]   --->   Operation 46 'alloca' 'layer6_out_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%layer6_out_4_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:53]   --->   Operation 47 'alloca' 'layer6_out_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%layer6_out_5_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:53]   --->   Operation 48 'alloca' 'layer6_out_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%layer6_out_6_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:53]   --->   Operation 49 'alloca' 'layer6_out_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%layer6_out_7_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:53]   --->   Operation 50 'alloca' 'layer6_out_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%layer7_out_0_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:57]   --->   Operation 51 'alloca' 'layer7_out_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%layer7_out_1_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:57]   --->   Operation 52 'alloca' 'layer7_out_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%layer7_out_2_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:57]   --->   Operation 53 'alloca' 'layer7_out_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%layer7_out_3_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:57]   --->   Operation 54 'alloca' 'layer7_out_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%layer7_out_4_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:57]   --->   Operation 55 'alloca' 'layer7_out_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%layer7_out_5_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:57]   --->   Operation 56 'alloca' 'layer7_out_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%layer7_out_6_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:57]   --->   Operation 57 'alloca' 'layer7_out_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%layer7_out_7_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:57]   --->   Operation 58 'alloca' 'layer7_out_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%layer8_out_0_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:61]   --->   Operation 59 'alloca' 'layer8_out_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%layer8_out_1_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:61]   --->   Operation 60 'alloca' 'layer8_out_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%layer8_out_2_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:61]   --->   Operation 61 'alloca' 'layer8_out_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%layer8_out_3_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:61]   --->   Operation 62 'alloca' 'layer8_out_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%layer8_out_4_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:61]   --->   Operation 63 'alloca' 'layer8_out_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%layer8_out_5_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:61]   --->   Operation 64 'alloca' 'layer8_out_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%layer8_out_6_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:61]   --->   Operation 65 'alloca' 'layer8_out_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%layer8_out_7_V = alloca [16 x i16], align 2" [firmware/myproject.cpp:61]   --->   Operation 66 'alloca' 'layer8_out_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%layer9_out_0_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:65]   --->   Operation 67 'alloca' 'layer9_out_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%layer9_out_1_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:65]   --->   Operation 68 'alloca' 'layer9_out_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%layer9_out_2_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:65]   --->   Operation 69 'alloca' 'layer9_out_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%layer9_out_3_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:65]   --->   Operation 70 'alloca' 'layer9_out_3_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%layer9_out_4_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:65]   --->   Operation 71 'alloca' 'layer9_out_4_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%layer9_out_5_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:65]   --->   Operation 72 'alloca' 'layer9_out_5_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%layer9_out_6_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:65]   --->   Operation 73 'alloca' 'layer9_out_6_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%layer9_out_7_V = alloca [16 x i15], align 2" [firmware/myproject.cpp:65]   --->   Operation 74 'alloca' 'layer9_out_7_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%layer10_out_0_V = alloca [2 x i16], align 2" [firmware/myproject.cpp:69]   --->   Operation 75 'alloca' 'layer10_out_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%layer10_out_1_V = alloca [2 x i16], align 2" [firmware/myproject.cpp:69]   --->   Operation 76 'alloca' 'layer10_out_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%layer10_out_2_V = alloca [2 x i16], align 2" [firmware/myproject.cpp:69]   --->   Operation 77 'alloca' 'layer10_out_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>"(i4320* %conv2d_1_input_V, [2848 x i16]* %layer2_out_0_V, [2848 x i16]* %layer2_out_1_V, [2848 x i16]* %layer2_out_2_V, [2848 x i16]* %layer2_out_3_V, [2848 x i16]* %layer2_out_4_V, [2848 x i16]* %layer2_out_5_V, [2848 x i16]* %layer2_out_6_V, [2848 x i16]* %layer2_out_7_V)"   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @"conv_2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>"(i4320* %conv2d_1_input_V, [2848 x i16]* %layer2_out_0_V, [2848 x i16]* %layer2_out_1_V, [2848 x i16]* %layer2_out_2_V, [2848 x i16]* %layer2_out_3_V, [2848 x i16]* %layer2_out_4_V, [2848 x i16]* %layer2_out_5_V, [2848 x i16]* %layer2_out_6_V, [2848 x i16]* %layer2_out_7_V)"   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (0.00ns)   --->   "call fastcc void @"relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>"([2848 x i16]* %layer2_out_0_V, [2848 x i16]* %layer2_out_1_V, [2848 x i16]* %layer2_out_2_V, [2848 x i16]* %layer2_out_3_V, [2848 x i16]* %layer2_out_4_V, [2848 x i16]* %layer2_out_5_V, [2848 x i16]* %layer2_out_6_V, [2848 x i16]* %layer2_out_7_V, [2848 x i15]* %layer3_out_0_V, [2848 x i15]* %layer3_out_1_V, [2848 x i15]* %layer3_out_2_V, [2848 x i15]* %layer3_out_3_V, [2848 x i15]* %layer3_out_4_V, [2848 x i15]* %layer3_out_5_V, [2848 x i15]* %layer3_out_6_V, [2848 x i15]* %layer3_out_7_V)" [firmware/myproject.cpp:46]   --->   Operation 80 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @"relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config3>"([2848 x i16]* %layer2_out_0_V, [2848 x i16]* %layer2_out_1_V, [2848 x i16]* %layer2_out_2_V, [2848 x i16]* %layer2_out_3_V, [2848 x i16]* %layer2_out_4_V, [2848 x i16]* %layer2_out_5_V, [2848 x i16]* %layer2_out_6_V, [2848 x i16]* %layer2_out_7_V, [2848 x i15]* %layer3_out_0_V, [2848 x i15]* %layer3_out_1_V, [2848 x i15]* %layer3_out_2_V, [2848 x i15]* %layer3_out_3_V, [2848 x i15]* %layer3_out_4_V, [2848 x i15]* %layer3_out_5_V, [2848 x i15]* %layer3_out_6_V, [2848 x i15]* %layer3_out_7_V)" [firmware/myproject.cpp:46]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (0.00ns)   --->   "call fastcc void @"pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>"([2848 x i15]* %layer3_out_0_V, [2848 x i15]* %layer3_out_1_V, [2848 x i15]* %layer3_out_2_V, [2848 x i15]* %layer3_out_3_V, [2848 x i15]* %layer3_out_4_V, [2848 x i15]* %layer3_out_5_V, [2848 x i15]* %layer3_out_6_V, [2848 x i15]* %layer3_out_7_V, [704 x i16]* %layer4_out_0_V, [704 x i16]* %layer4_out_1_V, [704 x i16]* %layer4_out_2_V, [704 x i16]* %layer4_out_3_V, [704 x i16]* %layer4_out_4_V, [704 x i16]* %layer4_out_5_V, [704 x i16]* %layer4_out_6_V, [704 x i16]* %layer4_out_7_V)" [firmware/myproject.cpp:50]   --->   Operation 82 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 83 [1/2] (0.00ns)   --->   "call fastcc void @"pooling2d_cl<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config4>"([2848 x i15]* %layer3_out_0_V, [2848 x i15]* %layer3_out_1_V, [2848 x i15]* %layer3_out_2_V, [2848 x i15]* %layer3_out_3_V, [2848 x i15]* %layer3_out_4_V, [2848 x i15]* %layer3_out_5_V, [2848 x i15]* %layer3_out_6_V, [2848 x i15]* %layer3_out_7_V, [704 x i16]* %layer4_out_0_V, [704 x i16]* %layer4_out_1_V, [704 x i16]* %layer4_out_2_V, [704 x i16]* %layer4_out_3_V, [704 x i16]* %layer4_out_4_V, [704 x i16]* %layer4_out_5_V, [704 x i16]* %layer4_out_6_V, [704 x i16]* %layer4_out_7_V)" [firmware/myproject.cpp:50]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>"([704 x i16]* %layer4_out_0_V, [704 x i16]* %layer4_out_1_V, [704 x i16]* %layer4_out_2_V, [704 x i16]* %layer4_out_3_V, [704 x i16]* %layer4_out_4_V, [704 x i16]* %layer4_out_5_V, [704 x i16]* %layer4_out_6_V, [704 x i16]* %layer4_out_7_V, [16 x i16]* %layer6_out_0_V, [16 x i16]* %layer6_out_1_V, [16 x i16]* %layer6_out_2_V, [16 x i16]* %layer6_out_3_V, [16 x i16]* %layer6_out_4_V, [16 x i16]* %layer6_out_5_V, [16 x i16]* %layer6_out_6_V, [16 x i16]* %layer6_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>"([704 x i16]* %layer4_out_0_V, [704 x i16]* %layer4_out_1_V, [704 x i16]* %layer4_out_2_V, [704 x i16]* %layer4_out_3_V, [704 x i16]* %layer4_out_4_V, [704 x i16]* %layer4_out_5_V, [704 x i16]* %layer4_out_6_V, [704 x i16]* %layer4_out_7_V, [16 x i16]* %layer6_out_0_V, [16 x i16]* %layer6_out_1_V, [16 x i16]* %layer6_out_2_V, [16 x i16]* %layer6_out_3_V, [16 x i16]* %layer6_out_4_V, [16 x i16]* %layer6_out_5_V, [16 x i16]* %layer6_out_6_V, [16 x i16]* %layer6_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 86 [2/2] (0.00ns)   --->   "call fastcc void @"relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>"([16 x i16]* %layer6_out_0_V, [16 x i16]* %layer6_out_1_V, [16 x i16]* %layer6_out_2_V, [16 x i16]* %layer6_out_3_V, [16 x i16]* %layer6_out_4_V, [16 x i16]* %layer6_out_5_V, [16 x i16]* %layer6_out_6_V, [16 x i16]* %layer6_out_7_V, [16 x i15]* %layer7_out_0_V, [16 x i15]* %layer7_out_1_V, [16 x i15]* %layer7_out_2_V, [16 x i15]* %layer7_out_3_V, [16 x i15]* %layer7_out_4_V, [16 x i15]* %layer7_out_5_V, [16 x i15]* %layer7_out_6_V, [16 x i15]* %layer7_out_7_V)" [firmware/myproject.cpp:59]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @"relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config7>"([16 x i16]* %layer6_out_0_V, [16 x i16]* %layer6_out_1_V, [16 x i16]* %layer6_out_2_V, [16 x i16]* %layer6_out_3_V, [16 x i16]* %layer6_out_4_V, [16 x i16]* %layer6_out_5_V, [16 x i16]* %layer6_out_6_V, [16 x i16]* %layer6_out_7_V, [16 x i15]* %layer7_out_0_V, [16 x i15]* %layer7_out_1_V, [16 x i15]* %layer7_out_2_V, [16 x i15]* %layer7_out_3_V, [16 x i15]* %layer7_out_4_V, [16 x i15]* %layer7_out_5_V, [16 x i15]* %layer7_out_6_V, [16 x i15]* %layer7_out_7_V)" [firmware/myproject.cpp:59]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>"([16 x i15]* %layer7_out_0_V, [16 x i15]* %layer7_out_1_V, [16 x i15]* %layer7_out_2_V, [16 x i15]* %layer7_out_3_V, [16 x i15]* %layer7_out_4_V, [16 x i15]* %layer7_out_5_V, [16 x i15]* %layer7_out_6_V, [16 x i15]* %layer7_out_7_V, [16 x i16]* %layer8_out_0_V, [16 x i16]* %layer8_out_1_V, [16 x i16]* %layer8_out_2_V, [16 x i16]* %layer8_out_3_V, [16 x i16]* %layer8_out_4_V, [16 x i16]* %layer8_out_5_V, [16 x i16]* %layer8_out_6_V, [16 x i16]* %layer8_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:63]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config8>"([16 x i15]* %layer7_out_0_V, [16 x i15]* %layer7_out_1_V, [16 x i15]* %layer7_out_2_V, [16 x i15]* %layer7_out_3_V, [16 x i15]* %layer7_out_4_V, [16 x i15]* %layer7_out_5_V, [16 x i15]* %layer7_out_6_V, [16 x i15]* %layer7_out_7_V, [16 x i16]* %layer8_out_0_V, [16 x i16]* %layer8_out_1_V, [16 x i16]* %layer8_out_2_V, [16 x i16]* %layer8_out_3_V, [16 x i16]* %layer8_out_4_V, [16 x i16]* %layer8_out_5_V, [16 x i16]* %layer8_out_6_V, [16 x i16]* %layer8_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:63]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 90 [2/2] (0.00ns)   --->   "call fastcc void @"relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>"([16 x i16]* %layer8_out_0_V, [16 x i16]* %layer8_out_1_V, [16 x i16]* %layer8_out_2_V, [16 x i16]* %layer8_out_3_V, [16 x i16]* %layer8_out_4_V, [16 x i16]* %layer8_out_5_V, [16 x i16]* %layer8_out_6_V, [16 x i16]* %layer8_out_7_V, [16 x i15]* %layer9_out_0_V, [16 x i15]* %layer9_out_1_V, [16 x i15]* %layer9_out_2_V, [16 x i15]* %layer9_out_3_V, [16 x i15]* %layer9_out_4_V, [16 x i15]* %layer9_out_5_V, [16 x i15]* %layer9_out_6_V, [16 x i15]* %layer9_out_7_V)" [firmware/myproject.cpp:67]   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 91 [1/2] (0.00ns)   --->   "call fastcc void @"relu<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, relu_config9>"([16 x i16]* %layer8_out_0_V, [16 x i16]* %layer8_out_1_V, [16 x i16]* %layer8_out_2_V, [16 x i16]* %layer8_out_3_V, [16 x i16]* %layer8_out_4_V, [16 x i16]* %layer8_out_5_V, [16 x i16]* %layer8_out_6_V, [16 x i16]* %layer8_out_7_V, [16 x i15]* %layer9_out_0_V, [16 x i15]* %layer9_out_1_V, [16 x i15]* %layer9_out_2_V, [16 x i15]* %layer9_out_3_V, [16 x i15]* %layer9_out_4_V, [16 x i15]* %layer9_out_5_V, [16 x i15]* %layer9_out_6_V, [16 x i15]* %layer9_out_7_V)" [firmware/myproject.cpp:67]   --->   Operation 91 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 92 [2/2] (0.00ns)   --->   "call fastcc void @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>"([16 x i15]* %layer9_out_0_V, [16 x i15]* %layer9_out_1_V, [16 x i15]* %layer9_out_2_V, [16 x i15]* %layer9_out_3_V, [16 x i15]* %layer9_out_4_V, [16 x i15]* %layer9_out_5_V, [16 x i15]* %layer9_out_6_V, [16 x i15]* %layer9_out_7_V, [2 x i16]* %layer10_out_0_V, [2 x i16]* %layer10_out_1_V, [2 x i16]* %layer10_out_2_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:71]   --->   Operation 92 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 93 [1/2] (0.00ns)   --->   "call fastcc void @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>"([16 x i15]* %layer9_out_0_V, [16 x i15]* %layer9_out_1_V, [16 x i15]* %layer9_out_2_V, [16 x i15]* %layer9_out_3_V, [16 x i15]* %layer9_out_4_V, [16 x i15]* %layer9_out_5_V, [16 x i15]* %layer9_out_6_V, [16 x i15]* %layer9_out_7_V, [2 x i16]* %layer10_out_0_V, [2 x i16]* %layer10_out_1_V, [2 x i16]* %layer10_out_2_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:71]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 94 [2/2] (0.00ns)   --->   "call fastcc void @"softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>"([2 x i16]* %layer10_out_0_V, [2 x i16]* %layer10_out_1_V, [2 x i16]* %layer10_out_2_V, i16* %layer11_out_0_V, i16* %layer11_out_1_V, i16* %layer11_out_2_V, i16* %layer11_out_3_V, i16* %layer11_out_4_V, i16* %layer11_out_5_V)" [firmware/myproject.cpp:73]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str10) nounwind" [firmware/myproject.cpp:15]   --->   Operation 95 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer11_out_5_V), !map !233"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer11_out_4_V), !map !239"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer11_out_3_V), !map !245"   --->   Operation 98 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer11_out_2_V), !map !251"   --->   Operation 99 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer11_out_1_V), !map !257"   --->   Operation 100 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %layer11_out_0_V), !map !263"   --->   Operation 101 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4320* %conv2d_1_input_V), !map !269"   --->   Operation 102 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 103 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4320* %conv2d_1_input_V, [7 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %layer11_out_0_V, i16* %layer11_out_1_V, i16* %layer11_out_2_V, i16* %layer11_out_3_V, i16* %layer11_out_4_V, i16* %layer11_out_5_V, [7 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10) nounwind"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [1/2] (0.00ns)   --->   "call fastcc void @"softmax<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, softmax_config11>"([2 x i16]* %layer10_out_0_V, [2 x i16]* %layer10_out_1_V, [2 x i16]* %layer10_out_2_V, i16* %layer11_out_0_V, i16* %layer11_out_1_V, i16* %layer11_out_2_V, i16* %layer11_out_3_V, i16* %layer11_out_4_V, i16* %layer11_out_5_V)" [firmware/myproject.cpp:73]   --->   Operation 106 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:75]   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
