##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for CyMASTER_CLK
		4.4::Critical Path Report for LabVIEW_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. LabVIEW_UART_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (LabVIEW_UART_IntClock:R vs. Clock_1:R)
		5.5::Critical Path Report for (LabVIEW_UART_IntClock:R vs. LabVIEW_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_1                      | Frequency: 24.78 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                    | Frequency: 34.64 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | Frequency: 24.78 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz  | 
Clock: LabVIEW_UART_IntClock        | Frequency: 24.78 MHz  | Target: 0.92 MHz   | 
Clock: timer_clock                  | N/A                   | Target: 0.02 MHz   | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 0.02 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                Clock_1                83333.3          67941       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_1                41666.7          12802       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              LabVIEW_UART_IntClock  41666.7          25443       N/A              N/A         N/A              N/A         N/A              N/A         
LabVIEW_UART_IntClock  Clock_1                41666.7          1311        N/A              N/A         N/A              N/A         N/A              N/A         
LabVIEW_UART_IntClock  LabVIEW_UART_IntClock  1.08333e+006     1048579     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase         
-----------  ------------  -----------------------  
LED(0)_PAD   25143         CyBUS_CLK:R              
Tx_1(0)_PAD  31176         LabVIEW_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 24.78 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 1311p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34166
-------------------------------------   ----- 
End-of-path arrival time (ps)           34166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell14     1250   1250   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5241   6491   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14601   1311  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2246  16847   1311  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20197   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  22439   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  24899   1311  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3626  28525   1311  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  31875   1311  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2291  34166   1311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 34.64 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 12802p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22675
-------------------------------------   ----- 
End-of-path arrival time (ps)           22675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/busclk                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   3110   3110  12802  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2246   5356  12802  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350   8706  12802  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  10948  12802  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  13408  12802  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3626  17034  12802  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  20384  12802  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2291  22675  12802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 24.78 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 1311p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34166
-------------------------------------   ----- 
End-of-path arrival time (ps)           34166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell14     1250   1250   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5241   6491   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14601   1311  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2246  16847   1311  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20197   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  22439   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  24899   1311  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3626  28525   1311  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  31875   1311  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2291  34166   1311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for LabVIEW_UART_IntClock
***************************************************
Clock: LabVIEW_UART_IntClock
Frequency: 24.78 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 1311p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34166
-------------------------------------   ----- 
End-of-path arrival time (ps)           34166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell14     1250   1250   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5241   6491   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14601   1311  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2246  16847   1311  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20197   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  22439   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  24899   1311  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3626  28525   1311  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  31875   1311  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2291  34166   1311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 12802p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22675
-------------------------------------   ----- 
End-of-path arrival time (ps)           22675
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/busclk                datapathcell3       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   3110   3110  12802  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2246   5356  12802  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350   8706  12802  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  10948  12802  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  13408  12802  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3626  17034  12802  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  20384  12802  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2291  22675  12802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. LabVIEW_UART_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25443p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12754
-------------------------------------   ----- 
End-of-path arrival time (ps)           12754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell1         2009   2009  25443  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/main_1         macrocell6      5139   7148  25443  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/q              macrocell6      3350  10498  25443  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2256  12754  25443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:count_stored_i\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 67941p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6190
--------------------------------------------   ----- 
End-of-path required time (ps)                 77143

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9202
-------------------------------------   ---- 
End-of-path arrival time (ps)           9202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:count_stored_i\/clock_0            macrocell35         0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:count_stored_i\/q            macrocell35     1250   1250  67941  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_2         macrocell12     2311   3561  67941  RISE       1
\ByteCounter:CounterUDB:count_enable\/q              macrocell12     3350   6911  67941  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell4   2291   9202  67941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.4::Critical Path Report for (LabVIEW_UART_IntClock:R vs. Clock_1:R)
*********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 1311p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34166
-------------------------------------   ----- 
End-of-path arrival time (ps)           34166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell14     1250   1250   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5241   6491   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14601   1311  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2246  16847   1311  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20197   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  22439   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  24899   1311  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3626  28525   1311  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  31875   1311  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2291  34166   1311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1


5.5::Critical Path Report for (LabVIEW_UART_IntClock:R vs. LabVIEW_UART_IntClock:R)
***********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxSts\/clock
Path slack     : 1048579p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34254
-------------------------------------   ----- 
End-of-path arrival time (ps)           34254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset             datapathcell1   8938  10188  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  18768  1048579  RISE       1
\LabVIEW_UART:BUART:tx_status_0\/main_3                 macrocell3      6630  25398  1048579  RISE       1
\LabVIEW_UART:BUART:tx_status_0\/q                      macrocell3      3350  28748  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/status_0                 statusicell1    5506  34254  1048579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/clock                       statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 1311p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -6190
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34166
-------------------------------------   ----- 
End-of-path arrival time (ps)           34166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell14     1250   1250   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5241   6491   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14601   1311  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2246  16847   1311  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20197   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  22439   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  24899   1311  RISE       1
\ByteCounter:CounterUDB:count_enable\/main_0            macrocell12     3626  28525   1311  RISE       1
\ByteCounter:CounterUDB:count_enable\/q                 macrocell12     3350  31875   1311  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_1     datapathcell4   2291  34166   1311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \ByteCounter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \ByteCounter:CounterUDB:count_stored_i\/clock_0
Path slack     : 9577p

Capture Clock Arrival Time                                                                   0
+ Clock path delay                                                                           0
+ Cycle adjust (period of common ancestor clock between LabVIEW_UART_IntClock Clock_1)   41667
- Setup time                                                                             -3510
--------------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                           38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28580
-------------------------------------   ----- 
End-of-path arrival time (ps)           28580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell14     1250   1250   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5241   6491   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_bus_stat_comb  datapathcell3   8110  14601   1311  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/main_0                 macrocell8      2246  16847   1311  RISE       1
\LabVIEW_UART:BUART:rx_status_5\/q                      macrocell8      3350  20197   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_5                 statusicell2    2242  22439   1311  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/interrupt                statusicell2    2460  24899   1311  RISE       1
\ByteCounter:CounterUDB:count_stored_i\/main_0          macrocell35     3680  28580   9577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:count_stored_i\/clock_0            macrocell35         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCountReset:Sync:ctrl_reg\/control_0
Path End       : \ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \ByteCounter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 25169p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Setup time                                     -6190
----------------------------------------------   ----- 
End-of-path required time (ps)                   35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10307
-------------------------------------   ----- 
End-of-path arrival time (ps)           10307
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteCountReset:Sync:ctrl_reg\/busclk                       controlcell4        0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCountReset:Sync:ctrl_reg\/control_0             controlcell4    2050   2050  25169  RISE       1
\ByteCounter:CounterUDB:reload\/main_0               macrocell9      2605   4655  25169  RISE       1
\ByteCounter:CounterUDB:reload\/q                    macrocell9      3350   8005  25169  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell4   2302  10307  25169  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25443p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3470
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12754
-------------------------------------   ----- 
End-of-path arrival time (ps)           12754
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                      iocell1         2009   2009  25443  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/main_1         macrocell6      5139   7148  25443  RISE       1
\LabVIEW_UART:BUART:rx_postpoll\/q              macrocell6      3350  10498  25443  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2256  12754  25443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_9
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 30157p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8000
-------------------------------------   ---- 
End-of-path arrival time (ps)           8000
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                              iocell1       2009   2009  25443  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_9  macrocell25   5991   8000  30157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_last\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_last\/clock_0
Path slack     : 30157p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8000
-------------------------------------   ---- 
End-of-path arrival time (ps)           8000
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell1       2009   2009  25443  RISE       1
\LabVIEW_UART:BUART:rx_last\/main_1  macrocell32   5991   8000  30157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_last\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_10
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 31009p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7148
-------------------------------------   ---- 
End-of-path arrival time (ps)           7148
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1       2009   2009  25443  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_10  macrocell22   5139   7148  31009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_4
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 31023p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1       2009   2009  25443  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_4  macrocell28   5124   7133  31023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_3
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 31023p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1       2009   2009  25443  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_3  macrocell29   5124   7133  31023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 31023p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell1             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                               iocell1       2009   2009  25443  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_7  macrocell30   5124   7133  31023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UARTReset:Sync:ctrl_reg\/control_0
Path End       : \LabVIEW_UART:BUART:reset_reg\/main_0
Capture Clock  : \LabVIEW_UART:BUART:reset_reg\/clock_0
Path slack     : 33861p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#26 vs. LabVIEW_UART_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4295
-------------------------------------   ---- 
End-of-path arrival time (ps)           4295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\UARTReset:Sync:ctrl_reg\/busclk                            controlcell1        0      0  RISE       1

Data path
pin name                               model name    delay     AT  slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -----  ----  ------
\UARTReset:Sync:ctrl_reg\/control_0    controlcell1   2050   2050  33861  RISE       1
\LabVIEW_UART:BUART:reset_reg\/main_0  macrocell14    2245   4295  33861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCountReset:Sync:ctrl_reg\/control_0
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 37031p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#2 vs. Clock_1:R#2)   41667
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\ByteCountReset:Sync:ctrl_reg\/busclk                       controlcell4        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\ByteCountReset:Sync:ctrl_reg\/control_0       controlcell4   2050   2050  25169  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   2586   4636  37031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72433p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10400
-------------------------------------   ----- 
End-of-path arrival time (ps)           10400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430  72433  RISE       1
\ByteCounter:CounterUDB:status_0\/main_0            macrocell10     2297   4727  72433  RISE       1
\ByteCounter:CounterUDB:status_0\/q                 macrocell10     3350   8077  72433  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_0    statusicell3    2323  10400  72433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 72537p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10297
-------------------------------------   ----- 
End-of-path arrival time (ps)           10297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300  72537  RISE       1
\ByteCounter:CounterUDB:status_2\/main_0            macrocell11     2326   4626  72537  RISE       1
\ByteCounter:CounterUDB:status_2\/q                 macrocell11     3350   7976  72537  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2320  10297  72537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \ByteCounter:CounterUDB:prevCompare\/main_0
Capture Clock  : \ByteCounter:CounterUDB:prevCompare\/clock_0
Path slack     : 75097p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4727
-------------------------------------   ---- 
End-of-path arrival time (ps)           4727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell4   2430   2430  72433  RISE       1
\ByteCounter:CounterUDB:prevCompare\/main_0         macrocell34     2297   4727  75097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:prevCompare\/clock_0               macrocell34         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb
Path End       : \ByteCounter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \ByteCounter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 75197p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4626
-------------------------------------   ---- 
End-of-path arrival time (ps)           4626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/ce0_comb  datapathcell4   2300   2300  72537  RISE       1
\ByteCounter:CounterUDB:overflow_reg_i\/main_0      macrocell33     2326   4626  75197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:overflow_reg_i\/clock_0            macrocell33         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ByteCounter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \ByteCounter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \ByteCounter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 76378p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6455
-------------------------------------   ---- 
End-of-path arrival time (ps)           6455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sC8:counterdp:u0\/clock            datapathcell4       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\ByteCounter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell4   2290   2290  76378  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/status_1   statusicell3    4165   6455  76378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\ByteCounter:CounterUDB:sSTSReg:stsreg\/clock              statusicell3        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxSts\/clock
Path slack     : 1048579p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34254
-------------------------------------   ----- 
End-of-path arrival time (ps)           34254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset             datapathcell1   8938  10188  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  18768  1048579  RISE       1
\LabVIEW_UART:BUART:tx_status_0\/main_3                 macrocell3      6630  25398  1048579  RISE       1
\LabVIEW_UART:BUART:tx_status_0\/q                      macrocell3      3350  28748  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/status_0                 statusicell1    5506  34254  1048579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1052761p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6190
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24383
-------------------------------------   ----- 
End-of-path arrival time (ps)           24383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                               model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                       macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset      datapathcell2   8935  10185  1052761  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell2   5190  15375  1052761  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/main_2           macrocell2      3361  18736  1052761  RISE       1
\LabVIEW_UART:BUART:counter_load_not\/q                macrocell2      3350  22086  1052761  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2296  24383  1052761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_4
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1054425p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25398
-------------------------------------   ----- 
End-of-path arrival time (ps)           25398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset             datapathcell1   8938  10188  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   8580  18768  1048579  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_4                  macrocell17     6630  25398  1054425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_4
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1057939p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21884
-------------------------------------   ----- 
End-of-path arrival time (ps)           21884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q               macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset    datapathcell1   8938  10188  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   9370  19558  1057939  RISE       1
\LabVIEW_UART:BUART:txn\/main_4                macrocell15     2326  21884  1057939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1058591p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18732
-------------------------------------   ----- 
End-of-path arrival time (ps)           18732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8935  10185  1052761  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  15375  1052761  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   3357  18732  1058591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1059910p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22924
-------------------------------------   ----- 
End-of-path arrival time (ps)           22924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                                model name     delay     AT    slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                        macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset             datapathcell3   5241   6491  1059910  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   8580  15071  1059910  RISE       1
\LabVIEW_UART:BUART:rx_status_4\/main_1                 macrocell7      2237  17308  1059910  RISE       1
\LabVIEW_UART:BUART:rx_status_4\/q                      macrocell7      3350  20658  1059910  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2266  22924  1059910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1061068p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18756
-------------------------------------   ----- 
End-of-path arrival time (ps)           18756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8935  10185  1052761  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  15375  1052761  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_3               macrocell18     3380  18756  1061068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1061087p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18736
-------------------------------------   ----- 
End-of-path arrival time (ps)           18736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8935  10185  1052761  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  15375  1052761  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_3               macrocell16     3361  18736  1061087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1061087p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18736
-------------------------------------   ----- 
End-of-path arrival time (ps)           18736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8935  10185  1052761  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  15375  1052761  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_2                macrocell19     3361  18736  1061087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1061342p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18481
-------------------------------------   ----- 
End-of-path arrival time (ps)           18481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8935  10185  1052761  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2   5190  15375  1052761  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_3               macrocell17     3106  18481  1061342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_6
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1061366p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18457
-------------------------------------   ----- 
End-of-path arrival time (ps)           18457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8935  10185  1052761  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  15375  1061366  RISE       1
\LabVIEW_UART:BUART:txn\/main_6                      macrocell15     3082  18457  1061366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_5
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1061375p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18448
-------------------------------------   ----- 
End-of-path arrival time (ps)           18448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8935  10185  1052761  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  15375  1061366  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_5               macrocell16     3073  18448  1061375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_5
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1061488p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18335
-------------------------------------   ----- 
End-of-path arrival time (ps)           18335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                     macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset    datapathcell2   8935  10185  1052761  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2   5190  15375  1061366  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_5               macrocell18     2960  18335  1061488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1063244p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -5360
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14730
-------------------------------------   ----- 
End-of-path arrival time (ps)           14730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q            macrocell21   1250   1250  1063244  RISE       1
\LabVIEW_UART:BUART:rx_counter_load\/main_0  macrocell5    7875   9125  1063244  RISE       1
\LabVIEW_UART:BUART:rx_counter_load\/q       macrocell5    3350  12475  1063244  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/load   count7cell    2255  14730  1063244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset
Capture Clock  : \LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064278p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -8870
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1074463

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10185
-------------------------------------   ----- 
End-of-path arrival time (ps)           10185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                   macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/reset  datapathcell2   8935  10185  1064278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock          datapathcell2       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1064525p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -8620
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1074713

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10188
-------------------------------------   ----- 
End-of-path arrival time (ps)           10188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q             macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/reset  datapathcell1   8938  10188  1064525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068022p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -8820
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1074513

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q             macrocell14     1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/reset  datapathcell3   5241   6491  1068022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1068161p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9163
-------------------------------------   ---- 
End-of-path arrival time (ps)           9163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q                macrocell21     1250   1250  1063244  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   7913   9163  1068161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_0
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1068421p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q  macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:txn\/main_0   macrocell15  10152  11402  1068421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_address_detected\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_address_detected\/clock_0
Path slack     : 1068421p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q                 macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/main_0  macrocell31  10152  11402  1068421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/clock_0           macrocell31         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1068422p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11402
-------------------------------------   ----- 
End-of-path arrival time (ps)           11402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_0  macrocell18  10152  11402  1068422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1069130p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10694
-------------------------------------   ----- 
End-of-path arrival time (ps)           10694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_0  macrocell16   9444  10694  1069130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1069669p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10155
-------------------------------------   ----- 
End-of-path arrival time (ps)           10155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_0  macrocell17   8905  10155  1069669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:tx_mark\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_mark\/clock_0
Path slack     : 1069669p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10155
-------------------------------------   ----- 
End-of-path arrival time (ps)           10155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q     macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:tx_mark\/main_0  macrocell20   8905  10155  1069669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_mark\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070657p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q               macrocell21   1250   1250  1063244  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_0  macrocell27   7917   9167  1070657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell27         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1070657p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q        macrocell21   1250   1250  1063244  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_1  macrocell30   7917   9167  1070657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1070699p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9125
-------------------------------------   ---- 
End-of-path arrival time (ps)           9125
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell21   1250   1250  1063244  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_1  macrocell22   7875   9125  1070699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071112p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6211
-------------------------------------   ---- 
End-of-path arrival time (ps)           6211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q          macrocell26     1250   1250  1071112  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   4961   6211  1071112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_1\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_1\/clock_0
Path slack     : 1071588p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell21   1250   1250  1063244  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/main_1  macrocell21   6985   8235  1071588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071588p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q         macrocell21   1250   1250  1063244  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_1  macrocell23   6985   8235  1071588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1071588p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8235
-------------------------------------   ---- 
End-of-path arrival time (ps)           8235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell21   1250   1250  1063244  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_1  macrocell24   6985   8235  1071588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_1\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_1\/clock_0
Path slack     : 1071773p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/main_0  macrocell21   6801   8051  1071773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell21         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1071773p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q          macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_0  macrocell23   6801   8051  1071773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1071773p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8051
-------------------------------------   ---- 
End-of-path arrival time (ps)           8051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_0  macrocell24   6801   8051  1071773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1071901p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7923
-------------------------------------   ---- 
End-of-path arrival time (ps)           7923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_0  macrocell25   6673   7923  1071901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_last\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_last\/clock_0
Path slack     : 1071901p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7923
-------------------------------------   ---- 
End-of-path arrival time (ps)           7923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q     macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:rx_last\/main_0  macrocell32   6673   7923  1071901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_last\/clock_0                       macrocell32         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1072044p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7779
-------------------------------------   ---- 
End-of-path arrival time (ps)           7779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  1071112  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_3  macrocell30   6529   7779  1072044  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072405p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4918
-------------------------------------   ---- 
End-of-path arrival time (ps)           4918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q                macrocell17     1250   1250  1066991  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3668   4918  1072405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1072462p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7361
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  1071112  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_3   macrocell25   6111   7361  1072462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1072481p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7342
-------------------------------------   ---- 
End-of-path arrival time (ps)           7342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q   macrocell26   1250   1250  1071112  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_3  macrocell23   6092   7342  1072481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1072481p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7342
-------------------------------------   ---- 
End-of-path arrival time (ps)           7342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  1071112  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_3   macrocell24   6092   7342  1072481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072514p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q                macrocell16     1250   1250  1066862  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3559   4809  1072514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxShifter:u0\/clock                datapathcell1       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1072632p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7191
-------------------------------------   ---- 
End-of-path arrival time (ps)           7191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q        macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_0  macrocell22   5941   7191  1072632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_0
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1072782p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7041
-------------------------------------   ---- 
End-of-path arrival time (ps)           7041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q         macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_0  macrocell28   5791   7041  1072782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_0
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1072782p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7041
-------------------------------------   ---- 
End-of-path arrival time (ps)           7041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q         macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_0  macrocell29   5791   7041  1072782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1072782p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7041
-------------------------------------   ---- 
End-of-path arrival time (ps)           7041
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q         macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_0  macrocell30   5791   7041  1072782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sTX:TxSts\/reset
Capture Clock  : \LabVIEW_UART:BUART:sTX:TxSts\/clock
Path slack     : 1073145p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Recovery time                                                                  0
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1083333

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10188
-------------------------------------   ----- 
End-of-path arrival time (ps)           10188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q      macrocell14    1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/reset  statusicell1   8938  10188  1073145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sTX:TxSts\/clock                       statusicell1        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073187p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -6010
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4136
-------------------------------------   ---- 
End-of-path arrival time (ps)           4136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q                macrocell22     1250   1250  1068108  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   2886   4136  1073187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_4
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1073459p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6365
-------------------------------------   ---- 
End-of-path arrival time (ps)           6365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q       macrocell18   1250   1250  1066481  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_4  macrocell18   5115   6365  1073459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_6
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1073573p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6250
-------------------------------------   ---- 
End-of-path arrival time (ps)           6250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q        macrocell19   1250   1250  1073573  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_6  macrocell16   5000   6250  1073573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_bitclk_enable\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1073672p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6151
-------------------------------------   ---- 
End-of-path arrival time (ps)           6151
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_bitclk_enable\/q  macrocell26   1250   1250  1071112  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_3   macrocell22   4901   6151  1073672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_5
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074015p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q       macrocell18   1250   1250  1066481  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_5  macrocell17   4558   5808  1074015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_6
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074130p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5693
-------------------------------------   ---- 
End-of-path arrival time (ps)           5693
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q        macrocell19   1250   1250  1073573  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_6  macrocell17   4443   5693  1074130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_11
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074272p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell29   1250   1250  1068706  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_11  macrocell22   4301   5551  1074272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074480p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q       macrocell22   1250   1250  1068108  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_2  macrocell25   4094   5344  1074480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074498p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5326
-------------------------------------   ---- 
End-of-path arrival time (ps)           5326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_1\/clock_0                    macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_1\/q       macrocell21   1250   1250  1063244  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_1  macrocell25   4076   5326  1074498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074502p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q         macrocell22   1250   1250  1068108  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_2  macrocell23   4071   5321  1074502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074502p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5321
-------------------------------------   ---- 
End-of-path arrival time (ps)           5321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q       macrocell22   1250   1250  1068108  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_2  macrocell24   4071   5321  1074502  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_7
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1074554p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5269
-------------------------------------   ---- 
End-of-path arrival time (ps)           5269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q  macrocell19   1250   1250  1073573  RISE       1
\LabVIEW_UART:BUART:txn\/main_7   macrocell15   4019   5269  1074554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074574p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5250
-------------------------------------   ---- 
End-of-path arrival time (ps)           5250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074574  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_8         macrocell25   3310   5250  1074574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074585p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5238
-------------------------------------   ---- 
End-of-path arrival time (ps)           5238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074585  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_7         macrocell25   3298   5238  1074585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074589p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074574  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_8       macrocell23   3294   5234  1074589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074589p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5234
-------------------------------------   ---- 
End-of-path arrival time (ps)           5234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074574  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_8         macrocell24   3294   5234  1074589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1074594p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074594  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_6         macrocell25   3289   5229  1074594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074602p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074585  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_7       macrocell23   3281   5221  1074602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074602p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5221
-------------------------------------   ---- 
End-of-path arrival time (ps)           5221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074585  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_7         macrocell24   3281   5221  1074602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1074614p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074594  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_6       macrocell23   3269   5209  1074614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1074614p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5209
-------------------------------------   ---- 
End-of-path arrival time (ps)           5209
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074594  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_6         macrocell24   3269   5209  1074614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_load_fifo\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074695p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3130
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell23         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_load_fifo\/q            macrocell23     1250   1250  1072228  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4258   5508  1074695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxShifter:u0\/clock                datapathcell3       0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074745p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q       macrocell25   1250   1250  1067290  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_5  macrocell22   3828   5078  1074745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074753p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q               macrocell25   1250   1250  1067290  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_3  macrocell27   3821   5071  1074753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell27         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074753p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5071
-------------------------------------   ---- 
End-of-path arrival time (ps)           5071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q        macrocell25   1250   1250  1067290  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_5  macrocell30   3821   5071  1074753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_4
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1074807p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q       macrocell18   1250   1250  1066481  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_4  macrocell16   3766   5016  1074807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1074807p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q      macrocell18   1250   1250  1066481  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_3  macrocell19   3766   5016  1074807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_2\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_5
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1074814p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell18         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_2\/q  macrocell18   1250   1250  1066481  RISE       1
\LabVIEW_UART:BUART:txn\/main_5    macrocell15   3760   5010  1074814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1074910p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q       macrocell17   1250   1250  1066991  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_2  macrocell17   3663   4913  1074910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_3
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1074913p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4911
-------------------------------------   ---- 
End-of-path arrival time (ps)           4911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q  macrocell17   1250   1250  1066991  RISE       1
\LabVIEW_UART:BUART:txn\/main_3    macrocell15   3661   4911  1074913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1074916p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q       macrocell17   1250   1250  1066991  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_2  macrocell18   3658   4908  1074916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1074923p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q       macrocell24   1250   1250  1067468  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_4  macrocell22   3651   4901  1074923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074934p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q               macrocell24   1250   1250  1067468  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_2  macrocell27   3639   4889  1074934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell27         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1074934p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q        macrocell24   1250   1250  1067468  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_4  macrocell30   3639   4889  1074934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_2
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1075015p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4808
-------------------------------------   ---- 
End-of-path arrival time (ps)           4808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q  macrocell16   1250   1250  1066862  RISE       1
\LabVIEW_UART:BUART:txn\/main_2    macrocell15   3558   4808  1075015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075019p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4804
-------------------------------------   ---- 
End-of-path arrival time (ps)           4804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q       macrocell16   1250   1250  1066862  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_1  macrocell18   3554   4804  1075019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_bitclk\/q
Path End       : \LabVIEW_UART:BUART:tx_state_2\/main_6
Capture Clock  : \LabVIEW_UART:BUART:tx_state_2\/clock_0
Path slack     : 1075098p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_bitclk\/q        macrocell19   1250   1250  1073573  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/main_6  macrocell18   3475   4725  1075098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_2\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_5
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell29   1250   1250  1068706  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_5  macrocell28   3392   4642  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_4
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell29   1250   1250  1068706  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_4  macrocell29   3392   4642  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_0\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_0\/q       macrocell29   1250   1250  1068706  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_8  macrocell30   3392   4642  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_state_0\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_state_0\/clock_0
Path slack     : 1075184p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4639
-------------------------------------   ---- 
End-of-path arrival time (ps)           4639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q       macrocell16   1250   1250  1066862  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/main_1  macrocell17   3389   4639  1075184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell17         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075188p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q       macrocell16   1250   1250  1066862  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_1  macrocell16   3385   4635  1075188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_1\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075188p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_1\/q      macrocell16   1250   1250  1066862  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_0  macrocell19   3385   4635  1075188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_state_1\/main_2
Capture Clock  : \LabVIEW_UART:BUART:tx_state_1\/clock_0
Path slack     : 1075318p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q       macrocell17   1250   1250  1066991  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/main_2  macrocell16   3256   4506  1075318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_1\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_state_0\/q
Path End       : \LabVIEW_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_bitclk\/clock_0
Path slack     : 1075318p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_state_0\/clock_0                    macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_state_0\/q      macrocell17   1250   1250  1066991  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/main_1  macrocell19   3256   4506  1075318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_bitclk\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_2
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075320p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075320  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_2        macrocell28   2563   4503  1075320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_2
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075320p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075320  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_2        macrocell29   2563   4503  1075320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LabVIEW_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075321p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075320  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/main_1   macrocell26   2562   4502  1075321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell26         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LabVIEW_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075333p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075333  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/main_0   macrocell26   2550   4490  1075333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell26         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_1
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075337p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075333  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_1        macrocell28   2546   4486  1075337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LabVIEW_UART:BUART:pollcount_0\/main_1
Capture Clock  : \LabVIEW_UART:BUART:pollcount_0\/clock_0
Path slack     : 1075337p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4486
-------------------------------------   ---- 
End-of-path arrival time (ps)           4486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075333  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/main_1        macrocell29   2546   4486  1075337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_0\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075556p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q               macrocell22   1250   1250  1068108  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/main_1  macrocell27   3017   4267  1075556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_stop1_reg\/clock_0            macrocell27         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075556p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4267
-------------------------------------   ---- 
End-of-path arrival time (ps)           4267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q        macrocell22   1250   1250  1068108  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_2  macrocell30   3017   4267  1075556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_0\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075563p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4260
-------------------------------------   ---- 
End-of-path arrival time (ps)           4260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_0\/q       macrocell22   1250   1250  1068108  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_2  macrocell22   3010   4260  1075563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_7
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075619p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074585  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_7         macrocell22   2265   4205  1075619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \LabVIEW_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075621p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075621  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/main_2   macrocell26   2263   4203  1075621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_bitclk_enable\/clock_0              macrocell26         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_8
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075621p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4203
-------------------------------------   ---- 
End-of-path arrival time (ps)           4203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074574  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_8         macrocell22   2263   4203  1075621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075628p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1074594  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_6         macrocell22   2255   4195  1075628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075796p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q       macrocell25   1250   1250  1067290  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_5  macrocell25   2778   4028  1075796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075807p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q         macrocell25   1250   1250  1067290  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_5  macrocell23   2766   4016  1075807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_2\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_5
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075807p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_2\/q       macrocell25   1250   1250  1067290  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_5  macrocell24   2766   4016  1075807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_1\/q
Path End       : \LabVIEW_UART:BUART:pollcount_1\/main_3
Capture Clock  : \LabVIEW_UART:BUART:pollcount_1\/clock_0
Path slack     : 1075858p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_1\/q       macrocell28   1250   1250  1070292  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/main_3  macrocell28   2716   3966  1075858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_1\/q
Path End       : \LabVIEW_UART:BUART:rx_status_3\/main_6
Capture Clock  : \LabVIEW_UART:BUART:rx_status_3\/clock_0
Path slack     : 1075858p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_1\/q       macrocell28   1250   1250  1070292  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/main_6  macrocell30   2716   3966  1075858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:pollcount_1\/q
Path End       : \LabVIEW_UART:BUART:rx_state_0\/main_9
Capture Clock  : \LabVIEW_UART:BUART:rx_state_0\/clock_0
Path slack     : 1075858p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:pollcount_1\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:pollcount_1\/q      macrocell28   1250   1250  1070292  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/main_9  macrocell22   2716   3966  1075858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_0\/clock_0                    macrocell22         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1075982p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q       macrocell24   1250   1250  1067468  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_4  macrocell25   2591   3841  1075982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1075985p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q         macrocell24   1250   1250  1067468  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/main_4  macrocell23   2588   3838  1075985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_load_fifo\/clock_0                  macrocell23         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_state_3\/q
Path End       : \LabVIEW_UART:BUART:rx_state_3\/main_4
Capture Clock  : \LabVIEW_UART:BUART:rx_state_3\/clock_0
Path slack     : 1075985p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_state_3\/q       macrocell24   1250   1250  1067468  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/main_4  macrocell24   2588   3838  1075985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_3\/clock_0                    macrocell24         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/reset
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1076177p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Recovery time                                                                  0
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7156
-------------------------------------   ---- 
End-of-path arrival time (ps)           7156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q      macrocell14    1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/reset  statusicell2   5906   7156  1076177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:tx_mark\/q
Path End       : \LabVIEW_UART:BUART:tx_mark\/main_1
Capture Clock  : \LabVIEW_UART:BUART:tx_mark\/clock_0
Path slack     : 1076278p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_mark\/clock_0                       macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:tx_mark\/q       macrocell20   1250   1250  1076278  RISE       1
\LabVIEW_UART:BUART:tx_mark\/main_1  macrocell20   2296   3546  1076278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:tx_mark\/clock_0                       macrocell20         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_address_detected\/q
Path End       : \LabVIEW_UART:BUART:rx_address_detected\/main_1
Capture Clock  : \LabVIEW_UART:BUART:rx_address_detected\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/clock_0           macrocell31         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_address_detected\/q       macrocell31   1250   1250  1076279  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/main_1  macrocell31   2294   3544  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_address_detected\/clock_0           macrocell31         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_last\/q
Path End       : \LabVIEW_UART:BUART:rx_state_2\/main_10
Capture Clock  : \LabVIEW_UART:BUART:rx_state_2\/clock_0
Path slack     : 1076280p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_last\/clock_0                       macrocell32         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_last\/q           macrocell32   1250   1250  1076280  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/main_10  macrocell25   2293   3543  1076280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_state_2\/clock_0                    macrocell25         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:txn\/q
Path End       : \LabVIEW_UART:BUART:txn\/main_1
Capture Clock  : \LabVIEW_UART:BUART:txn\/clock_0
Path slack     : 1076287p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                 -3510
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:txn\/q       macrocell15   1250   1250  1076287  RISE       1
\LabVIEW_UART:BUART:txn\/main_1  macrocell15   2286   3536  1076287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:txn\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:reset_reg\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxBitCounter\/reset
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1076842p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Recovery time                                                                  0
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1083333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6491
-------------------------------------   ---- 
End-of-path arrival time (ps)           6491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:reset_reg\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:reset_reg\/q             macrocell14   1250   1250  1048579  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/reset  count7cell    5241   6491  1076842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxBitCounter\/clock                count7cell          0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LabVIEW_UART:BUART:rx_status_3\/q
Path End       : \LabVIEW_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \LabVIEW_UART:BUART:sRX:RxSts\/clock
Path slack     : 1079333p

Capture Clock Arrival Time                                                       0
+ Clock path delay                                                               0
+ Cycle adjust (LabVIEW_UART_IntClock:R#1 vs. LabVIEW_UART_IntClock:R#2)   1083333
- Setup time                                                                  -500
------------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                             1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3500
-------------------------------------   ---- 
End-of-path arrival time (ps)           3500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:rx_status_3\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\LabVIEW_UART:BUART:rx_status_3\/q       macrocell30    1250   1250  1079333  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/status_3  statusicell2   2250   3500  1079333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LabVIEW_UART:BUART:sRX:RxSts\/clock                       statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

