module wideexpr_00757(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = +(-(u3));
  assign y1 = (&((+(((5'b00001)<<<($signed((ctrl[6]?s7:1'sb0))))<<({(|(s6))>>>((s6)>>(s1)),4'sb0101,(s1)&((ctrl[0]?3'sb110:s6)),1'b0})))^~(s5)))^~(({4{(u7)|(((((s1)>>(s3))-((5'b11111)<<(s0)))^($unsigned((5'sb11010)<(2'b00))))>(((u0)+(6'sb101000))>>>($signed(s1))))}})>>>({4'sb0110,(((2'sb00)|((s6)<=((s1)==(4'sb1011))))>>>(({(s6)|(5'b01011),+(u7),(5'sb01101)<=(3'b111)})+(6'b000101)))+((((6'sb110111)|((s6)>>(u1)))>=((ctrl[7]?(4'sb1100)^~(s7):s5)))<<<(+(4'b1000))),(~|((ctrl[7]?s2:+((s1)^~(5'sb11001)))))|(4'sb1101)}));
  assign y2 = (ctrl[7]?(({{-(6'sb001010),(ctrl[6]?+(s1):$signed(2'sb01))}})<<<((u3)+(~&({3{(ctrl[1]?5'sb10110:5'sb11100)}}))))<<(5'sb01101):$signed(((4'b0101)<<<(({2{(s5)+(s3)}})^(({1{1'sb0}})&({3{4'b0101}}))))^((((ctrl[3]?{4{5'sb01000}}:$unsigned(6'sb110101)))<(u2))+({(ctrl[0]?(4'sb0111)>=(5'sb11011):{s5}),$unsigned((ctrl[4]?s1:s5))}))));
  assign y3 = (ctrl[1]?((((ctrl[4]?$signed(+(({4{4'sb0001}})<((u5)>>>(u5)))):6'sb100111))+($signed((($signed((s7)>(6'sb101101)))>>>(s4))+((ctrl[4]?s2:$signed((5'sb10011)>(s7)))))))>>>((ctrl[1]?(ctrl[0]?2'b11:(s1)^(4'sb1100)):(((ctrl[3]?((3'sb011)^(1'sb1))<<<($signed(5'sb10010)):(s0)^((1'sb0)+(4'sb1011))))>>>(s7))<=(($signed(s6))>>>(6'sb100100)))))+((ctrl[6]?(ctrl[0]?(ctrl[3]?3'sb011:s7):(ctrl[6]?5'sb10110:(2'sb11)>>((ctrl[6]?3'sb010:+($signed(s7)))))):((ctrl[5]?(3'sb000)|($signed(((4'b0010)>>(s1))^~(+(u3)))):(s7)|(4'sb0101)))>>>(4'sb0110))):-((ctrl[3]?(ctrl[3]?-((ctrl[4]?$signed((ctrl[7]?-(s6):(s5)^(s4))):(((s5)<<<(2'sb10))^~(-(s7)))|((ctrl[2]?(2'sb10)>>>(4'sb0011):(ctrl[0]?s2:s0))))):s5):5'sb00111)));
  assign y4 = +(5'sb10110);
  assign y5 = $unsigned((s2)>>>(u0));
  assign y6 = (s5)-(4'sb0110);
  assign y7 = 1'b0;
endmodule
