WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 250073 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 11 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 250073 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 11 sec)
Simulation finished CPU 0 instructions: 1000001 cycles: 1617471 cumulative IPC: 0.6182 (Simulation time: 00 hr 00 min 28 sec)
Simulation complete CPU 0 instructions: 1000001 cycles: 1617471 cumulative IPC: 0.6182 (Simulation time: 00 hr 00 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/sphinx3_2520B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6182 instructions: 1000001 cycles: 1617471
CPU 0 Branch Prediction Accuracy: 94.45% MPKI: 7.001 Average ROB Occupancy at Mispredict: 135.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.549
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.31
BRANCH_DIRECT_CALL: 0.03
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.109

LLC TOTAL        ACCESS:      17628 HIT:       2318 MISS:      15310
LLC LOAD         ACCESS:      15433 HIT:       1432 MISS:      14001
LLC RFO          ACCESS:        693 HIT:          4 MISS:        689
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        759 HIT:        759 MISS:          0
LLC TRANSLATION  ACCESS:        743 HIT:        123 MISS:        620
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 302 cycles
cpu0_DTLB TOTAL        ACCESS:     220636 HIT:     209456 MISS:      11180
cpu0_DTLB LOAD         ACCESS:     220636 HIT:     209456 MISS:      11180
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 41.9 cycles
cpu0_ITLB TOTAL        ACCESS:        229 HIT:        199 MISS:         30
cpu0_ITLB LOAD         ACCESS:        229 HIT:        199 MISS:         30
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 236.3 cycles
cpu0_L1D TOTAL        ACCESS:     263352 HIT:     156304 MISS:     107048
cpu0_L1D LOAD         ACCESS:     225092 HIT:     123441 MISS:     101651
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      36654 HIT:      32521 MISS:       4133
cpu0_L1D TRANSLATION  ACCESS:       1606 HIT:        342 MISS:       1264
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 36.82 cycles
cpu0_L1I TOTAL        ACCESS:        264 HIT:         98 MISS:        166
cpu0_L1I LOAD         ACCESS:        264 HIT:         98 MISS:        166
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 197.4 cycles
cpu0_L2C TOTAL        ACCESS:      25690 HIT:       8809 MISS:      16881
cpu0_L2C LOAD         ACCESS:      22045 HIT:       6612 MISS:      15433
cpu0_L2C RFO          ACCESS:        784 HIT:         91 MISS:        693
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       1649 HIT:       1637 MISS:         12
cpu0_L2C TRANSLATION  ACCESS:       1212 HIT:        469 MISS:        743
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 294.7 cycles
cpu0_STLB TOTAL        ACCESS:       3797 HIT:       2209 MISS:       1588
cpu0_STLB LOAD         ACCESS:       3797 HIT:       2209 MISS:       1588
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 379.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7748
  ROW_BUFFER_MISS:       7560
 AVG DBUS CONGESTED CYCLE: 3.824
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          1
  FULL:          0
