============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Tue Mar  7 23:38:39 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(41)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(86)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(101)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(156)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 20 trigger nets, 20 data nets.
KIT-1004 : Chipwatcher code = 1001010011111111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=20,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb0100,32'sb01110,32'sb010},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0101100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=74) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=74) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=20,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb0100,32'sb01110,32'sb010},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0101100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=20,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb0100,32'sb01110,32'sb010},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0101100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=20,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb0100,32'sb01110,32'sb010},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0101100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=74)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=74)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=20,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb0100,32'sb01110,32'sb010},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0101100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=20,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb0100,32'sb01110,32'sb010},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0101100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1939/17 useful/useless nets, 1108/6 useful/useless insts
SYN-1016 : Merged 20 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1720/16 useful/useless nets, 1417/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 298 better
SYN-1014 : Optimize round 2
SYN-1032 : 1502/45 useful/useless nets, 1199/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1510/78 useful/useless nets, 1215/24 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2571 : Optimize after map_dsp, round 1, 108 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 43 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1032 : 1881/4 useful/useless nets, 1586/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 171 (3.68), #lev = 6 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 180 (3.67), #lev = 5 (2.03)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 387 instances into 180 LUTs, name keeping = 70%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 263 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.021430s wall, 0.921875s user + 0.062500s system = 0.984375s CPU (96.4%)

RUN-1004 : used memory is 174 MB, reserved memory is 141 MB, peak memory is 176 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[6] will be merged to another kept net fifo_list/wrusedw[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1407/3 useful/useless nets, 1087/3 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (169 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1088 instances
RUN-0007 : 440 luts, 462 seqs, 86 mslices, 59 lslices, 19 pads, 17 brams, 0 dsps
RUN-1001 : There are total 1408 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 821 nets have 2 pins
RUN-1001 : 433 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 55 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     222     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     232     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   8   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1086 instances, 440 luts, 462 seqs, 145 slices, 23 macros(145 instances: 86 mslices 59 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 340401
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1086.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 230296, overlap = 56.25
PHY-3002 : Step(2): len = 147648, overlap = 56.25
PHY-3002 : Step(3): len = 100348, overlap = 54
PHY-3002 : Step(4): len = 79070.2, overlap = 49.5
PHY-3002 : Step(5): len = 67992.3, overlap = 56.25
PHY-3002 : Step(6): len = 59005.8, overlap = 56.25
PHY-3002 : Step(7): len = 53248, overlap = 56.25
PHY-3002 : Step(8): len = 48016.5, overlap = 56.25
PHY-3002 : Step(9): len = 44815.1, overlap = 56.5
PHY-3002 : Step(10): len = 41611.5, overlap = 56.3125
PHY-3002 : Step(11): len = 38483.1, overlap = 56.25
PHY-3002 : Step(12): len = 37577.1, overlap = 56.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.14953e-06
PHY-3002 : Step(13): len = 43675.6, overlap = 56.25
PHY-3002 : Step(14): len = 44671.6, overlap = 51.75
PHY-3002 : Step(15): len = 43107.8, overlap = 51.75
PHY-3002 : Step(16): len = 43535.8, overlap = 47.25
PHY-3002 : Step(17): len = 44142, overlap = 49.5
PHY-3002 : Step(18): len = 43077.5, overlap = 49.75
PHY-3002 : Step(19): len = 42297, overlap = 49.5
PHY-3002 : Step(20): len = 41756.6, overlap = 49.5
PHY-3002 : Step(21): len = 41644.7, overlap = 49.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.02991e-05
PHY-3002 : Step(22): len = 43271.6, overlap = 45
PHY-3002 : Step(23): len = 43913.8, overlap = 45
PHY-3002 : Step(24): len = 44432.6, overlap = 45
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.05981e-05
PHY-3002 : Step(25): len = 45236.2, overlap = 45
PHY-3002 : Step(26): len = 45529, overlap = 45
PHY-3002 : Step(27): len = 46322.4, overlap = 49.5
PHY-3002 : Step(28): len = 46479.1, overlap = 45
PHY-3002 : Step(29): len = 46688.5, overlap = 36
PHY-3002 : Step(30): len = 46849.1, overlap = 33.75
PHY-3002 : Step(31): len = 46216.6, overlap = 38.25
PHY-3002 : Step(32): len = 45985.3, overlap = 42.75
PHY-3002 : Step(33): len = 45548.4, overlap = 42.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.11963e-05
PHY-3002 : Step(34): len = 46861.2, overlap = 42.75
PHY-3002 : Step(35): len = 47185.5, overlap = 42.75
PHY-3002 : Step(36): len = 47100.9, overlap = 42.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.23925e-05
PHY-3002 : Step(37): len = 47366.3, overlap = 42.75
PHY-3002 : Step(38): len = 47744.1, overlap = 42.75
PHY-3002 : Step(39): len = 47940.9, overlap = 42.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019354s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(40): len = 52073.1, overlap = 8.3125
PHY-3002 : Step(41): len = 51658.6, overlap = 8.84375
PHY-3002 : Step(42): len = 49963.6, overlap = 11.4688
PHY-3002 : Step(43): len = 49928.5, overlap = 16.2812
PHY-3002 : Step(44): len = 48691.8, overlap = 16.7812
PHY-3002 : Step(45): len = 47852.9, overlap = 19.875
PHY-3002 : Step(46): len = 47884.6, overlap = 19.5312
PHY-3002 : Step(47): len = 47482.1, overlap = 19.625
PHY-3002 : Step(48): len = 47330.5, overlap = 19.9375
PHY-3002 : Step(49): len = 47034.4, overlap = 19.4688
PHY-3002 : Step(50): len = 46871.2, overlap = 18.3438
PHY-3002 : Step(51): len = 46615.5, overlap = 16.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.04211e-05
PHY-3002 : Step(52): len = 46874.3, overlap = 15.7812
PHY-3002 : Step(53): len = 47063.3, overlap = 15.7188
PHY-3002 : Step(54): len = 47118.3, overlap = 15.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000180842
PHY-3002 : Step(55): len = 46377.4, overlap = 15.625
PHY-3002 : Step(56): len = 46377.4, overlap = 15.625
PHY-3002 : Step(57): len = 46396.7, overlap = 12.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.14745e-05
PHY-3002 : Step(58): len = 46656.8, overlap = 37.375
PHY-3002 : Step(59): len = 46656.8, overlap = 37.375
PHY-3002 : Step(60): len = 46316.1, overlap = 35.5312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.2949e-05
PHY-3002 : Step(61): len = 47006.3, overlap = 36.125
PHY-3002 : Step(62): len = 47006.3, overlap = 36.125
PHY-3002 : Step(63): len = 46532.1, overlap = 35.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.5898e-05
PHY-3002 : Step(64): len = 47033.1, overlap = 35.5312
PHY-3002 : Step(65): len = 47189.3, overlap = 35.2812
PHY-3002 : Step(66): len = 47469.3, overlap = 36.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.1796e-05
PHY-3002 : Step(67): len = 47012.6, overlap = 34.2812
PHY-3002 : Step(68): len = 47058.5, overlap = 33.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000183592
PHY-3002 : Step(69): len = 47640.8, overlap = 34.6875
PHY-3002 : Step(70): len = 47640.8, overlap = 34.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000367184
PHY-3002 : Step(71): len = 48040.2, overlap = 33.5312
PHY-3002 : Step(72): len = 48132, overlap = 32.3125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000734368
PHY-3002 : Step(73): len = 48157.5, overlap = 31.625
PHY-3002 : Step(74): len = 48175.5, overlap = 33
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00146874
PHY-3002 : Step(75): len = 48226.5, overlap = 31.4375
PHY-3002 : Step(76): len = 48191.8, overlap = 30.875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00293747
PHY-3002 : Step(77): len = 48259.1, overlap = 31.0625
PHY-3002 : Step(78): len = 48259.1, overlap = 31.0625
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00587494
PHY-3002 : Step(79): len = 48238.2, overlap = 32.4688
PHY-3002 : Step(80): len = 48238.2, overlap = 32.4688
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 60.94 peak overflow 2.84
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1408.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 60536, over cnt = 154(0%), over = 551, worst = 14
PHY-1001 : End global iterations;  0.119385s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (39.3%)

PHY-1001 : Congestion index: top1 = 32.56, top5 = 19.47, top10 = 13.15, top15 = 9.80.
PHY-1001 : End incremental global routing;  0.184197s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (42.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5774, tnet num: 1406, tinst num: 1086, tnode num: 7588, tedge num: 9685.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.176218s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (79.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.385296s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (60.8%)

OPT-1001 : Current memory(MB): used = 227, reserve = 194, peak = 227.
OPT-1001 : End physical optimization;  0.400168s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (62.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 440 LUT to BLE ...
SYN-4008 : Packed 440 LUT and 180 SEQ to BLE.
SYN-4003 : Packing 282 remaining SEQ's ...
SYN-4005 : Packed 151 SEQ with LUT/SLICE
SYN-4006 : 128 single LUT's are left
SYN-4006 : 131 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 571/897 primitive instances ...
PHY-3001 : End packing;  0.044888s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.4%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 506 instances
RUN-1001 : 233 mslices, 232 lslices, 19 pads, 17 brams, 0 dsps
RUN-1001 : There are total 1233 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 620 nets have 2 pins
RUN-1001 : 458 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 55 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 504 instances, 465 slices, 23 macros(145 instances: 86 mslices 59 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 48927.4, Over = 45
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.43378e-05
PHY-3002 : Step(81): len = 47813.1, overlap = 45.75
PHY-3002 : Step(82): len = 47853.9, overlap = 45
PHY-3002 : Step(83): len = 47671.3, overlap = 46.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.86756e-05
PHY-3002 : Step(84): len = 48059.7, overlap = 41.5
PHY-3002 : Step(85): len = 48186.7, overlap = 40.25
PHY-3002 : Step(86): len = 48366.7, overlap = 41.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.73512e-05
PHY-3002 : Step(87): len = 48624.8, overlap = 37.75
PHY-3002 : Step(88): len = 48812.9, overlap = 37.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.172894s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (45.2%)

PHY-3001 : Trial Legalized: Len = 59459.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00301231
PHY-3002 : Step(89): len = 56439.6, overlap = 5.25
PHY-3002 : Step(90): len = 54541, overlap = 8.5
PHY-3002 : Step(91): len = 53566.5, overlap = 10.5
PHY-3002 : Step(92): len = 53253.3, overlap = 11
PHY-3002 : Step(93): len = 51870.3, overlap = 12.5
PHY-3002 : Step(94): len = 51417.8, overlap = 14
PHY-3002 : Step(95): len = 51432.5, overlap = 13.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00602462
PHY-3002 : Step(96): len = 51252.8, overlap = 13.75
PHY-3002 : Step(97): len = 51252.8, overlap = 13.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0120492
PHY-3002 : Step(98): len = 51250.6, overlap = 13.75
PHY-3002 : Step(99): len = 51164.6, overlap = 13.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005081s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 55587.8, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005387s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 2, deltaY = 7, maxDist = 2.
PHY-3001 : Final: Len = 55829.8, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 73/1233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 69864, over cnt = 121(0%), over = 188, worst = 5
PHY-1002 : len = 70720, over cnt = 59(0%), over = 78, worst = 4
PHY-1002 : len = 70976, over cnt = 26(0%), over = 29, worst = 2
PHY-1002 : len = 71280, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 71296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.185861s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (50.4%)

PHY-1001 : Congestion index: top1 = 28.58, top5 = 20.74, top10 = 15.24, top15 = 11.69.
PHY-1001 : End incremental global routing;  0.251406s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (55.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5046, tnet num: 1231, tinst num: 504, tnode num: 6379, tedge num: 8787.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.203246s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (84.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.477822s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (68.7%)

OPT-1001 : Current memory(MB): used = 231, reserve = 198, peak = 231.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002036s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (767.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1039/1233.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 71296, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007855s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.58, top5 = 20.74, top10 = 15.24, top15 = 11.69.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002159s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (723.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.172414
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.571503s wall, 0.375000s user + 0.031250s system = 0.406250s CPU (71.1%)

RUN-1003 : finish command "place" in  4.909299s wall, 1.578125s user + 0.875000s system = 2.453125s CPU (50.0%)

RUN-1004 : used memory is 213 MB, reserved memory is 182 MB, peak memory is 233 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 506 instances
RUN-1001 : 233 mslices, 232 lslices, 19 pads, 17 brams, 0 dsps
RUN-1001 : There are total 1233 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 620 nets have 2 pins
RUN-1001 : 458 nets have [3 - 5] pins
RUN-1001 : 74 nets have [6 - 10] pins
RUN-1001 : 55 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5046, tnet num: 1231, tinst num: 504, tnode num: 6379, tedge num: 8787.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 233 mslices, 232 lslices, 19 pads, 17 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1231 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 636 clock pins, and constraint 1333 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 69136, over cnt = 119(0%), over = 187, worst = 6
PHY-1002 : len = 70016, over cnt = 49(0%), over = 67, worst = 4
PHY-1002 : len = 70384, over cnt = 21(0%), over = 23, worst = 2
PHY-1002 : len = 70672, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.192457s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (24.4%)

PHY-1001 : Congestion index: top1 = 28.36, top5 = 20.59, top10 = 15.07, top15 = 11.56.
PHY-1001 : End global routing;  0.255942s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (54.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 259, reserve = 227, peak = 302.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 527, reserve = 499, peak = 527.
PHY-1001 : End build detailed router design. 3.952906s wall, 3.875000s user + 0.031250s system = 3.906250s CPU (98.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 20584, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.241527s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (95.6%)

PHY-1001 : Current memory(MB): used = 560, reserve = 532, peak = 560.
PHY-1001 : End phase 1; 1.253354s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (94.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 223272, over cnt = 28(0%), over = 28, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 560, reserve = 532, peak = 560.
PHY-1001 : End initial routed; 6.516545s wall, 5.578125s user + 0.015625s system = 5.593750s CPU (85.8%)

PHY-1001 : Current memory(MB): used = 560, reserve = 532, peak = 560.
PHY-1001 : End phase 2; 6.516610s wall, 5.578125s user + 0.015625s system = 5.593750s CPU (85.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 223176, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.034861s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 223200, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.025862s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 5 feed throughs used by 5 nets
PHY-1001 : End commit to database; 0.182184s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.3%)

PHY-1001 : Current memory(MB): used = 573, reserve = 546, peak = 573.
PHY-1001 : End phase 3; 0.374350s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (83.5%)

PHY-1003 : Routed, final wirelength = 223200
PHY-1001 : Current memory(MB): used = 573, reserve = 546, peak = 573.
PHY-1001 : End export database. 0.014295s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.3%)

PHY-1001 : End detail routing;  12.364951s wall, 11.203125s user + 0.046875s system = 11.250000s CPU (91.0%)

RUN-1003 : finish command "route" in  12.947706s wall, 11.578125s user + 0.046875s system = 11.625000s CPU (89.8%)

RUN-1004 : used memory is 501 MB, reserved memory is 474 MB, peak memory is 573 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      757   out of  19600    3.86%
#reg                      469   out of  19600    2.39%
#le                       888
  #lut only               419   out of    888   47.18%
  #reg only               131   out of    888   14.75%
  #lut&reg                338   out of    888   38.06%
#dsp                        0   out of     29    0.00%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       19   out of     66   28.79%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            210
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        101
#3        adc/clk_adc          GCLK               mslice             type/sel3_syn_879.q0    7


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        IREG    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |888    |612     |145     |484     |17      |0       |
|  adc                               |adc_ctrl       |10     |10      |0       |10      |0       |0       |
|  fifo_list                         |fifo_ctrl      |148    |77      |40      |56      |8       |0       |
|    fifo_list                       |fifo           |126    |63      |32      |50      |8       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |8       |0       |
|  rx                                |uart_rx        |59     |53      |6       |37      |0       |0       |
|  tx                                |uart_tx        |104    |85      |8       |39      |0       |0       |
|  type                              |type_choice    |113    |105     |8       |64      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |453    |281     |83      |263     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |453    |281     |83      |263     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |173    |99      |0       |160     |0       |0       |
|        reg_inst                    |register       |170    |96      |0       |157     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |280    |182     |83      |103     |0       |0       |
|        bus_inst                    |bus_top        |67     |40      |22      |21      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |14     |8       |6       |3       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |50     |29      |16      |15      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |3      |3       |0       |3       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |114    |85      |29      |55      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       601   
    #2          2       331   
    #3          3        75   
    #4          4        52   
    #5        5-10       75   
    #6        11-50      63   
    #7       51-100      2    
    #8       101-500     1    
  Average     2.88            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: c7deaf66ccbac999c8d8fe52e3baefad7c9d06d352836464f83fe74b8c11a962 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 504
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1233, pip num: 13248
BIT-1002 : Init feedthrough completely, num: 5
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1667 valid insts, and 34508 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110110111001010011111111
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.885164s wall, 16.343750s user + 0.156250s system = 16.500000s CPU (571.9%)

RUN-1004 : used memory is 523 MB, reserved memory is 499 MB, peak memory is 703 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230307_233839.log"
