# PFRL_Floating-point-multiplier-IEEE754
Final examination for the "Digital logic design" course

## Built by
- Mattia Brianti 10773859 `mattia.brianti@mail.polimi.it`
- Alex Hathaway 10829946 `alex.hathaway@mail.polimi.it` 
