/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 496 224)
	(text "pcie_core_mem" (rect 201 -1 267 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 208 20 220)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "pcie_hard_ip_0_pcie_rstn_export" (rect 0 0 134 12)(font "Arial" (font_size 8)))
		(text "pcie_hard_ip_0_pcie_rstn_export" (rect 4 61 190 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 208 72)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "pcie_hard_ip_0_refclk_export" (rect 0 0 120 12)(font "Arial" (font_size 8)))
		(text "pcie_hard_ip_0_refclk_export" (rect 4 101 172 112)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 208 112)(line_width 1))
	)
	(port
		(pt 0 152)
		(input)
		(text "pcie_hard_ip_0_rx_in_rx_datain_0" (rect 0 0 140 12)(font "Arial" (font_size 8)))
		(text "pcie_hard_ip_0_rx_in_rx_datain_0" (rect 4 141 196 152)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 208 152)(line_width 1))
	)
	(port
		(pt 0 192)
		(output)
		(text "pcie_hard_ip_0_tx_out_tx_dataout_0" (rect 0 0 149 12)(font "Arial" (font_size 8)))
		(text "pcie_hard_ip_0_tx_out_tx_dataout_0" (rect 4 181 208 192)(font "Arial" (font_size 8)))
		(line (pt 0 192)(pt 208 192)(line_width 1))
	)
	(drawing
		(text "pcie_hard_ip_0_pcie_rstn" (rect 57 43 258 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 213 67 462 144)(font "Arial" (color 0 0 0)))
		(text "pcie_hard_ip_0_refclk" (rect 78 83 282 179)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "export" (rect 213 107 462 224)(font "Arial" (color 0 0 0)))
		(text "pcie_hard_ip_0_rx_in" (rect 82 123 284 259)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "rx_datain_0" (rect 213 147 492 304)(font "Arial" (color 0 0 0)))
		(text "pcie_hard_ip_0_tx_out" (rect 75 163 276 339)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "tx_dataout_0" (rect 213 187 498 384)(font "Arial" (color 0 0 0)))
		(text " pcie_core_mem " (rect 424 208 938 426)(font "Arial" ))
		(line (pt 208 32)(pt 288 32)(line_width 1))
		(line (pt 288 32)(pt 288 208)(line_width 1))
		(line (pt 208 208)(pt 288 208)(line_width 1))
		(line (pt 208 32)(pt 208 208)(line_width 1))
		(line (pt 209 52)(pt 209 76)(line_width 1))
		(line (pt 210 52)(pt 210 76)(line_width 1))
		(line (pt 209 92)(pt 209 116)(line_width 1))
		(line (pt 210 92)(pt 210 116)(line_width 1))
		(line (pt 209 132)(pt 209 156)(line_width 1))
		(line (pt 210 132)(pt 210 156)(line_width 1))
		(line (pt 209 172)(pt 209 196)(line_width 1))
		(line (pt 210 172)(pt 210 196)(line_width 1))
		(line (pt 0 0)(pt 496 0)(line_width 1))
		(line (pt 496 0)(pt 496 224)(line_width 1))
		(line (pt 0 224)(pt 496 224)(line_width 1))
		(line (pt 0 0)(pt 0 224)(line_width 1))
	)
)
