// Seed: 3508829814
module module_0 (
    id_1,
    .id_3(id_2)
);
  input wire id_2;
  input wire id_1;
  assign module_1.id_1 = 0;
  logic [7:0] id_4;
  assign module_0 = 'b0;
  assign id_4 = id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  integer id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  tri id_5;
  module_0 modCall_1 (
      id_5,
      id_3
  );
  assign id_1 = 1'b0;
  assign id_2 = id_5;
endmodule
