<stg><name>v_hcresampler_core_Pipeline_VITIS_LOOP_2052_2</name>


<trans_list>

<trans id="161" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %p_0_1_0_0_0593601_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0593601_i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_0_2_0_0_0595604_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0595604_i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %p_0_0_0_0_0450590_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0450590_i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %p_0_1_0_0_0592_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0592_i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %p_0_2_0_0_0594_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0594_i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %pixbuf_y = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %pixbuf_y_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_5"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %pixbuf_y_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %pixbuf_y_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_7"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %width_val12_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width_val12_load

]]></Node>
<StgValue><ssdm name="width_val12_load_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:11 %select_ln2047_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln2047

]]></Node>
<StgValue><ssdm name="select_ln2047_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:12 %p_cast21_i_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_cast21_i

]]></Node>
<StgValue><ssdm name="p_cast21_i_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %p_read23 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read

]]></Node>
<StgValue><ssdm name="p_read23"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %loopWidth_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %loopWidth

]]></Node>
<StgValue><ssdm name="loopWidth_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %p_0_0_0_0_0450591_lcssa618_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_0450591_lcssa618_i

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0450591_lcssa618_i_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %p_0_1_0_0_0593_lcssa621_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_1_0_0_0593_lcssa621_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0593_lcssa621_i_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %p_0_2_0_0_0595_lcssa624_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_2_0_0_0595_lcssa624_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0595_lcssa624_i_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %p_0_1_0_0_0593602_lcssa644_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_1_0_0_0593602_lcssa644_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0593602_lcssa644_i_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %p_0_2_0_0_0595605_lcssa647_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_2_0_0_0595605_lcssa647_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0595605_lcssa647_i_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:20 %pixbuf_y_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_1

]]></Node>
<StgValue><ssdm name="pixbuf_y_1_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:21 %pixbuf_y_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_2

]]></Node>
<StgValue><ssdm name="pixbuf_y_2_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %pixbuf_y_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_3

]]></Node>
<StgValue><ssdm name="pixbuf_y_3_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %pixbuf_y_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_4

]]></Node>
<StgValue><ssdm name="pixbuf_y_4_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="2">
<![CDATA[
newFuncRoot:24 %select_ln2047_cast = zext i2 %select_ln2047_read

]]></Node>
<StgValue><ssdm name="select_ln2047_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
newFuncRoot:25 %p_cast21_i_cast = select i1 %p_cast21_i_read, i2 3, i2 0

]]></Node>
<StgValue><ssdm name="p_cast21_i_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_23, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:28 %store_ln2028 = store i8 %pixbuf_y_4_read, i8 %pixbuf_y_7

]]></Node>
<StgValue><ssdm name="store_ln2028"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:29 %store_ln2028 = store i8 %pixbuf_y_3_read, i8 %pixbuf_y_6

]]></Node>
<StgValue><ssdm name="store_ln2028"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:30 %store_ln2028 = store i8 %pixbuf_y_2_read, i8 %pixbuf_y_5

]]></Node>
<StgValue><ssdm name="store_ln2028"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:31 %store_ln2028 = store i8 %pixbuf_y_1_read, i8 %pixbuf_y

]]></Node>
<StgValue><ssdm name="store_ln2028"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i8 %p_0_2_0_0_0595_lcssa624_i_read, i8 %p_0_2_0_0_0594_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i8 %p_0_1_0_0_0593_lcssa621_i_read, i8 %p_0_1_0_0_0592_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i8 %p_0_0_0_0_0450591_lcssa618_i_read, i8 %p_0_0_0_0_0450590_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:35 %store_ln2010 = store i15 0, i15 %x

]]></Node>
<StgValue><ssdm name="store_ln2010"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i8 %p_0_2_0_0_0595605_lcssa647_i_read, i8 %p_0_2_0_0_0595604_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i8 %p_0_1_0_0_0593602_lcssa644_i_read, i8 %p_0_1_0_0_0593601_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:38 %br_ln0 = br void %for.body37.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.body37.i:0 %x_1 = load i15 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="15">
<![CDATA[
for.body37.i:5 %zext_ln2052 = zext i15 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln2052"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body37.i:6 %icmp_ln2052 = icmp_slt  i16 %zext_ln2052, i16 %loopWidth_read

]]></Node>
<StgValue><ssdm name="icmp_ln2052"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body37.i:8 %add_ln2052 = add i15 %x_1, i15 1

]]></Node>
<StgValue><ssdm name="add_ln2052"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body37.i:9 %br_ln2052 = br i1 %icmp_ln2052, void %for.inc476.loopexit.i.exitStub, void %for.body37.split.i

]]></Node>
<StgValue><ssdm name="br_ln2052"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body37.split.i:0 %specpipeline_ln2056 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln2056"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body37.split.i:1 %specloopname_ln2052 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln2052"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body37.split.i:2 %out_x = sub i16 %zext_ln2052, i16 %select_ln2047_cast

]]></Node>
<StgValue><ssdm name="out_x"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="16">
<![CDATA[
for.body37.split.i:3 %odd_col = trunc i16 %out_x

]]></Node>
<StgValue><ssdm name="odd_col"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body37.split.i:4 %icmp_ln2062 = icmp_ult  i16 %zext_ln2052, i16 %width_val12_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln2062"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body37.split.i:5 %br_ln2062 = br i1 %icmp_ln2062, void %VITIS_LOOP_2091_4.i_ifconv, void %VITIS_LOOP_2067_3.i

]]></Node>
<StgValue><ssdm name="br_ln2062"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:9 %cmp148_i = icmp_eq  i15 %x_1, i15 0

]]></Node>
<StgValue><ssdm name="cmp148_i"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:36 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_x, i32 15

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:37 %br_ln2201 = br i1 %tmp_3, void %if.then468.i_ifconv, void %for.inc473.i

]]></Node>
<StgValue><ssdm name="br_ln2201"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc473.i:6 %store_ln2010 = store i15 %add_ln2052, i15 %x

]]></Node>
<StgValue><ssdm name="store_ln2010"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="62" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="icmp_ln2062" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_2067_3.i:0 %ovrlayYUV_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %ovrlayYUV

]]></Node>
<StgValue><ssdm name="ovrlayYUV_read"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="icmp_ln2062" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="24">
<![CDATA[
VITIS_LOOP_2067_3.i:1 %trunc_ln2064 = trunc i24 %ovrlayYUV_read

]]></Node>
<StgValue><ssdm name="trunc_ln2064"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="icmp_ln2062" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_2067_3.i:2 %trunc_ln2064_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %ovrlayYUV_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln2064_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="icmp_ln2062" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_2067_3.i:3 %trunc_ln2064_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %ovrlayYUV_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln2064_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="icmp_ln2062" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2067_3.i:4 %store_ln2064 = store i8 %trunc_ln2064_3, i8 %p_0_2_0_0_0594_i

]]></Node>
<StgValue><ssdm name="store_ln2064"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="icmp_ln2062" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2067_3.i:5 %store_ln2064 = store i8 %trunc_ln2064_2, i8 %p_0_1_0_0_0592_i

]]></Node>
<StgValue><ssdm name="store_ln2064"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="icmp_ln2062" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2067_3.i:6 %store_ln2064 = store i8 %trunc_ln2064, i8 %p_0_0_0_0_0450590_i

]]></Node>
<StgValue><ssdm name="store_ln2064"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="icmp_ln2062" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_2067_3.i:7 %store_ln2064 = store i8 %trunc_ln2064_3, i8 %inpix_0_2_0_0_0_load588_i_out

]]></Node>
<StgValue><ssdm name="store_ln2064"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="icmp_ln2062" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_2067_3.i:8 %store_ln2064 = store i8 %trunc_ln2064_2, i8 %inpix_0_1_0_0_0_load586_i_out

]]></Node>
<StgValue><ssdm name="store_ln2064"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="icmp_ln2062" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_2067_3.i:9 %store_ln2064 = store i8 %trunc_ln2064, i8 %inpix_0_0_0_0_0_load584_i_out

]]></Node>
<StgValue><ssdm name="store_ln2064"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="icmp_ln2062" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_2067_3.i:10 %br_ln2087 = br void %VITIS_LOOP_2091_4.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln2087"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body37.i:1 %pixbuf_y_8 = load i8 %pixbuf_y

]]></Node>
<StgValue><ssdm name="pixbuf_y_8"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body37.i:2 %pixbuf_y_9 = load i8 %pixbuf_y_5

]]></Node>
<StgValue><ssdm name="pixbuf_y_9"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body37.i:3 %pixbuf_y_10 = load i8 %pixbuf_y_6

]]></Node>
<StgValue><ssdm name="pixbuf_y_10"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body37.i:4 %pixbuf_y_11 = load i8 %pixbuf_y_7

]]></Node>
<StgValue><ssdm name="pixbuf_y_11"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body37.i:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 32767

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="cmp148_i" val="0"/>
<literal name="odd_col" val="0"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:0 %p_out3_load = load i8 %p_out3

]]></Node>
<StgValue><ssdm name="p_out3_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="cmp148_i" val="0"/>
<literal name="odd_col" val="1"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:1 %p_out2_load = load i8 %p_out2

]]></Node>
<StgValue><ssdm name="p_out2_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="cmp148_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:2 %p_out1_load = load i8 %p_out1

]]></Node>
<StgValue><ssdm name="p_out1_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="cmp148_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:3 %p_out_load = load i8 %p_out

]]></Node>
<StgValue><ssdm name="p_out_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="cmp148_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:4 %p_0_1_0_0_0593601_i_load_1 = load i8 %p_0_1_0_0_0593601_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0593601_i_load_1"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="cmp148_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:5 %p_0_2_0_0_0595604_i_load_1 = load i8 %p_0_2_0_0_0595604_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0595604_i_load_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:7 %p_0_1_0_0_0592_i_load = load i8 %p_0_1_0_0_0592_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0592_i_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:8 %p_0_2_0_0_0594_i_load = load i8 %p_0_2_0_0_0594_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0594_i_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:10 %select_ln2143 = select i1 %cmp148_i, i8 %p_0_2_0_0_0594_i_load, i8 %p_0_2_0_0_0595604_i_load_1

]]></Node>
<StgValue><ssdm name="select_ln2143"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:11 %select_ln2143_1 = select i1 %cmp148_i, i8 %p_0_1_0_0_0592_i_load, i8 %p_0_1_0_0_0593601_i_load_1

]]></Node>
<StgValue><ssdm name="select_ln2143_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="odd_col" val="1"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:12 %select_ln2143_2 = select i1 %cmp148_i, i8 %p_0_2_0_0_0594_i_load, i8 %p_out2_load

]]></Node>
<StgValue><ssdm name="select_ln2143_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:13 %select_ln2143_3 = select i1 %cmp148_i, i8 %p_0_2_0_0_0594_i_load, i8 %p_out_load

]]></Node>
<StgValue><ssdm name="select_ln2143_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="odd_col" val="0"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:14 %select_ln2143_4 = select i1 %cmp148_i, i8 %p_0_1_0_0_0592_i_load, i8 %p_out3_load

]]></Node>
<StgValue><ssdm name="select_ln2143_4"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:15 %select_ln2143_5 = select i1 %cmp148_i, i8 %p_0_1_0_0_0592_i_load, i8 %p_out1_load

]]></Node>
<StgValue><ssdm name="select_ln2143_5"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="odd_col" val="0"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:20 %zext_ln2174_2 = zext i8 %select_ln2143_1

]]></Node>
<StgValue><ssdm name="zext_ln2174_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="odd_col" val="0"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:21 %add_ln2174 = add i9 %zext_ln2174_2, i9 2

]]></Node>
<StgValue><ssdm name="add_ln2174"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="odd_col" val="1"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:28 %zext_ln2175_2 = zext i8 %select_ln2143

]]></Node>
<StgValue><ssdm name="zext_ln2175_2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="odd_col" val="1"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:29 %add_ln2175 = add i9 %zext_ln2175_2, i9 2

]]></Node>
<StgValue><ssdm name="add_ln2175"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="p_read23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.then468.i_ifconv:0 %inpix_0_0_0_0_0_load = load i8 %inpix_0_0_0_0_0_load584_i_out

]]></Node>
<StgValue><ssdm name="inpix_0_0_0_0_0_load"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="p_read23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.then468.i_ifconv:1 %inpix_0_1_0_0_0_load = load i8 %inpix_0_1_0_0_0_load586_i_out

]]></Node>
<StgValue><ssdm name="inpix_0_1_0_0_0_load"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
<literal name="tmp_3" val="0"/>
<literal name="p_read23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.then468.i_ifconv:2 %inpix_0_2_0_0_0_load = load i8 %inpix_0_2_0_0_0_load588_i_out

]]></Node>
<StgValue><ssdm name="inpix_0_2_0_0_0_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc473.i:0 %p_0_0_0_0_0450590_i_load = load i8 %p_0_0_0_0_0450590_i

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0450590_i_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc473.i:1 %store_ln2028 = store i8 %p_0_0_0_0_0450590_i_load, i8 %pixbuf_y_7

]]></Node>
<StgValue><ssdm name="store_ln2028"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc473.i:2 %store_ln2028 = store i8 %pixbuf_y_11, i8 %pixbuf_y_6

]]></Node>
<StgValue><ssdm name="store_ln2028"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc473.i:3 %store_ln2028 = store i8 %pixbuf_y_10, i8 %pixbuf_y_5

]]></Node>
<StgValue><ssdm name="store_ln2028"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc473.i:4 %store_ln2028 = store i8 %pixbuf_y_9, i8 %pixbuf_y

]]></Node>
<StgValue><ssdm name="store_ln2028"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc473.i:7 %store_ln2143 = store i8 %p_0_2_0_0_0594_i_load, i8 %p_0_2_0_0_0595604_i

]]></Node>
<StgValue><ssdm name="store_ln2143"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc473.i:8 %store_ln2143 = store i8 %p_0_1_0_0_0592_i_load, i8 %p_0_1_0_0_0593601_i

]]></Node>
<StgValue><ssdm name="store_ln2143"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc473.i:9 %store_ln2143 = store i8 %select_ln2143, i8 %p_out

]]></Node>
<StgValue><ssdm name="store_ln2143"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc473.i:10 %store_ln2143 = store i8 %select_ln2143_1, i8 %p_out1

]]></Node>
<StgValue><ssdm name="store_ln2143"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc473.i:11 %store_ln2143 = store i8 %select_ln2143_3, i8 %p_out2

]]></Node>
<StgValue><ssdm name="store_ln2143"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc473.i:12 %store_ln2143 = store i8 %select_ln2143_5, i8 %p_out3

]]></Node>
<StgValue><ssdm name="store_ln2143"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_cast21_i_cast" val="0"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:6 %pixbuf_y_5_out_load = load i8 %pixbuf_y_5_out

]]></Node>
<StgValue><ssdm name="pixbuf_y_5_out_load"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:16 %tmp_8_i = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %pixbuf_y_5_out_load, i2 1, i8 %pixbuf_y_8, i2 2, i8 %pixbuf_y_9, i2 3, i8 %pixbuf_y_10, i8 0, i2 %p_cast21_i_cast

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:17 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln2143_5, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:18 %zext_ln2174 = zext i8 %select_ln2143_4

]]></Node>
<StgValue><ssdm name="zext_ln2174"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:19 %zext_ln2174_1 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln2174_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:22 %zext_ln2174_3 = zext i9 %add_ln2174

]]></Node>
<StgValue><ssdm name="zext_ln2174_3"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:23 %add_ln2174_1 = add i10 %zext_ln2174_3, i10 %zext_ln2174

]]></Node>
<StgValue><ssdm name="add_ln2174_1"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:24 %add_ln2174_2 = add i10 %add_ln2174_1, i10 %zext_ln2174_1

]]></Node>
<StgValue><ssdm name="add_ln2174_2"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="1"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:25 %shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln2143_3, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="1"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:26 %zext_ln2175 = zext i8 %select_ln2143_2

]]></Node>
<StgValue><ssdm name="zext_ln2175"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="1"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:27 %zext_ln2175_1 = zext i9 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln2175_1"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="1"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:30 %zext_ln2175_3 = zext i9 %add_ln2175

]]></Node>
<StgValue><ssdm name="zext_ln2175_3"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="1"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:31 %add_ln2175_1 = add i10 %zext_ln2175_3, i10 %zext_ln2175

]]></Node>
<StgValue><ssdm name="add_ln2175_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="1"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:32 %add_ln2175_2 = add i10 %add_ln2175_1, i10 %zext_ln2175_1

]]></Node>
<StgValue><ssdm name="add_ln2175_2"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="1"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:33 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln2175_2, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:34 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln2174_2, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc473.i:5 %store_ln2028 = store i8 %pixbuf_y_8, i8 %pixbuf_y_5_out

]]></Node>
<StgValue><ssdm name="store_ln2028"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
for.inc473.i:13 %br_ln2052 = br void %for.body37.i

]]></Node>
<StgValue><ssdm name="br_ln2052"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc476.loopexit.i.exitStub:0 %p_0_1_0_0_0593601_i_load = load i8 %p_0_1_0_0_0593601_i

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_0593601_i_load"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc476.loopexit.i.exitStub:1 %p_0_2_0_0_0595604_i_load = load i8 %p_0_2_0_0_0595604_i

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_0595604_i_load"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc476.loopexit.i.exitStub:2 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %pixbuf_y_9_out, i8 %pixbuf_y_11

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc476.loopexit.i.exitStub:3 %store_ln0 = store i8 %pixbuf_y_10, i8 %pixbuf_y_8_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc476.loopexit.i.exitStub:4 %store_ln0 = store i8 %pixbuf_y_9, i8 %pixbuf_y_7_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc476.loopexit.i.exitStub:5 %store_ln0 = store i8 %pixbuf_y_8, i8 %pixbuf_y_6_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc476.loopexit.i.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_0_2_0_0_0595604_i_out, i8 %p_0_2_0_0_0595604_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc476.loopexit.i.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_0_1_0_0_0593601_i_out, i8 %p_0_1_0_0_0593601_i_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln2052" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0">
<![CDATA[
for.inc476.loopexit.i.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="128" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
VITIS_LOOP_2091_4.i_ifconv:35 %select_ln2177 = select i1 %odd_col, i8 %tmp, i8 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln2177"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="p_read23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
if.then468.i_ifconv:3 %or_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %inpix_0_2_0_0_0_load, i8 %inpix_0_1_0_0_0_load, i8 %inpix_0_0_0_0_0_load

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then468.i_ifconv:4 %tmp_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln2177, i8 %tmp_8_i

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="p_read23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="16">
<![CDATA[
if.then468.i_ifconv:5 %zext_ln2203 = zext i16 %tmp_i

]]></Node>
<StgValue><ssdm name="zext_ln2203"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.then468.i_ifconv:6 %p_0 = select i1 %p_read23, i24 %or_ln, i24 %zext_ln2203

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.then468.i_ifconv:7 %write_ln2203 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_out_hresampled, i24 %p_0

]]></Node>
<StgValue><ssdm name="write_ln2203"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
if.then468.i_ifconv:8 %br_ln2204 = br void %for.inc473.i

]]></Node>
<StgValue><ssdm name="br_ln2204"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
