--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 1 -n
3 -fastpaths -xml glib_top.twx glib_top.ncd -o glib_top.twr glib_top.pcf

Design file:              glib_top.ncd
Physical constraint file: glib_top.pcf
Device,package,speed:     xc6vlx130t,ff1156,C,-1 (PRODUCTION 1.17 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_p = PERIOD TIMEGRP "clk125_2_p" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p 
PHASE 4 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2456 paths analyzed, 401 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.232ns.
--------------------------------------------------------------------------------

Paths for end point system/rst/rst (SLICE_X35Y70.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (1.506 - 1.440)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y132.DQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X18Y108.A3     net (fanout=2)        1.413   system/rst/d25
    SLICE_X18Y108.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X35Y70.CE      net (fanout=2)        2.127   system/rst/d25_d25_d_AND_3_o
    SLICE_X35Y70.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (0.723ns logic, 3.540ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/rst (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.973ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (1.506 - 1.439)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y108.BQ     Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X18Y108.A6     net (fanout=1)        0.123   system/rst/d25_d
    SLICE_X18Y108.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X35Y70.CE      net (fanout=2)        2.127   system/rst/d25_d25_d_AND_3_o
    SLICE_X35Y70.CLK     Tceck                 0.318   system/rst/rst
                                                       system/rst/rst
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (0.723ns logic, 2.250ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/nuke_d2 (SLICE_X20Y70.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.652ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (1.454 - 1.440)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y132.DQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X18Y108.A3     net (fanout=2)        1.413   system/rst/d25
    SLICE_X18Y108.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X20Y70.CE      net (fanout=2)        1.550   system/rst/d25_d25_d_AND_3_o
    SLICE_X20Y70.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (0.689ns logic, 2.963ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.362ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (1.454 - 1.439)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y108.BQ     Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X18Y108.A6     net (fanout=1)        0.123   system/rst/d25_d
    SLICE_X18Y108.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X20Y70.CE      net (fanout=2)        1.550   system/rst/d25_d25_d_AND_3_o
    SLICE_X20Y70.CLK     Tceck                 0.284   system/rst/nuke_d2
                                                       system/rst/nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.362ns (0.689ns logic, 1.673ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/Mshreg_nuke_d2 (SLICE_X20Y70.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/clkdiv/d25 (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.461ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (1.454 - 1.440)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/clkdiv/d25 to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y132.DQ     Tcko                  0.337   system/rst/d25
                                                       system/rst/clkdiv/d25
    SLICE_X18Y108.A3     net (fanout=2)        1.413   system/rst/d25
    SLICE_X18Y108.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X20Y70.CE      net (fanout=2)        1.550   system/rst/d25_d25_d_AND_3_o
    SLICE_X20Y70.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      3.461ns (0.498ns logic, 2.963ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/d25_d (FF)
  Destination:          system/rst/Mshreg_nuke_d2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.171ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (1.454 - 1.439)
  Source Clock:         user_clk125_2_bufg rising at 4.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/d25_d to system/rst/Mshreg_nuke_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y108.BQ     Tcko                  0.337   system/rst/d25_d
                                                       system/rst/d25_d
    SLICE_X18Y108.A6     net (fanout=1)        0.123   system/rst/d25_d
    SLICE_X18Y108.A      Tilo                  0.068   system/rst/d25_d25_d_AND_3_o
                                                       system/rst/d25_d25_d_AND_3_o1
    SLICE_X20Y70.CE      net (fanout=2)        1.550   system/rst/d25_d25_d_AND_3_o
    SLICE_X20Y70.CLK     Tceck                 0.093   system/rst/nuke_d2
                                                       system/rst/Mshreg_nuke_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (0.498ns logic, 1.673ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X86Y103.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.111ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.111ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y103.AQ     Tcko                  0.115   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X86Y103.A5     net (fanout=2)        0.072   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X86Y103.CLK    Tah         (-Th)     0.076   system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.111ns (0.039ns logic, 0.072ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (SLICE_X100Y108.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Destination Clock:    system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/clk_ds_i rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done to system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y108.AQ    Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    SLICE_X100Y108.A5    net (fanout=2)        0.080   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
    SLICE_X100Y108.CLK   Tah         (-Th)     0.055   system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_gtxtest_bit1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done_rstpot1
                                                       system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_double_reset_i/reset_dly_done
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.043ns logic, 0.080ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point system/rst/clkdiv/cnt_0 (SLICE_X16Y131.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/rst/clkdiv/cnt_0 (FF)
  Destination:          system/rst/clkdiv/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_clk125_2_bufg rising at 12.000ns
  Destination Clock:    user_clk125_2_bufg rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/rst/clkdiv/cnt_0 to system/rst/clkdiv/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y131.AQ     Tcko                  0.115   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/cnt_0
    SLICE_X16Y131.A5     net (fanout=1)        0.067   system/rst/clkdiv/cnt<0>
    SLICE_X16Y131.CLK    Tah         (-Th)     0.039   system/rst/clkdiv/cnt<3>
                                                       system/rst/clkdiv/Mcount_cnt_lut<0>_INV_0
                                                       system/rst/clkdiv/Mcount_cnt_cy<3>
                                                       system/rst/clkdiv/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.076ns logic, 0.067ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk125_2_n = PERIOD TIMEGRP "clk125_2_n" TS_clk125_2_p PHASE 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: system/pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y0.CLKIN1
  Clock network: user_clk125_2_bufg
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/bufr_clk_ds/I
  Location pin: BUFR_X2Y7.I
  Clock network: user_clk125_2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP         
"system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44477 paths analyzed, 13561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.020ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_32 (SLICE_X98Y154.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.973ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.947 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y101.AQ     Tcko                  0.381   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X78Y140.A5     net (fanout=533)      3.002   system/rst_macclk<2>
    SLICE_X78Y140.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X78Y141.A2     net (fanout=1)        0.704   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X78Y141.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y141.B3     net (fanout=9)        0.350   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y141.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X98Y154.SR     net (fanout=25)       1.819   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X98Y154.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_32
    -------------------------------------------------  ---------------------------
    Total                                      6.973ns (1.098ns logic, 5.875ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.312ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.947 - 0.958)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.DQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X74Y121.A6     net (fanout=2)        0.884   system/mac_rx_last<2>
    SLICE_X74Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X78Y140.A4     net (fanout=42)       1.433   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X78Y140.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X78Y141.A2     net (fanout=1)        0.704   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X78Y141.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y141.B3     net (fanout=9)        0.350   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y141.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X98Y154.SR     net (fanout=25)       1.819   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X98Y154.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_32
    -------------------------------------------------  ---------------------------
    Total                                      6.312ns (1.122ns logic, 5.190ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_32 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.247ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.947 - 0.958)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.AMUX   Tshcko                0.422   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y124.A5     net (fanout=140)      0.792   system/mac_rx_valid<2>
    SLICE_X84Y124.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y141.A1     net (fanout=539)      2.147   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y141.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y141.B3     net (fanout=9)        0.350   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y141.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X98Y154.SR     net (fanout=25)       1.819   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X98Y154.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_32
    -------------------------------------------------  ---------------------------
    Total                                      6.247ns (1.139ns logic, 5.108ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_33 (SLICE_X98Y154.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.973ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.947 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y101.AQ     Tcko                  0.381   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X78Y140.A5     net (fanout=533)      3.002   system/rst_macclk<2>
    SLICE_X78Y140.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X78Y141.A2     net (fanout=1)        0.704   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X78Y141.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y141.B3     net (fanout=9)        0.350   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y141.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X98Y154.SR     net (fanout=25)       1.819   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X98Y154.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_33
    -------------------------------------------------  ---------------------------
    Total                                      6.973ns (1.098ns logic, 5.875ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.312ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.947 - 0.958)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.DQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X74Y121.A6     net (fanout=2)        0.884   system/mac_rx_last<2>
    SLICE_X74Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X78Y140.A4     net (fanout=42)       1.433   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X78Y140.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X78Y141.A2     net (fanout=1)        0.704   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X78Y141.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y141.B3     net (fanout=9)        0.350   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y141.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X98Y154.SR     net (fanout=25)       1.819   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X98Y154.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_33
    -------------------------------------------------  ---------------------------
    Total                                      6.312ns (1.122ns logic, 5.190ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_33 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.247ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.947 - 0.958)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.AMUX   Tshcko                0.422   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y124.A5     net (fanout=140)      0.792   system/mac_rx_valid<2>
    SLICE_X84Y124.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y141.A1     net (fanout=539)      2.147   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y141.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y141.B3     net (fanout=9)        0.350   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y141.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X98Y154.SR     net (fanout=25)       1.819   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X98Y154.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_33
    -------------------------------------------------  ---------------------------
    Total                                      6.247ns (1.139ns logic, 5.108ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_34 (SLICE_X98Y154.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/rst/rst_125_2 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.973ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.947 - 0.959)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/rst/rst_125_2 to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y101.AQ     Tcko                  0.381   system/rst_macclk<2>
                                                       system/rst/rst_125_2
    SLICE_X78Y140.A5     net (fanout=533)      3.002   system/rst_macclk<2>
    SLICE_X78Y140.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X78Y141.A2     net (fanout=1)        0.704   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X78Y141.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y141.B3     net (fanout=9)        0.350   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y141.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X98Y154.SR     net (fanout=25)       1.819   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X98Y154.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_34
    -------------------------------------------------  ---------------------------
    Total                                      6.973ns (1.098ns logic, 5.875ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.312ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.947 - 0.958)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.DQ     Tcko                  0.337   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X74Y121.A6     net (fanout=2)        0.884   system/mac_rx_last<2>
    SLICE_X74Y121.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X78Y140.A4     net (fanout=42)       1.433   system/phy_en.phy_ipb_ctrl/udp_if/my_rx_last
    SLICE_X78Y140.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X78Y141.A2     net (fanout=1)        0.704   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X78Y141.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y141.B3     net (fanout=9)        0.350   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y141.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X98Y154.SR     net (fanout=25)       1.819   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X98Y154.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_34
    -------------------------------------------------  ---------------------------
    Total                                      6.312ns (1.122ns logic, 5.190ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.247ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.947 - 0.958)
  Source Clock:         system/mac_clk<2> rising at 0.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y112.AMUX   Tshcko                0.422   system/mac_rx_last<2>
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X84Y124.A5     net (fanout=140)      0.792   system/mac_rx_valid<2>
    SLICE_X84Y124.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X78Y141.A1     net (fanout=539)      2.147   system/phy_en.phy_ipb_ctrl/udp_if/rx_reset
    SLICE_X78Y141.A      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X78Y141.B3     net (fanout=9)        0.350   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X78Y141.B      Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n02111
    SLICE_X98Y154.SR     net (fanout=25)       1.819   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/_n0211
    SLICE_X98Y154.CLK    Tsrck                 0.513   system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history<35>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/status_buffer/history_34
    -------------------------------------------------  ---------------------------
    Total                                      6.247ns (1.139ns logic, 5.108ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_9 (SLICE_X69Y120.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_8 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.468 - 0.366)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_8 to system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y119.AQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask<19>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_8
    SLICE_X69Y120.D5     net (fanout=1)        0.112   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask<8>
    SLICE_X69Y120.CLK    Tah         (-Th)     0.083   system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_pkt.pkt_mask<35>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/Mmux_ipbus_mask.pkt_mask[44]_PWR_84_o_mux_53_OUT451
                                                       system/phy_en.phy_ipb_ctrl/udp_if/rx_packet_parser/ipbus_mask.pkt_mask_9
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.015ns logic, 0.112ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/force_burst2 (SLICE_X96Y123.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tlast_reg (FF)
  Destination:          system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/force_burst2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tlast_reg to system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/force_burst2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y123.DQ     Tcko                  0.098   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tlast_reg
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tlast_reg
    SLICE_X96Y123.C6     net (fanout=2)        0.049   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/tlast_reg
    SLICE_X96Y123.CLK    Tah         (-Th)     0.076   system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/force_burst2
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/force_burst2_glue_set
                                                       system/phy_en.phy_eth/sgmii/v6emac_core/BU2/U0/tx_axi_shim/force_burst2
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.022ns logic, 0.049ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_ram_sent (SLICE_X68Y145.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/pkt_done_read_buf_1 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_ram_sent (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.071ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.057 - 0.047)
  Source Clock:         system/mac_clk<2> rising at 8.000ns
  Destination Clock:    system/mac_clk<2> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/pkt_done_read_buf_1 to system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_ram_sent
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y145.BQ     Tcko                  0.098   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/pkt_done_read_buf<2>
                                                       system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/pkt_done_read_buf_1
    SLICE_X68Y145.A6     net (fanout=2)        0.049   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/pkt_done_read_buf<1>
    SLICE_X68Y145.CLK    Tah         (-Th)     0.076   system/phy_en.phy_ipb_ctrl/udp_if/rx_ram_sent
                                                       system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/Mxor_pkt_done_read_buf[2]_pkt_done_read_buf[1]_XOR_206_o_xo<0>1
                                                       system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/rx_ram_sent
    -------------------------------------------------  ---------------------------
    Total                                      0.071ns (0.022ns logic, 0.049ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_phy_en_phy_eth_clk125_out = PERIOD TIMEGRP
        "system/phy_en.phy_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/phy_en.phy_eth/clkbuf/I
  Logical resource: system/phy_en.phy_eth/clkbuf/I
  Location pin: BUFR_X2Y5.I
  Clock network: system/phy_en.phy_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y10.RXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/phy_en.phy_eth/sgmii/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y10.TXUSRCLK2
  Clock network: system/mac_clk<2>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP   
      "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44518 paths analyzed, 13568 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.837ns.
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_110 (SLICE_X97Y71.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_110 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.742ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.724 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X93Y63.B1      net (fanout=2)        1.007   system/mac_rx_last<0>
    SLICE_X93Y63.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X85Y87.A6      net (fanout=41)       1.828   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X85Y87.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y88.A2      net (fanout=1)        0.710   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y88.D5      net (fanout=9)        0.233   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y88.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X97Y71.CE      net (fanout=26)       1.865   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X97Y71.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_110
    -------------------------------------------------  ---------------------------
    Total                                      6.742ns (1.099ns logic, 5.643ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_110 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.070ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.724 - 0.772)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y63.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X93Y63.B3      net (fanout=1)        0.335   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X93Y63.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X85Y87.A6      net (fanout=41)       1.828   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X85Y87.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y88.A2      net (fanout=1)        0.710   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y88.D5      net (fanout=9)        0.233   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y88.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X97Y71.CE      net (fanout=26)       1.865   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X97Y71.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_110
    -------------------------------------------------  ---------------------------
    Total                                      6.070ns (1.099ns logic, 4.971ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_110 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.367ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.724 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_110
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.DMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y69.A5      net (fanout=142)      0.651   system/mac_rx_valid<0>
    SLICE_X90Y69.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X85Y88.A4      net (fanout=539)      1.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X85Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y88.D5      net (fanout=9)        0.233   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y88.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X97Y71.CE      net (fanout=26)       1.865   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X97Y71.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_110
    -------------------------------------------------  ---------------------------
    Total                                      5.367ns (1.115ns logic, 4.252ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_111 (SLICE_X97Y71.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_111 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.742ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.724 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X93Y63.B1      net (fanout=2)        1.007   system/mac_rx_last<0>
    SLICE_X93Y63.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X85Y87.A6      net (fanout=41)       1.828   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X85Y87.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y88.A2      net (fanout=1)        0.710   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y88.D5      net (fanout=9)        0.233   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y88.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X97Y71.CE      net (fanout=26)       1.865   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X97Y71.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_111
    -------------------------------------------------  ---------------------------
    Total                                      6.742ns (1.099ns logic, 5.643ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_111 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.070ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.724 - 0.772)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y63.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X93Y63.B3      net (fanout=1)        0.335   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X93Y63.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X85Y87.A6      net (fanout=41)       1.828   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X85Y87.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y88.A2      net (fanout=1)        0.710   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y88.D5      net (fanout=9)        0.233   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y88.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X97Y71.CE      net (fanout=26)       1.865   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X97Y71.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_111
    -------------------------------------------------  ---------------------------
    Total                                      6.070ns (1.099ns logic, 4.971ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_111 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.367ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.724 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_111
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.DMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y69.A5      net (fanout=142)      0.651   system/mac_rx_valid<0>
    SLICE_X90Y69.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X85Y88.A4      net (fanout=539)      1.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X85Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y88.D5      net (fanout=9)        0.233   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y88.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X97Y71.CE      net (fanout=26)       1.865   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X97Y71.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_111
    -------------------------------------------------  ---------------------------
    Total                                      5.367ns (1.115ns logic, 4.252ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_112 (SLICE_X97Y71.CE), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_112 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.742ns (Levels of Logic = 4)
  Clock Path Skew:      -0.060ns (0.724 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tlast
    SLICE_X93Y63.B1      net (fanout=2)        1.007   system/mac_rx_last<0>
    SLICE_X93Y63.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X85Y87.A6      net (fanout=41)       1.828   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X85Y87.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y88.A2      net (fanout=1)        0.710   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y88.D5      net (fanout=9)        0.233   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y88.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X97Y71.CE      net (fanout=26)       1.865   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X97Y71.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_112
    -------------------------------------------------  ---------------------------
    Total                                      6.742ns (1.099ns logic, 5.643ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_112 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.070ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.724 - 0.772)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y63.AQ      Tcko                  0.381   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X93Y63.B3      net (fanout=1)        0.335   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/last_rx_last
    SLICE_X93Y63.B       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ping/Mmux_GND_186_o_GND_186_o_mux_22_OUT32
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last1
    SLICE_X85Y87.A6      net (fanout=41)       1.828   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/my_rx_last
    SLICE_X85Y87.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111
    SLICE_X85Y88.A2      net (fanout=1)        0.710   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.event_pending_PWR_81_o_MUX_1072_o
    SLICE_X85Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y88.D5      net (fanout=9)        0.233   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y88.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X97Y71.CE      net (fanout=26)       1.865   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X97Y71.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_112
    -------------------------------------------------  ---------------------------
    Total                                      6.070ns (1.099ns logic, 4.971ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_112 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.367ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.724 - 0.784)
  Source Clock:         system/mac_clk<0> rising at 0.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_112
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y74.DMUX    Tshcko                0.465   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_state_FSM_FFd2
                                                       system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/rx_axi_shim/rx_mac_tvalid
    SLICE_X90Y69.A5      net (fanout=142)      0.651   system/mac_rx_valid<0>
    SLICE_X90Y69.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_packet_parser/ping.pkt_data<19>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset_block/rx_reset1
    SLICE_X85Y88.A4      net (fanout=539)      1.503   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_reset
    SLICE_X85Y88.A       Tilo                  0.068   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<7>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_1079_o141
    SLICE_X84Y88.D5      net (fanout=9)        0.233   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_1083_o
    SLICE_X84Y88.DMUX    Tilo                  0.196   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_block.async_pending
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv1
    SLICE_X97Y71.CE      net (fanout=26)       1.865   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/_n0256_inv
    SLICE_X97Y71.CLK     Tceck                 0.318   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history<113>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/status_buffer/history_112
    -------------------------------------------------  ---------------------------
    Total                                      5.367ns (1.115ns logic, 4.252ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (TEMAC_X0Y0.PHYEMACRXD5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_eth/basex/gmii_rxd_int_5 (FF)
  Destination:          system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.365 - 0.330)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_eth/basex/gmii_rxd_int_5 to system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X105Y85.BQ         Tcko                  0.098   system/amc_p0_en.amc_p0_eth/basex/gmii_rxd_int<7>
                                                           system/amc_p0_en.amc_p0_eth/basex/gmii_rxd_int_5
    TEMAC_X0Y0.PHYEMACRXD5   net (fanout=1)        0.207   system/amc_p0_en.amc_p0_eth/basex/gmii_rxd_int<5>
    TEMAC_X0Y0.PHYEMACGTXCLK Tmacckd_RXD (-Th)     0.250   system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
                                                           system/amc_p0_en.amc_p0_eth/basex/v6emac_core/BU2/U0/v6_emac
    -----------------------------------------------------  ---------------------------
    Total                                          0.055ns (-0.152ns logic, 0.207ns route)
                                                           (-276.4% logic, 376.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAMB36_X4Y16.ADDRARDADDRL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.454 - 0.303)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X75Y83.BQ             Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_write_buffer<2>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_1
    RAMB36_X4Y16.ADDRARDADDRL12 net (fanout=24)       0.176   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_write_buffer<1>
    RAMB36_X4Y16.CLKARDCLKL     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    --------------------------------------------------------  ---------------------------
    Total                                             0.177ns (0.001ns logic, 0.176ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Paths for end point system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAMB36_X4Y16.ADDRARDADDRU12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_1 (FF)
  Destination:          system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.454 - 0.303)
  Source Clock:         system/mac_clk<0> rising at 8.000ns
  Destination Clock:    system/mac_clk<0> rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_1 to system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X75Y83.BQ             Tcko                  0.098   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_write_buffer<2>
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_ram_selector/write_block.write_i_1
    RAMB36_X4Y16.ADDRARDADDRU12 net (fanout=24)       0.177   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/rx_write_buffer<1>
    RAMB36_X4Y16.CLKARDCLKU     Trckc_ADDRA (-Th)     0.097   system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
                                                              system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram21
    --------------------------------------------------------  ---------------------------
    Total                                             0.178ns (0.001ns logic, 0.177ns route)
                                                              (0.6% logic, 99.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_amc_p0_en_amc_p0_eth_clk125_out = PERIOD TIMEGRP
        "system/amc_p0_en.amc_p0_eth/clk125_out" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Logical resource: system/amc_p0_en.amc_p0_eth/clkbuf/I
  Location pin: BUFR_X2Y4.I
  Clock network: system/amc_p0_en.amc_p0_eth/clk125_out
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y9.RXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------
Slack: 4.800ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.200ns (312.500MHz) (Tgtxper_USRCLK)
  Physical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Logical resource: system/amc_p0_en.amc_p0_eth/basex/v6_gtxwizard_top_inst/v6_gtxwizard_inst/gtx0_v6_gtxwizard_i/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y9.TXUSRCLK2
  Clock network: system/mac_clk<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_p = PERIOD TIMEGRP "xpoint1_clk1_p" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" 
TS_xpoint1_clk1_p PHASE         12.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 721 paths analyzed, 111 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.836ns (Levels of Logic = 1)
  Clock Path Skew:      0.172ns (1.603 - 1.431)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y131.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y71.A2      net (fanout=23)       3.465   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y71.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.563   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.836ns (0.808ns logic, 5.028ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.172ns (1.603 - 1.431)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y131.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y71.A4      net (fanout=22)       3.166   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y71.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X31Y36.CE      net (fanout=2)        1.563   system/cdce_synch/_n0067_inv
    SLICE_X31Y36.CLK     Tceck                 0.318   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.452ns (0.723ns logic, 4.729ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_sync (SLICE_X31Y36.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_sync (FF)
  Requirement:          25.000ns
  Data Path Delay:      5.102ns (Levels of Logic = 0)
  Clock Path Skew:      0.172ns (1.603 - 1.431)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y131.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.AX      net (fanout=23)       4.646   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X31Y36.CLK     Tdick                 0.034   cdce_sync_OBUF
                                                       system/cdce_synch/fsm_sync
    -------------------------------------------------  ---------------------------
    Total                                      5.102ns (0.456ns logic, 4.646ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/fsm_pwrdown (SLICE_X27Y71.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd1 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (1.479 - 1.431)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd1 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y131.DMUX   Tshcko                0.422   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y71.A2      net (fanout=23)       3.465   system/cdce_synch/cdce_control.state_FSM_FFd1
    SLICE_X27Y71.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X27Y71.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X27Y71.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.535ns (0.808ns logic, 3.727ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/cdce_synch/cdce_control.state_FSM_FFd2 (FF)
  Destination:          system/cdce_synch/fsm_pwrdown (FF)
  Requirement:          25.000ns
  Data Path Delay:      4.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.048ns (1.479 - 1.431)
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 12.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/cdce_synch/cdce_control.state_FSM_FFd2 to system/cdce_synch/fsm_pwrdown
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y131.DQ     Tcko                  0.337   system/cdce_synch/cdce_control.state_FSM_FFd2
                                                       system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y71.A4      net (fanout=22)       3.166   system/cdce_synch/cdce_control.state_FSM_FFd2
    SLICE_X27Y71.A       Tilo                  0.068   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/_n0067_inv1
    SLICE_X27Y71.CE      net (fanout=2)        0.262   system/cdce_synch/_n0067_inv
    SLICE_X27Y71.CLK     Tceck                 0.318   system/cdce_synch/fsm_pwrdown
                                                       system/cdce_synch/fsm_pwrdown
    -------------------------------------------------  ---------------------------
    Total                                      4.151ns (0.723ns logic, 3.428ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_2 (SLICE_X21Y129.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_2 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_2 to system/cdce_synch/cdce_control.timer_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y129.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/cdce_control.timer_2
    SLICE_X21Y129.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_2
    SLICE_X21Y129.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_3
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT131
                                                       system/cdce_synch/cdce_control.timer_2
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_18 (SLICE_X21Y133.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_18 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_18 to system/cdce_synch/cdce_control.timer_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y133.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/cdce_control.timer_18
    SLICE_X21Y133.C5     net (fanout=3)        0.066   system/cdce_synch/cdce_control.timer_18
    SLICE_X21Y133.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_19
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT101
                                                       system/cdce_synch/cdce_control.timer_18
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.042ns logic, 0.066ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point system/cdce_synch/cdce_control.timer_10 (SLICE_X21Y130.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/cdce_synch/cdce_control.timer_10 (FF)
  Destination:          system/cdce_synch/cdce_control.timer_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.112ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Destination Clock:    system/cdce_synch/clk_from_bufg_mux rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/cdce_synch/cdce_control.timer_10 to system/cdce_synch/cdce_control.timer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y130.CQ     Tcko                  0.098   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/cdce_control.timer_10
    SLICE_X21Y130.C5     net (fanout=3)        0.070   system/cdce_synch/cdce_control.timer_10
    SLICE_X21Y130.CLK    Tah         (-Th)     0.056   system/cdce_synch/cdce_control.timer_11
                                                       system/cdce_synch/Mmux_cdce_control.state[1]_cdce_control.timer[19]_wide_mux_13_OUT21
                                                       system/cdce_synch/cdce_control.timer_10
    -------------------------------------------------  ---------------------------
    Total                                      0.112ns (0.042ns logic, 0.070ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xpoint1_clk1_n = PERIOD TIMEGRP "xpoint1_clk1_n" TS_xpoint1_clk1_p PHASE
        12.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.739ns (period - min period limit)
  Period: 4.167ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKOUT0
  Location pin: MMCM_ADV_X0Y5.CLKOUT0
  Clock network: system/gbt_phase_monitoring/ttclk_pll/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Logical resource: system/gbt_phase_monitoring/ttclk_pll/mmcm_adv_inst/CLKIN1
  Location pin: MMCM_ADV_X0Y5.CLKIN1
  Clock network: system/xpoint1_clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx_clk = PERIOD TIMEGRP "gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/MGTREFCLKTX0
  Location pin: GTXE1_X0Y2.SOUTHREFCLKTX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------
Slack: 4.712ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/MGTREFCLKRX0
  Location pin: GTXE1_X0Y1.SOUTHREFCLKRX1
  Clock network: usr/gtx_wrapper_inst/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 
ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_gtx0_tx_out_clk = PERIOD TIMEGRP "gtx0_tx_out_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12054 paths analyzed, 6236 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.193ns.
--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_136 (SLICE_X35Y28.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_136 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.709ns (Levels of Logic = 1)
  Clock Path Skew:      -0.449ns (1.395 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_136
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X88Y13.B5      net (fanout=4)        1.283   usr/rx_kchar<2>
    SLICE_X88Y13.BMUX    Tilo                  0.205   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y28.CE      net (fanout=56)       3.362   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y28.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<139>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_136
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (1.064ns logic, 4.645ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_136 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.699ns (Levels of Logic = 1)
  Clock Path Skew:      -0.449ns (1.395 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_136
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X88Y13.B4      net (fanout=4)        1.277   usr/rx_kchar<3>
    SLICE_X88Y13.BMUX    Tilo                  0.201   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y28.CE      net (fanout=56)       3.362   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y28.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<139>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_136
    -------------------------------------------------  ---------------------------
    Total                                      5.699ns (1.060ns logic, 4.639ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_136 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.757ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.395 - 1.456)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_136
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y13.AQ      Tcko                  0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X88Y13.B1      net (fanout=12)       0.491   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X88Y13.BMUX    Tilo                  0.205   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y28.CE      net (fanout=56)       3.362   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y28.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<139>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_136
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (0.904ns logic, 3.853ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_137 (SLICE_X35Y28.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_137 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.709ns (Levels of Logic = 1)
  Clock Path Skew:      -0.449ns (1.395 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_137
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X88Y13.B5      net (fanout=4)        1.283   usr/rx_kchar<2>
    SLICE_X88Y13.BMUX    Tilo                  0.205   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y28.CE      net (fanout=56)       3.362   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y28.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<139>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_137
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (1.064ns logic, 4.645ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_137 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.699ns (Levels of Logic = 1)
  Clock Path Skew:      -0.449ns (1.395 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_137
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X88Y13.B4      net (fanout=4)        1.277   usr/rx_kchar<3>
    SLICE_X88Y13.BMUX    Tilo                  0.201   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y28.CE      net (fanout=56)       3.362   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y28.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<139>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_137
    -------------------------------------------------  ---------------------------
    Total                                      5.699ns (1.060ns logic, 4.639ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_137 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.757ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.395 - 1.456)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_137
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y13.AQ      Tcko                  0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X88Y13.B1      net (fanout=12)       0.491   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X88Y13.BMUX    Tilo                  0.205   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y28.CE      net (fanout=56)       3.362   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y28.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<139>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_137
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (0.904ns logic, 3.853ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_tracking_1_inst/gtx_rx_mux_inst/data_138 (SLICE_X35Y28.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_138 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.709ns (Levels of Logic = 1)
  Clock Path Skew:      -0.449ns (1.395 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_138
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK0Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X88Y13.B5      net (fanout=4)        1.283   usr/rx_kchar<2>
    SLICE_X88Y13.BMUX    Tilo                  0.205   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y28.CE      net (fanout=56)       3.362   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y28.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<139>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_138
    -------------------------------------------------  ---------------------------
    Total                                      5.709ns (1.064ns logic, 4.645ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i (HSIO)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_138 (FF)
  Requirement:          6.250ns
  Data Path Delay:      5.699ns (Levels of Logic = 1)
  Clock Path Skew:      -0.449ns (1.395 - 1.844)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_138
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    GTXE1_X0Y1.RXCHARISK1Tgtxcko_RXCHARISK     0.541   usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
                                                       usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i
    SLICE_X88Y13.B4      net (fanout=4)        1.277   usr/rx_kchar<3>
    SLICE_X88Y13.BMUX    Tilo                  0.201   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y28.CE      net (fanout=56)       3.362   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y28.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<139>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_138
    -------------------------------------------------  ---------------------------
    Total                                      5.699ns (1.060ns logic, 4.639ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 (FF)
  Destination:          usr/link_tracking_1_inst/gtx_rx_mux_inst/data_138 (FF)
  Requirement:          6.250ns
  Data Path Delay:      4.757ns (Levels of Logic = 1)
  Clock Path Skew:      -0.061ns (1.395 - 1.456)
  Source Clock:         usr/gtx_clk rising at 0.000ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1 to usr/link_tracking_1_inst/gtx_rx_mux_inst/data_138
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y13.AQ      Tcko                  0.381   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X88Y13.B1      net (fanout=12)       0.491   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
    SLICE_X88Y13.BMUX    Tilo                  0.205   usr/link_tracking_1_inst/gtx_rx_mux_inst/state_FSM_FFd1
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv1
    SLICE_X35Y28.CE      net (fanout=56)       3.362   usr/link_tracking_1_inst/gtx_rx_mux_inst/_n0444_inv
    SLICE_X35Y28.CLK     Tceck                 0.318   usr/link_tracking_1_inst/gtx_rx_mux_inst/data<139>
                                                       usr/link_tracking_1_inst/gtx_rx_mux_inst/data_138
    -------------------------------------------------  ---------------------------
    Total                                      4.757ns (0.904ns logic, 3.853ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y7.DIADI0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_1 (FF)
  Destination:          usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 0)
  Clock Path Skew:      0.224ns (0.830 - 0.606)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_1 to usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X87Y43.BQ        Tcko                  0.098   usr/link_trigger_inst/trigger_rx_data<3>
                                                         usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_1
    RAMB36_X5Y7.DIADI0     net (fanout=2)        0.341   usr/link_trigger_inst/trigger_rx_data<1>
    RAMB36_X5Y7.CLKARDCLKL Trckd_DIA   (-Th)     0.198   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.241ns (-0.100ns logic, 0.341ns route)
                                                         (-41.5% logic, 141.5% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y8.DIPADIP0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_32 (FF)
  Destination:          usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.544 - 0.393)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_32 to usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X88Y42.CQ        Tcko                  0.115   usr/link_trigger_inst/trigger_rx_data<33>
                                                         usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_32
    RAMB36_X5Y8.DIPADIP0   net (fanout=8)        0.253   usr/link_trigger_inst/trigger_rx_data<32>
    RAMB36_X5Y8.CLKARDCLKL Trckd_DIPA  (-Th)     0.198   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.170ns (-0.083ns logic, 0.253ns route)
                                                         (-48.8% logic, 148.8% route)

--------------------------------------------------------------------------------

Paths for end point usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X5Y8.DIPADIP1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_32 (FF)
  Destination:          usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.544 - 0.393)
  Source Clock:         usr/gtx_clk rising at 6.250ns
  Destination Clock:    usr/gtx_clk rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_32 to usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X88Y42.CQ        Tcko                  0.115   usr/link_trigger_inst/trigger_rx_data<33>
                                                         usr/link_trigger_inst/trigger_data_decoder_inst/trigger_data_o_32
    RAMB36_X5Y8.DIPADIP1   net (fanout=8)        0.253   usr/link_trigger_inst/trigger_rx_data<32>
    RAMB36_X5Y8.CLKARDCLKL Trckd_DIPA  (-Th)     0.198   usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
                                                         usr/link_trigger_inst/ipb_trigger_inst/trigger_data_fifo_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram
    ---------------------------------------------------  ---------------------------
    Total                                        0.170ns (-0.083ns logic, 0.253ns route)
                                                         (-48.8% logic, 148.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_usr_gtx_clk = PERIOD TIMEGRP "usr_gtx_clk" 6.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y2.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_2_inst/gtxe1_i/TXUSRCLK2
  Location pin: GTXE1_X0Y2.TXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------
Slack: 2.250ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Logical resource: usr/gtx_wrapper_inst/gtx_1_inst/gtxe1_i/RXUSRCLK2
  Location pin: GTXE1_X0Y1.RXUSRCLK2
  Clock network: usr/gtx_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X7Y93.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y23.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y15.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y30.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b" TS_clk125_2_p / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X14Y29.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137543 paths analyzed, 1683 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.701ns.
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_28 (SLICE_X37Y77.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.493ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (3.082 - 3.085)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X55Y28.A3      net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y84.D5      net (fanout=39)       0.769   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y84.DMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y81.C6      net (fanout=1)        0.367   system/ipb_fabric/N36
    SLICE_X34Y81.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y81.D3      net (fanout=33)       0.356   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y81.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B1      net (fanout=4)        1.771   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.596   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X19Y97.A6      net (fanout=7)        0.502   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X19Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y77.SR      net (fanout=15)       2.361   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     16.493ns (1.763ns logic, 14.730ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.961ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (3.082 - 3.085)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X55Y28.A3      net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y78.B4      net (fanout=39)       0.423   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y78.B       Tilo                  0.068   system/regs_from_ipbus<4><26>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X34Y81.D2      net (fanout=34)       0.733   system/ipb_fabric/sel<2>
    SLICE_X34Y81.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B1      net (fanout=4)        1.771   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.596   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X19Y97.A6      net (fanout=7)        0.502   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X19Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y77.SR      net (fanout=15)       2.361   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.961ns (1.567ns logic, 14.394ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_28 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.688ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (3.082 - 3.085)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X55Y28.A5      net (fanout=68)       3.559   system/ipb_arb/src<1>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y84.D5      net (fanout=39)       0.769   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y84.DMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y81.C6      net (fanout=1)        0.367   system/ipb_fabric/N36
    SLICE_X34Y81.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y81.D3      net (fanout=33)       0.356   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y81.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B1      net (fanout=4)        1.771   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.596   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X19Y97.A6      net (fanout=7)        0.502   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X19Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y77.SR      net (fanout=15)       2.361   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_28
    -------------------------------------------------  ---------------------------
    Total                                     15.688ns (1.763ns logic, 13.925ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_27 (SLICE_X37Y77.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.493ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (3.082 - 3.085)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X55Y28.A3      net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y84.D5      net (fanout=39)       0.769   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y84.DMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y81.C6      net (fanout=1)        0.367   system/ipb_fabric/N36
    SLICE_X34Y81.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y81.D3      net (fanout=33)       0.356   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y81.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B1      net (fanout=4)        1.771   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.596   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X19Y97.A6      net (fanout=7)        0.502   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X19Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y77.SR      net (fanout=15)       2.361   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     16.493ns (1.763ns logic, 14.730ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.961ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (3.082 - 3.085)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X55Y28.A3      net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y78.B4      net (fanout=39)       0.423   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y78.B       Tilo                  0.068   system/regs_from_ipbus<4><26>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X34Y81.D2      net (fanout=34)       0.733   system/ipb_fabric/sel<2>
    SLICE_X34Y81.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B1      net (fanout=4)        1.771   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.596   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X19Y97.A6      net (fanout=7)        0.502   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X19Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y77.SR      net (fanout=15)       2.361   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     15.961ns (1.567ns logic, 14.394ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_27 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.688ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (3.082 - 3.085)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X55Y28.A5      net (fanout=68)       3.559   system/ipb_arb/src<1>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y84.D5      net (fanout=39)       0.769   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y84.DMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y81.C6      net (fanout=1)        0.367   system/ipb_fabric/N36
    SLICE_X34Y81.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y81.D3      net (fanout=33)       0.356   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y81.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B1      net (fanout=4)        1.771   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.596   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X19Y97.A6      net (fanout=7)        0.502   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X19Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y77.SR      net (fanout=15)       2.361   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y77.CLK     Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<27>
                                                       system/sram2_if/sramInterface/DATA_O_27
    -------------------------------------------------  ---------------------------
    Total                                     15.688ns (1.763ns logic, 13.925ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/sramInterface/DATA_O_34 (SLICE_X37Y101.SR), 524 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.830ns (Levels of Logic = 9)
  Clock Path Skew:      -0.132ns (2.953 - 3.085)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X55Y28.A3      net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y84.D5      net (fanout=39)       0.769   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y84.DMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y81.C6      net (fanout=1)        0.367   system/ipb_fabric/N36
    SLICE_X34Y81.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y81.D3      net (fanout=33)       0.356   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y81.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B1      net (fanout=4)        1.771   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.596   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X19Y97.A6      net (fanout=7)        0.502   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X19Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y101.SR     net (fanout=15)       1.698   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y101.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     15.830ns (1.763ns logic, 14.067ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.298ns (Levels of Logic = 8)
  Clock Path Skew:      -0.132ns (2.953 - 3.085)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X55Y28.A3      net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y78.B4      net (fanout=39)       0.423   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X35Y78.B       Tilo                  0.068   system/regs_from_ipbus<4><26>
                                                       system/ipb_fabric/Mmux_sel<6:0>31
    SLICE_X34Y81.D2      net (fanout=34)       0.733   system/ipb_fabric/sel<2>
    SLICE_X34Y81.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B1      net (fanout=4)        1.771   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.596   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X19Y97.A6      net (fanout=7)        0.502   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X19Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y101.SR     net (fanout=15)       1.698   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y101.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     15.298ns (1.567ns logic, 13.731ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram2_if/sramInterface/DATA_O_34 (FF)
  Requirement:          32.000ns
  Data Path Delay:      15.025ns (Levels of Logic = 9)
  Clock Path Skew:      -0.132ns (2.953 - 3.085)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram2_if/sramInterface/DATA_O_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X55Y28.A5      net (fanout=68)       3.559   system/ipb_arb/src<1>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y84.D5      net (fanout=39)       0.769   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X32Y84.DMUX    Tilo                  0.196   system/ipb_fabric/N34
                                                       system/ipb_fabric/mux_rdata<0><0>3_SW0
    SLICE_X34Y81.C6      net (fanout=1)        0.367   system/ipb_fabric/N36
    SLICE_X34Y81.C       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y81.D3      net (fanout=33)       0.356   system/ipb_fabric/mux_rdata<0><0>3
    SLICE_X34Y81.D       Tilo                  0.068   system/ipb_sys_regs/ack_ctrl_FSM_FFd2
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[2]_ipb_strobe11
    SLICE_X15Y95.B1      net (fanout=4)        1.771   system/ipb_to_slaves[2]_ipb_strobe
    SLICE_X15Y95.BMUX    Tilo                  0.197   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X15Y95.A2      net (fanout=7)        0.596   system/sram2_if/cs_from_sramInterfaceIoControl
    SLICE_X15Y95.A       Tilo                  0.068   system/sram2_if/sramInterface/control_process.startRead
                                                       system/sram2_if/sramInterface/Mmux_control_process.startRead_control_process.startRead_MUX_1994_o11
    SLICE_X19Y97.A6      net (fanout=7)        0.502   system/sram2_if/sramInterface/control_process.startRead_control_process.startRead_MUX_1994_o
    SLICE_X19Y97.A       Tilo                  0.068   system/sram2_if/sramInterface/_n0147
                                                       system/sram2_if/sramInterface/_n01471
    SLICE_X37Y101.SR     net (fanout=15)       1.698   system/sram2_if/sramInterface/_n0147
    SLICE_X37Y101.CLK    Tsrck                 0.513   system/sram2_if/bistData_from_sramInterfaceIoControl<33>
                                                       system/sram2_if/sramInterface/DATA_O_34
    -------------------------------------------------  ---------------------------
    Total                                     15.025ns (1.763ns logic, 13.262ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/WRITE_O (SLICE_X10Y90.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/write_r (FF)
  Destination:          system/sram2_if/bist/WRITE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/write_r to system/sram2_if/bist/WRITE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y90.AQ      Tcko                  0.115   system/sram2_if/bist/write_r
                                                       system/sram2_if/bist/write_r
    SLICE_X10Y90.A5      net (fanout=1)        0.067   system/sram2_if/bist/write_r
    SLICE_X10Y90.CLK     Tah         (-Th)     0.101   system/sram2_if/bist/write_r
                                                       system/sram2_if/bist/write_r_rt
                                                       system/sram2_if/bist/WRITE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.014ns logic, 0.067ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_35 (SLICE_X10Y108.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_1 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.094ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.061 - 0.050)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_1 to system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y108.BQ     Tcko                  0.098   system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_3
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_1
    SLICE_X10Y108.A6     net (fanout=13)       0.072   system/sram2_if/bist/prbsPatterGenerator/parallel.pattern_1
    SLICE_X10Y108.CLK    Tah         (-Th)     0.076   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<8>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pattern[6]_parallel.pattern[5]_XNOR_30_o1
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_35
    -------------------------------------------------  ---------------------------
    Total                                      0.094ns (0.022ns logic, 0.072ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point system/sram2_if/bist/prbsPatterGenerator/pdata_25 (SLICE_X12Y107.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_25 (FF)
  Destination:          system/sram2_if/bist/prbsPatterGenerator/pdata_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.060 - 0.049)
  Source Clock:         system/sram_w[2]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[2]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_25 to system/sram2_if/bist/prbsPatterGenerator/pdata_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.AMUX   Tshcko                0.130   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<16>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg_25
    SLICE_X12Y107.B5     net (fanout=1)        0.069   system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<25>
    SLICE_X12Y107.CLK    Tah         (-Th)     0.099   system/sram2_if/data_from_bist<35>
                                                       system/sram2_if/bist/prbsPatterGenerator/parallel.pdata_reg<25>_rt
                                                       system/sram2_if/bist/prbsPatterGenerator/pdata_25
    -------------------------------------------------  ---------------------------
    Total                                      0.100ns (0.031ns logic, 0.069ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_c_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_c_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram2_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y2.I0
  Clock network: system/glib_pll_clkout_31_25_c
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<2>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[2].sramClockInverter/CK
  Location pin: OLOGIC_X2Y101.CLK
  Clock network: system/sram_w[2]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram2_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram2_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X7Y93.SR
  Clock network: system/sram2_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12996000 paths analyzed, 15262 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.786ns.
--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X4Y29.WEAU2), 16643 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.760ns (Levels of Logic = 11)
  Clock Path Skew:      0.059ns (1.496 - 1.437)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y89.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X55Y28.A3         net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4         net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A2         net (fanout=39)       0.499   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X54Y36.C5         net (fanout=3)        2.447   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X54Y36.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y36.B3         net (fanout=3)        0.469   user_ipb_mosi[1]_ipb_strobe
    SLICE_X54Y36.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y53.B1         net (fanout=1)        1.543   user_ipb_miso[1]_ipb_ack
    SLICE_X36Y53.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y53.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y53.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y115.A4        net (fanout=18)       3.330   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y115.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y130.A2        net (fanout=7)        2.157   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y130.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y29.WEAU2      net (fanout=64)       2.199   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y29.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        22.760ns (1.644ns logic, 21.116ns route)
                                                          (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.690ns (Levels of Logic = 11)
  Clock Path Skew:      0.059ns (1.496 - 1.437)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y89.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X55Y28.A3         net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4         net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A2         net (fanout=39)       0.499   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X54Y36.C5         net (fanout=3)        2.447   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X54Y36.CMUX       Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X54Y36.A4         net (fanout=9)        0.422   user_ipb_mosi[10]_ipb_strobe
    SLICE_X54Y36.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y53.B3         net (fanout=1)        1.397   user_ipb_miso[10]_ipb_ack
    SLICE_X36Y53.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y53.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y53.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y115.A4        net (fanout=18)       3.330   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y115.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y130.A2        net (fanout=7)        2.157   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y130.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y29.WEAU2      net (fanout=64)       2.199   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y29.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        22.690ns (1.767ns logic, 20.923ns route)
                                                          (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.551ns (Levels of Logic = 11)
  Clock Path Skew:      0.059ns (1.496 - 1.437)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y89.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X55Y28.A3         net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4         net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A2         net (fanout=39)       0.499   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X55Y39.B4         net (fanout=3)        2.290   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X55Y39.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X54Y39.D5         net (fanout=4)        0.454   user_ipb_mosi[7]_ipb_strobe
    SLICE_X54Y39.D          Tilo                  0.068   user_ipb_miso[7]_ipb_ack
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y53.B2         net (fanout=1)        1.506   user_ipb_miso[7]_ipb_ack
    SLICE_X36Y53.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y53.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y53.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y115.A4        net (fanout=18)       3.330   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y115.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y130.A2        net (fanout=7)        2.157   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y130.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y29.WEAU2      net (fanout=64)       2.199   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y29.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        22.551ns (1.644ns logic, 20.907ns route)
                                                          (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X4Y29.WEAU3), 16643 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.760ns (Levels of Logic = 11)
  Clock Path Skew:      0.059ns (1.496 - 1.437)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y89.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X55Y28.A3         net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4         net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A2         net (fanout=39)       0.499   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X54Y36.C5         net (fanout=3)        2.447   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X54Y36.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y36.B3         net (fanout=3)        0.469   user_ipb_mosi[1]_ipb_strobe
    SLICE_X54Y36.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y53.B1         net (fanout=1)        1.543   user_ipb_miso[1]_ipb_ack
    SLICE_X36Y53.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y53.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y53.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y115.A4        net (fanout=18)       3.330   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y115.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y130.A2        net (fanout=7)        2.157   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y130.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y29.WEAU3      net (fanout=64)       2.199   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y29.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        22.760ns (1.644ns logic, 21.116ns route)
                                                          (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.690ns (Levels of Logic = 11)
  Clock Path Skew:      0.059ns (1.496 - 1.437)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y89.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X55Y28.A3         net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4         net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A2         net (fanout=39)       0.499   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X54Y36.C5         net (fanout=3)        2.447   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X54Y36.CMUX       Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X54Y36.A4         net (fanout=9)        0.422   user_ipb_mosi[10]_ipb_strobe
    SLICE_X54Y36.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y53.B3         net (fanout=1)        1.397   user_ipb_miso[10]_ipb_ack
    SLICE_X36Y53.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y53.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y53.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y115.A4        net (fanout=18)       3.330   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y115.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y130.A2        net (fanout=7)        2.157   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y130.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y29.WEAU3      net (fanout=64)       2.199   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y29.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        22.690ns (1.767ns logic, 20.923ns route)
                                                          (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.551ns (Levels of Logic = 11)
  Clock Path Skew:      0.059ns (1.496 - 1.437)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y89.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X55Y28.A3         net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4         net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A2         net (fanout=39)       0.499   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X55Y39.B4         net (fanout=3)        2.290   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X55Y39.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X54Y39.D5         net (fanout=4)        0.454   user_ipb_mosi[7]_ipb_strobe
    SLICE_X54Y39.D          Tilo                  0.068   user_ipb_miso[7]_ipb_ack
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y53.B2         net (fanout=1)        1.506   user_ipb_miso[7]_ipb_ack
    SLICE_X36Y53.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y53.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y53.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y115.A4        net (fanout=18)       3.330   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y115.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y130.A2        net (fanout=7)        2.157   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y130.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y29.WEAU3      net (fanout=64)       2.199   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y29.CLKARDCLKU Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        22.551ns (1.644ns logic, 20.907ns route)
                                                          (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------

Paths for end point system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAMB36_X4Y29.WEAL2), 16643 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.756ns (Levels of Logic = 11)
  Clock Path Skew:      0.059ns (1.496 - 1.437)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y89.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X55Y28.A3         net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4         net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A2         net (fanout=39)       0.499   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X54Y36.C5         net (fanout=3)        2.447   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X54Y36.C          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X54Y36.B3         net (fanout=3)        0.469   user_ipb_mosi[1]_ipb_strobe
    SLICE_X54Y36.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_vi2c_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y53.B1         net (fanout=1)        1.543   user_ipb_miso[1]_ipb_ack
    SLICE_X36Y53.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y53.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y53.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y115.A4        net (fanout=18)       3.330   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y115.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y130.A2        net (fanout=7)        2.157   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y130.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y29.WEAL2      net (fanout=64)       2.195   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y29.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        22.756ns (1.644ns logic, 21.112ns route)
                                                          (7.2% logic, 92.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.686ns (Levels of Logic = 11)
  Clock Path Skew:      0.059ns (1.496 - 1.437)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y89.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X55Y28.A3         net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4         net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A2         net (fanout=39)       0.499   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X54Y36.C5         net (fanout=3)        2.447   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X54Y36.CMUX       Tilo                  0.191   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[10]_ipb_strobe11
    SLICE_X54Y36.A4         net (fanout=9)        0.422   user_ipb_mosi[10]_ipb_strobe
    SLICE_X54Y36.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_vi2c_inst/last_ipb_strobe
                                                          usr/link_tracking_1_inst/ipb_info_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y53.B3         net (fanout=1)        1.397   user_ipb_miso[10]_ipb_ack
    SLICE_X36Y53.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y53.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y53.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y115.A4        net (fanout=18)       3.330   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y115.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y130.A2        net (fanout=7)        2.157   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y130.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y29.WEAL2      net (fanout=64)       2.195   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y29.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        22.686ns (1.767ns logic, 20.919ns route)
                                                          (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4 (RAM)
  Requirement:          32.000ns
  Data Path Delay:      22.547ns (Levels of Logic = 11)
  Clock Path Skew:      0.059ns (1.496 - 1.437)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X22Y89.AQ         Tcko                  0.381   system/ipb_arb/src<1>
                                                          system/ipb_arb/src_0
    SLICE_X55Y28.A3         net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                          system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4         net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2         net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A2         net (fanout=39)       0.499   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X34Y77.A          Tilo                  0.068   system/ipb_fabric/N01
                                                          system/ipb_fabric/Mmux_ipb_to_slaves[5]_ipb_strobe11
    SLICE_X55Y39.B4         net (fanout=3)        2.290   system/ipb_to_slaves[5]_ipb_strobe
    SLICE_X55Y39.B          Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/ipb_ack
                                                          system/ipb_usr_fabric/Mmux_ipb_to_slaves[7]_ipb_strobe11
    SLICE_X54Y39.D5         net (fanout=4)        0.454   user_ipb_mosi[7]_ipb_strobe
    SLICE_X54Y39.D          Tilo                  0.068   user_ipb_miso[7]_ipb_ack
                                                          usr/link_tracking_1_inst/ipb_registers_inst/ipb_miso_o_ipb_ack1
    SLICE_X36Y53.B2         net (fanout=1)        1.506   user_ipb_miso[7]_ipb_ack
    SLICE_X36Y53.B          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_usr_fabric/ored_ack<0>1
    SLICE_X36Y53.A6         net (fanout=1)        0.124   system/ipb_from_slaves[5]_ipb_ack
    SLICE_X36Y53.A          Tilo                  0.068   system/ipb_from_slaves[5]_ipb_ack
                                                          system/ipb_fabric/ored_ack<0>1
    SLICE_X28Y115.A4        net (fanout=18)       3.330   system/ipb_from_fabric_ipb_ack
    SLICE_X28Y115.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B3        net (fanout=1)        0.340   system/phy_en.phy_ipb_ctrl/trans/sm/tx_we1
    SLICE_X28Y115.B         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/trans/sm/rmw_write
                                                          system/phy_en.phy_ipb_ctrl/trans/sm/tx_we2
    SLICE_X61Y130.A2        net (fanout=7)        2.157   system/phy_en.phy_ipb_ctrl/trans/tx_we
    SLICE_X61Y130.A         Tilo                  0.068   system/phy_en.phy_ipb_ctrl/udp_if/clock_crossing_if/we_buf<0>
                                                          system/phy_en.phy_ipb_ctrl/trans/iface/trans_out_we1
    RAMB36_X4Y29.WEAL2      net (fanout=64)       2.195   system/phy_en.phy_ipb_ctrl/trans_out_we
    RAMB36_X4Y29.CLKARDCLKL Trcck_WEA             0.515   system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
                                                          system/phy_en.phy_ipb_ctrl/udp_if/ipbus_tx_ram/Mram_ram4
    ----------------------------------------------------  ---------------------------
    Total                                        22.547ns (1.644ns logic, 20.903ns route)
                                                          (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/slv_mac_str_curr (SLICE_X44Y39.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/i2c_s/regs_11_0 (FF)
  Destination:          system/ip_mac/slv_mac_str_curr (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.105ns (0.743 - 0.638)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/i2c_s/regs_11_0 to system/ip_mac/slv_mac_str_curr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y40.AQ      Tcko                  0.098   system/regs_slave<11><3>
                                                       system/i2c_s/regs_11_0
    SLICE_X44Y39.AX      net (fanout=2)        0.099   system/regs_slave<11><0>
    SLICE_X44Y39.CLK     Tckdi       (-Th)     0.076   system/ip_mac/slv_mac_str_curr
                                                       system/ip_mac/slv_mac_str_curr
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.022ns logic, 0.099ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X30Y82.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_16_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.064ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_16_4 to system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y82.AQ      Tcko                  0.098   system/regs_from_ipbus<16><7>
                                                       system/ipb_sys_regs/regs_16_4
    SLICE_X30Y82.AI      net (fanout=2)        0.053   system/regs_from_ipbus<16><4>
    SLICE_X30Y82.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.064ns (0.011ns logic, 0.053ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X30Y81.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_18_4 (FF)
  Destination:          system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    user_ipb_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_18_4 to system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y81.AQ      Tcko                  0.098   system/regs_from_ipbus<18><7>
                                                       system/ipb_sys_regs/regs_18_4
    SLICE_X30Y81.AI      net (fanout=2)        0.054   system/regs_from_ipbus<18><4>
    SLICE_X30Y81.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<15>
                                                       system/gbt_phase_monitoring/fmc1_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.065ns (0.011ns logic, 0.054ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_a_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_a_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y23.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Logical resource: system/amc_p0_en.amc_p0_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram11/CLKBWRCLKL
  Location pin: RAMB36_X3Y15.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------
Slack: 29.778ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Logical resource: system/phy_en.phy_ipb_ctrl/udp_if/ipbus_rx_ram/Mram_ram12/CLKBWRCLKL
  Location pin: RAMB36_X4Y30.CLKBWRCLKL
  Clock network: user_ipb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP         
"system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98303 paths analyzed, 1643 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.009ns.
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_30 (SLICE_X35Y76.B2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.781ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (3.062 - 3.085)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X55Y28.A3      net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A2      net (fanout=39)       1.032   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C2      net (fanout=33)       2.212   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y44.A2      net (fanout=7)        1.249   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X39Y49.C6      net (fanout=3)        0.507   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y76.B2      net (fanout=70)       3.314   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y76.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                     17.781ns (1.108ns logic, 16.673ns route)
                                                       (6.2% logic, 93.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.976ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (3.062 - 3.085)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X55Y28.A5      net (fanout=68)       3.559   system/ipb_arb/src<1>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A2      net (fanout=39)       1.032   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C2      net (fanout=33)       2.212   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y44.A2      net (fanout=7)        1.249   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X39Y49.C6      net (fanout=3)        0.507   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y76.B2      net (fanout=70)       3.314   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y76.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                     16.976ns (1.108ns logic, 15.868ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_30 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.319ns (Levels of Logic = 9)
  Clock Path Skew:      -0.211ns (3.062 - 3.273)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/data_i_r_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y78.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0
    SLICE_X55Y28.A4      net (fanout=35)       2.946   system/ipb_from_masters[0]_ipb_addr<0>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A2      net (fanout=39)       1.032   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C2      net (fanout=33)       2.212   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y44.A2      net (fanout=7)        1.249   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X39Y49.C6      net (fanout=3)        0.507   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y76.B2      net (fanout=70)       3.314   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y76.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<31>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT241
                                                       system/sram1_if/sramInterface/data_i_r_30
    -------------------------------------------------  ---------------------------
    Total                                     16.319ns (1.064ns logic, 15.255ns route)
                                                       (6.5% logic, 93.5% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_25 (SLICE_X34Y76.D4), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.585ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (3.062 - 3.085)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X55Y28.A3      net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A2      net (fanout=39)       1.032   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C2      net (fanout=33)       2.212   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y44.A2      net (fanout=7)        1.249   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X39Y49.C6      net (fanout=3)        0.507   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X34Y76.D4      net (fanout=70)       3.118   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X34Y76.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT181
                                                       system/sram1_if/sramInterface/data_i_r_25
    -------------------------------------------------  ---------------------------
    Total                                     17.585ns (1.108ns logic, 16.477ns route)
                                                       (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.780ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (3.062 - 3.085)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X55Y28.A5      net (fanout=68)       3.559   system/ipb_arb/src<1>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A2      net (fanout=39)       1.032   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C2      net (fanout=33)       2.212   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y44.A2      net (fanout=7)        1.249   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X39Y49.C6      net (fanout=3)        0.507   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X34Y76.D4      net (fanout=70)       3.118   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X34Y76.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT181
                                                       system/sram1_if/sramInterface/data_i_r_25
    -------------------------------------------------  ---------------------------
    Total                                     16.780ns (1.108ns logic, 15.672ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_25 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.123ns (Levels of Logic = 9)
  Clock Path Skew:      -0.211ns (3.062 - 3.273)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/data_i_r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y78.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0
    SLICE_X55Y28.A4      net (fanout=35)       2.946   system/ipb_from_masters[0]_ipb_addr<0>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A2      net (fanout=39)       1.032   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C2      net (fanout=33)       2.212   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y44.A2      net (fanout=7)        1.249   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X39Y49.C6      net (fanout=3)        0.507   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X34Y76.D4      net (fanout=70)       3.118   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X34Y76.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT181
                                                       system/sram1_if/sramInterface/data_i_r_25
    -------------------------------------------------  ---------------------------
    Total                                     16.123ns (1.064ns logic, 15.059ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_23 (SLICE_X35Y75.D2), 290 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_23 (FF)
  Requirement:          32.000ns
  Data Path Delay:      17.553ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (3.062 - 3.085)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_0 to system/sram1_if/sramInterface/data_i_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.AQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_0
    SLICE_X55Y28.A3      net (fanout=69)       4.364   system/ipb_arb/src<0>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A2      net (fanout=39)       1.032   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C2      net (fanout=33)       2.212   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y44.A2      net (fanout=7)        1.249   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X39Y49.C6      net (fanout=3)        0.507   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y75.D2      net (fanout=70)       3.086   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y75.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT161
                                                       system/sram1_if/sramInterface/data_i_r_23
    -------------------------------------------------  ---------------------------
    Total                                     17.553ns (1.108ns logic, 16.445ns route)
                                                       (6.3% logic, 93.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_arb/src_1 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_23 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.748ns (Levels of Logic = 9)
  Clock Path Skew:      -0.023ns (3.062 - 3.085)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/ipb_arb/src_1 to system/sram1_if/sramInterface/data_i_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y89.CQ      Tcko                  0.381   system/ipb_arb/src<1>
                                                       system/ipb_arb/src_1
    SLICE_X55Y28.A5      net (fanout=68)       3.559   system/ipb_arb/src<1>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A2      net (fanout=39)       1.032   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C2      net (fanout=33)       2.212   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y44.A2      net (fanout=7)        1.249   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X39Y49.C6      net (fanout=3)        0.507   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y75.D2      net (fanout=70)       3.086   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y75.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT161
                                                       system/sram1_if/sramInterface/data_i_r_23
    -------------------------------------------------  ---------------------------
    Total                                     16.748ns (1.108ns logic, 15.640ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_23 (FF)
  Requirement:          32.000ns
  Data Path Delay:      16.091ns (Levels of Logic = 9)
  Clock Path Skew:      -0.211ns (3.062 - 3.273)
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0 to system/sram1_if/sramInterface/data_i_r_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y78.AQ      Tcko                  0.337   system/ipb_from_masters[0]_ipb_addr<3>
                                                       system/amc_p0_en.amc_p0_ipb_ctrl/trans/sm/addr_0
    SLICE_X55Y28.A4      net (fanout=35)       2.946   system/ipb_from_masters[0]_ipb_addr<0>
    SLICE_X55Y28.A       Tilo                  0.068   usr/link_tracking_1_inst/ipb_tracking_inst/state_FSM_FFd1
                                                       system/ipb_arb/Mmux_ipb_out_ipb_addr11
    SLICE_X34Y77.D4      net (fanout=445)      3.165   user_ipb_mosi[0]_ipb_addr<0>
    SLICE_X34Y77.D       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6_SW0
    SLICE_X34Y77.B2      net (fanout=1)        0.479   system/ipb_fabric/N01
    SLICE_X34Y77.B       Tilo                  0.068   system/ipb_fabric/N01
                                                       system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A2      net (fanout=39)       1.032   system/ipb_fabric/mux_rdata<0><0>6
    SLICE_X33Y84.A       Tilo                  0.068   system/ipb_fabric/mux_rdata<0><0>32
                                                       system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C2      net (fanout=33)       2.212   system/ipb_fabric/mux_rdata<0><0>8
    SLICE_X34Y53.C       Tilo                  0.068   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/ipb_fabric/Mmux_ipb_to_slaves[1]_ipb_strobe11
    SLICE_X34Y53.D3      net (fanout=4)        0.351   system/ipb_to_slaves[1]_ipb_strobe
    SLICE_X34Y53.DMUX    Tilo                  0.181   system/sram1_if/bistReset_from_sramInterfaceIoControl
                                                       system/sram1_if/sramInterfaceIoControl/Mmux_SRAMINT_CS_O11
    SLICE_X40Y44.A2      net (fanout=7)        1.249   system/sram1_if/cs_from_sramInterfaceIoControl
    SLICE_X40Y44.A       Tilo                  0.068   system/sram1_if/sramInterface/control_process.startWrite
                                                       system/sram1_if/sramInterface/Mmux_control_process.startWrite_control_process.startWrite_MUX_1993_o11
    SLICE_X39Y49.C6      net (fanout=3)        0.507   system/sram1_if/sramInterface/control_process.startWrite_control_process.startWrite_MUX_1993_o
    SLICE_X39Y49.C       Tilo                  0.068   system/sram_w[1]_data<9>
                                                       system/sram1_if/sramInterface/Mmux_control_process.writeState[1]_X_72_o_Mux_9_o31
    SLICE_X35Y75.D2      net (fanout=70)       3.086   system/sram1_if/sramInterface/control_process.writeState[1]_X_72_o_Mux_9_o
    SLICE_X35Y75.CLK     Tas                   0.070   system/sram1_if/sramInterface/data_i_r<23>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT161
                                                       system/sram1_if/sramInterface/data_i_r_23
    -------------------------------------------------  ---------------------------
    Total                                     16.091ns (1.064ns logic, 15.027ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterface/data_i_r_24 (SLICE_X34Y76.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_8_0 (FF)
  Destination:          system/sram1_if/sramInterface/data_i_r_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (1.476 - 1.366)
  Source Clock:         user_ipb_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.205ns

  Clock Uncertainty:          0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.154ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_8_0 to system/sram1_if/sramInterface/data_i_r_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.AQ      Tcko                  0.115   system/regs_from_ipbus<8><17>
                                                       system/ipb_sys_regs/regs_8_0
    SLICE_X34Y76.B5      net (fanout=75)       0.336   system/regs_from_ipbus<8><0>
    SLICE_X34Y76.CLK     Tah         (-Th)     0.057   system/sram1_if/sramInterface/data_i_r<25>
                                                       system/sram1_if/sramInterface/Mmux_GND_371_o_DATA_I[35]_mux_17_OUT171
                                                       system/sram1_if/sramInterface/data_i_r_24
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.058ns logic, 0.336ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (SLICE_X15Y46.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state (FF)
  Destination:          system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.083ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state to system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y46.AQ      Tcko                  0.098   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X15Y46.A5      net (fanout=58)       0.067   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
    SLICE_X15Y46.CLK     Tah         (-Th)     0.082   system/sram1_if/sramInterfaceIoControl/testModeFsm_process.state
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O_rstpot
                                                       system/sram1_if/sramInterfaceIoControl/BIST_ENABLE_O
    -------------------------------------------------  ---------------------------
    Total                                      0.083ns (0.016ns logic, 0.067ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point system/sram1_if/bist/prbsPatterGenerator/pdata_7 (SLICE_X32Y69.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_7 (FF)
  Destination:          system/sram1_if/bist/prbsPatterGenerator/pdata_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.102ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.062 - 0.050)
  Source Clock:         system/sram_w[1]_clk rising at 36.000ns
  Destination Clock:    system/sram_w[1]_clk rising at 36.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_7 to system/sram1_if/bist/prbsPatterGenerator/pdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y68.DQ      Tcko                  0.098   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<7>
                                                       system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg_7
    SLICE_X32Y69.DX      net (fanout=1)        0.093   system/sram1_if/bist/prbsPatterGenerator/parallel.pdata_reg<7>
    SLICE_X32Y69.CLK     Tckdi       (-Th)     0.089   system/sram1_if/data_from_bist<7>
                                                       system/sram1_if/bist/prbsPatterGenerator/pdata_7
    -------------------------------------------------  ---------------------------
    Total                                      0.102ns (0.009ns logic, 0.093ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_glib_pll_clkout_31_25_b_0 = PERIOD TIMEGRP
        "system_glib_pll_clkout_31_25_b_0" TS_clk125_2_n / 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.571ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Logical resource: system/sram1_if/sramInterfaceIoControl/clk_bufgmux/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: system/glib_pll_clkout_31_25_b
--------------------------------------------------------------------------------
Slack: 30.592ns (period - min period limit)
  Period: 32.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: system/buffers/clk_from_oddr<1>/CLK
  Logical resource: system/buffers/sramClockInverter_generate[1].sramClockInverter/CK
  Location pin: OLOGIC_X2Y21.CLK
  Clock network: system/sram_w[1]_clk
--------------------------------------------------------------------------------
Slack: 31.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 32.000ns
  High pulse: 16.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: system/sram1_if/bist/main_process.addressCounter<3>/SR
  Logical resource: system/sram1_if/bist/main_process.addressCounter_0/SR
  Location pin: SLICE_X14Y29.SR
  Clock network: system/sram1_if/bistReset_from_sramInterfaceIoControl
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0" 
TS_xpoint1_clk1_p / 6         PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0" TS_xpoint1_clk1_p / 6
        PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD 
TIMEGRP         "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" 
TS_xpoint1_clk1_n /         6 PHASE 2.08333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1922 paths analyzed, 334 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.459ns.
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X61Y85.A6), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.315ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.909 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X60Y84.B3      net (fanout=4)        0.707   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X60Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y84.C5      net (fanout=1)        0.440   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y84.CMUX    Tilo                  0.198   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.B1      net (fanout=1)        0.722   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y85.B4      net (fanout=2)        0.524   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X61Y85.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X61Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.315ns (0.812ns logic, 2.503ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.235ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.909 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X60Y84.B1      net (fanout=4)        0.627   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X60Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y84.C5      net (fanout=1)        0.440   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y84.CMUX    Tilo                  0.198   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.B1      net (fanout=1)        0.722   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y85.B4      net (fanout=2)        0.524   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X61Y85.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X61Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.235ns (0.812ns logic, 2.423ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.274ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y80.CQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X60Y84.B6      net (fanout=1)        0.622   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<10>
    SLICE_X60Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y84.C5      net (fanout=1)        0.440   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y84.CMUX    Tilo                  0.198   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.B1      net (fanout=1)        0.722   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y85.B4      net (fanout=2)        0.524   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y85.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o12
    SLICE_X61Y85.A6      net (fanout=1)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X61Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.274ns (0.856ns logic, 2.418ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (SLICE_X61Y85.A5), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.217ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.909 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.CQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X60Y84.B3      net (fanout=4)        0.707   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X60Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y84.C5      net (fanout=1)        0.440   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y84.CMUX    Tilo                  0.198   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.B1      net (fanout=1)        0.722   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y86.A6      net (fanout=2)        0.115   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X61Y85.A5      net (fanout=1)        0.421   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X61Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (0.812ns logic, 2.405ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.137ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.909 - 0.970)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X60Y84.B1      net (fanout=4)        0.627   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X60Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y84.C5      net (fanout=1)        0.440   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y84.CMUX    Tilo                  0.198   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.B1      net (fanout=1)        0.722   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y86.A6      net (fanout=2)        0.115   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X61Y85.A5      net (fanout=1)        0.421   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X61Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (0.812ns logic, 2.325ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.176ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.094 - 0.116)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10 to system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y80.CQ      Tcko                  0.381   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/ctrl_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_int_10
    SLICE_X60Y84.B6      net (fanout=1)        0.622   system/gbt_phase_monitoring/sfp_cdce_pm/n0027<10>
    SLICE_X60Y84.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X60Y84.C5      net (fanout=1)        0.440   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o1
    SLICE_X60Y84.CMUX    Tilo                  0.198   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats[15]_threshold_upper[7]_LessThan_7_o11
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.B1      net (fanout=1)        0.722   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o11
    SLICE_X61Y86.B       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o12
    SLICE_X61Y86.A6      net (fanout=2)        0.115   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
    SLICE_X61Y86.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/threshold_lower[7]_monitoring_stats[15]_LessThan_8_o2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o11
    SLICE_X61Y85.A5      net (fanout=1)        0.421   system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o1
    SLICE_X61Y85.CLK     Tas                   0.073   system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/Mmux_GND_500_o_monitoring_stats[15]_MUX_2569_o13
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/phase_ok
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (0.856ns logic, 2.320ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (SLICE_X58Y83.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_13 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.009ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.910 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_13 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y97.BQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_13
    SLICE_X67Y97.A2      net (fanout=2)        0.471   system/gbt_phase_monitoring/sfp_cdce_pm/timer<13>
    SLICE_X67Y97.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X62Y95.A4      net (fanout=2)        0.780   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X62Y95.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X58Y83.CE      net (fanout=4)        0.967   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X58Y83.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.009ns (0.791ns logic, 2.218ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      3.000ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.910 - 0.942)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_12 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y97.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_12
    SLICE_X67Y97.A3      net (fanout=2)        0.462   system/gbt_phase_monitoring/sfp_cdce_pm/timer<12>
    SLICE_X67Y97.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>3
    SLICE_X62Y95.A4      net (fanout=2)        0.780   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>2
    SLICE_X62Y95.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X58Y83.CE      net (fanout=4)        0.967   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X58Y83.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (0.791ns logic, 2.209ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0 (FF)
  Requirement:          4.166ns
  Data Path Delay:      2.967ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.910 - 0.945)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 6.251ns
  Clock Uncertainty:    0.083ns

  Clock Uncertainty:          0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.149ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/timer_4 to system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y95.AQ      Tcko                  0.337   system/gbt_phase_monitoring/sfp_cdce_pm/timer<7>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/timer_4
    SLICE_X65Y95.A2      net (fanout=2)        0.716   system/gbt_phase_monitoring/sfp_cdce_pm/timer<4>
    SLICE_X65Y95.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/done
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>1
    SLICE_X62Y95.A6      net (fanout=2)        0.493   system/gbt_phase_monitoring/sfp_cdce_pm/GND_500_o_INV_1783_o<16>
    SLICE_X62Y95.A       Tilo                  0.068   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv1
    SLICE_X58Y83.CE      net (fanout=4)        0.967   system/gbt_phase_monitoring/sfp_cdce_pm/_n0046_inv
    SLICE_X58Y83.CLK     Tceck                 0.318   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<3>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_0
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (0.791ns logic, 2.176ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (SLICE_X60Y85.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.087ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.121ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y86.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<15>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_12
    SLICE_X60Y85.AI      net (fanout=4)        0.110   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<12>
    SLICE_X60Y85.CLK     Tdh         (-Th)     0.087   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<17>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram3_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.121ns (0.011ns logic, 0.110ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (SLICE_X56Y84.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.CQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_10
    SLICE_X56Y84.CI      net (fanout=4)        0.109   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<10>
    SLICE_X56Y84.CLK     Tdh         (-Th)     0.085   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.013ns logic, 0.109ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Paths for end point system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (SLICE_X56Y84.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 (FF)
  Destination:          system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.454 - 0.420)
  Source Clock:         system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Destination Clock:    system/gbt_phase_monitoring/ttclk_x6 rising at 2.085ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8 to system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y85.AQ      Tcko                  0.098   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats_8
    SLICE_X56Y84.BI      net (fanout=4)        0.114   system/gbt_phase_monitoring/sfp_cdce_pm/monitoring_stats<8>
    SLICE_X56Y84.CLK     Tdh         (-Th)     0.086   system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<11>
                                                       system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.012ns logic, 0.114ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_system_gbt_phase_monitoring_ttclk_pll_clkout0_0 = PERIOD TIMEGRP
        "system_gbt_phase_monitoring_ttclk_pll_clkout0_0" TS_xpoint1_clk1_n /
        6 PHASE 2.08333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.166ns
  High pulse: 2.083ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------
Slack: 2.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.166ns
  Low pulse: 2.083ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/qsdpo_input<5>/CLK
  Logical resource: system/gbt_phase_monitoring/sfp_cdce_pm/status_dpram/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA_D1/CLK
  Location pin: SLICE_X56Y80.CLK
  Clock network: system/gbt_phase_monitoring/ttclk_x6
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.833ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X34Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.167ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.833ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y47.A5      net (fanout=5)        2.200   user_ip_addr<3>
    SLICE_X34Y47.AMUX    Tilo                  0.193   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X34Y47.SR      net (fanout=2)        0.383   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X34Y47.CLK     Trck                  0.297   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.833ns (1.250ns logic, 2.583ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X34Y47.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.502ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.498ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y47.A5      net (fanout=5)        2.200   user_ip_addr<3>
    SLICE_X34Y47.A       Tilo                  0.068   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X34Y47.CLK     net (fanout=2)        0.470   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      3.498ns (0.828ns logic, 2.670ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X34Y47.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.665ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.665ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y47.A5      net (fanout=5)        0.995   user_ip_addr<3>
    SLICE_X34Y47.AMUX    Tilo                  0.078   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o1
    SLICE_X34Y47.SR      net (fanout=2)        0.151   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_110_o
    SLICE_X34Y47.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/mac_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.665ns (0.519ns logic, 1.146ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_3_LDC (SLICE_X34Y47.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.584ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/mac_addr_3_LDC (LATCH)
  Data Path Delay:      1.584ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/mac_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X34Y47.A5      net (fanout=5)        0.995   user_ip_addr<3>
    SLICE_X34Y47.A       Tilo                  0.034   system/ip_mac/mac_addr_3_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o1
    SLICE_X34Y47.CLK     net (fanout=2)        0.189   system/ip_mac/reset_i_user_mac_addr_i[3]_AND_109_o
    -------------------------------------------------  ---------------------------
    Total                                      1.584ns (0.400ns logic, 1.184ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.130ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X33Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.870ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.130ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X33Y50.A2      net (fanout=5)        2.469   user_ip_addr<2>
    SLICE_X33Y50.AMUX    Tilo                  0.194   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X33Y50.SR      net (fanout=2)        0.472   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X33Y50.CLK     Trck                  0.297   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (1.189ns logic, 2.941ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X33Y50.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.401ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X33Y50.A2      net (fanout=5)        2.469   user_ip_addr<2>
    SLICE_X33Y50.A       Tilo                  0.068   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X33Y50.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (0.766ns logic, 2.833ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X33Y50.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.710ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.710ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X33Y50.A2      net (fanout=5)        1.068   user_ip_addr<2>
    SLICE_X33Y50.AMUX    Tilo                  0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o1
    SLICE_X33Y50.SR      net (fanout=2)        0.180   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_112_o
    SLICE_X33Y50.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/mac_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.710ns (0.462ns logic, 1.248ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_2_LDC (SLICE_X33Y50.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.561ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/mac_addr_2_LDC (LATCH)
  Data Path Delay:      1.561ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/mac_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X33Y50.A2      net (fanout=5)        1.068   user_ip_addr<2>
    SLICE_X33Y50.A       Tilo                  0.034   system/ip_mac/mac_addr_2_LDC
                                                       system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o1
    SLICE_X33Y50.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_mac_addr_i[2]_AND_111_o
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (0.346ns logic, 1.215ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.646ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X34Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.354ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.646ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X32Y49.A3      net (fanout=5)        2.106   user_ip_addr<1>
    SLICE_X32Y49.AMUX    Tilo                  0.189   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X34Y49.SR      net (fanout=2)        0.360   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X34Y49.CLK     Trck                  0.297   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (1.180ns logic, 2.466ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X34Y49.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.902ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.098ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X32Y49.A3      net (fanout=5)        2.106   user_ip_addr<1>
    SLICE_X32Y49.A       Tilo                  0.068   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X34Y49.CLK     net (fanout=2)        0.230   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      3.098ns (0.762ns logic, 2.336ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X34Y49.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.537ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.537ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X32Y49.A3      net (fanout=5)        0.935   user_ip_addr<1>
    SLICE_X32Y49.AMUX    Tilo                  0.080   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o1
    SLICE_X34Y49.SR      net (fanout=2)        0.138   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_114_o
    SLICE_X34Y49.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/mac_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (0.464ns logic, 1.073ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_1_LDC (SLICE_X34Y49.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.374ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/mac_addr_1_LDC (LATCH)
  Data Path Delay:      1.374ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/mac_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X32Y49.A3      net (fanout=5)        0.935   user_ip_addr<1>
    SLICE_X32Y49.A       Tilo                  0.034   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
                                                       system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o1
    SLICE_X34Y49.CLK     net (fanout=2)        0.096   system/ip_mac/reset_i_user_mac_addr_i[1]_AND_113_o
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.343ns logic, 1.031ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.933ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X28Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.067ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X28Y50.A3      net (fanout=5)        2.347   user_ip_addr<3>
    SLICE_X28Y50.AMUX    Tilo                  0.189   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X28Y50.SR      net (fanout=2)        0.383   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X28Y50.CLK     Trck                  0.254   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.203ns logic, 2.730ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X28Y50.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.353ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X28Y50.A3      net (fanout=5)        2.347   user_ip_addr<3>
    SLICE_X28Y50.A       Tilo                  0.068   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X28Y50.CLK     net (fanout=2)        0.472   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      3.647ns (0.828ns logic, 2.819ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X28Y50.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.665ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      1.665ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X28Y50.A3      net (fanout=5)        1.014   user_ip_addr<3>
    SLICE_X28Y50.AMUX    Tilo                  0.080   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o1
    SLICE_X28Y50.SR      net (fanout=2)        0.151   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_174_o
    SLICE_X28Y50.CLK     Tremck      (-Th)    -0.054   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/ip_addr_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.665ns (0.500ns logic, 1.165ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_3_LDC (SLICE_X28Y50.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.604ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/ip_mac/ip_addr_3_LDC (LATCH)
  Data Path Delay:      1.604ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/ip_mac/ip_addr_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X28Y50.A3      net (fanout=5)        1.014   user_ip_addr<3>
    SLICE_X28Y50.A       Tilo                  0.034   system/ip_mac/ip_addr_3_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o1
    SLICE_X28Y50.CLK     net (fanout=2)        0.190   system/ip_mac/reset_i_user_ip_addr_i[3]_AND_173_o
    -------------------------------------------------  ---------------------------
    Total                                      1.604ns (0.400ns logic, 1.204ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.628ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X31Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.372ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.628ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X31Y50.D2      net (fanout=5)        2.203   user_ip_addr<2>
    SLICE_X31Y50.DMUX    Tilo                  0.191   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X31Y50.SR      net (fanout=2)        0.239   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X31Y50.CLK     Trck                  0.297   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.628ns (1.186ns logic, 2.442ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X31Y50.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.667ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.333ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X31Y50.D2      net (fanout=5)        2.203   user_ip_addr<2>
    SLICE_X31Y50.D       Tilo                  0.068   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X31Y50.CLK     net (fanout=2)        0.364   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (0.766ns logic, 2.567ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X31Y50.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.492ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      1.492ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X31Y50.D2      net (fanout=5)        0.941   user_ip_addr<2>
    SLICE_X31Y50.DMUX    Tilo                  0.074   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o1
    SLICE_X31Y50.SR      net (fanout=2)        0.090   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_176_o
    SLICE_X31Y50.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/ip_addr_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.492ns (0.461ns logic, 1.031ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_2_LDC (SLICE_X31Y50.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.434ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/ip_mac/ip_addr_2_LDC (LATCH)
  Data Path Delay:      1.434ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/ip_mac/ip_addr_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X31Y50.D2      net (fanout=5)        0.941   user_ip_addr<2>
    SLICE_X31Y50.D       Tilo                  0.034   system/ip_mac/ip_addr_2_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o1
    SLICE_X31Y50.CLK     net (fanout=2)        0.147   system/ip_mac/reset_i_user_ip_addr_i[2]_AND_175_o
    -------------------------------------------------  ---------------------------
    Total                                      1.434ns (0.346ns logic, 1.088ns route)
                                                       (24.1% logic, 75.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.466ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X31Y51.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.534ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.466ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X30Y50.A3      net (fanout=5)        2.056   user_ip_addr<1>
    SLICE_X30Y50.AMUX    Tilo                  0.189   system/ip_mac/ip_addr_2_C_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X31Y51.SR      net (fanout=2)        0.230   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X31Y51.CLK     Trck                  0.297   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.466ns (1.180ns logic, 2.286ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X31Y51.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.711ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X30Y50.A3      net (fanout=5)        2.056   user_ip_addr<1>
    SLICE_X30Y50.A       Tilo                  0.068   system/ip_mac/ip_addr_2_C_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X31Y51.CLK     net (fanout=2)        0.471   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (0.762ns logic, 2.527ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X31Y51.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.447ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      1.447ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X30Y50.A3      net (fanout=5)        0.895   user_ip_addr<1>
    SLICE_X30Y50.AMUX    Tilo                  0.080   system/ip_mac/ip_addr_2_C_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o1
    SLICE_X31Y51.SR      net (fanout=2)        0.088   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_178_o
    SLICE_X31Y51.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_1_LDC
                                                       system/ip_mac/ip_addr_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.447ns (0.464ns logic, 0.983ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_1_LDC (SLICE_X31Y51.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.429ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/ip_mac/ip_addr_1_LDC (LATCH)
  Data Path Delay:      1.429ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/ip_mac/ip_addr_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X30Y50.A3      net (fanout=5)        0.895   user_ip_addr<1>
    SLICE_X30Y50.A       Tilo                  0.034   system/ip_mac/ip_addr_2_C_2
                                                       system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o1
    SLICE_X31Y51.CLK     net (fanout=2)        0.191   system/ip_mac/reset_i_user_ip_addr_i[1]_AND_177_o
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (0.343ns logic, 1.086ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.117ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X39Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  27.883ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      4.117ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y49.D2      net (fanout=5)        2.659   user_ip_addr<0>
    SLICE_X38Y49.DMUX    Tilo                  0.191   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X39Y48.SR      net (fanout=2)        0.229   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X39Y48.CLK     Trck                  0.297   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (1.229ns logic, 2.888ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X39Y48.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.190ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.810ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y49.D2      net (fanout=5)        2.659   user_ip_addr<0>
    SLICE_X38Y49.D       Tilo                  0.068   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X39Y48.CLK     net (fanout=2)        0.342   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (0.809ns logic, 3.001ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macmac_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macmac_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X39Y48.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.823ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.823ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y49.D2      net (fanout=5)        1.237   user_ip_addr<0>
    SLICE_X38Y49.DMUX    Tilo                  0.074   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o1
    SLICE_X39Y48.SR      net (fanout=2)        0.088   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_116_o
    SLICE_X39Y48.CLK     Tremck      (-Th)    -0.075   system/ip_mac/mac_addr_0_LDC
                                                       system/ip_mac/mac_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.823ns (0.498ns logic, 1.325ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/mac_addr_0_LDC (SLICE_X39Y48.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.759ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/mac_addr_0_LDC (LATCH)
  Data Path Delay:      1.759ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/mac_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X38Y49.D2      net (fanout=5)        1.237   user_ip_addr<0>
    SLICE_X38Y49.D       Tilo                  0.034   system/ip_mac/mac_addr_0_C_0
                                                       system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o1
    SLICE_X39Y48.CLK     net (fanout=2)        0.139   system/ip_mac/reset_i_user_mac_addr_i[0]_AND_115_o
    -------------------------------------------------  ---------------------------
    Total                                      1.759ns (0.383ns logic, 1.376ns route)
                                                       (21.8% logic, 78.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP        
 "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.854ns.
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X34Y50.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.146ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.854ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X34Y49.B1      net (fanout=5)        2.258   user_ip_addr<0>
    SLICE_X34Y49.BMUX    Tilo                  0.197   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X34Y50.SR      net (fanout=2)        0.361   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X34Y50.CLK     Trck                  0.297   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.854ns (1.235ns logic, 2.619ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X34Y50.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.303ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X34Y49.B1      net (fanout=5)        2.258   user_ip_addr<0>
    SLICE_X34Y49.B       Tilo                  0.068   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X34Y50.CLK     net (fanout=2)        0.630   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (0.809ns logic, 2.888ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemip_macip_addr_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemip_macip_addr_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X34Y50.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.641ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      1.641ns (Levels of Logic = 2)
  Destination Clock:    system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X34Y49.B1      net (fanout=5)        1.002   user_ip_addr<0>
    SLICE_X34Y49.BMUX    Tilo                  0.075   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o1
    SLICE_X34Y50.SR      net (fanout=2)        0.140   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_180_o
    SLICE_X34Y50.CLK     Tremck      (-Th)    -0.075   system/ip_mac/ip_addr_0_LDC
                                                       system/ip_mac/ip_addr_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (0.499ns logic, 1.142ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point system/ip_mac/ip_addr_0_LDC (SLICE_X34Y50.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.802ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/ip_mac/ip_addr_0_LDC (LATCH)
  Data Path Delay:      1.802ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/ip_mac/ip_addr_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X34Y49.B1      net (fanout=5)        1.002   user_ip_addr<0>
    SLICE_X34Y49.B       Tilo                  0.034   system/ip_mac/mac_addr_1_LDC
                                                       system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o1
    SLICE_X34Y50.CLK     net (fanout=2)        0.417   system/ip_mac/reset_i_user_ip_addr_i[0]_AND_179_o
    -------------------------------------------------  ---------------------------
    Total                                      1.802ns (0.383ns logic, 1.419ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP 
"TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.148ns.
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    29.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y62.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y53.A3      net (fanout=5)        0.946   system/regs_from_ipbus<11><12>
    SLICE_X10Y53.AMUX    Tilo                  0.189   system/spi/reset_i_cpol_i_AND_934_o
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X11Y53.SR      net (fanout=2)        0.379   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X11Y53.CLK     Trck                  0.297   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.148ns (0.823ns logic, 1.325ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y53.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  30.157ns (requirement - data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      1.843ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Maximum Data Path at Slow Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y62.AQ      Tcko                  0.337   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y53.A3      net (fanout=5)        0.946   system/regs_from_ipbus<11><12>
    SLICE_X10Y53.A       Tilo                  0.068   system/spi/reset_i_cpol_i_AND_934_o
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X11Y53.CLK     net (fanout=2)        0.492   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      1.843ns (0.405ns logic, 1.438ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemspisck_LDC = MAXDELAY TO TIMEGRP "TO_systemspisck_LDC"         TS_system_glib_pll_clkout_31_25_a DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y53.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.787ns (requirement - (clock path skew + uncertainty - data path))
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.787ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         user_ipb_clk rising at 4.000ns
  Destination Clock:    system/spi/reset_i_cpol_i_AND_934_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y62.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y53.A3      net (fanout=5)        0.387   system/regs_from_ipbus<11><12>
    SLICE_X10Y53.AMUX    Tilo                  0.080   system/spi/reset_i_cpol_i_AND_934_o
                                                       system/spi/reset_i_cpol_i_AND_935_o1
    SLICE_X11Y53.SR      net (fanout=2)        0.147   system/spi/reset_i_cpol_i_AND_935_o
    SLICE_X11Y53.CLK     Tremck      (-Th)    -0.075   system/spi/sck_LDC
                                                       system/spi/sck_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.787ns (0.253ns logic, 0.534ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point system/spi/sck_LDC (SLICE_X11Y53.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   0.726ns (data path)
  Source:               system/ipb_sys_regs/regs_11_12 (FF)
  Destination:          system/spi/sck_LDC (LATCH)
  Data Path Delay:      0.726ns (Levels of Logic = 1)
  Source Clock:         user_ipb_clk rising at 4.000ns

  Minimum Data Path at Fast Process Corner: system/ipb_sys_regs/regs_11_12 to system/spi/sck_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y62.AQ      Tcko                  0.098   system/regs_from_ipbus<11><15>
                                                       system/ipb_sys_regs/regs_11_12
    SLICE_X10Y53.A3      net (fanout=5)        0.387   system/regs_from_ipbus<11><12>
    SLICE_X10Y53.A       Tilo                  0.034   system/spi/reset_i_cpol_i_AND_934_o
                                                       system/spi/reset_i_cpol_i_AND_934_o1
    SLICE_X11Y53.CLK     net (fanout=2)        0.207   system/spi/reset_i_cpol_i_AND_934_o
    -------------------------------------------------  ---------------------------
    Total                                      0.726ns (0.132ns logic, 0.594ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.555ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X28Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.445ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.555ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y48.A1      net (fanout=5)        1.917   user_ip_addr<1>
    SLICE_X29Y48.AMUX    Tilo                  0.194   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X28Y47.SR      net (fanout=2)        0.496   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X28Y47.CLK     Trck                  0.254   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.555ns (1.142ns logic, 2.413ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X28Y47.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.097ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.903ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y48.A1      net (fanout=5)        1.917   user_ip_addr<1>
    SLICE_X29Y48.A       Tilo                  0.068   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X28Y47.CLK     net (fanout=2)        0.224   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      2.903ns (0.762ns logic, 2.141ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X28Y47.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.458ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.458ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][1]_AND_771_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y48.A1      net (fanout=5)        0.831   user_ip_addr<1>
    SLICE_X29Y48.AMUX    Tilo                  0.074   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_772_o1
    SLICE_X28Y47.SR      net (fanout=2)        0.190   system/i2c_s/reset_regs_i[6][1]_AND_772_o
    SLICE_X28Y47.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_1_LDC
                                                       system/i2c_s/regs_6_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (0.437ns logic, 1.021ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_1_LDC (SLICE_X28Y47.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.267ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_6_1_LDC (LATCH)
  Data Path Delay:      1.267ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_6_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y48.A1      net (fanout=5)        0.831   user_ip_addr<1>
    SLICE_X29Y48.A       Tilo                  0.034   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[6][1]_AND_771_o1
    SLICE_X28Y47.CLK     net (fanout=2)        0.093   system/i2c_s/reset_regs_i[6][1]_AND_771_o
    -------------------------------------------------  ---------------------------
    Total                                      1.267ns (0.343ns logic, 0.924ns route)
                                                       (27.1% logic, 72.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.949ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X33Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.051ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.949ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X33Y46.A2      net (fanout=5)        2.344   user_ip_addr<3>
    SLICE_X33Y46.AMUX    Tilo                  0.194   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X33Y45.SR      net (fanout=2)        0.354   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X33Y45.CLK     Trck                  0.297   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.949ns (1.251ns logic, 2.698ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X33Y45.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.606ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.394ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X33Y46.A2      net (fanout=5)        2.344   user_ip_addr<3>
    SLICE_X33Y46.A       Tilo                  0.068   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X33Y45.CLK     net (fanout=2)        0.222   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      3.394ns (0.828ns logic, 2.566ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X33Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.680ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.680ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][3]_AND_767_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X33Y46.A2      net (fanout=5)        1.030   user_ip_addr<3>
    SLICE_X33Y46.AMUX    Tilo                  0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_768_o1
    SLICE_X33Y45.SR      net (fanout=2)        0.134   system/i2c_s/reset_regs_i[6][3]_AND_768_o
    SLICE_X33Y45.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_3_LDC
                                                       system/i2c_s/regs_6_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.680ns (0.516ns logic, 1.164ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_3_LDC (SLICE_X33Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.521ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_6_3_LDC (LATCH)
  Data Path Delay:      1.521ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_6_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X33Y46.A2      net (fanout=5)        1.030   user_ip_addr<3>
    SLICE_X33Y46.A       Tilo                  0.034   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/reset_regs_i[6][3]_AND_767_o1
    SLICE_X33Y45.CLK     net (fanout=2)        0.091   system/i2c_s/reset_regs_i[6][3]_AND_767_o
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.400ns logic, 1.121ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.448ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X28Y45.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.552ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.448ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X27Y45.D2      net (fanout=5)        1.927   user_ip_addr<2>
    SLICE_X27Y45.DMUX    Tilo                  0.191   system/i2c_s/reset_regs_i[6][2]_AND_769_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X28Y45.SR      net (fanout=2)        0.378   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X28Y45.CLK     Trck                  0.254   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.448ns (1.143ns logic, 2.305ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X28Y45.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.832ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X27Y45.D2      net (fanout=5)        1.927   user_ip_addr<2>
    SLICE_X27Y45.D       Tilo                  0.068   system/i2c_s/reset_regs_i[6][2]_AND_769_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X28Y45.CLK     net (fanout=2)        0.475   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.766ns logic, 2.402ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X28Y45.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.415ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.415ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][2]_AND_769_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X27Y45.D2      net (fanout=5)        0.827   user_ip_addr<2>
    SLICE_X27Y45.DMUX    Tilo                  0.074   system/i2c_s/reset_regs_i[6][2]_AND_769_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_770_o1
    SLICE_X28Y45.SR      net (fanout=2)        0.148   system/i2c_s/reset_regs_i[6][2]_AND_770_o
    SLICE_X28Y45.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_6_2_LDC
                                                       system/i2c_s/regs_6_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.415ns (0.440ns logic, 0.975ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_2_LDC (SLICE_X28Y45.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.369ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_6_2_LDC (LATCH)
  Data Path Delay:      1.369ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_6_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X27Y45.D2      net (fanout=5)        0.827   user_ip_addr<2>
    SLICE_X27Y45.D       Tilo                  0.034   system/i2c_s/reset_regs_i[6][2]_AND_769_o
                                                       system/i2c_s/reset_regs_i[6][2]_AND_769_o1
    SLICE_X28Y45.CLK     net (fanout=2)        0.196   system/i2c_s/reset_regs_i[6][2]_AND_769_o
    -------------------------------------------------  ---------------------------
    Total                                      1.369ns (0.346ns logic, 1.023ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.804ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X33Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.196ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.804ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X32Y46.A4      net (fanout=5)        2.197   user_ip_addr<0>
    SLICE_X32Y46.AMUX    Tilo                  0.190   system/i2c_s/regs_10_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X33Y46.SR      net (fanout=2)        0.379   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X33Y46.CLK     Trck                  0.297   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (1.228ns logic, 2.576ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X33Y46.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.246ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.754ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X32Y46.A4      net (fanout=5)        2.197   user_ip_addr<0>
    SLICE_X32Y46.A       Tilo                  0.068   system/i2c_s/regs_10_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X33Y46.CLK     net (fanout=2)        0.748   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (0.809ns logic, 2.945ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_6_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_6_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X33Y46.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.635ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.635ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[6][0]_AND_773_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X32Y46.A4      net (fanout=5)        0.985   user_ip_addr<0>
    SLICE_X32Y46.AMUX    Tilo                  0.079   system/i2c_s/regs_10_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_774_o1
    SLICE_X33Y46.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[6][0]_AND_774_o
    SLICE_X33Y46.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_6_0_LDC
                                                       system/i2c_s/regs_6_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.635ns (0.503ns logic, 1.132ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_6_0_LDC (SLICE_X33Y46.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.831ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_6_0_LDC (LATCH)
  Data Path Delay:      1.831ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_6_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X32Y46.A4      net (fanout=5)        0.985   user_ip_addr<0>
    SLICE_X32Y46.A       Tilo                  0.034   system/i2c_s/regs_10_0_P_0
                                                       system/i2c_s/reset_regs_i[6][0]_AND_773_o1
    SLICE_X33Y46.CLK     net (fanout=2)        0.463   system/i2c_s/reset_regs_i[6][0]_AND_773_o
    -------------------------------------------------  ---------------------------
    Total                                      1.831ns (0.383ns logic, 1.448ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.604ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X30Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.396ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_831_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X29Y46.A3      net (fanout=5)        1.923   user_ip_addr<3>
    SLICE_X29Y46.AMUX    Tilo                  0.182   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][3]_AND_832_o1
    SLICE_X30Y46.SR      net (fanout=2)        0.485   system/i2c_s/reset_regs_i[10][3]_AND_832_o
    SLICE_X30Y46.CLK     Trck                  0.254   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (1.196ns logic, 2.408ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X30Y46.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.018ns (requirement - data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.760   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X29Y46.A3      net (fanout=5)        1.923   user_ip_addr<3>
    SLICE_X29Y46.A       Tilo                  0.068   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][3]_AND_831_o1
    SLICE_X30Y46.CLK     net (fanout=2)        0.231   system/i2c_s/reset_regs_i[10][3]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (0.828ns logic, 2.154ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_3_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_3_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X30Y46.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.528ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      1.528ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][3]_AND_831_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X29Y46.A3      net (fanout=5)        0.843   user_ip_addr<3>
    SLICE_X29Y46.AMUX    Tilo                  0.079   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][3]_AND_832_o1
    SLICE_X30Y46.SR      net (fanout=2)        0.186   system/i2c_s/reset_regs_i[10][3]_AND_832_o
    SLICE_X30Y46.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_10_3_LDC
                                                       system/i2c_s/regs_10_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.499ns logic, 1.029ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_3_LDC (SLICE_X30Y46.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.340ns (data path)
  Source:               v6_cpld<3> (PAD)
  Destination:          system/i2c_s/regs_10_3_LDC (LATCH)
  Data Path Delay:      1.340ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<3> to system/i2c_s/regs_10_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG33.I               Tiopi                 0.366   v6_cpld<3>
                                                       v6_cpld<3>
                                                       v6_cpld_3_IBUF
    SLICE_X29Y46.A3      net (fanout=5)        0.843   user_ip_addr<3>
    SLICE_X29Y46.A       Tilo                  0.034   system/i2c_s/regs_10_2_C_2
                                                       system/i2c_s/reset_regs_i[10][3]_AND_831_o1
    SLICE_X30Y46.CLK     net (fanout=2)        0.097   system/i2c_s/reset_regs_i[10][3]_AND_831_o
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.400ns logic, 0.940ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.645ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X32Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.355ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.645ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_837_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X32Y47.A4      net (fanout=5)        2.081   user_ip_addr<0>
    SLICE_X32Y47.AMUX    Tilo                  0.190   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/reset_regs_i[10][0]_AND_838_o1
    SLICE_X32Y47.SR      net (fanout=2)        0.379   system/i2c_s/reset_regs_i[10][0]_AND_838_o
    SLICE_X32Y47.CLK     Trck                  0.254   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.645ns (1.185ns logic, 2.460ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X32Y47.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.563ns (requirement - data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.741   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X32Y47.A4      net (fanout=5)        2.081   user_ip_addr<0>
    SLICE_X32Y47.A       Tilo                  0.068   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/reset_regs_i[10][0]_AND_837_o1
    SLICE_X32Y47.CLK     net (fanout=2)        0.547   system/i2c_s/reset_regs_i[10][0]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (0.809ns logic, 2.628ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_0_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_0_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X32Y47.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.569ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      1.569ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][0]_AND_837_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X32Y47.A4      net (fanout=5)        0.940   user_ip_addr<0>
    SLICE_X32Y47.AMUX    Tilo                  0.079   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/reset_regs_i[10][0]_AND_838_o1
    SLICE_X32Y47.SR      net (fanout=2)        0.147   system/i2c_s/reset_regs_i[10][0]_AND_838_o
    SLICE_X32Y47.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/regs_10_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (0.482ns logic, 1.087ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_0_LDC (SLICE_X32Y47.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.585ns (data path)
  Source:               v6_cpld<0> (PAD)
  Destination:          system/i2c_s/regs_10_0_LDC (LATCH)
  Data Path Delay:      1.585ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<0> to system/i2c_s/regs_10_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE32.I               Tiopi                 0.349   v6_cpld<0>
                                                       v6_cpld<0>
                                                       v6_cpld_0_IBUF
    SLICE_X32Y47.A4      net (fanout=5)        0.940   user_ip_addr<0>
    SLICE_X32Y47.A       Tilo                  0.034   system/i2c_s/regs_10_0_LDC
                                                       system/i2c_s/reset_regs_i[10][0]_AND_837_o1
    SLICE_X32Y47.CLK     net (fanout=2)        0.262   system/i2c_s/reset_regs_i[10][0]_AND_837_o
    -------------------------------------------------  ---------------------------
    Total                                      1.585ns (0.383ns logic, 1.202ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.993ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X26Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.007ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.993ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_833_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y47.B4      net (fanout=5)        1.600   user_ip_addr<2>
    SLICE_X26Y47.BMUX    Tilo                  0.201   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_834_o1
    SLICE_X26Y47.SR      net (fanout=2)        0.240   system/i2c_s/reset_regs_i[10][2]_AND_834_o
    SLICE_X26Y47.CLK     Trck                  0.254   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.993ns (1.153ns logic, 1.840ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X26Y47.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  29.270ns (requirement - data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      2.730ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.698   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y47.B4      net (fanout=5)        1.600   user_ip_addr<2>
    SLICE_X26Y47.B       Tilo                  0.068   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_833_o1
    SLICE_X26Y47.CLK     net (fanout=2)        0.364   system/i2c_s/reset_regs_i[10][2]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      2.730ns (0.766ns logic, 1.964ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_2_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_2_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X26Y47.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.251ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      1.251ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][2]_AND_833_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y47.B4      net (fanout=5)        0.711   user_ip_addr<2>
    SLICE_X26Y47.BMUX    Tilo                  0.083   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_834_o1
    SLICE_X26Y47.SR      net (fanout=2)        0.091   system/i2c_s/reset_regs_i[10][2]_AND_834_o
    SLICE_X26Y47.CLK     Tremck      (-Th)    -0.054   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/regs_10_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (0.449ns logic, 0.802ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_2_LDC (SLICE_X26Y47.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.204ns (data path)
  Source:               v6_cpld<2> (PAD)
  Destination:          system/i2c_s/regs_10_2_LDC (LATCH)
  Data Path Delay:      1.204ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<2> to system/i2c_s/regs_10_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC27.I               Tiopi                 0.312   v6_cpld<2>
                                                       v6_cpld<2>
                                                       v6_cpld_2_IBUF
    SLICE_X26Y47.B4      net (fanout=5)        0.711   user_ip_addr<2>
    SLICE_X26Y47.B       Tilo                  0.034   system/i2c_s/regs_10_2_LDC
                                                       system/i2c_s/reset_regs_i[10][2]_AND_833_o1
    SLICE_X26Y47.CLK     net (fanout=2)        0.147   system/i2c_s/reset_regs_i[10][2]_AND_833_o
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.346ns logic, 0.858ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         
"TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.579ns.
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X29Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.421ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.579ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_835_o falling

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y48.D1      net (fanout=5)        1.915   user_ip_addr<1>
    SLICE_X29Y48.DMUX    Tilo                  0.192   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_836_o1
    SLICE_X29Y48.SR      net (fanout=2)        0.481   system/i2c_s/reset_regs_i[10][1]_AND_836_o
    SLICE_X29Y48.CLK     Trck                  0.297   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.183ns logic, 2.396ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X29Y48.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  28.960ns (requirement - data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Requirement:          32.000ns
  Data Path Delay:      3.040ns (Levels of Logic = 2)

  Maximum Data Path at Slow Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.694   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y48.D1      net (fanout=5)        1.915   user_ip_addr<1>
    SLICE_X29Y48.D       Tilo                  0.068   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_835_o1
    SLICE_X29Y48.CLK     net (fanout=2)        0.363   system/i2c_s/reset_regs_i[10][1]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (0.762ns logic, 2.278ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_systemi2c_sregs_10_1_LDC = MAXDELAY TO TIMEGRP         "TO_systemi2c_sregs_10_1_LDC" TS_system_glib_pll_clkout_31_25_a         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X29Y48.SR), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.473ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      1.473ns (Levels of Logic = 2)
  Destination Clock:    system/i2c_s/reset_regs_i[10][1]_AND_835_o falling

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y48.D1      net (fanout=5)        0.830   user_ip_addr<1>
    SLICE_X29Y48.DMUX    Tilo                  0.074   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_836_o1
    SLICE_X29Y48.SR      net (fanout=2)        0.185   system/i2c_s/reset_regs_i[10][1]_AND_836_o
    SLICE_X29Y48.CLK     Tremck      (-Th)    -0.075   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/regs_10_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.473ns (0.458ns logic, 1.015ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------

Paths for end point system/i2c_s/regs_10_1_LDC (SLICE_X29Y48.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.319ns (data path)
  Source:               v6_cpld<1> (PAD)
  Destination:          system/i2c_s/regs_10_1_LDC (LATCH)
  Data Path Delay:      1.319ns (Levels of Logic = 2)

  Minimum Data Path at Fast Process Corner: v6_cpld<1> to system/i2c_s/regs_10_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB27.I               Tiopi                 0.309   v6_cpld<1>
                                                       v6_cpld<1>
                                                       v6_cpld_1_IBUF
    SLICE_X29Y48.D1      net (fanout=5)        0.830   user_ip_addr<1>
    SLICE_X29Y48.D       Tilo                  0.034   system/i2c_s/regs_10_1_LDC
                                                       system/i2c_s/reset_regs_i[10][1]_AND_835_o1
    SLICE_X29Y48.CLK     net (fanout=2)        0.146   system/i2c_s/reset_regs_i[10][1]_AND_835_o
    -------------------------------------------------  ---------------------------
    Total                                      1.319ns (0.343ns logic, 0.976ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk125_2_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk125_2_p                  |      8.000ns|      4.000ns|      5.697ns|            0|            0|            0|     13234336|
| TS_clk125_2_n                 |      8.000ns|      4.232ns|      5.697ns|            0|            0|         2456|     13231846|
|  TS_system_glib_pll_clkout_31_|     32.000ns|     16.701ns|          N/A|            0|            0|       137543|            0|
|  25_c_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     22.786ns|          N/A|            0|            0|     12996000|            0|
|  25_a_0                       |             |             |             |             |             |             |             |
|  TS_system_glib_pll_clkout_31_|     32.000ns|     18.009ns|          N/A|            0|            0|        98303|            0|
|  25_b_0                       |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_c                           |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      2.222ns|      4.130ns|            0|            0|            0|           34|
| 5_a                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_3_|     32.000ns|      3.833ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_2_|     32.000ns|      4.130ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_1_|     32.000ns|      3.646ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_3_L|     32.000ns|      3.933ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_2_L|     32.000ns|      3.628ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_1_L|     32.000ns|      3.466ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemip_macmac_addr_0_|     32.000ns|      4.117ns|          N/A|            0|            0|            2|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_systemip_macip_addr_0_L|     32.000ns|      3.854ns|          N/A|            0|            0|            2|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_systemspisck_LDC       |     32.000ns|      2.148ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_1_LDC|     32.000ns|      3.555ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_3_LDC|     32.000ns|      3.949ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_2_LDC|     32.000ns|      3.448ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_6_0_LDC|     32.000ns|      3.804ns|          N/A|            0|            0|            2|            0|
|  TS_TO_systemi2c_sregs_10_3_LD|     32.000ns|      3.604ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_0_LD|     32.000ns|      3.645ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_2_LD|     32.000ns|      2.993ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_systemi2c_sregs_10_1_LD|     32.000ns|      3.579ns|          N/A|            0|            0|            2|            0|
|  C                            |             |             |             |             |             |             |             |
| TS_system_glib_pll_clkout_31_2|     32.000ns|      1.429ns|          N/A|            0|            0|            0|            0|
| 5_b                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_xpoint1_clk1_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xpoint1_clk1_p              |     25.000ns|     10.000ns|     20.754ns|            0|            0|            0|         2643|
| TS_xpoint1_clk1_n             |     25.000ns|     10.000ns|     20.754ns|            0|            0|          721|         1922|
|  TS_system_gbt_phase_monitorin|      4.167ns|      3.459ns|          N/A|            0|            0|         1922|            0|
|  g_ttclk_pll_clkout0_0        |             |             |             |             |             |             |             |
| TS_system_gbt_phase_monitoring|      4.167ns|      2.000ns|          N/A|            0|            0|            0|            0|
| _ttclk_pll_clkout0            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk125_2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.786|         |         |         |
clk125_2_p     |   22.786|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk125_2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk125_2_n     |   22.786|         |         |         |
clk125_2_p     |   22.786|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<0>     |         |         |    0.914|    0.914|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<1>     |         |         |    1.101|    1.101|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<2>     |         |         |    1.117|    1.117|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock v6_cpld<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
v6_cpld<3>     |         |         |    1.096|    1.096|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.699|         |         |         |
xpoint1_clk1_p |    5.699|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock xpoint1_clk1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xpoint1_clk1_n |    5.699|         |         |         |
xpoint1_clk1_p |    5.699|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13338028 paths, 0 nets, and 57842 connections

Design statistics:
   Minimum period:  22.786ns{1}   (Maximum frequency:  43.887MHz)
   Maximum path delay from/to any node:   4.130ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 10 08:04:01 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 523 MB



