--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/Users/Gustavo/Desktop/VGA/lab3/iseconfig/filter.filter -intstyle ise -v 3 -s
5 -n 3 -fastpaths -xml VGA_Control.twx VGA_Control.ncd -o VGA_Control.twr
VGA_Control.pcf -ucf VGA_UCF.ucf

Design file:              VGA_Control.ncd
Physical constraint file: VGA_Control.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
bajar       |    0.533(R)|    0.692(R)|clk_BUFGP         |   0.000|
reset       |    0.266(R)|    0.904(R)|clk_BUFGP         |   0.000|
subir       |    0.739(R)|    0.529(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
Enable7Seg<0>|    7.520(R)|clk_BUFGP         |   0.000|
Enable7Seg<1>|    7.805(R)|clk_BUFGP         |   0.000|
Enable7Seg<2>|    7.740(R)|clk_BUFGP         |   0.000|
Enable7Seg<3>|    7.752(R)|clk_BUFGP         |   0.000|
Leds7Seg<0>  |   15.037(R)|clk_BUFGP         |   0.000|
Leds7Seg<1>  |   15.371(R)|clk_BUFGP         |   0.000|
Leds7Seg<2>  |   17.387(R)|clk_BUFGP         |   0.000|
Leds7Seg<3>  |   15.325(R)|clk_BUFGP         |   0.000|
Leds7Seg<4>  |   12.885(R)|clk_BUFGP         |   0.000|
Leds7Seg<5>  |   13.945(R)|clk_BUFGP         |   0.000|
Leds7Seg<6>  |   15.529(R)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.553|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Oct 07 23:12:41 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 190 MB



