Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Feb  4 11:46:56 2021
| Host         : qed running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file phywhisperer_top_timing_summary_routed.rpt -pb phywhisperer_top_timing_summary_routed.pb -rpx phywhisperer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : phywhisperer_top
| Device       : 7s15-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.178        0.000                      0                 7181        0.089        0.000                      0                 7181        1.500        0.000                       0                  3971  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
fe_clk                {0.000 8.000}        16.000          62.500          
  clkfbout_clk_wiz_0  {0.000 8.000}        16.000          62.500          
  trigger_clk         {0.000 2.000}        4.000           250.000         
usb_clk               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fe_clk                      6.915        0.000                      0                 2010        0.091        0.000                      0                 2010        5.000        0.000                       0                   851  
  clkfbout_clk_wiz_0                                                                                                                                                   14.408        0.000                       0                     3  
  trigger_clk               0.178        0.000                      0                  157        0.089        0.000                      0                  157        1.500        0.000                       0                  1411  
usb_clk                     2.598        0.000                      0                 5013        0.121        0.000                      0                 5013        4.000        0.000                       0                  1706  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  fe_clk             fe_clk                  14.760        0.000                      0                    1        0.448        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.915ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[434]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 1.595ns (18.524%)  route 7.016ns (81.476%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 20.209 - 16.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.361     4.461    U_trigger/clk_fe_buf
    SLICE_X18Y11         FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.162     6.055    U_trigger/out[1]
    SLICE_X16Y12         LUT6 (Prop_lut6_I2_O)        0.105     6.160 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.160    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.600 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.600    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.732 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.388     7.120    U_trigger/capture_enable_start0
    SLICE_X20Y13         LUT5 (Prop_lut5_I4_O)        0.275     7.395 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.416     7.811    U_fe_capture_main/ctr_running_reg_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I5_O)        0.105     7.916 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.741     8.657    U_reg_main/LED_TRIG_OBUF
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.105     8.762 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.309    13.071    U_pattern_matcher/SR[0]
    SLICE_X12Y44         FDRE                                         r  U_pattern_matcher/input_data_reg[434]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.268    20.209    U_pattern_matcher/clk_fe_buf
    SLICE_X12Y44         FDRE                                         r  U_pattern_matcher/input_data_reg[434]/C
                         clock pessimism              0.164    20.374    
                         clock uncertainty           -0.035    20.338    
    SLICE_X12Y44         FDRE (Setup_fdre_C_R)       -0.352    19.986    U_pattern_matcher/input_data_reg[434]
  -------------------------------------------------------------------
                         required time                         19.986    
                         arrival time                         -13.071    
  -------------------------------------------------------------------
                         slack                                  6.915    

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[431]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.595ns (18.790%)  route 6.894ns (81.210%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 20.211 - 16.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.361     4.461    U_trigger/clk_fe_buf
    SLICE_X18Y11         FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.162     6.055    U_trigger/out[1]
    SLICE_X16Y12         LUT6 (Prop_lut6_I2_O)        0.105     6.160 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.160    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.600 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.600    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.732 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.388     7.120    U_trigger/capture_enable_start0
    SLICE_X20Y13         LUT5 (Prop_lut5_I4_O)        0.275     7.395 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.416     7.811    U_fe_capture_main/ctr_running_reg_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I5_O)        0.105     7.916 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.741     8.657    U_reg_main/LED_TRIG_OBUF
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.105     8.762 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.187    12.949    U_pattern_matcher/SR[0]
    SLICE_X10Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[431]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.270    20.211    U_pattern_matcher/clk_fe_buf
    SLICE_X10Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[431]/C
                         clock pessimism              0.164    20.376    
                         clock uncertainty           -0.035    20.340    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.423    19.917    U_pattern_matcher/input_data_reg[431]
  -------------------------------------------------------------------
                         required time                         19.917    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                  6.968    

Slack (MET) :             6.968ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[445]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 1.595ns (18.790%)  route 6.894ns (81.210%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 20.211 - 16.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.361     4.461    U_trigger/clk_fe_buf
    SLICE_X18Y11         FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.162     6.055    U_trigger/out[1]
    SLICE_X16Y12         LUT6 (Prop_lut6_I2_O)        0.105     6.160 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.160    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.600 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.600    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.732 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.388     7.120    U_trigger/capture_enable_start0
    SLICE_X20Y13         LUT5 (Prop_lut5_I4_O)        0.275     7.395 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.416     7.811    U_fe_capture_main/ctr_running_reg_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I5_O)        0.105     7.916 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.741     8.657    U_reg_main/LED_TRIG_OBUF
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.105     8.762 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.187    12.949    U_pattern_matcher/SR[0]
    SLICE_X10Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[445]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.270    20.211    U_pattern_matcher/clk_fe_buf
    SLICE_X10Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[445]/C
                         clock pessimism              0.164    20.376    
                         clock uncertainty           -0.035    20.340    
    SLICE_X10Y45         FDRE (Setup_fdre_C_R)       -0.423    19.917    U_pattern_matcher/input_data_reg[445]
  -------------------------------------------------------------------
                         required time                         19.917    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                  6.968    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[435]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 1.595ns (18.762%)  route 6.906ns (81.238%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 20.205 - 16.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.361     4.461    U_trigger/clk_fe_buf
    SLICE_X18Y11         FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.162     6.055    U_trigger/out[1]
    SLICE_X16Y12         LUT6 (Prop_lut6_I2_O)        0.105     6.160 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.160    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.600 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.600    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.732 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.388     7.120    U_trigger/capture_enable_start0
    SLICE_X20Y13         LUT5 (Prop_lut5_I4_O)        0.275     7.395 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.416     7.811    U_fe_capture_main/ctr_running_reg_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I5_O)        0.105     7.916 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.741     8.657    U_reg_main/LED_TRIG_OBUF
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.105     8.762 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.200    12.962    U_pattern_matcher/SR[0]
    SLICE_X16Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[435]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.264    20.205    U_pattern_matcher/clk_fe_buf
    SLICE_X16Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[435]/C
                         clock pessimism              0.164    20.370    
                         clock uncertainty           -0.035    20.334    
    SLICE_X16Y45         FDRE (Setup_fdre_C_R)       -0.352    19.982    U_pattern_matcher/input_data_reg[435]
  -------------------------------------------------------------------
                         required time                         19.982    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[454]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 1.595ns (18.762%)  route 6.906ns (81.238%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 20.205 - 16.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.361     4.461    U_trigger/clk_fe_buf
    SLICE_X18Y11         FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.162     6.055    U_trigger/out[1]
    SLICE_X16Y12         LUT6 (Prop_lut6_I2_O)        0.105     6.160 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.160    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.600 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.600    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.732 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.388     7.120    U_trigger/capture_enable_start0
    SLICE_X20Y13         LUT5 (Prop_lut5_I4_O)        0.275     7.395 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.416     7.811    U_fe_capture_main/ctr_running_reg_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I5_O)        0.105     7.916 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.741     8.657    U_reg_main/LED_TRIG_OBUF
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.105     8.762 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.200    12.962    U_pattern_matcher/SR[0]
    SLICE_X16Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[454]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.264    20.205    U_pattern_matcher/clk_fe_buf
    SLICE_X16Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[454]/C
                         clock pessimism              0.164    20.370    
                         clock uncertainty           -0.035    20.334    
    SLICE_X16Y45         FDRE (Setup_fdre_C_R)       -0.352    19.982    U_pattern_matcher/input_data_reg[454]
  -------------------------------------------------------------------
                         required time                         19.982    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[455]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 1.595ns (18.762%)  route 6.906ns (81.238%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 20.205 - 16.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.361     4.461    U_trigger/clk_fe_buf
    SLICE_X18Y11         FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.162     6.055    U_trigger/out[1]
    SLICE_X16Y12         LUT6 (Prop_lut6_I2_O)        0.105     6.160 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.160    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.600 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.600    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.732 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.388     7.120    U_trigger/capture_enable_start0
    SLICE_X20Y13         LUT5 (Prop_lut5_I4_O)        0.275     7.395 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.416     7.811    U_fe_capture_main/ctr_running_reg_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I5_O)        0.105     7.916 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.741     8.657    U_reg_main/LED_TRIG_OBUF
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.105     8.762 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.200    12.962    U_pattern_matcher/SR[0]
    SLICE_X16Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[455]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.264    20.205    U_pattern_matcher/clk_fe_buf
    SLICE_X16Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[455]/C
                         clock pessimism              0.164    20.370    
                         clock uncertainty           -0.035    20.334    
    SLICE_X16Y45         FDRE (Setup_fdre_C_R)       -0.352    19.982    U_pattern_matcher/input_data_reg[455]
  -------------------------------------------------------------------
                         required time                         19.982    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.130ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[428]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 1.595ns (18.991%)  route 6.804ns (81.009%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 20.212 - 16.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.361     4.461    U_trigger/clk_fe_buf
    SLICE_X18Y11         FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.162     6.055    U_trigger/out[1]
    SLICE_X16Y12         LUT6 (Prop_lut6_I2_O)        0.105     6.160 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.160    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.600 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.600    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.732 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.388     7.120    U_trigger/capture_enable_start0
    SLICE_X20Y13         LUT5 (Prop_lut5_I4_O)        0.275     7.395 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.416     7.811    U_fe_capture_main/ctr_running_reg_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I5_O)        0.105     7.916 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.741     8.657    U_reg_main/LED_TRIG_OBUF
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.105     8.762 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.097    12.859    U_pattern_matcher/SR[0]
    SLICE_X7Y46          FDRE                                         r  U_pattern_matcher/input_data_reg[428]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.271    20.212    U_pattern_matcher/clk_fe_buf
    SLICE_X7Y46          FDRE                                         r  U_pattern_matcher/input_data_reg[428]/C
                         clock pessimism              0.164    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X7Y46          FDRE (Setup_fdre_C_R)       -0.352    19.989    U_pattern_matcher/input_data_reg[428]
  -------------------------------------------------------------------
                         required time                         19.989    
                         arrival time                         -12.859    
  -------------------------------------------------------------------
                         slack                                  7.130    

Slack (MET) :             7.130ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[436]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 1.595ns (18.991%)  route 6.804ns (81.009%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.212ns = ( 20.212 - 16.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.361     4.461    U_trigger/clk_fe_buf
    SLICE_X18Y11         FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.162     6.055    U_trigger/out[1]
    SLICE_X16Y12         LUT6 (Prop_lut6_I2_O)        0.105     6.160 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.160    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.600 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.600    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.732 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.388     7.120    U_trigger/capture_enable_start0
    SLICE_X20Y13         LUT5 (Prop_lut5_I4_O)        0.275     7.395 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.416     7.811    U_fe_capture_main/ctr_running_reg_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I5_O)        0.105     7.916 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.741     8.657    U_reg_main/LED_TRIG_OBUF
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.105     8.762 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.097    12.859    U_pattern_matcher/SR[0]
    SLICE_X7Y46          FDRE                                         r  U_pattern_matcher/input_data_reg[436]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.271    20.212    U_pattern_matcher/clk_fe_buf
    SLICE_X7Y46          FDRE                                         r  U_pattern_matcher/input_data_reg[436]/C
                         clock pessimism              0.164    20.377    
                         clock uncertainty           -0.035    20.341    
    SLICE_X7Y46          FDRE (Setup_fdre_C_R)       -0.352    19.989    U_pattern_matcher/input_data_reg[436]
  -------------------------------------------------------------------
                         required time                         19.989    
                         arrival time                         -12.859    
  -------------------------------------------------------------------
                         slack                                  7.130    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[427]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.370ns  (logic 1.595ns (19.056%)  route 6.775ns (80.944%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 20.211 - 16.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.361     4.461    U_trigger/clk_fe_buf
    SLICE_X18Y11         FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.162     6.055    U_trigger/out[1]
    SLICE_X16Y12         LUT6 (Prop_lut6_I2_O)        0.105     6.160 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.160    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.600 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.600    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.732 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.388     7.120    U_trigger/capture_enable_start0
    SLICE_X20Y13         LUT5 (Prop_lut5_I4_O)        0.275     7.395 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.416     7.811    U_fe_capture_main/ctr_running_reg_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I5_O)        0.105     7.916 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.741     8.657    U_reg_main/LED_TRIG_OBUF
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.105     8.762 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.068    12.831    U_pattern_matcher/SR[0]
    SLICE_X9Y44          FDRE                                         r  U_pattern_matcher/input_data_reg[427]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.270    20.211    U_pattern_matcher/clk_fe_buf
    SLICE_X9Y44          FDRE                                         r  U_pattern_matcher/input_data_reg[427]/C
                         clock pessimism              0.164    20.376    
                         clock uncertainty           -0.035    20.340    
    SLICE_X9Y44          FDRE (Setup_fdre_C_R)       -0.352    19.988    U_pattern_matcher/input_data_reg[427]
  -------------------------------------------------------------------
                         required time                         19.988    
                         arrival time                         -12.831    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             7.164ns  (required time - arrival time)
  Source:                 U_trigger/delay_counter_fe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[405]/R
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        8.364ns  (logic 1.595ns (19.070%)  route 6.769ns (80.930%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.211ns = ( 20.211 - 16.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.361     4.461    U_trigger/clk_fe_buf
    SLICE_X18Y11         FDRE                                         r  U_trigger/delay_counter_fe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y11         FDRE (Prop_fdre_C_Q)         0.433     4.894 r  U_trigger/delay_counter_fe_reg[1]/Q
                         net (fo=4, routed)           1.162     6.055    U_trigger/out[1]
    SLICE_X16Y12         LUT6 (Prop_lut6_I2_O)        0.105     6.160 r  U_trigger/capture_enable_start0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.160    U_trigger/capture_enable_start0_carry_i_4_n_0
    SLICE_X16Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.600 r  U_trigger/capture_enable_start0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.600    U_trigger/capture_enable_start0_carry_n_0
    SLICE_X16Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.732 f  U_trigger/capture_enable_start0_carry__0/CO[1]
                         net (fo=4, routed)           0.388     7.120    U_trigger/capture_enable_start0
    SLICE_X20Y13         LUT5 (Prop_lut5_I4_O)        0.275     7.395 r  U_trigger/LED_TRIG_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.416     7.811    U_fe_capture_main/ctr_running_reg_0
    SLICE_X20Y8          LUT6 (Prop_lut6_I5_O)        0.105     7.916 f  U_fe_capture_main/LED_TRIG_OBUF_inst_i_1/O
                         net (fo=8, routed)           0.741     8.657    U_reg_main/LED_TRIG_OBUF
    SLICE_X23Y14         LUT4 (Prop_lut4_I1_O)        0.105     8.762 r  U_reg_main/input_data[503]_i_1/O
                         net (fo=512, routed)         4.062    12.824    U_pattern_matcher/SR[0]
    SLICE_X8Y45          FDRE                                         r  U_pattern_matcher/input_data_reg[405]/R
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.270    20.211    U_pattern_matcher/clk_fe_buf
    SLICE_X8Y45          FDRE                                         r  U_pattern_matcher/input_data_reg[405]/C
                         clock pessimism              0.164    20.376    
                         clock uncertainty           -0.035    20.340    
    SLICE_X8Y45          FDRE (Setup_fdre_C_R)       -0.352    19.988    U_pattern_matcher/input_data_reg[405]
  -------------------------------------------------------------------
                         required time                         19.988    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                  7.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 fe_data[5]
                            (input port clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/fe_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 1.304ns (47.221%)  route 1.457ns (52.779%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        4.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
                         input delay                  2.000     2.000    
    E11                                               0.000     2.000 r  fe_data[5] (IN)
                         net (fo=0)                   0.000     2.000    fe_data[5]
    E11                  IBUF (Prop_ibuf_I_O)         1.304     3.304 r  fe_data_IBUF[5]_inst/O
                         net (fo=1, routed)           1.457     4.761    U_pattern_matcher/fe_data_IBUF[5]
    SLICE_X0Y17          FDRE                                         r  U_pattern_matcher/fe_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.373     4.473    U_pattern_matcher/clk_fe_buf
    SLICE_X0Y17          FDRE                                         r  U_pattern_matcher/fe_data_reg[5]/C
                         clock pessimism              0.000     4.473    
                         clock uncertainty            0.035     4.508    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.162     4.670    U_pattern_matcher/fe_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.670    
                         arrival time                           4.761    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[445]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[453]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.277%)  route 0.243ns (59.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.566     1.425    U_pattern_matcher/clk_fe_buf
    SLICE_X10Y45         FDRE                                         r  U_pattern_matcher/input_data_reg[445]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164     1.589 r  U_pattern_matcher/input_data_reg[445]/Q
                         net (fo=2, routed)           0.243     1.832    U_pattern_matcher/input_data[445]
    SLICE_X18Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[453]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.832     1.934    U_pattern_matcher/clk_fe_buf
    SLICE_X18Y47         FDRE                                         r  U_pattern_matcher/input_data_reg[453]/C
                         clock pessimism             -0.248     1.686    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.052     1.738    U_pattern_matcher/input_data_reg[453]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_pattern_matcher/input_data_reg[425]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_pattern_matcher/input_data_reg[433]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.935%)  route 0.247ns (60.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.567     1.426    U_pattern_matcher/clk_fe_buf
    SLICE_X6Y42          FDRE                                         r  U_pattern_matcher/input_data_reg[425]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164     1.590 r  U_pattern_matcher/input_data_reg[425]/Q
                         net (fo=2, routed)           0.247     1.836    U_pattern_matcher/input_data[425]
    SLICE_X19Y42         FDRE                                         r  U_pattern_matcher/input_data_reg[433]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.830     1.932    U_pattern_matcher/clk_fe_buf
    SLICE_X19Y42         FDRE                                         r  U_pattern_matcher/input_data_reg[433]/C
                         clock pessimism             -0.248     1.684    
    SLICE_X19Y42         FDRE (Hold_fdre_C_D)         0.047     1.731    U_pattern_matcher/input_data_reg[433]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 U_fe_capture_main/long_timestamp_r_reg/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_main/long_corner_reg/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.891%)  route 0.066ns (26.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.562     1.421    U_fe_capture_main/clk_fe_buf
    SLICE_X23Y10         FDRE                                         r  U_fe_capture_main/long_timestamp_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  U_fe_capture_main/long_timestamp_r_reg/Q
                         net (fo=2, routed)           0.066     1.627    U_fe_capture_main/long_timestamp_r_reg_n_0
    SLICE_X22Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.672 r  U_fe_capture_main/long_corner_i_1/O
                         net (fo=1, routed)           0.000     1.672    U_fe_capture_main/long_corner_i_1_n_0
    SLICE_X22Y10         FDRE                                         r  U_fe_capture_main/long_corner_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.832     1.934    U_fe_capture_main/clk_fe_buf
    SLICE_X22Y10         FDRE                                         r  U_fe_capture_main/long_corner_reg/C
                         clock pessimism             -0.500     1.434    
    SLICE_X22Y10         FDRE (Hold_fdre_C_D)         0.120     1.554    U_fe_capture_main/long_corner_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 U_fe_capture_usb/fe_data_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/fe_data_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.558     1.417    U_fe_capture_usb/clk_fe_buf
    SLICE_X21Y14         FDRE                                         r  U_fe_capture_usb/fe_data_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  U_fe_capture_usb/fe_data_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055     1.613    U_fe_capture_usb/fe_data_reg2[6]
    SLICE_X21Y14         FDRE                                         r  U_fe_capture_usb/fe_data_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.826     1.928    U_fe_capture_usb/clk_fe_buf
    SLICE_X21Y14         FDRE                                         r  U_fe_capture_usb/fe_data_reg3_reg[6]/C
                         clock pessimism             -0.511     1.417    
    SLICE_X21Y14         FDRE (Hold_fdre_C_D)         0.076     1.493    U_fe_capture_usb/fe_data_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fe_capture_main/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_main/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.564     1.423    U_fe_capture_main/clk_fe_buf
    SLICE_X9Y10          FDRE                                         r  U_fe_capture_main/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  U_fe_capture_main/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.619    U_fe_capture_main/arm_pipe[0]
    SLICE_X9Y10          FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.834     1.936    U_fe_capture_main/clk_fe_buf
    SLICE_X9Y10          FDRE                                         r  U_fe_capture_main/arm_pipe_reg[1]/C
                         clock pessimism             -0.513     1.423    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.075     1.498    U_fe_capture_main/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_reg_main/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_main/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.560     1.419    U_reg_main/U_match_cdc/clk_fe_buf
    SLICE_X19Y11         FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y11         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  U_reg_main/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.615    U_reg_main/U_match_cdc/ack_pipe[0]
    SLICE_X19Y11         FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.829     1.931    U_reg_main/U_match_cdc/clk_fe_buf
    SLICE_X19Y11         FDRE                                         r  U_reg_main/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.512     1.419    
    SLICE_X19Y11         FDRE (Hold_fdre_C_D)         0.075     1.494    U_reg_main/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_trigger/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.558     1.417    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X21Y13         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  U_trigger/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.613    U_trigger/U_match_cdc/ack_pipe[0]
    SLICE_X21Y13         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.826     1.928    U_trigger/U_match_cdc/clk_fe_buf
    SLICE_X21Y13         FDRE                                         r  U_trigger/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.511     1.417    
    SLICE_X21Y13         FDRE (Hold_fdre_C_D)         0.075     1.492    U_trigger/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 U_fe_capture_usb/fe_data_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fe_capture_usb/fe_data_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.928ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.558     1.417    U_fe_capture_usb/clk_fe_buf
    SLICE_X21Y14         FDRE                                         r  U_fe_capture_usb/fe_data_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y14         FDRE (Prop_fdre_C_Q)         0.141     1.558 r  U_fe_capture_usb/fe_data_reg2_reg[5]/Q
                         net (fo=1, routed)           0.055     1.613    U_fe_capture_usb/fe_data_reg2[5]
    SLICE_X21Y14         FDRE                                         r  U_fe_capture_usb/fe_data_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.826     1.928    U_fe_capture_usb/clk_fe_buf
    SLICE_X21Y14         FDRE                                         r  U_fe_capture_usb/fe_data_reg3_reg[5]/C
                         clock pessimism             -0.511     1.417    
    SLICE_X21Y14         FDRE (Hold_fdre_C_D)         0.071     1.488    U_fe_capture_usb/fe_data_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.613    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_reg_usb/reg_arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_reg_usb/reg_arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             fe_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.568     1.427    U_reg_usb/clk_fe_buf
    SLICE_X4Y5           FDRE                                         r  U_reg_usb/reg_arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y5           FDRE (Prop_fdre_C_Q)         0.141     1.568 r  U_reg_usb/reg_arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.632    U_reg_usb/reg_arm_pipe[0]
    SLICE_X4Y5           FDRE                                         r  U_reg_usb/reg_arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.838     1.940    U_reg_usb/clk_fe_buf
    SLICE_X4Y5           FDRE                                         r  U_reg_usb/reg_arm_pipe_reg[1]/C
                         clock pessimism             -0.513     1.427    
    SLICE_X4Y5           FDRE (Hold_fdre_C_D)         0.075     1.502    U_reg_usb/reg_arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fe_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { fe_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK     n/a            2.170         16.000      13.830     RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y4    U_trigger_clock/inst/clkin1_bufg/I
Min Period        n/a     BUFG/I             n/a            1.592         16.000      14.408     BUFGCTRL_X0Y0    clk_fe_buf_BUFG_inst/I
Min Period        n/a     ODDR/C             n/a            1.474         16.000      14.526     OLOGIC_X1Y39     U_cw_clk/C
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X22Y8      U_fifo/fifo_overflow_blocked_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X27Y34     U_pattern_matcher/input_data_reg[247]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X26Y32     U_pattern_matcher/input_data_reg[248]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X24Y33     U_pattern_matcher/input_data_reg[249]/C
Min Period        n/a     FDRE/C             n/a            1.000         16.000      15.000     SLICE_X12Y17     U_pattern_matcher/input_data_reg[24]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y32     U_pattern_matcher/input_data_reg[248]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X24Y33     U_pattern_matcher/input_data_reg[249]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X24Y33     U_pattern_matcher/input_data_reg[254]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y32     U_pattern_matcher/input_data_reg[256]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X24Y33     U_pattern_matcher/input_data_reg[257]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X18Y13     U_trigger/delay_counter_fe_reg[10]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.854         8.000       7.146      SLICE_X38Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X22Y8      U_fifo/fifo_overflow_blocked_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X27Y34     U_pattern_matcher/input_data_reg[247]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X26Y32     U_pattern_matcher/input_data_reg[248]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X24Y33     U_pattern_matcher/input_data_reg[249]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X12Y17     U_pattern_matcher/input_data_reg[24]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         8.000       7.500      SLICE_X33Y34     U_pattern_matcher/input_data_reg[250]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         16.000      14.408     BUFGCTRL_X0Y3    U_trigger_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  trigger_clk
  To Clock:  trigger_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 1.429ns (43.426%)  route 1.862ns (56.574%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.365     4.465    U_trigger/clk_out1
    SLICE_X20Y4          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/trigger_width_reg[1]/Q
                         net (fo=2, routed)           0.914     5.758    U_trigger/trigger_width__0[1]
    SLICE_X23Y4          LUT4 (Prop_lut4_I1_O)        0.105     5.863 r  U_trigger/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.863    U_trigger/i__carry_i_8__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.303 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.303    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.401 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.533 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.510     7.043    U_trigger/p_0_in1_in
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.275     7.318 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.438     7.755    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X22Y3          FDRE                                         r  U_trigger/delay_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X22Y3          FDRE                                         r  U_trigger/delay_counter_reg[1]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X22Y3          FDRE (Setup_fdre_C_R)       -0.423     7.933    U_trigger/delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 1.429ns (43.426%)  route 1.862ns (56.574%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.365     4.465    U_trigger/clk_out1
    SLICE_X20Y4          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/trigger_width_reg[1]/Q
                         net (fo=2, routed)           0.914     5.758    U_trigger/trigger_width__0[1]
    SLICE_X23Y4          LUT4 (Prop_lut4_I1_O)        0.105     5.863 r  U_trigger/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.863    U_trigger/i__carry_i_8__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.303 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.303    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.401 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.533 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.510     7.043    U_trigger/p_0_in1_in
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.275     7.318 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.438     7.755    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X22Y3          FDRE                                         r  U_trigger/delay_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X22Y3          FDRE                                         r  U_trigger/delay_counter_reg[2]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X22Y3          FDRE (Setup_fdre_C_R)       -0.423     7.933    U_trigger/delay_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 1.429ns (43.426%)  route 1.862ns (56.574%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.365     4.465    U_trigger/clk_out1
    SLICE_X20Y4          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/trigger_width_reg[1]/Q
                         net (fo=2, routed)           0.914     5.758    U_trigger/trigger_width__0[1]
    SLICE_X23Y4          LUT4 (Prop_lut4_I1_O)        0.105     5.863 r  U_trigger/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.863    U_trigger/i__carry_i_8__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.303 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.303    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.401 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.533 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.510     7.043    U_trigger/p_0_in1_in
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.275     7.318 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.438     7.755    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X22Y3          FDRE                                         r  U_trigger/delay_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X22Y3          FDRE                                         r  U_trigger/delay_counter_reg[3]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X22Y3          FDRE (Setup_fdre_C_R)       -0.423     7.933    U_trigger/delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.291ns  (logic 1.429ns (43.426%)  route 1.862ns (56.574%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.365     4.465    U_trigger/clk_out1
    SLICE_X20Y4          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/trigger_width_reg[1]/Q
                         net (fo=2, routed)           0.914     5.758    U_trigger/trigger_width__0[1]
    SLICE_X23Y4          LUT4 (Prop_lut4_I1_O)        0.105     5.863 r  U_trigger/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.863    U_trigger/i__carry_i_8__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.303 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.303    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.401 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.533 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.510     7.043    U_trigger/p_0_in1_in
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.275     7.318 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.438     7.755    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X22Y3          FDRE                                         r  U_trigger/delay_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X22Y3          FDRE                                         r  U_trigger/delay_counter_reg[4]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X22Y3          FDRE (Setup_fdre_C_R)       -0.423     7.933    U_trigger/delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -7.755    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.429ns (43.461%)  route 1.859ns (56.539%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.365     4.465    U_trigger/clk_out1
    SLICE_X20Y4          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/trigger_width_reg[1]/Q
                         net (fo=2, routed)           0.914     5.758    U_trigger/trigger_width__0[1]
    SLICE_X23Y4          LUT4 (Prop_lut4_I1_O)        0.105     5.863 r  U_trigger/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.863    U_trigger/i__carry_i_8__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.303 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.303    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.401 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.533 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.510     7.043    U_trigger/p_0_in1_in
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.275     7.318 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.435     7.753    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X22Y4          FDRE                                         r  U_trigger/delay_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X22Y4          FDRE                                         r  U_trigger/delay_counter_reg[5]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X22Y4          FDRE (Setup_fdre_C_R)       -0.423     7.933    U_trigger/delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.429ns (43.461%)  route 1.859ns (56.539%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.365     4.465    U_trigger/clk_out1
    SLICE_X20Y4          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/trigger_width_reg[1]/Q
                         net (fo=2, routed)           0.914     5.758    U_trigger/trigger_width__0[1]
    SLICE_X23Y4          LUT4 (Prop_lut4_I1_O)        0.105     5.863 r  U_trigger/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.863    U_trigger/i__carry_i_8__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.303 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.303    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.401 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.533 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.510     7.043    U_trigger/p_0_in1_in
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.275     7.318 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.435     7.753    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X22Y4          FDRE                                         r  U_trigger/delay_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X22Y4          FDRE                                         r  U_trigger/delay_counter_reg[6]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X22Y4          FDRE (Setup_fdre_C_R)       -0.423     7.933    U_trigger/delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.429ns (43.461%)  route 1.859ns (56.539%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.365     4.465    U_trigger/clk_out1
    SLICE_X20Y4          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/trigger_width_reg[1]/Q
                         net (fo=2, routed)           0.914     5.758    U_trigger/trigger_width__0[1]
    SLICE_X23Y4          LUT4 (Prop_lut4_I1_O)        0.105     5.863 r  U_trigger/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.863    U_trigger/i__carry_i_8__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.303 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.303    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.401 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.533 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.510     7.043    U_trigger/p_0_in1_in
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.275     7.318 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.435     7.753    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X22Y4          FDRE                                         r  U_trigger/delay_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X22Y4          FDRE                                         r  U_trigger/delay_counter_reg[7]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X22Y4          FDRE (Setup_fdre_C_R)       -0.423     7.933    U_trigger/delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 1.429ns (43.461%)  route 1.859ns (56.539%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.365     4.465    U_trigger/clk_out1
    SLICE_X20Y4          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/trigger_width_reg[1]/Q
                         net (fo=2, routed)           0.914     5.758    U_trigger/trigger_width__0[1]
    SLICE_X23Y4          LUT4 (Prop_lut4_I1_O)        0.105     5.863 r  U_trigger/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.863    U_trigger/i__carry_i_8__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.303 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.303    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.401 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.533 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.510     7.043    U_trigger/p_0_in1_in
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.275     7.318 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.435     7.753    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X22Y4          FDRE                                         r  U_trigger/delay_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X22Y4          FDRE                                         r  U_trigger/delay_counter_reg[8]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X22Y4          FDRE (Setup_fdre_C_R)       -0.423     7.933    U_trigger/delay_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 1.429ns (43.506%)  route 1.856ns (56.494%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.365     4.465    U_trigger/clk_out1
    SLICE_X20Y4          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/trigger_width_reg[1]/Q
                         net (fo=2, routed)           0.914     5.758    U_trigger/trigger_width__0[1]
    SLICE_X23Y4          LUT4 (Prop_lut4_I1_O)        0.105     5.863 r  U_trigger/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.863    U_trigger/i__carry_i_8__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.303 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.303    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.401 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.533 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.510     7.043    U_trigger/p_0_in1_in
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.275     7.318 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.432     7.749    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X22Y7          FDRE                                         r  U_trigger/delay_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X22Y7          FDRE                                         r  U_trigger/delay_counter_reg[17]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X22Y7          FDRE (Setup_fdre_C_R)       -0.423     7.933    U_trigger/delay_counter_reg[17]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 U_trigger/trigger_width_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/delay_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (trigger_clk rise@4.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 1.429ns (43.506%)  route 1.856ns (56.494%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 8.201 - 4.000 ) 
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.330     4.430    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.773     1.657 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.362     3.019    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     3.100 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.365     4.465    U_trigger/clk_out1
    SLICE_X20Y4          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y4          FDRE (Prop_fdre_C_Q)         0.379     4.844 r  U_trigger/trigger_width_reg[1]/Q
                         net (fo=2, routed)           0.914     5.758    U_trigger/trigger_width__0[1]
    SLICE_X23Y4          LUT4 (Prop_lut4_I1_O)        0.105     5.863 r  U_trigger/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000     5.863    U_trigger/i__carry_i_8__1_n_0
    SLICE_X23Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.303 r  U_trigger/state1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.303    U_trigger/state1_inferred__1/i__carry_n_0
    SLICE_X23Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.401 r  U_trigger/state1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.401    U_trigger/state1_inferred__1/i__carry__0_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     6.533 f  U_trigger/state1_inferred__1/i__carry__1/CO[1]
                         net (fo=5, routed)           0.510     7.043    U_trigger/p_0_in1_in
    SLICE_X25Y5          LUT6 (Prop_lut6_I1_O)        0.275     7.318 r  U_trigger/delay_counter[19]_i_1/O
                         net (fo=19, routed)          0.432     7.749    U_trigger/delay_counter[19]_i_1_n_0
    SLICE_X22Y7          FDRE                                         r  U_trigger/delay_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      4.000     4.000 r  
    H13                                               0.000     4.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     4.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323     5.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541     6.864    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.227     8.168    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.598     5.570 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.294     6.864    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     6.941 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        1.260     8.201    U_trigger/clk_out1
    SLICE_X22Y7          FDRE                                         r  U_trigger/delay_counter_reg[18]/C
                         clock pessimism              0.224     8.426    
                         clock uncertainty           -0.069     8.356    
    SLICE_X22Y7          FDRE (Setup_fdre_C_R)       -0.423     7.933    U_trigger/delay_counter_reg[18]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -7.749    
  -------------------------------------------------------------------
                         slack                                  0.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.231ns (52.110%)  route 0.212ns (47.890%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.563     1.422    U_trigger/clk_out1
    SLICE_X17Y5          FDRE                                         r  U_trigger/trigger_width_r_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  U_trigger/trigger_width_r_reg[1][9]/Q
                         net (fo=1, routed)           0.113     1.675    U_trigger/trigger_width_r[1]__0[9]
    SLICE_X18Y5          LUT6 (Prop_lut6_I3_O)        0.045     1.720 r  U_trigger/trigger_width[9]_i_3/O
                         net (fo=1, routed)           0.100     1.820    U_trigger/trigger_width[9]_i_3_n_0
    SLICE_X20Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  U_trigger/trigger_width[9]_i_1/O
                         net (fo=1, routed)           0.000     1.865    U_trigger/trigger_width[9]_i_1_n_0
    SLICE_X20Y5          FDRE                                         r  U_trigger/trigger_width_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.831     1.933    U_trigger/clk_out1
    SLICE_X20Y5          FDRE                                         r  U_trigger/trigger_width_reg[9]/C
                         clock pessimism             -0.248     1.685    
    SLICE_X20Y5          FDRE (Hold_fdre_C_D)         0.091     1.776    U_trigger/trigger_width_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_pattern_matcher/arm_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_pattern_matcher/arm_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.562     1.421    U_pattern_matcher/clk_out1
    SLICE_X11Y14         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     1.562 r  U_pattern_matcher/arm_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.617    U_pattern_matcher/arm_pipe[0]
    SLICE_X11Y14         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.831     1.933    U_pattern_matcher/clk_out1
    SLICE_X11Y14         FDRE                                         r  U_pattern_matcher/arm_pipe_reg[1]/C
                         clock pessimism             -0.512     1.421    
    SLICE_X11Y14         FDRE (Hold_fdre_C_D)         0.075     1.496    U_pattern_matcher/arm_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.496    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[3][6]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.271ns (52.090%)  route 0.249ns (47.910%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.566     1.425    U_trigger/clk_out1
    SLICE_X15Y1          FDRE                                         r  U_trigger/trigger_width_r_reg[3][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.128     1.553 r  U_trigger/trigger_width_r_reg[3][6]/Q
                         net (fo=1, routed)           0.083     1.636    U_trigger/trigger_width_r[3]__0[6]
    SLICE_X15Y1          LUT6 (Prop_lut6_I0_O)        0.098     1.734 r  U_trigger/trigger_width[6]_i_3/O
                         net (fo=1, routed)           0.166     1.900    U_trigger/trigger_width[6]_i_3_n_0
    SLICE_X18Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.945 r  U_trigger/trigger_width[6]_i_1/O
                         net (fo=1, routed)           0.000     1.945    U_trigger/trigger_width[6]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  U_trigger/trigger_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.832     1.934    U_trigger/clk_out1
    SLICE_X18Y1          FDRE                                         r  U_trigger/trigger_width_reg[6]/C
                         clock pessimism             -0.248     1.686    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.121     1.807    U_trigger/trigger_width_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.186ns (34.137%)  route 0.359ns (65.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.566     1.425    U_trigger/clk_out1
    SLICE_X15Y1          FDRE                                         r  U_trigger/trigger_width_r_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y1          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  U_trigger/trigger_width_r_reg[0][12]/Q
                         net (fo=2, routed)           0.359     1.925    U_trigger/trigger_width_r[0]__0[12]
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.045     1.970 r  U_trigger/trigger_width[12]_i_1/O
                         net (fo=1, routed)           0.000     1.970    U_trigger/trigger_width[12]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  U_trigger/trigger_width_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.832     1.934    U_trigger/clk_out1
    SLICE_X18Y1          FDRE                                         r  U_trigger/trigger_width_reg[12]/C
                         clock pessimism             -0.248     1.686    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.120     1.806    U_trigger/trigger_width_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.231ns (43.708%)  route 0.298ns (56.292%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.422ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.563     1.422    U_trigger/clk_out1
    SLICE_X17Y5          FDRE                                         r  U_trigger/trigger_width_r_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y5          FDRE (Prop_fdre_C_Q)         0.141     1.563 r  U_trigger/trigger_width_r_reg[2][1]/Q
                         net (fo=1, routed)           0.199     1.761    U_trigger/trigger_width_r[2]__0[1]
    SLICE_X18Y5          LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  U_trigger/trigger_width[1]_i_3/O
                         net (fo=1, routed)           0.099     1.905    U_trigger/trigger_width[1]_i_3_n_0
    SLICE_X20Y4          LUT6 (Prop_lut6_I5_O)        0.045     1.950 r  U_trigger/trigger_width[1]_i_1/O
                         net (fo=1, routed)           0.000     1.950    U_trigger/trigger_width[1]_i_1_n_0
    SLICE_X20Y4          FDRE                                         r  U_trigger/trigger_width_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.831     1.933    U_trigger/clk_out1
    SLICE_X20Y4          FDRE                                         r  U_trigger/trigger_width_reg[1]/C
                         clock pessimism             -0.248     1.685    
    SLICE_X20Y4          FDRE (Hold_fdre_C_D)         0.091     1.776    U_trigger/trigger_width_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_trigger/trigger_delay_r_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_delay_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.738%)  route 0.101ns (35.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X27Y3          FDRE                                         r  U_trigger/trigger_delay_r_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_trigger/trigger_delay_r_reg[0][14]/Q
                         net (fo=2, routed)           0.101     1.666    U_trigger/trigger_delay_r[0]__0[14]
    SLICE_X25Y4          LUT5 (Prop_lut5_I3_O)        0.045     1.711 r  U_trigger/trigger_delay[14]_i_1/O
                         net (fo=1, routed)           0.000     1.711    U_trigger/trigger_delay[14]_i_1_n_0
    SLICE_X25Y4          FDRE                                         r  U_trigger/trigger_delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.834     1.936    U_trigger/clk_out1
    SLICE_X25Y4          FDRE                                         r  U_trigger/trigger_delay_reg[14]/C
                         clock pessimism             -0.496     1.440    
    SLICE_X25Y4          FDRE (Hold_fdre_C_D)         0.092     1.532    U_trigger/trigger_delay_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[4][8]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.231ns (39.423%)  route 0.355ns (60.577%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.565     1.424    U_trigger/clk_out1
    SLICE_X13Y5          FDRE                                         r  U_trigger/trigger_width_r_reg[4][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.141     1.565 r  U_trigger/trigger_width_r_reg[4][8]/Q
                         net (fo=1, routed)           0.107     1.671    U_trigger/trigger_width_r[4]__0[8]
    SLICE_X13Y5          LUT6 (Prop_lut6_I5_O)        0.045     1.716 r  U_trigger/trigger_width[8]_i_2/O
                         net (fo=1, routed)           0.248     1.965    U_trigger/trigger_width[8]_i_2_n_0
    SLICE_X18Y5          LUT6 (Prop_lut6_I3_O)        0.045     2.010 r  U_trigger/trigger_width[8]_i_1/O
                         net (fo=1, routed)           0.000     2.010    U_trigger/trigger_width[8]_i_1_n_0
    SLICE_X18Y5          FDRE                                         r  U_trigger/trigger_width_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.831     1.933    U_trigger/clk_out1
    SLICE_X18Y5          FDRE                                         r  U_trigger/trigger_width_reg[8]/C
                         clock pessimism             -0.248     1.685    
    SLICE_X18Y5          FDRE (Hold_fdre_C_D)         0.121     1.806    U_trigger/trigger_width_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[3][14]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.231ns (38.557%)  route 0.368ns (61.443%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.569     1.428    U_trigger/clk_out1
    SLICE_X7Y1           FDRE                                         r  U_trigger/trigger_width_r_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y1           FDRE (Prop_fdre_C_Q)         0.141     1.569 r  U_trigger/trigger_width_r_reg[3][14]/Q
                         net (fo=1, routed)           0.190     1.759    U_trigger/trigger_width_r[3]__0[14]
    SLICE_X10Y1          LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  U_trigger/trigger_width[14]_i_3/O
                         net (fo=1, routed)           0.178     1.982    U_trigger/trigger_width[14]_i_3_n_0
    SLICE_X18Y1          LUT6 (Prop_lut6_I5_O)        0.045     2.027 r  U_trigger/trigger_width[14]_i_1/O
                         net (fo=1, routed)           0.000     2.027    U_trigger/trigger_width[14]_i_1_n_0
    SLICE_X18Y1          FDRE                                         r  U_trigger/trigger_width_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.832     1.934    U_trigger/clk_out1
    SLICE_X18Y1          FDRE                                         r  U_trigger/trigger_width_reg[14]/C
                         clock pessimism             -0.248     1.686    
    SLICE_X18Y1          FDRE (Hold_fdre_C_D)         0.121     1.807    U_trigger/trigger_width_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U_trigger/U_match_cdc/req_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/U_match_cdc/req_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.964%)  route 0.173ns (55.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.560     1.419    U_trigger/U_match_cdc/clk_out1
    SLICE_X21Y11         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.141     1.560 r  U_trigger/U_match_cdc/req_pipe_reg[0]/Q
                         net (fo=1, routed)           0.173     1.732    U_trigger/U_match_cdc/req_pipe[0]
    SLICE_X21Y11         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.829     1.931    U_trigger/U_match_cdc/clk_out1
    SLICE_X21Y11         FDRE                                         r  U_trigger/U_match_cdc/req_pipe_reg[1]/C
                         clock pessimism             -0.512     1.419    
    SLICE_X21Y11         FDRE (Hold_fdre_C_D)         0.075     1.494    U_trigger/U_match_cdc/req_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U_trigger/trigger_width_r_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            U_trigger/trigger_width_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by trigger_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             trigger_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (trigger_clk rise@0.000ns - trigger_clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.231ns (38.949%)  route 0.362ns (61.051%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.524     1.383    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.012     0.371 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.462     0.833    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.859 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.566     1.425    U_trigger/clk_out1
    SLICE_X12Y1          FDRE                                         r  U_trigger/trigger_width_r_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y1          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  U_trigger/trigger_width_r_reg[1][2]/Q
                         net (fo=1, routed)           0.136     1.702    U_trigger/trigger_width_r[1]__0[2]
    SLICE_X13Y1          LUT6 (Prop_lut6_I3_O)        0.045     1.747 r  U_trigger/trigger_width[2]_i_3/O
                         net (fo=1, routed)           0.226     1.973    U_trigger/trigger_width[2]_i_3_n_0
    SLICE_X19Y4          LUT6 (Prop_lut6_I5_O)        0.045     2.018 r  U_trigger/trigger_width[2]_i_1/O
                         net (fo=1, routed)           0.000     2.018    U_trigger/trigger_width[2]_i_1_n_0
    SLICE_X19Y4          FDRE                                         r  U_trigger/trigger_width_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock trigger_clk rise edge)
                                                      0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    U_trigger_clock/inst/lopt
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.790     1.892    U_trigger_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.323     0.569 r  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.505     1.073    U_trigger_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.102 r  U_trigger_clock/inst/clkout1_buf/O
                         net (fo=1409, routed)        0.831     1.933    U_trigger/clk_out1
    SLICE_X19Y4          FDRE                                         r  U_trigger/trigger_width_reg[2]/C
                         clock pessimism             -0.248     1.685    
    SLICE_X19Y4          FDRE (Hold_fdre_C_D)         0.091     1.776    U_trigger/trigger_width_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         trigger_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y2    U_trigger_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X11Y14     U_pattern_matcher/arm_pipe_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X11Y14     U_pattern_matcher/arm_pipe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X12Y13     U_pattern_matcher/arm_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X30Y29     U_pattern_matcher/mask_r_reg[192]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y29     U_pattern_matcher/mask_r_reg[193]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y29     U_pattern_matcher/mask_r_reg[194]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X30Y28     U_pattern_matcher/mask_r_reg[195]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X35Y28     U_pattern_matcher/mask_r_reg[196]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y31     U_pattern_matcher/mask_r_reg[280]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y31     U_pattern_matcher/mask_r_reg[281]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y30     U_pattern_matcher/pattern_r_reg[280]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y31     U_pattern_matcher/pattern_r_reg[281]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X21Y30     U_pattern_matcher/mask_r_reg[286]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y30     U_pattern_matcher/mask_r_reg[287]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y30     U_pattern_matcher/pattern_r_reg[286]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X20Y30     U_pattern_matcher/pattern_r_reg[287]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X21Y18     U_pattern_matcher/pattern_bytes_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X21Y18     U_pattern_matcher/pattern_bytes_r_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y29     U_pattern_matcher/mask_r_reg[192]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y29     U_pattern_matcher/pattern_r_reg[195]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y7      U_trigger/trigger_delay_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y29     U_pattern_matcher/mask_r_reg[207]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X30Y29     U_pattern_matcher/mask_r_reg[213]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y30     U_pattern_matcher/mask_r_reg[214]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y30     U_pattern_matcher/mask_r_reg[215]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y30     U_pattern_matcher/mask_r_reg[217]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X27Y30     U_pattern_matcher/mask_r_reg[218]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X25Y30     U_pattern_matcher/pattern_r_reg[214]/C



---------------------------------------------------------------------------------------------------
From Clock:  usb_clk
  To Clock:  usb_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.264ns  (logic 0.433ns (5.961%)  route 6.831ns (94.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.433     5.050 r  U_usb_reg_main/reg_datao_reg[1]/Q
                         net (fo=139, routed)         6.831    11.881    U_reg_main/reg_userio_drive_data_reg[7]_1[1]
    SLICE_X32Y7          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.327    14.350    U_reg_main/clk_usb_buf
    SLICE_X32Y7          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[169]/C
                         clock pessimism              0.224    14.574    
                         clock uncertainty           -0.035    14.539    
    SLICE_X32Y7          FDRE (Setup_fdre_C_D)       -0.059    14.480    U_reg_main/reg_trigger_delay_reg[169]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 0.554ns (7.956%)  route 6.409ns (92.044%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.277ns = ( 14.277 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=127, routed)         5.837    10.889    U_usb_reg_main/Q[6]
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.121    11.010 r  U_usb_reg_main/reg_pattern[86]_i_1/O
                         net (fo=2, routed)           0.572    11.582    U_reg_usb/reg_pattern_reg[511]_1[73]
    SLICE_X13Y23         FDRE                                         r  U_reg_usb/reg_pattern_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.254    14.277    U_reg_usb/clk_usb_buf
    SLICE_X13Y23         FDRE                                         r  U_reg_usb/reg_pattern_reg[86]/C
                         clock pessimism              0.164    14.441    
                         clock uncertainty           -0.035    14.406    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)       -0.207    14.199    U_reg_usb/reg_pattern_reg[86]
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[446]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 0.561ns (8.109%)  route 6.357ns (91.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.286ns = ( 14.286 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=127, routed)         5.547    10.599    U_usb_reg_main/Q[6]
    SLICE_X16Y33         LUT3 (Prop_lut3_I1_O)        0.128    10.727 r  U_usb_reg_main/reg_pattern[446]_i_1/O
                         net (fo=2, routed)           0.811    11.537    U_reg_usb/reg_pattern_reg[511]_1[433]
    SLICE_X16Y41         FDRE                                         r  U_reg_usb/reg_pattern_reg[446]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.263    14.286    U_reg_usb/clk_usb_buf
    SLICE_X16Y41         FDRE                                         r  U_reg_usb/reg_pattern_reg[446]/C
                         clock pessimism              0.164    14.450    
                         clock uncertainty           -0.035    14.415    
    SLICE_X16Y41         FDRE (Setup_fdre_C_D)       -0.187    14.228    U_reg_usb/reg_pattern_reg[446]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                         -11.537    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[185]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.154ns  (logic 0.433ns (6.053%)  route 6.721ns (93.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.433     5.050 r  U_usb_reg_main/reg_datao_reg[1]/Q
                         net (fo=139, routed)         6.721    11.771    U_reg_main/reg_userio_drive_data_reg[7]_1[1]
    SLICE_X32Y6          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[185]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.327    14.350    U_reg_main/clk_usb_buf
    SLICE_X32Y6          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[185]/C
                         clock pessimism              0.224    14.574    
                         clock uncertainty           -0.035    14.539    
    SLICE_X32Y6          FDRE (Setup_fdre_C_D)       -0.059    14.480    U_reg_main/reg_trigger_delay_reg[185]
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.122ns  (logic 0.433ns (6.080%)  route 6.689ns (93.920%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.350ns = ( 14.350 - 10.000 ) 
    Source Clock Delay      (SCD):    4.617ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.436     4.617    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y41         FDRE                                         r  U_usb_reg_main/reg_datao_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.433     5.050 r  U_usb_reg_main/reg_datao_reg[1]/Q
                         net (fo=139, routed)         6.689    11.739    U_reg_main/reg_userio_drive_data_reg[7]_1[1]
    SLICE_X33Y6          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.327    14.350    U_reg_main/clk_usb_buf
    SLICE_X33Y6          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[137]/C
                         clock pessimism              0.224    14.574    
                         clock uncertainty           -0.035    14.539    
    SLICE_X33Y6          FDRE (Setup_fdre_C_D)       -0.073    14.466    U_reg_main/reg_trigger_delay_reg[137]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.740ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 0.554ns (8.081%)  route 6.302ns (91.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns = ( 14.276 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=127, routed)         5.837    10.889    U_usb_reg_main/Q[6]
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.121    11.010 r  U_usb_reg_main/reg_pattern[86]_i_1/O
                         net (fo=2, routed)           0.464    11.475    U_reg_usb/reg_pattern_reg[511]_1[73]
    SLICE_X13Y24         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.253    14.276    U_reg_usb/clk_usb_buf
    SLICE_X13Y24         FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[86]/C
                         clock pessimism              0.164    14.440    
                         clock uncertainty           -0.035    14.405    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)       -0.190    14.215    U_reg_usb/reg_pattern_mask_reg[86]
  -------------------------------------------------------------------
                         required time                         14.215    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                  2.740    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[94]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 0.547ns (7.980%)  route 6.308ns (92.020%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=127, routed)         5.459    10.511    U_usb_reg_main/Q[6]
    SLICE_X7Y29          LUT3 (Prop_lut3_I1_O)        0.114    10.625 r  U_usb_reg_main/reg_pattern[94]_i_1/O
                         net (fo=2, routed)           0.848    11.474    U_reg_usb/reg_pattern_reg[511]_1[81]
    SLICE_X6Y23          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[94]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.257    14.280    U_reg_usb/clk_usb_buf
    SLICE_X6Y23          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[94]/C
                         clock pessimism              0.164    14.444    
                         clock uncertainty           -0.035    14.409    
    SLICE_X6Y23          FDRE (Setup_fdre_C_D)       -0.171    14.238    U_reg_usb/reg_pattern_mask_reg[94]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -11.474    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.765ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_mask_reg[358]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 0.548ns (8.066%)  route 6.246ns (91.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=127, routed)         5.033    10.085    U_usb_reg_main/Q[6]
    SLICE_X5Y26          LUT3 (Prop_lut3_I1_O)        0.115    10.200 r  U_usb_reg_main/reg_pattern[358]_i_1/O
                         net (fo=2, routed)           1.213    11.413    U_reg_usb/reg_pattern_reg[511]_1[345]
    SLICE_X8Y30          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[358]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.261    14.284    U_reg_usb/clk_usb_buf
    SLICE_X8Y30          FDRE                                         r  U_reg_usb/reg_pattern_mask_reg[358]/C
                         clock pessimism              0.164    14.448    
                         clock uncertainty           -0.035    14.413    
    SLICE_X8Y30          FDRE (Setup_fdre_C_D)       -0.234    14.179    U_reg_usb/reg_pattern_mask_reg[358]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                         -11.413    
  -------------------------------------------------------------------
                         slack                                  2.765    

Slack (MET) :             2.774ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_main/reg_trigger_delay_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        7.050ns  (logic 0.538ns (7.631%)  route 6.512ns (92.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.284ns = ( 14.284 - 10.000 ) 
    Source Clock Delay      (SCD):    4.601ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.420     4.601    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y23         FDRE                                         r  U_usb_reg_main/reg_datao_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.433     5.034 r  U_usb_reg_main/reg_datao_reg[2]/Q
                         net (fo=135, routed)         5.790    10.824    U_usb_reg_main/Q[2]
    SLICE_X23Y3          LUT4 (Prop_lut4_I0_O)        0.105    10.929 r  U_usb_reg_main/reg_trigger_delay[154]_i_1/O
                         net (fo=2, routed)           0.722    11.651    U_reg_main/reg_trigger_delay_reg[159]_0[18]
    SLICE_X27Y5          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.261    14.284    U_reg_main/clk_usb_buf
    SLICE_X27Y5          FDRE                                         r  U_reg_main/reg_trigger_delay_reg[154]/C
                         clock pessimism              0.224    14.508    
                         clock uncertainty           -0.035    14.473    
    SLICE_X27Y5          FDRE (Setup_fdre_C_D)       -0.047    14.426    U_reg_main/reg_trigger_delay_reg[154]
  -------------------------------------------------------------------
                         required time                         14.426    
                         arrival time                         -11.651    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.837ns  (required time - arrival time)
  Source:                 U_usb_reg_main/reg_datao_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/reg_pattern_reg[342]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usb_clk rise@10.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 0.538ns (7.778%)  route 6.379ns (92.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.283ns = ( 14.283 - 10.000 ) 
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.685     3.100    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     3.181 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.438     4.619    U_usb_reg_main/clk_usb_buf
    SLICE_X38Y2          FDRE                                         r  U_usb_reg_main/reg_datao_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDRE (Prop_fdre_C_Q)         0.433     5.052 r  U_usb_reg_main/reg_datao_reg[6]/Q
                         net (fo=127, routed)         5.837    10.889    U_usb_reg_main/Q[6]
    SLICE_X13Y31         LUT3 (Prop_lut3_I1_O)        0.105    10.994 r  U_usb_reg_main/reg_pattern[342]_i_1/O
                         net (fo=2, routed)           0.542    11.536    U_reg_usb/reg_pattern_reg[511]_1[329]
    SLICE_X12Y31         FDRE                                         r  U_reg_usb/reg_pattern_reg[342]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)   10.000    10.000 r  
    D1                                                0.000    10.000 r  usb_clk (IN)
                         net (fo=0)                   0.000    10.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         1.350    11.350 r  U_usb_clk_buf/O
                         net (fo=1, routed)           1.597    12.947    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    13.024 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        1.260    14.283    U_reg_usb/clk_usb_buf
    SLICE_X12Y31         FDRE                                         r  U_reg_usb/reg_pattern_reg[342]/C
                         clock pessimism              0.164    14.447    
                         clock uncertainty           -0.035    14.412    
    SLICE_X12Y31         FDRE (Setup_fdre_C_D)       -0.039    14.373    U_reg_usb/reg_pattern_reg[342]
  -------------------------------------------------------------------
                         required time                         14.373    
                         arrival time                         -11.536    
  -------------------------------------------------------------------
                         slack                                  2.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_fifo/fifo_overflow_blocked_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/fifo_overflow_blocked_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.565     1.473    U_fifo/clk_usb_buf
    SLICE_X31Y7          FDRE                                         r  U_fifo/fifo_overflow_blocked_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y7          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  U_fifo/fifo_overflow_blocked_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.669    U_fifo/fifo_overflow_blocked_pipe[0]
    SLICE_X31Y7          FDRE                                         r  U_fifo/fifo_overflow_blocked_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.834     1.986    U_fifo/clk_usb_buf
    SLICE_X31Y7          FDRE                                         r  U_fifo/fifo_overflow_blocked_pipe_reg[1]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X31Y7          FDRE (Hold_fdre_C_D)         0.075     1.548    U_fifo/fifo_overflow_blocked_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.570     1.478    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X3Y5           FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.674    U_usb_autodetect/U_match_cdc/ack_pipe[0]
    SLICE_X3Y5           FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.839     1.991    U_usb_autodetect/U_match_cdc/clk_usb_buf
    SLICE_X3Y5           FDRE                                         r  U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.075     1.553    U_usb_autodetect/U_match_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_fifo/fifo_full_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/fifo_full_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.590     1.498    U_fifo/clk_usb_buf
    SLICE_X32Y12         FDRE                                         r  U_fifo/fifo_full_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  U_fifo/fifo_full_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.703    U_fifo/fifo_full_pipe[0]
    SLICE_X32Y12         FDRE                                         r  U_fifo/fifo_full_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.859     2.011    U_fifo/clk_usb_buf
    SLICE_X32Y12         FDRE                                         r  U_fifo/fifo_full_pipe_reg[1]/C
                         clock pessimism             -0.514     1.498    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.075     1.573    U_fifo/fifo_full_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.562     1.470    U_reg_usb/U_stat_update_cdc/clk_usb_buf
    SLICE_X8Y13          FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[0]/Q
                         net (fo=1, routed)           0.064     1.675    U_reg_usb/U_stat_update_cdc/ack_pipe[0]
    SLICE_X8Y13          FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.831     1.983    U_reg_usb/U_stat_update_cdc/clk_usb_buf
    SLICE_X8Y13          FDRE                                         r  U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]/C
                         clock pessimism             -0.514     1.470    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.075     1.545    U_reg_usb/U_stat_update_cdc/ack_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_fe_capture_main/capturing_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fe_capture_main/capturing_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.589     1.497    U_fe_capture_main/clk_usb_buf
    SLICE_X34Y15         FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  U_fe_capture_main/capturing_pipe_reg[0]/Q
                         net (fo=1, routed)           0.055     1.716    U_fe_capture_main/capturing_pipe[0]
    SLICE_X34Y15         FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.857     2.009    U_fe_capture_main/clk_usb_buf
    SLICE_X34Y15         FDRE                                         r  U_fe_capture_main/capturing_pipe_reg[1]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.060     1.557    U_fe_capture_main/capturing_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[6]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.204ns (42.048%)  route 0.281ns (57.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.598     1.506    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[6])
                                                      0.204     1.710 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[6]
                         net (fo=1, routed)           0.281     1.991    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/p_23_out[6]
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.874     2.027    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.530    
    RAMB36_X0Y0          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[6])
                                                      0.296     1.826    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[11]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.204ns (41.961%)  route 0.282ns (58.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.598     1.506    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[11])
                                                      0.204     1.710 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[11]
                         net (fo=1, routed)           0.282     1.992    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/p_23_out[11]
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.874     2.027    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.530    
    RAMB36_X0Y0          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[11])
                                                      0.296     1.826    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[14]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.204ns (41.961%)  route 0.282ns (58.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.598     1.506    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[14])
                                                      0.204     1.710 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[14]
                         net (fo=1, routed)           0.282     1.992    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/p_23_out[14]
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.874     2.027    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.530    
    RAMB36_X0Y0          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[14])
                                                      0.296     1.826    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.204ns (41.961%)  route 0.282ns (58.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.598     1.506    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[3])
                                                      0.204     1.710 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[3]
                         net (fo=1, routed)           0.282     1.992    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/p_23_out[3]
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.874     2.027    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.530    
    RAMB36_X0Y0          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[3])
                                                      0.296     1.826    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[5]
                            (rising edge-triggered cell FIFO36E1 clocked by usb_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usb_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usb_clk rise@0.000ns - usb_clk rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.204ns (41.961%)  route 0.282ns (58.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.630     0.882    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.908 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.598     1.506    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/rd_clk
    RAMB36_X0Y1          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          FIFO36E1 (Prop_fifo36e1_RDCLK_DO[5])
                                                      0.204     1.710 r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DO[5]
                         net (fo=1, routed)           0.282     1.992    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/p_23_out[5]
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock usb_clk rise edge)    0.000     0.000 r  
    D1                                                0.000     0.000 r  usb_clk (IN)
                         net (fo=0)                   0.000     0.000    usb_clk
    D1                   IBUF (Prop_ibuf_I_O)         0.440     0.440 r  U_usb_clk_buf/O
                         net (fo=1, routed)           0.684     1.124    clk_usb_buf
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.153 r  clk_usb_buf_BUFG_inst/O
                         net (fo=1705, routed)        0.874     2.027    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/rd_clk
    RAMB36_X0Y0          FIFO36E1                                     r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism             -0.498     1.530    
    RAMB36_X0Y0          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[5])
                                                      0.296     1.826    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usb_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { usb_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y0      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[2].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y2      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[3].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     FIFO36E1/WRCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y3      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[4].gbldl.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/RDCLK    n/a            2.170         10.000      7.830      RAMB36_X0Y1      U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gchain.gp1[1].gbldc.inst_prim/gf36e1_inst.sngfifo36e1/RDCLK
Min Period        n/a     MMCME2_ADV/PSCLK  n/a            1.999         10.000      8.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Min Period        n/a     BUFG/I            n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clk_usb_buf_BUFG_inst/I
Min Period        n/a     FDRE/C            n/a            1.000         10.000      9.000      SLICE_X32Y15     U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gunf.gunf2.UNDERFLOW_reg/C
Low Pulse Width   Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X13Y25     U_reg_usb/reg_pattern_mask_reg[64]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y24     U_reg_usb/reg_pattern_mask_reg[65]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X13Y25     U_reg_usb/reg_pattern_mask_reg[66]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X13Y25     U_reg_usb/reg_pattern_mask_reg[67]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y24     U_reg_usb/reg_pattern_mask_reg[68]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y24     U_reg_usb/reg_pattern_mask_reg[69]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y24     U_reg_usb/reg_pattern_mask_reg[70]/C
Low Pulse Width   Slow    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X12Y24     U_reg_usb/reg_pattern_mask_reg[71]/C
High Pulse Width  Fast    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.000      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK  n/a            1.000         5.000       4.001      MMCME2_ADV_X0Y0  U_trigger_clock/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y3      U_reg_main/reg_trigger_width_reg[120]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y3      U_reg_main/reg_trigger_width_reg[121]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y3      U_reg_main/reg_trigger_width_reg[122]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y3      U_reg_main/reg_trigger_width_reg[123]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y3      U_reg_main/reg_trigger_width_reg[124]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y3      U_reg_main/reg_trigger_width_reg[125]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X16Y3      U_reg_main/reg_trigger_width_reg[126]/C
High Pulse Width  Fast    FDRE/C            n/a            0.500         5.000       4.500      SLICE_X38Y40     U_usb_reg_main/cwusb_wrn_rs_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  fe_clk
  To Clock:  fe_clk

Setup :            0  Failing Endpoints,  Worst Slack       14.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.448ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.760ns  (required time - arrival time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (recovery check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (fe_clk rise@16.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.348ns (46.293%)  route 0.404ns (53.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 20.269 - 16.000 ) 
    Source Clock Delay      (SCD):    4.538ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.630     3.019    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.100 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.438     4.538    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y0          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDPE (Prop_fdpe_C_Q)         0.348     4.886 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.404     5.289    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X37Y0          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)    16.000    16.000 r  
    H13                                               0.000    16.000 r  fe_clk (IN)
                         net (fo=0)                   0.000    16.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         1.323    17.323 r  U_clk_fe_buf/O
                         net (fo=2, routed)           1.541    18.864    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.941 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         1.328    20.269    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X37Y0          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism              0.244    20.514    
                         clock uncertainty           -0.035    20.478    
    SLICE_X37Y0          FDPE (Recov_fdpe_C_PRE)     -0.429    20.049    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         20.049    
                         arrival time                          -5.289    
  -------------------------------------------------------------------
                         slack                                 14.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock fe_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (fe_clk rise@0.000ns - fe_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.061%)  route 0.184ns (58.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.607     0.833    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.859 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.594     1.453    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X36Y0          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDPE (Prop_fdpe_C_Q)         0.128     1.581 f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.184     1.764    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X37Y0          FDPE                                         f  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock fe_clk rise edge)     0.000     0.000 r  
    H13                                               0.000     0.000 r  fe_clk (IN)
                         net (fo=0)                   0.000     0.000    fe_clk
    H13                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_fe_buf/O
                         net (fo=2, routed)           0.660     1.073    clk_fe_buf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.102 r  clk_fe_buf_BUFG_inst/O
                         net (fo=849, routed)         0.865     1.967    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_clk
    SLICE_X37Y0          FDPE                                         r  U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg/C
                         clock pessimism             -0.501     1.466    
    SLICE_X37Y0          FDPE (Remov_fdpe_C_PRE)     -0.149     1.317    U_fifo/U_fifo/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.448    





