<stg><name>loop_perfect</name>


<trans_list>

<trans id="269" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %A_addr_10 = getelementptr i5 %A, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="A_addr_10"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5">
<![CDATA[
entry:60 %A_load_9 = load i5 %A_addr_10

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:105 %A_addr_18 = getelementptr i5 %A, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="A_addr_18"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5">
<![CDATA[
entry:106 %A_load_17 = load i5 %A_addr_18

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:158 %B_addr_1 = getelementptr i6 %B, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="B_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:159 %store_ln31 = store i6 0, i5 %B_addr_1

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:162 %B_addr_3 = getelementptr i6 %B, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="B_addr_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:163 %store_ln31 = store i6 0, i5 %B_addr_3

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %A_addr = getelementptr i5 %A, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5">
<![CDATA[
entry:7 %acc_V = load i5 %A_addr

]]></Node>
<StgValue><ssdm name="acc_V"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="5">
<![CDATA[
entry:60 %A_load_9 = load i5 %A_addr_10

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70 %A_addr_12 = getelementptr i5 %A, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="A_addr_12"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5">
<![CDATA[
entry:71 %A_load_11 = load i5 %A_addr_12

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5">
<![CDATA[
entry:106 %A_load_17 = load i5 %A_addr_18

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="5">
<![CDATA[
entry:107 %sext_ln886_19 = sext i5 %A_load_17

]]></Node>
<StgValue><ssdm name="sext_ln886_19"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:108 %mul_ln886_2 = mul i10 %sext_ln886_19, i10 19

]]></Node>
<StgValue><ssdm name="mul_ln886_2"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:166 %B_addr_5 = getelementptr i6 %B, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="B_addr_5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:167 %store_ln31 = store i6 0, i5 %B_addr_5

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:170 %B_addr_7 = getelementptr i6 %B, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="B_addr_7"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:171 %store_ln31 = store i6 0, i5 %B_addr_7

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5">
<![CDATA[
entry:7 %acc_V = load i5 %A_addr

]]></Node>
<StgValue><ssdm name="acc_V"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %A_addr_1 = getelementptr i5 %A, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5">
<![CDATA[
entry:10 %A_load = load i5 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %A_addr_2 = getelementptr i5 %A, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5">
<![CDATA[
entry:14 %A_load_1 = load i5 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5">
<![CDATA[
entry:71 %A_load_11 = load i5 %A_addr_12

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:108 %mul_ln886_2 = mul i10 %sext_ln886_19, i10 19

]]></Node>
<StgValue><ssdm name="mul_ln886_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:174 %B_addr_9 = getelementptr i6 %B, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="B_addr_9"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:175 %store_ln31 = store i6 0, i5 %B_addr_9

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:178 %B_addr_11 = getelementptr i6 %B, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="B_addr_11"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:179 %store_ln31 = store i6 0, i5 %B_addr_11

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="5">
<![CDATA[
entry:8 %sext_ln21 = sext i5 %acc_V

]]></Node>
<StgValue><ssdm name="sext_ln21"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5">
<![CDATA[
entry:10 %A_load = load i5 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="5">
<![CDATA[
entry:14 %A_load_1 = load i5 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %A_addr_3 = getelementptr i5 %A, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5">
<![CDATA[
entry:21 %A_load_2 = load i5 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %A_addr_4 = getelementptr i5 %A, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5">
<![CDATA[
entry:25 %A_load_3 = load i5 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:108 %mul_ln886_2 = mul i10 %sext_ln886_19, i10 19

]]></Node>
<StgValue><ssdm name="mul_ln886_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:135 %add_ln886_16 = add i10 %mul_ln886_2, i10 %sext_ln21

]]></Node>
<StgValue><ssdm name="add_ln886_16"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:182 %B_addr_13 = getelementptr i6 %B, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="B_addr_13"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:183 %store_ln31 = store i6 0, i5 %B_addr_13

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:186 %B_addr_15 = getelementptr i6 %B, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="B_addr_15"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:187 %store_ln31 = store i6 0, i5 %B_addr_15

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
entry:11 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_load, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="6">
<![CDATA[
entry:12 %sext_ln232 = sext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln232"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="5">
<![CDATA[
entry:15 %sext_ln886 = sext i5 %A_load_1

]]></Node>
<StgValue><ssdm name="sext_ln886"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
entry:16 %shl_ln886_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_load_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln886_1"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="7">
<![CDATA[
entry:17 %sext_ln886_1 = sext i7 %shl_ln886_1

]]></Node>
<StgValue><ssdm name="sext_ln886_1"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:18 %sub_ln886 = sub i8 %sext_ln886_1, i8 %sext_ln886

]]></Node>
<StgValue><ssdm name="sub_ln886"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="8">
<![CDATA[
entry:19 %sext_ln232_1 = sext i8 %sub_ln886

]]></Node>
<StgValue><ssdm name="sext_ln232_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5">
<![CDATA[
entry:21 %A_load_2 = load i5 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
entry:22 %shl_ln886_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_load_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln886_2"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="7">
<![CDATA[
entry:23 %sext_ln232_2 = sext i7 %shl_ln886_2

]]></Node>
<StgValue><ssdm name="sext_ln232_2"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5">
<![CDATA[
entry:25 %A_load_3 = load i5 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %A_addr_5 = getelementptr i5 %A, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5">
<![CDATA[
entry:30 %A_load_4 = load i5 %A_addr_5

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %A_addr_6 = getelementptr i5 %A, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5">
<![CDATA[
entry:38 %A_load_5 = load i5 %A_addr_6

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:109 %add_ln886 = add i9 %sext_ln232_1, i9 %sext_ln232_2

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:110 %add_ln886_1 = add i9 %add_ln886, i9 %sext_ln232

]]></Node>
<StgValue><ssdm name="add_ln886_1"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:135 %add_ln886_16 = add i10 %mul_ln886_2, i10 %sext_ln21

]]></Node>
<StgValue><ssdm name="add_ln886_16"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:190 %B_addr_17 = getelementptr i6 %B, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="B_addr_17"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:191 %store_ln31 = store i6 0, i5 %B_addr_17

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:194 %B_addr_19 = getelementptr i6 %B, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="B_addr_19"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:195 %store_ln31 = store i6 0, i5 %B_addr_19

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
entry:27 %shl_ln886_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_load_3, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln886_3"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="7">
<![CDATA[
entry:28 %sext_ln232_3 = sext i7 %shl_ln886_3

]]></Node>
<StgValue><ssdm name="sext_ln232_3"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5">
<![CDATA[
entry:30 %A_load_4 = load i5 %A_addr_5

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:31 %shl_ln886_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_load_4, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln886_4"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="8">
<![CDATA[
entry:32 %sext_ln886_3 = sext i8 %shl_ln886_4

]]></Node>
<StgValue><ssdm name="sext_ln886_3"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
entry:33 %shl_ln886_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_load_4, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln886_5"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="6">
<![CDATA[
entry:34 %sext_ln886_4 = sext i6 %shl_ln886_5

]]></Node>
<StgValue><ssdm name="sext_ln886_4"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:35 %sub_ln886_1 = sub i9 %sext_ln886_3, i9 %sext_ln886_4

]]></Node>
<StgValue><ssdm name="sub_ln886_1"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="9">
<![CDATA[
entry:36 %sext_ln232_4 = sext i9 %sub_ln886_1

]]></Node>
<StgValue><ssdm name="sext_ln232_4"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5">
<![CDATA[
entry:38 %A_load_5 = load i5 %A_addr_6

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="5">
<![CDATA[
entry:39 %sext_ln886_5 = sext i5 %A_load_5

]]></Node>
<StgValue><ssdm name="sext_ln886_5"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:40 %shl_ln886_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_load_5, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln886_6"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="8">
<![CDATA[
entry:41 %sext_ln886_6 = sext i8 %shl_ln886_6

]]></Node>
<StgValue><ssdm name="sext_ln886_6"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:42 %sub_ln886_2 = sub i9 %sext_ln886_6, i9 %sext_ln886_5

]]></Node>
<StgValue><ssdm name="sub_ln886_2"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="9">
<![CDATA[
entry:43 %sext_ln232_5 = sext i9 %sub_ln886_2

]]></Node>
<StgValue><ssdm name="sext_ln232_5"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %A_addr_7 = getelementptr i5 %A, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5">
<![CDATA[
entry:45 %A_load_6 = load i5 %A_addr_7

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %A_addr_8 = getelementptr i5 %A, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5">
<![CDATA[
entry:49 %A_load_7 = load i5 %A_addr_8

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="5">
<![CDATA[
entry:61 %sext_ln886_9 = sext i5 %A_load_9

]]></Node>
<StgValue><ssdm name="sext_ln886_9"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:62 %mul_ln886 = mul i10 %sext_ln886_9, i10 11

]]></Node>
<StgValue><ssdm name="mul_ln886"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="9">
<![CDATA[
entry:111 %sext_ln886_20 = sext i9 %add_ln886_1

]]></Node>
<StgValue><ssdm name="sext_ln886_20"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:112 %add_ln886_2 = add i10 %sext_ln232_4, i10 %sext_ln232_5

]]></Node>
<StgValue><ssdm name="add_ln886_2"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:113 %add_ln886_3 = add i10 %add_ln886_2, i10 %sext_ln232_3

]]></Node>
<StgValue><ssdm name="add_ln886_3"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="10">
<![CDATA[
entry:114 %sext_ln886_21 = sext i10 %add_ln886_3

]]></Node>
<StgValue><ssdm name="sext_ln886_21"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:115 %add_ln886_4 = add i11 %sext_ln886_21, i11 %sext_ln886_20

]]></Node>
<StgValue><ssdm name="add_ln886_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="113" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5">
<![CDATA[
entry:45 %A_load_6 = load i5 %A_addr_7

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5">
<![CDATA[
entry:49 %A_load_7 = load i5 %A_addr_8

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %A_addr_9 = getelementptr i5 %A, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5">
<![CDATA[
entry:54 %A_load_8 = load i5 %A_addr_9

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:62 %mul_ln886 = mul i10 %sext_ln886_9, i10 11

]]></Node>
<StgValue><ssdm name="mul_ln886"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %A_addr_11 = getelementptr i5 %A, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="A_addr_11"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5">
<![CDATA[
entry:64 %A_load_10 = load i5 %A_addr_11

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="5">
<![CDATA[
entry:72 %sext_ln886_12 = sext i5 %A_load_11

]]></Node>
<StgValue><ssdm name="sext_ln886_12"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:73 %mul_ln886_1 = mul i10 %sext_ln886_12, i10 13

]]></Node>
<StgValue><ssdm name="mul_ln886_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5">
<![CDATA[
entry:54 %A_load_8 = load i5 %A_addr_9

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:62 %mul_ln886 = mul i10 %sext_ln886_9, i10 11

]]></Node>
<StgValue><ssdm name="mul_ln886"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="5">
<![CDATA[
entry:64 %A_load_10 = load i5 %A_addr_11

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:65 %shl_ln886_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_10, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln886_10"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="9">
<![CDATA[
entry:66 %sext_ln886_10 = sext i9 %shl_ln886_10

]]></Node>
<StgValue><ssdm name="sext_ln886_10"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
entry:67 %shl_ln886_11 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %A_load_10, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln886_11"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="7">
<![CDATA[
entry:68 %sext_ln886_11 = sext i7 %shl_ln886_11

]]></Node>
<StgValue><ssdm name="sext_ln886_11"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:69 %sub_ln886_3 = sub i10 %sext_ln886_10, i10 %sext_ln886_11

]]></Node>
<StgValue><ssdm name="sub_ln886_3"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:73 %mul_ln886_1 = mul i10 %sext_ln886_12, i10 13

]]></Node>
<StgValue><ssdm name="mul_ln886_1"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75 %A_addr_13 = getelementptr i5 %A, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="A_addr_13"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5">
<![CDATA[
entry:76 %A_load_12 = load i5 %A_addr_13

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:83 %A_addr_14 = getelementptr i5 %A, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="A_addr_14"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="5">
<![CDATA[
entry:84 %A_load_13 = load i5 %A_addr_14

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:121 %add_ln886_7 = add i10 %mul_ln886, i10 %sub_ln886_3

]]></Node>
<StgValue><ssdm name="add_ln886_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:46 %shl_ln886_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_load_6, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln886_7"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="8">
<![CDATA[
entry:47 %sext_ln232_6 = sext i8 %shl_ln886_7

]]></Node>
<StgValue><ssdm name="sext_ln232_6"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:51 %shl_ln886_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_load_7, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln886_8"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="8">
<![CDATA[
entry:52 %sext_ln232_7 = sext i8 %shl_ln886_8

]]></Node>
<StgValue><ssdm name="sext_ln232_7"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
entry:55 %shl_ln886_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %A_load_8, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln886_9"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="8">
<![CDATA[
entry:56 %sext_ln886_8 = sext i8 %shl_ln886_9

]]></Node>
<StgValue><ssdm name="sext_ln886_8"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
entry:57 %shl_ln886_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_load_8, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln886_s"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="6">
<![CDATA[
entry:58 %sext_ln232_8 = sext i6 %shl_ln886_s

]]></Node>
<StgValue><ssdm name="sext_ln232_8"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:73 %mul_ln886_1 = mul i10 %sext_ln886_12, i10 13

]]></Node>
<StgValue><ssdm name="mul_ln886_1"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="10">
<![CDATA[
entry:74 %sext_ln232_9 = sext i10 %mul_ln886_1

]]></Node>
<StgValue><ssdm name="sext_ln232_9"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="5" op_0_bw="5">
<![CDATA[
entry:76 %A_load_12 = load i5 %A_addr_13

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:77 %shl_ln886_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_12, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln886_12"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="9">
<![CDATA[
entry:78 %sext_ln886_13 = sext i9 %shl_ln886_12

]]></Node>
<StgValue><ssdm name="sext_ln886_13"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
entry:79 %shl_ln886_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_load_12, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln886_13"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="10" op_0_bw="6">
<![CDATA[
entry:80 %sext_ln886_14 = sext i6 %shl_ln886_13

]]></Node>
<StgValue><ssdm name="sext_ln886_14"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:81 %sub_ln886_4 = sub i10 %sext_ln886_13, i10 %sext_ln886_14

]]></Node>
<StgValue><ssdm name="sub_ln886_4"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="10">
<![CDATA[
entry:82 %sext_ln232_10 = sext i10 %sub_ln886_4

]]></Node>
<StgValue><ssdm name="sext_ln232_10"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="5">
<![CDATA[
entry:84 %A_load_13 = load i5 %A_addr_14

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="5">
<![CDATA[
entry:85 %sext_ln886_15 = sext i5 %A_load_13

]]></Node>
<StgValue><ssdm name="sext_ln886_15"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:86 %shl_ln886_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_13, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln886_14"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="10" op_0_bw="9">
<![CDATA[
entry:87 %sext_ln886_16 = sext i9 %shl_ln886_14

]]></Node>
<StgValue><ssdm name="sext_ln886_16"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:88 %sub_ln886_5 = sub i10 %sext_ln886_16, i10 %sext_ln886_15

]]></Node>
<StgValue><ssdm name="sub_ln886_5"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="10">
<![CDATA[
entry:89 %sext_ln232_11 = sext i10 %sub_ln886_5

]]></Node>
<StgValue><ssdm name="sext_ln232_11"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90 %A_addr_15 = getelementptr i5 %A, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5">
<![CDATA[
entry:91 %A_load_14 = load i5 %A_addr_15

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:94 %A_addr_16 = getelementptr i5 %A, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5">
<![CDATA[
entry:95 %A_load_15 = load i5 %A_addr_16

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:117 %add_ln886_5 = add i9 %sext_ln232_7, i9 %sext_ln232_8

]]></Node>
<StgValue><ssdm name="add_ln886_5"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="9">
<![CDATA[
entry:118 %sext_ln886_23 = sext i9 %add_ln886_5

]]></Node>
<StgValue><ssdm name="sext_ln886_23"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:119 %add_ln886_6 = add i10 %sext_ln886_23, i10 %sext_ln232_6

]]></Node>
<StgValue><ssdm name="add_ln886_6"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="10">
<![CDATA[
entry:120 %sext_ln886_24 = sext i10 %add_ln886_6

]]></Node>
<StgValue><ssdm name="sext_ln886_24"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:121 %add_ln886_7 = add i10 %mul_ln886, i10 %sub_ln886_3

]]></Node>
<StgValue><ssdm name="add_ln886_7"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="10">
<![CDATA[
entry:122 %sext_ln886_25 = sext i10 %add_ln886_7

]]></Node>
<StgValue><ssdm name="sext_ln886_25"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:123 %add_ln886_8 = add i11 %sext_ln886_25, i11 %sext_ln886_8

]]></Node>
<StgValue><ssdm name="add_ln886_8"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:124 %add_ln886_9 = add i11 %add_ln886_8, i11 %sext_ln886_24

]]></Node>
<StgValue><ssdm name="add_ln886_9"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:127 %add_ln886_11 = add i11 %sext_ln232_10, i11 %sext_ln232_11

]]></Node>
<StgValue><ssdm name="add_ln886_11"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:128 %add_ln886_12 = add i11 %add_ln886_11, i11 %sext_ln232_9

]]></Node>
<StgValue><ssdm name="add_ln886_12"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="5">
<![CDATA[
entry:26 %sext_ln886_2 = sext i5 %A_load_3

]]></Node>
<StgValue><ssdm name="sext_ln886_2"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="5">
<![CDATA[
entry:50 %sext_ln886_7 = sext i5 %A_load_7

]]></Node>
<StgValue><ssdm name="sext_ln886_7"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5">
<![CDATA[
entry:91 %A_load_14 = load i5 %A_addr_15

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5">
<![CDATA[
entry:95 %A_load_15 = load i5 %A_addr_16

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="5">
<![CDATA[
entry:96 %sext_ln886_17 = sext i5 %A_load_15

]]></Node>
<StgValue><ssdm name="sext_ln886_17"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:99 %A_addr_17 = getelementptr i5 %A, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="A_addr_17"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5">
<![CDATA[
entry:100 %A_load_16 = load i5 %A_addr_17

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:128 %add_ln886_12 = add i11 %add_ln886_11, i11 %sext_ln232_9

]]></Node>
<StgValue><ssdm name="add_ln886_12"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:138 %add_ln886_18 = add i6 %sext_ln886_7, i6 %sext_ln886_17

]]></Node>
<StgValue><ssdm name="add_ln886_18"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="6">
<![CDATA[
entry:139 %sext_ln886_31 = sext i6 %add_ln886_18

]]></Node>
<StgValue><ssdm name="sext_ln886_31"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:140 %add_ln886_19 = add i7 %sext_ln886_31, i7 %sext_ln886_2

]]></Node>
<StgValue><ssdm name="add_ln886_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="184" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:92 %shl_ln886_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_14, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln886_15"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="9">
<![CDATA[
entry:93 %sext_ln232_12 = sext i9 %shl_ln886_15

]]></Node>
<StgValue><ssdm name="sext_ln232_12"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:97 %shl_ln886_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_15, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln886_16"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="9">
<![CDATA[
entry:98 %sext_ln232_13 = sext i9 %shl_ln886_16

]]></Node>
<StgValue><ssdm name="sext_ln232_13"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5">
<![CDATA[
entry:100 %A_load_16 = load i5 %A_addr_17

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
entry:101 %shl_ln886_17 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %A_load_16, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln886_17"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="9">
<![CDATA[
entry:102 %sext_ln886_18 = sext i9 %shl_ln886_17

]]></Node>
<StgValue><ssdm name="sext_ln886_18"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
entry:103 %shl_ln886_18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %A_load_16, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln886_18"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="6">
<![CDATA[
entry:104 %sext_ln232_14 = sext i6 %shl_ln886_18

]]></Node>
<StgValue><ssdm name="sext_ln232_14"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="11">
<![CDATA[
entry:129 %sext_ln886_27 = sext i11 %add_ln886_12

]]></Node>
<StgValue><ssdm name="sext_ln886_27"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:130 %add_ln886_13 = add i10 %sext_ln232_13, i10 %sext_ln232_14

]]></Node>
<StgValue><ssdm name="add_ln886_13"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="10">
<![CDATA[
entry:131 %sext_ln886_28 = sext i10 %add_ln886_13

]]></Node>
<StgValue><ssdm name="sext_ln886_28"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:132 %add_ln886_14 = add i11 %sext_ln886_28, i11 %sext_ln232_12

]]></Node>
<StgValue><ssdm name="add_ln886_14"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="11">
<![CDATA[
entry:133 %sext_ln886_29 = sext i11 %add_ln886_14

]]></Node>
<StgValue><ssdm name="sext_ln886_29"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:134 %add_ln886_15 = add i12 %sext_ln886_29, i12 %sext_ln886_27

]]></Node>
<StgValue><ssdm name="add_ln886_15"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="10">
<![CDATA[
entry:136 %sext_ln886_30 = sext i10 %add_ln886_16

]]></Node>
<StgValue><ssdm name="sext_ln886_30"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:137 %add_ln886_17 = add i11 %sext_ln886_30, i11 %sext_ln886_18

]]></Node>
<StgValue><ssdm name="add_ln886_17"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="7">
<![CDATA[
entry:141 %sext_ln886_32 = sext i7 %add_ln886_19

]]></Node>
<StgValue><ssdm name="sext_ln886_32"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:142 %add_ln886_20 = add i11 %sext_ln886_32, i11 %add_ln886_17

]]></Node>
<StgValue><ssdm name="add_ln886_20"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="11">
<![CDATA[
entry:143 %sext_ln886_33 = sext i11 %add_ln886_20

]]></Node>
<StgValue><ssdm name="sext_ln886_33"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:144 %add_ln886_21 = add i12 %sext_ln886_33, i12 %add_ln886_15

]]></Node>
<StgValue><ssdm name="add_ln886_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="11">
<![CDATA[
entry:116 %sext_ln886_22 = sext i11 %add_ln886_4

]]></Node>
<StgValue><ssdm name="sext_ln886_22"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="11">
<![CDATA[
entry:125 %sext_ln886_26 = sext i11 %add_ln886_9

]]></Node>
<StgValue><ssdm name="sext_ln886_26"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:126 %add_ln886_10 = add i12 %sext_ln886_26, i12 %sext_ln886_22

]]></Node>
<StgValue><ssdm name="add_ln886_10"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:145 %acc_V_1 = add i12 %add_ln886_21, i12 %add_ln886_10

]]></Node>
<StgValue><ssdm name="acc_V_1"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="26" op_0_bw="12">
<![CDATA[
entry:146 %sext_ln1559 = sext i12 %acc_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1559"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:147 %mul_ln1559 = mul i26 %sext_ln1559, i26 6554

]]></Node>
<StgValue><ssdm name="mul_ln1559"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
entry:150 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %acc_V_1, i32 11

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="212" st_id="13" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:147 %mul_ln1559 = mul i26 %sext_ln1559, i26 6554

]]></Node>
<StgValue><ssdm name="mul_ln1559"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="213" st_id="14" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:147 %mul_ln1559 = mul i26 %sext_ln1559, i26 6554

]]></Node>
<StgValue><ssdm name="mul_ln1559"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="214" st_id="15" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:147 %mul_ln1559 = mul i26 %sext_ln1559, i26 6554

]]></Node>
<StgValue><ssdm name="mul_ln1559"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="25" op_0_bw="26">
<![CDATA[
entry:148 %trunc_ln1559 = trunc i26 %mul_ln1559

]]></Node>
<StgValue><ssdm name="trunc_ln1559"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:149 %sub_ln1559 = sub i25 0, i25 %trunc_ln1559

]]></Node>
<StgValue><ssdm name="sub_ln1559"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="6" op_0_bw="6" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:151 %tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i25.i32.i32, i25 %sub_ln1559, i32 17, i32 22

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:152 %tmp_2 = partselect i6 @_ssdm_op_PartSelect.i6.i26.i32.i32, i26 %mul_ln1559, i32 17, i32 22

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:153 %select_ln1559 = select i1 %tmp, i6 %tmp_1, i6 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln1559"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:154 %sub_ln1559_1 = sub i6 0, i6 %select_ln1559

]]></Node>
<StgValue><ssdm name="sub_ln1559_1"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:155 %select_ln1559_1 = select i1 %tmp, i6 %sub_ln1559_1, i6 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln1559_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:156 %B_addr = getelementptr i6 %B, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:157 %store_ln29 = store i6 %select_ln1559_1, i5 %B_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:160 %B_addr_2 = getelementptr i6 %B, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="B_addr_2"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:161 %store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:164 %B_addr_4 = getelementptr i6 %B, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="B_addr_4"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:165 %store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:168 %B_addr_6 = getelementptr i6 %B, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="B_addr_6"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:169 %store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_6

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:172 %B_addr_8 = getelementptr i6 %B, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="B_addr_8"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:173 %store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_8

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:176 %B_addr_10 = getelementptr i6 %B, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="B_addr_10"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:177 %store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_10

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:180 %B_addr_12 = getelementptr i6 %B, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="B_addr_12"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:181 %store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_12

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:184 %B_addr_14 = getelementptr i6 %B, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="B_addr_14"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:185 %store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_14

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="238" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln19"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:188 %B_addr_16 = getelementptr i6 %B, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="B_addr_16"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:189 %store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_16

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:192 %B_addr_18 = getelementptr i6 %B, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="B_addr_18"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="6" op_1_bw="5">
<![CDATA[
entry:193 %store_ln29 = store i6 %select_ln1559_1, i5 %B_addr_18

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0">
<![CDATA[
entry:196 %ret_ln35 = ret

]]></Node>
<StgValue><ssdm name="ret_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
