<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CNTEL0ACR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CNTEL0ACR, Counter-timer EL0 Access Control Register</h1><p>The CNTEL0ACR characteristics are:</p><h2>Purpose</h2>
          <p>An implementation of CNTEL0ACR in the frame at CNTBaseN controls whether the <a href="ext-cntpct.html">CNTPCT</a>, <a href="ext-cntvct.html">CNTVCT</a>, <a href="ext-cntfrq.html">CNTFRQ</a>, EL1 Physical Timer, and Virtual Timer registers are visible in the frame at CNTEL0BaseN.</p>
        <p>This 
        register
       is part of the Generic Timer registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Default</th></tr><tr><td>RW</td></tr></table>
          <p>If CNTEL0ACR is implemented, it is implemented as a RW register in the CNTBaseN frame when the value of bit[0] of <a href="ext-cnttidr.html">CNTTIDR</a>.Frame&lt;n&gt; is 1, otherwise the encoding is <span class="arm-defined-word">RES0</span>.</p>
        
          <p>If CNTEL0ACR is not implemented:</p>
        
          <ul>
            <li>
              The register location is RAZ/WI.
            </li>
            <li>
              The registers <a href="ext-cntfrq.html">CNTFRQ</a>, <a href="ext-cntp_ctl.html">CNTP_CTL</a>, <a href="ext-cntp_cval.html">CNTP_CVAL</a>, <a href="ext-cntp_tval.html">CNTP_TVAL</a>, <a href="ext-cntpct.html">CNTPCT</a>, <a href="ext-cntv_ctl.html">CNTV_CTL</a>, <a href="ext-cntv_cval.html">CNTV_CVAL</a>, <a href="ext-cntv_tval.html">CNTV_TVAL</a>, and <a href="ext-cntvct.html">CNTVCT</a> are not visible in the corresponding CNTEL0BaseN frame.
            </li>
          </ul>
        <h2>Configuration</h2><p>
        The power domain of CNTEL0ACR is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
      </p>
          <p>On a reset of the reset domain in which it is implemented, RW fields in this register reset to <span class="arm-defined-word">UNKNOWN</span> values. The register is not affected by a reset of any other reset domain. For more information see <span class="xref">'Power and reset domains for the system level implementation of the Generic Timer' in Chapter I1 of the ARMv8 ARM</span>.</p>
        <p>Implementation of this register is <arm-defined-word>OPTIONAL</arm-defined-word>.</p><h2>Attributes</h2>
          <p>CNTEL0ACR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CNTEL0ACR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#EL0PTEN">EL0PTEN</a></td><td class="lr" colspan="1"><a href="#EL0VTEN">EL0VTEN</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#EL0VCTEN">EL0VCTEN</a></td><td class="lr" colspan="1"><a href="#EL0PCTEN">EL0PCTEN</a></td></tr></tbody></table><h4 id="0">
                Bits [31:10]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="EL0PTEN">EL0PTEN, bit [9]
              </h4>
              <p>Second view read/write access control for the EL1 Physical Timer registers. This bit controls whether the <a href="ext-cntp_cval.html">CNTP_CVAL</a>, <a href="ext-cntp_tval.html">CNTP_TVAL</a>, and <a href="ext-cntp_ctl.html">CNTP_CTL</a> registers in the current CNTBaseN frame are also accessible in the corresponding CNTEL0BaseN frame. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>EL0PTEN</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No access. Registers are <span class="arm-defined-word">RES0</span> in the second view.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Access permitted. If the registers are accessible in the current frame then they are accessible in the second view.</p>
                </td></tr></table><h4 id="EL0VTEN">EL0VTEN, bit [8]
              </h4>
              <p>Second view read/write access control for the Virtual Timer registers. This bit controls whether the <a href="ext-cntv_cval.html">CNTV_CVAL</a>, <a href="ext-cntv_tval.html">CNTV_TVAL</a>, and <a href="ext-cntv_ctl.html">CNTV_CTL</a> registers in the current CNTBaseN frame are also accessible in the corresponding CNTEL0BaseN frame. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>EL0VTEN</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No access. Registers are <span class="arm-defined-word">RES0</span> in the second view.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Access permitted. If the registers are accessible in the current frame then they are accessible in the second view.</p>
                </td></tr></table>
              <p>The definition of this bit means that, if the Virtual Timer registers are not implemented in the current CNTBaseN frame, then the Virtual Timer register addresses are <span class="arm-defined-word">RES0</span> in the corresponding CNTEL0BaseN frame, regardless of the value of this bit.</p>
            <h4 id="0">
                Bits [7:2]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="EL0VCTEN">EL0VCTEN, bit [1]
              </h4>
              <p>Second view read access control for <a href="ext-cntvct.html">CNTVCT</a> and <a href="ext-cntfrq.html">CNTFRQ</a>. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>EL0VCTEN</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p><a href="ext-cntvct.html">CNTVCT</a> is not visible in the second view.</p>
                
                  <p>If EL0PCTEN is set to 0, <a href="ext-cntfrq.html">CNTFRQ</a> is not visible in the second view.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Access permitted. If <a href="ext-cntvct.html">CNTVCT</a> and <a href="ext-cntfrq.html">CNTFRQ</a> are visible in the current frame then they are visible in the second view.</p>
                </td></tr></table><h4 id="EL0PCTEN">EL0PCTEN, bit [0]
              </h4>
              <p>Second view read access control for <a href="ext-cntpct.html">CNTPCT</a> and <a href="ext-cntfrq.html">CNTFRQ</a>. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>EL0PCTEN</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p><a href="ext-cntpct.html">CNTPCT</a> is not visible in the second view.</p>
                
                  <p>If EL0VCTEN is set to 0, <a href="ext-cntfrq.html">CNTFRQ</a> is not visible in the second view.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Access permitted. If <a href="ext-cntpct.html">CNTPCT</a> and <a href="ext-cntfrq.html">CNTFRQ</a> are visible in the current frame then they are visible in the second view.</p>
                </td></tr></table><h2>Accessing the CNTEL0ACR</h2><p>CNTEL0ACR can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th></tr><tr><td>Timer</td><td>CNTBaseN</td><td>
          <span class="hexnumber">0x014</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright Â© 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
