

================================================================
== Vitis HLS Report for 'spmv_Pipeline_L2'
================================================================
* Date:           Fri Oct 21 20:26:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        spmv_base
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |        ?|        ?|        48|         40|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 40, depth = 48


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 1
  Pipeline-0 : II = 40, D = 48, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 50 51 52 53 54 55 56 57 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 2 
50 --> 58 
51 --> 58 
52 --> 58 
53 --> 58 
54 --> 58 
55 --> 58 
56 --> 58 
57 --> 58 
58 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%y0_0 = alloca i32 1"   --->   Operation 59 'alloca' 'y0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%k_1_0 = alloca i32 1"   --->   Operation 60 'alloca' 'k_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln18_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln18_1"   --->   Operation 61 'read' 'sext_ln18_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln18"   --->   Operation 62 'read' 'sext_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln18_1_cast = sext i32 %sext_ln18_1_read"   --->   Operation 63 'sext' 'sext_ln18_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln18_cast = sext i32 %sext_ln18_read"   --->   Operation 64 'sext' 'sext_ln18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %x, i64 666, i64 207, i64 1"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %values, i64 666, i64 207, i64 1"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %columnIndex, i64 666, i64 207, i64 1"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %values, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %columnIndex, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %sext_ln18_cast, i64 %k_1_0"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %y0_0"   --->   Operation 72 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.0"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.27>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%k_1_0_load = load i64 %k_1_0" [spmv_base/spmv.cpp:21]   --->   Operation 74 'load' 'k_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (2.77ns)   --->   "%icmp_ln18 = icmp_slt  i64 %k_1_0_load, i64 %sext_ln18_1_cast" [spmv_base/spmv.cpp:18]   --->   Operation 75 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc.0.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.0" [spmv_base/spmv.cpp:18]   --->   Operation 76 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln21 = trunc i64 %k_1_0_load" [spmv_base/spmv.cpp:21]   --->   Operation 77 'trunc' 'trunc_ln21' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %trunc_ln21" [spmv_base/spmv.cpp:21]   --->   Operation 78 'zext' 'zext_ln21' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%values_addr = getelementptr i32 %values, i64 0, i64 %zext_ln21" [spmv_base/spmv.cpp:21]   --->   Operation 79 'getelementptr' 'values_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (2.32ns)   --->   "%values_load = load i4 %values_addr" [spmv_base/spmv.cpp:21]   --->   Operation 80 'load' 'values_load' <Predicate = (icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%columnIndex_addr = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21" [spmv_base/spmv.cpp:21]   --->   Operation 81 'getelementptr' 'columnIndex_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (2.32ns)   --->   "%columnIndex_load = load i4 %columnIndex_addr" [spmv_base/spmv.cpp:21]   --->   Operation 82 'load' 'columnIndex_load' <Predicate = (icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 83 [1/1] (3.52ns)   --->   "%add_ln18 = add i64 %k_1_0_load, i64 1" [spmv_base/spmv.cpp:18]   --->   Operation 83 'add' 'add_ln18' <Predicate = (icmp_ln18)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (2.77ns)   --->   "%icmp_ln18_1 = icmp_slt  i64 %add_ln18, i64 %sext_ln18_1_cast" [spmv_base/spmv.cpp:18]   --->   Operation 84 'icmp' 'icmp_ln18_1' <Predicate = (icmp_ln18)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_1, void %for.inc.split.0.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.1" [spmv_base/spmv.cpp:18]   --->   Operation 85 'br' 'br_ln18' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (3.52ns)   --->   "%add_ln18_1 = add i64 %k_1_0_load, i64 2" [spmv_base/spmv.cpp:18]   --->   Operation 86 'add' 'add_ln18_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (2.77ns)   --->   "%icmp_ln18_2 = icmp_slt  i64 %add_ln18_1, i64 %sext_ln18_1_cast" [spmv_base/spmv.cpp:18]   --->   Operation 87 'icmp' 'icmp_ln18_2' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_2, void %for.inc.split.1.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.2" [spmv_base/spmv.cpp:18]   --->   Operation 88 'br' 'br_ln18' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (3.52ns)   --->   "%add_ln18_2 = add i64 %k_1_0_load, i64 3" [spmv_base/spmv.cpp:18]   --->   Operation 89 'add' 'add_ln18_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (2.77ns)   --->   "%icmp_ln18_3 = icmp_slt  i64 %add_ln18_2, i64 %sext_ln18_1_cast" [spmv_base/spmv.cpp:18]   --->   Operation 90 'icmp' 'icmp_ln18_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_3, void %for.inc.split.2.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.3" [spmv_base/spmv.cpp:18]   --->   Operation 91 'br' 'br_ln18' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (3.52ns)   --->   "%add_ln18_3 = add i64 %k_1_0_load, i64 4" [spmv_base/spmv.cpp:18]   --->   Operation 92 'add' 'add_ln18_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (2.77ns)   --->   "%icmp_ln18_4 = icmp_slt  i64 %add_ln18_3, i64 %sext_ln18_1_cast" [spmv_base/spmv.cpp:18]   --->   Operation 93 'icmp' 'icmp_ln18_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_4, void %for.inc.split.3.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.4" [spmv_base/spmv.cpp:18]   --->   Operation 94 'br' 'br_ln18' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (3.52ns)   --->   "%add_ln18_4 = add i64 %k_1_0_load, i64 5" [spmv_base/spmv.cpp:18]   --->   Operation 95 'add' 'add_ln18_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (2.77ns)   --->   "%icmp_ln18_5 = icmp_slt  i64 %add_ln18_4, i64 %sext_ln18_1_cast" [spmv_base/spmv.cpp:18]   --->   Operation 96 'icmp' 'icmp_ln18_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_5, void %for.inc.split.4.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.5" [spmv_base/spmv.cpp:18]   --->   Operation 97 'br' 'br_ln18' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (3.52ns)   --->   "%add_ln18_5 = add i64 %k_1_0_load, i64 6" [spmv_base/spmv.cpp:18]   --->   Operation 98 'add' 'add_ln18_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (2.77ns)   --->   "%icmp_ln18_6 = icmp_slt  i64 %add_ln18_5, i64 %sext_ln18_1_cast" [spmv_base/spmv.cpp:18]   --->   Operation 99 'icmp' 'icmp_ln18_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_6, void %for.inc.split.5.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.6" [spmv_base/spmv.cpp:18]   --->   Operation 100 'br' 'br_ln18' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (3.52ns)   --->   "%add_ln18_6 = add i64 %k_1_0_load, i64 7" [spmv_base/spmv.cpp:18]   --->   Operation 101 'add' 'add_ln18_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (2.77ns)   --->   "%icmp_ln18_7 = icmp_slt  i64 %add_ln18_6, i64 %sext_ln18_1_cast" [spmv_base/spmv.cpp:18]   --->   Operation 102 'icmp' 'icmp_ln18_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18_7, void %for.inc.split.6.for.inc16.loopexit_crit_edge.exitStub, void %for.inc.split.7" [spmv_base/spmv.cpp:18]   --->   Operation 103 'br' 'br_ln18' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 104 [1/2] (2.32ns)   --->   "%values_load = load i4 %values_addr" [spmv_base/spmv.cpp:21]   --->   Operation 104 'load' 'values_load' <Predicate = (icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 105 [1/2] (2.32ns)   --->   "%columnIndex_load = load i4 %columnIndex_addr" [spmv_base/spmv.cpp:21]   --->   Operation 105 'load' 'columnIndex_load' <Predicate = (icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i32 %columnIndex_load" [spmv_base/spmv.cpp:21]   --->   Operation 106 'zext' 'zext_ln21_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln21_1" [spmv_base/spmv.cpp:21]   --->   Operation 107 'getelementptr' 'x_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 108 [2/2] (2.32ns)   --->   "%x_load = load i2 %x_addr" [spmv_base/spmv.cpp:21]   --->   Operation 108 'load' 'x_load' <Predicate = (icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_3 : Operation 109 [1/1] (1.73ns)   --->   "%add_ln21 = add i4 %trunc_ln21, i4 1" [spmv_base/spmv.cpp:21]   --->   Operation 109 'add' 'add_ln21' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i4 %add_ln21" [spmv_base/spmv.cpp:21]   --->   Operation 110 'zext' 'zext_ln21_2' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%values_addr_1 = getelementptr i32 %values, i64 0, i64 %zext_ln21_2" [spmv_base/spmv.cpp:21]   --->   Operation 111 'getelementptr' 'values_addr_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 0.00>
ST_3 : Operation 112 [2/2] (2.32ns)   --->   "%values_load_1 = load i4 %values_addr_1" [spmv_base/spmv.cpp:21]   --->   Operation 112 'load' 'values_load_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%columnIndex_addr_1 = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21_2" [spmv_base/spmv.cpp:21]   --->   Operation 113 'getelementptr' 'columnIndex_addr_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (2.32ns)   --->   "%columnIndex_load_1 = load i4 %columnIndex_addr_1" [spmv_base/spmv.cpp:21]   --->   Operation 114 'load' 'columnIndex_load_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 115 [1/2] (2.32ns)   --->   "%x_load = load i2 %x_addr" [spmv_base/spmv.cpp:21]   --->   Operation 115 'load' 'x_load' <Predicate = (icmp_ln18)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 116 [1/2] (2.32ns)   --->   "%values_load_1 = load i4 %values_addr_1" [spmv_base/spmv.cpp:21]   --->   Operation 116 'load' 'values_load_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 117 [1/2] (2.32ns)   --->   "%columnIndex_load_1 = load i4 %columnIndex_addr_1" [spmv_base/spmv.cpp:21]   --->   Operation 117 'load' 'columnIndex_load_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i32 %columnIndex_load_1" [spmv_base/spmv.cpp:21]   --->   Operation 118 'zext' 'zext_ln21_3' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i32 %x, i64 0, i64 %zext_ln21_3" [spmv_base/spmv.cpp:21]   --->   Operation 119 'getelementptr' 'x_addr_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (2.32ns)   --->   "%x_load_1 = load i2 %x_addr_1" [spmv_base/spmv.cpp:21]   --->   Operation 120 'load' 'x_load_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 121 [1/1] (1.73ns)   --->   "%add_ln21_1 = add i4 %trunc_ln21, i4 2" [spmv_base/spmv.cpp:21]   --->   Operation 121 'add' 'add_ln21_1' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i4 %add_ln21_1" [spmv_base/spmv.cpp:21]   --->   Operation 122 'zext' 'zext_ln21_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%values_addr_2 = getelementptr i32 %values, i64 0, i64 %zext_ln21_4" [spmv_base/spmv.cpp:21]   --->   Operation 123 'getelementptr' 'values_addr_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 0.00>
ST_4 : Operation 124 [2/2] (2.32ns)   --->   "%values_load_2 = load i4 %values_addr_2" [spmv_base/spmv.cpp:21]   --->   Operation 124 'load' 'values_load_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%columnIndex_addr_2 = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21_4" [spmv_base/spmv.cpp:21]   --->   Operation 125 'getelementptr' 'columnIndex_addr_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 0.00>
ST_4 : Operation 126 [2/2] (2.32ns)   --->   "%columnIndex_load_2 = load i4 %columnIndex_addr_2" [spmv_base/spmv.cpp:21]   --->   Operation 126 'load' 'columnIndex_load_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %values_load" [spmv_base/spmv.cpp:21]   --->   Operation 127 'bitcast' 'bitcast_ln21' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %x_load" [spmv_base/spmv.cpp:21]   --->   Operation 128 'bitcast' 'bitcast_ln21_1' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 129 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln21, i32 %bitcast_ln21_1" [spmv_base/spmv.cpp:21]   --->   Operation 129 'fmul' 'mul' <Predicate = (icmp_ln18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/2] (2.32ns)   --->   "%x_load_1 = load i2 %x_addr_1" [spmv_base/spmv.cpp:21]   --->   Operation 130 'load' 'x_load_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 131 [1/2] (2.32ns)   --->   "%values_load_2 = load i4 %values_addr_2" [spmv_base/spmv.cpp:21]   --->   Operation 131 'load' 'values_load_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 132 [1/2] (2.32ns)   --->   "%columnIndex_load_2 = load i4 %columnIndex_addr_2" [spmv_base/spmv.cpp:21]   --->   Operation 132 'load' 'columnIndex_load_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i32 %columnIndex_load_2" [spmv_base/spmv.cpp:21]   --->   Operation 133 'zext' 'zext_ln21_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%x_addr_2 = getelementptr i32 %x, i64 0, i64 %zext_ln21_5" [spmv_base/spmv.cpp:21]   --->   Operation 134 'getelementptr' 'x_addr_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 0.00>
ST_5 : Operation 135 [2/2] (2.32ns)   --->   "%x_load_2 = load i2 %x_addr_2" [spmv_base/spmv.cpp:21]   --->   Operation 135 'load' 'x_load_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 136 [1/1] (1.73ns)   --->   "%add_ln21_2 = add i4 %trunc_ln21, i4 3" [spmv_base/spmv.cpp:21]   --->   Operation 136 'add' 'add_ln21_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i4 %add_ln21_2" [spmv_base/spmv.cpp:21]   --->   Operation 137 'zext' 'zext_ln21_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%values_addr_3 = getelementptr i32 %values, i64 0, i64 %zext_ln21_6" [spmv_base/spmv.cpp:21]   --->   Operation 138 'getelementptr' 'values_addr_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 0.00>
ST_5 : Operation 139 [2/2] (2.32ns)   --->   "%values_load_3 = load i4 %values_addr_3" [spmv_base/spmv.cpp:21]   --->   Operation 139 'load' 'values_load_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%columnIndex_addr_3 = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21_6" [spmv_base/spmv.cpp:21]   --->   Operation 140 'getelementptr' 'columnIndex_addr_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 0.00>
ST_5 : Operation 141 [2/2] (2.32ns)   --->   "%columnIndex_load_3 = load i4 %columnIndex_addr_3" [spmv_base/spmv.cpp:21]   --->   Operation 141 'load' 'columnIndex_load_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 142 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln21, i32 %bitcast_ln21_1" [spmv_base/spmv.cpp:21]   --->   Operation 142 'fmul' 'mul' <Predicate = (icmp_ln18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln21_8 = bitcast i32 %values_load_1" [spmv_base/spmv.cpp:21]   --->   Operation 143 'bitcast' 'bitcast_ln21_8' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln21_9 = bitcast i32 %x_load_1" [spmv_base/spmv.cpp:21]   --->   Operation 144 'bitcast' 'bitcast_ln21_9' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 0.00>
ST_6 : Operation 145 [4/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln21_8, i32 %bitcast_ln21_9" [spmv_base/spmv.cpp:21]   --->   Operation 145 'fmul' 'mul_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/2] (2.32ns)   --->   "%x_load_2 = load i2 %x_addr_2" [spmv_base/spmv.cpp:21]   --->   Operation 146 'load' 'x_load_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 147 [1/2] (2.32ns)   --->   "%values_load_3 = load i4 %values_addr_3" [spmv_base/spmv.cpp:21]   --->   Operation 147 'load' 'values_load_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 148 [1/2] (2.32ns)   --->   "%columnIndex_load_3 = load i4 %columnIndex_addr_3" [spmv_base/spmv.cpp:21]   --->   Operation 148 'load' 'columnIndex_load_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i32 %columnIndex_load_3" [spmv_base/spmv.cpp:21]   --->   Operation 149 'zext' 'zext_ln21_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%x_addr_3 = getelementptr i32 %x, i64 0, i64 %zext_ln21_7" [spmv_base/spmv.cpp:21]   --->   Operation 150 'getelementptr' 'x_addr_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 0.00>
ST_6 : Operation 151 [2/2] (2.32ns)   --->   "%x_load_3 = load i2 %x_addr_3" [spmv_base/spmv.cpp:21]   --->   Operation 151 'load' 'x_load_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 152 [1/1] (1.73ns)   --->   "%add_ln21_3 = add i4 %trunc_ln21, i4 4" [spmv_base/spmv.cpp:21]   --->   Operation 152 'add' 'add_ln21_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i4 %add_ln21_3" [spmv_base/spmv.cpp:21]   --->   Operation 153 'zext' 'zext_ln21_8' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%values_addr_4 = getelementptr i32 %values, i64 0, i64 %zext_ln21_8" [spmv_base/spmv.cpp:21]   --->   Operation 154 'getelementptr' 'values_addr_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 0.00>
ST_6 : Operation 155 [2/2] (2.32ns)   --->   "%values_load_4 = load i4 %values_addr_4" [spmv_base/spmv.cpp:21]   --->   Operation 155 'load' 'values_load_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%columnIndex_addr_4 = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21_8" [spmv_base/spmv.cpp:21]   --->   Operation 156 'getelementptr' 'columnIndex_addr_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 0.00>
ST_6 : Operation 157 [2/2] (2.32ns)   --->   "%columnIndex_load_4 = load i4 %columnIndex_addr_4" [spmv_base/spmv.cpp:21]   --->   Operation 157 'load' 'columnIndex_load_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 158 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln21, i32 %bitcast_ln21_1" [spmv_base/spmv.cpp:21]   --->   Operation 158 'fmul' 'mul' <Predicate = (icmp_ln18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [3/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln21_8, i32 %bitcast_ln21_9" [spmv_base/spmv.cpp:21]   --->   Operation 159 'fmul' 'mul_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%bitcast_ln21_2 = bitcast i32 %values_load_2" [spmv_base/spmv.cpp:21]   --->   Operation 160 'bitcast' 'bitcast_ln21_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln21_10 = bitcast i32 %x_load_2" [spmv_base/spmv.cpp:21]   --->   Operation 161 'bitcast' 'bitcast_ln21_10' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 0.00>
ST_7 : Operation 162 [4/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln21_2, i32 %bitcast_ln21_10" [spmv_base/spmv.cpp:21]   --->   Operation 162 'fmul' 'mul_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/2] (2.32ns)   --->   "%x_load_3 = load i2 %x_addr_3" [spmv_base/spmv.cpp:21]   --->   Operation 163 'load' 'x_load_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 164 [1/2] (2.32ns)   --->   "%values_load_4 = load i4 %values_addr_4" [spmv_base/spmv.cpp:21]   --->   Operation 164 'load' 'values_load_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 165 [1/2] (2.32ns)   --->   "%columnIndex_load_4 = load i4 %columnIndex_addr_4" [spmv_base/spmv.cpp:21]   --->   Operation 165 'load' 'columnIndex_load_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i32 %columnIndex_load_4" [spmv_base/spmv.cpp:21]   --->   Operation 166 'zext' 'zext_ln21_9' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%x_addr_4 = getelementptr i32 %x, i64 0, i64 %zext_ln21_9" [spmv_base/spmv.cpp:21]   --->   Operation 167 'getelementptr' 'x_addr_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 0.00>
ST_7 : Operation 168 [2/2] (2.32ns)   --->   "%x_load_4 = load i2 %x_addr_4" [spmv_base/spmv.cpp:21]   --->   Operation 168 'load' 'x_load_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 169 [1/1] (1.73ns)   --->   "%add_ln21_4 = add i4 %trunc_ln21, i4 5" [spmv_base/spmv.cpp:21]   --->   Operation 169 'add' 'add_ln21_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i4 %add_ln21_4" [spmv_base/spmv.cpp:21]   --->   Operation 170 'zext' 'zext_ln21_10' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%values_addr_5 = getelementptr i32 %values, i64 0, i64 %zext_ln21_10" [spmv_base/spmv.cpp:21]   --->   Operation 171 'getelementptr' 'values_addr_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 0.00>
ST_7 : Operation 172 [2/2] (2.32ns)   --->   "%values_load_5 = load i4 %values_addr_5" [spmv_base/spmv.cpp:21]   --->   Operation 172 'load' 'values_load_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%columnIndex_addr_5 = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21_10" [spmv_base/spmv.cpp:21]   --->   Operation 173 'getelementptr' 'columnIndex_addr_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 0.00>
ST_7 : Operation 174 [2/2] (2.32ns)   --->   "%columnIndex_load_5 = load i4 %columnIndex_addr_5" [spmv_base/spmv.cpp:21]   --->   Operation 174 'load' 'columnIndex_load_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 175 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln21, i32 %bitcast_ln21_1" [spmv_base/spmv.cpp:21]   --->   Operation 175 'fmul' 'mul' <Predicate = (icmp_ln18)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [2/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln21_8, i32 %bitcast_ln21_9" [spmv_base/spmv.cpp:21]   --->   Operation 176 'fmul' 'mul_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [3/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln21_2, i32 %bitcast_ln21_10" [spmv_base/spmv.cpp:21]   --->   Operation 177 'fmul' 'mul_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln21_3 = bitcast i32 %values_load_3" [spmv_base/spmv.cpp:21]   --->   Operation 178 'bitcast' 'bitcast_ln21_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%bitcast_ln21_11 = bitcast i32 %x_load_3" [spmv_base/spmv.cpp:21]   --->   Operation 179 'bitcast' 'bitcast_ln21_11' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 0.00>
ST_8 : Operation 180 [4/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln21_3, i32 %bitcast_ln21_11" [spmv_base/spmv.cpp:21]   --->   Operation 180 'fmul' 'mul_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [1/2] (2.32ns)   --->   "%x_load_4 = load i2 %x_addr_4" [spmv_base/spmv.cpp:21]   --->   Operation 181 'load' 'x_load_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 182 [1/2] (2.32ns)   --->   "%values_load_5 = load i4 %values_addr_5" [spmv_base/spmv.cpp:21]   --->   Operation 182 'load' 'values_load_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 183 [1/2] (2.32ns)   --->   "%columnIndex_load_5 = load i4 %columnIndex_addr_5" [spmv_base/spmv.cpp:21]   --->   Operation 183 'load' 'columnIndex_load_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i32 %columnIndex_load_5" [spmv_base/spmv.cpp:21]   --->   Operation 184 'zext' 'zext_ln21_11' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%x_addr_5 = getelementptr i32 %x, i64 0, i64 %zext_ln21_11" [spmv_base/spmv.cpp:21]   --->   Operation 185 'getelementptr' 'x_addr_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 0.00>
ST_8 : Operation 186 [2/2] (2.32ns)   --->   "%x_load_5 = load i2 %x_addr_5" [spmv_base/spmv.cpp:21]   --->   Operation 186 'load' 'x_load_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 187 [1/1] (1.73ns)   --->   "%add_ln21_5 = add i4 %trunc_ln21, i4 6" [spmv_base/spmv.cpp:21]   --->   Operation 187 'add' 'add_ln21_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i4 %add_ln21_5" [spmv_base/spmv.cpp:21]   --->   Operation 188 'zext' 'zext_ln21_12' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%values_addr_6 = getelementptr i32 %values, i64 0, i64 %zext_ln21_12" [spmv_base/spmv.cpp:21]   --->   Operation 189 'getelementptr' 'values_addr_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 0.00>
ST_8 : Operation 190 [2/2] (2.32ns)   --->   "%values_load_6 = load i4 %values_addr_6" [spmv_base/spmv.cpp:21]   --->   Operation 190 'load' 'values_load_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%columnIndex_addr_6 = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21_12" [spmv_base/spmv.cpp:21]   --->   Operation 191 'getelementptr' 'columnIndex_addr_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 0.00>
ST_8 : Operation 192 [2/2] (2.32ns)   --->   "%columnIndex_load_6 = load i4 %columnIndex_addr_6" [spmv_base/spmv.cpp:21]   --->   Operation 192 'load' 'columnIndex_load_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%y0_0_load = load i32 %y0_0" [spmv_base/spmv.cpp:21]   --->   Operation 193 'load' 'y0_0_load' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 194 [5/5] (7.25ns)   --->   "%y0_1 = fadd i32 %y0_0_load, i32 %mul" [spmv_base/spmv.cpp:21]   --->   Operation 194 'fadd' 'y0_1' <Predicate = (icmp_ln18)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [1/4] (5.70ns)   --->   "%mul_1 = fmul i32 %bitcast_ln21_8, i32 %bitcast_ln21_9" [spmv_base/spmv.cpp:21]   --->   Operation 195 'fmul' 'mul_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [2/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln21_2, i32 %bitcast_ln21_10" [spmv_base/spmv.cpp:21]   --->   Operation 196 'fmul' 'mul_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [3/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln21_3, i32 %bitcast_ln21_11" [spmv_base/spmv.cpp:21]   --->   Operation 197 'fmul' 'mul_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln21_4 = bitcast i32 %values_load_4" [spmv_base/spmv.cpp:21]   --->   Operation 198 'bitcast' 'bitcast_ln21_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln21_12 = bitcast i32 %x_load_4" [spmv_base/spmv.cpp:21]   --->   Operation 199 'bitcast' 'bitcast_ln21_12' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 0.00>
ST_9 : Operation 200 [4/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln21_4, i32 %bitcast_ln21_12" [spmv_base/spmv.cpp:21]   --->   Operation 200 'fmul' 'mul_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 201 [1/2] (2.32ns)   --->   "%x_load_5 = load i2 %x_addr_5" [spmv_base/spmv.cpp:21]   --->   Operation 201 'load' 'x_load_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 202 [1/2] (2.32ns)   --->   "%values_load_6 = load i4 %values_addr_6" [spmv_base/spmv.cpp:21]   --->   Operation 202 'load' 'values_load_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 203 [1/2] (2.32ns)   --->   "%columnIndex_load_6 = load i4 %columnIndex_addr_6" [spmv_base/spmv.cpp:21]   --->   Operation 203 'load' 'columnIndex_load_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i32 %columnIndex_load_6" [spmv_base/spmv.cpp:21]   --->   Operation 204 'zext' 'zext_ln21_13' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (0.00ns)   --->   "%x_addr_6 = getelementptr i32 %x, i64 0, i64 %zext_ln21_13" [spmv_base/spmv.cpp:21]   --->   Operation 205 'getelementptr' 'x_addr_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 0.00>
ST_9 : Operation 206 [2/2] (2.32ns)   --->   "%x_load_6 = load i2 %x_addr_6" [spmv_base/spmv.cpp:21]   --->   Operation 206 'load' 'x_load_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 207 [1/1] (1.73ns)   --->   "%add_ln21_6 = add i4 %trunc_ln21, i4 7" [spmv_base/spmv.cpp:21]   --->   Operation 207 'add' 'add_ln21_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i4 %add_ln21_6" [spmv_base/spmv.cpp:21]   --->   Operation 208 'zext' 'zext_ln21_14' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%values_addr_7 = getelementptr i32 %values, i64 0, i64 %zext_ln21_14" [spmv_base/spmv.cpp:21]   --->   Operation 209 'getelementptr' 'values_addr_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 0.00>
ST_9 : Operation 210 [2/2] (2.32ns)   --->   "%values_load_7 = load i4 %values_addr_7" [spmv_base/spmv.cpp:21]   --->   Operation 210 'load' 'values_load_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%columnIndex_addr_7 = getelementptr i32 %columnIndex, i64 0, i64 %zext_ln21_14" [spmv_base/spmv.cpp:21]   --->   Operation 211 'getelementptr' 'columnIndex_addr_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 0.00>
ST_9 : Operation 212 [2/2] (2.32ns)   --->   "%columnIndex_load_7 = load i4 %columnIndex_addr_7" [spmv_base/spmv.cpp:21]   --->   Operation 212 'load' 'columnIndex_load_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 213 [4/5] (7.25ns)   --->   "%y0_1 = fadd i32 %y0_0_load, i32 %mul" [spmv_base/spmv.cpp:21]   --->   Operation 213 'fadd' 'y0_1' <Predicate = (icmp_ln18)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/4] (5.70ns)   --->   "%mul_2 = fmul i32 %bitcast_ln21_2, i32 %bitcast_ln21_10" [spmv_base/spmv.cpp:21]   --->   Operation 214 'fmul' 'mul_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 215 [2/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln21_3, i32 %bitcast_ln21_11" [spmv_base/spmv.cpp:21]   --->   Operation 215 'fmul' 'mul_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [3/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln21_4, i32 %bitcast_ln21_12" [spmv_base/spmv.cpp:21]   --->   Operation 216 'fmul' 'mul_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln21_5 = bitcast i32 %values_load_5" [spmv_base/spmv.cpp:21]   --->   Operation 217 'bitcast' 'bitcast_ln21_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln21_13 = bitcast i32 %x_load_5" [spmv_base/spmv.cpp:21]   --->   Operation 218 'bitcast' 'bitcast_ln21_13' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 0.00>
ST_10 : Operation 219 [4/4] (5.70ns)   --->   "%mul_5 = fmul i32 %bitcast_ln21_5, i32 %bitcast_ln21_13" [spmv_base/spmv.cpp:21]   --->   Operation 219 'fmul' 'mul_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/2] (2.32ns)   --->   "%x_load_6 = load i2 %x_addr_6" [spmv_base/spmv.cpp:21]   --->   Operation 220 'load' 'x_load_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>
ST_10 : Operation 221 [1/2] (2.32ns)   --->   "%values_load_7 = load i4 %values_addr_7" [spmv_base/spmv.cpp:21]   --->   Operation 221 'load' 'values_load_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 222 [1/2] (2.32ns)   --->   "%columnIndex_load_7 = load i4 %columnIndex_addr_7" [spmv_base/spmv.cpp:21]   --->   Operation 222 'load' 'columnIndex_load_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 9> <RAM>
ST_10 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln21_15 = zext i32 %columnIndex_load_7" [spmv_base/spmv.cpp:21]   --->   Operation 223 'zext' 'zext_ln21_15' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 0.00>
ST_10 : Operation 224 [1/1] (0.00ns)   --->   "%x_addr_7 = getelementptr i32 %x, i64 0, i64 %zext_ln21_15" [spmv_base/spmv.cpp:21]   --->   Operation 224 'getelementptr' 'x_addr_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 0.00>
ST_10 : Operation 225 [2/2] (2.32ns)   --->   "%x_load_7 = load i2 %x_addr_7" [spmv_base/spmv.cpp:21]   --->   Operation 225 'load' 'x_load_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 226 [3/5] (7.25ns)   --->   "%y0_1 = fadd i32 %y0_0_load, i32 %mul" [spmv_base/spmv.cpp:21]   --->   Operation 226 'fadd' 'y0_1' <Predicate = (icmp_ln18)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/4] (5.70ns)   --->   "%mul_3 = fmul i32 %bitcast_ln21_3, i32 %bitcast_ln21_11" [spmv_base/spmv.cpp:21]   --->   Operation 227 'fmul' 'mul_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [2/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln21_4, i32 %bitcast_ln21_12" [spmv_base/spmv.cpp:21]   --->   Operation 228 'fmul' 'mul_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [3/4] (5.70ns)   --->   "%mul_5 = fmul i32 %bitcast_ln21_5, i32 %bitcast_ln21_13" [spmv_base/spmv.cpp:21]   --->   Operation 229 'fmul' 'mul_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%bitcast_ln21_6 = bitcast i32 %values_load_6" [spmv_base/spmv.cpp:21]   --->   Operation 230 'bitcast' 'bitcast_ln21_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%bitcast_ln21_14 = bitcast i32 %x_load_6" [spmv_base/spmv.cpp:21]   --->   Operation 231 'bitcast' 'bitcast_ln21_14' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 0.00>
ST_11 : Operation 232 [4/4] (5.70ns)   --->   "%mul_6 = fmul i32 %bitcast_ln21_6, i32 %bitcast_ln21_14" [spmv_base/spmv.cpp:21]   --->   Operation 232 'fmul' 'mul_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 233 [1/2] (2.32ns)   --->   "%x_load_7 = load i2 %x_addr_7" [spmv_base/spmv.cpp:21]   --->   Operation 233 'load' 'x_load_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 234 [2/5] (7.25ns)   --->   "%y0_1 = fadd i32 %y0_0_load, i32 %mul" [spmv_base/spmv.cpp:21]   --->   Operation 234 'fadd' 'y0_1' <Predicate = (icmp_ln18)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [1/4] (5.70ns)   --->   "%mul_4 = fmul i32 %bitcast_ln21_4, i32 %bitcast_ln21_12" [spmv_base/spmv.cpp:21]   --->   Operation 235 'fmul' 'mul_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [2/4] (5.70ns)   --->   "%mul_5 = fmul i32 %bitcast_ln21_5, i32 %bitcast_ln21_13" [spmv_base/spmv.cpp:21]   --->   Operation 236 'fmul' 'mul_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [3/4] (5.70ns)   --->   "%mul_6 = fmul i32 %bitcast_ln21_6, i32 %bitcast_ln21_14" [spmv_base/spmv.cpp:21]   --->   Operation 237 'fmul' 'mul_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [1/1] (0.00ns)   --->   "%bitcast_ln21_7 = bitcast i32 %values_load_7" [spmv_base/spmv.cpp:21]   --->   Operation 238 'bitcast' 'bitcast_ln21_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln21_15 = bitcast i32 %x_load_7" [spmv_base/spmv.cpp:21]   --->   Operation 239 'bitcast' 'bitcast_ln21_15' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 0.00>
ST_12 : Operation 240 [4/4] (5.70ns)   --->   "%mul_7 = fmul i32 %bitcast_ln21_7, i32 %bitcast_ln21_15" [spmv_base/spmv.cpp:21]   --->   Operation 240 'fmul' 'mul_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [spmv_base/spmv.cpp:20]   --->   Operation 241 'specpipeline' 'specpipeline_ln20' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [spmv_base/spmv.cpp:17]   --->   Operation 242 'specloopname' 'specloopname_ln17' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_13 : Operation 243 [1/5] (7.25ns)   --->   "%y0_1 = fadd i32 %y0_0_load, i32 %mul" [spmv_base/spmv.cpp:21]   --->   Operation 243 'fadd' 'y0_1' <Predicate = (icmp_ln18)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [1/4] (5.70ns)   --->   "%mul_5 = fmul i32 %bitcast_ln21_5, i32 %bitcast_ln21_13" [spmv_base/spmv.cpp:21]   --->   Operation 244 'fmul' 'mul_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 245 [2/4] (5.70ns)   --->   "%mul_6 = fmul i32 %bitcast_ln21_6, i32 %bitcast_ln21_14" [spmv_base/spmv.cpp:21]   --->   Operation 245 'fmul' 'mul_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 246 [3/4] (5.70ns)   --->   "%mul_7 = fmul i32 %bitcast_ln21_7, i32 %bitcast_ln21_15" [spmv_base/spmv.cpp:21]   --->   Operation 246 'fmul' 'mul_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 247 [5/5] (7.25ns)   --->   "%y0_1_1 = fadd i32 %y0_1, i32 %mul_1" [spmv_base/spmv.cpp:21]   --->   Operation 247 'fadd' 'y0_1_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 248 [1/4] (5.70ns)   --->   "%mul_6 = fmul i32 %bitcast_ln21_6, i32 %bitcast_ln21_14" [spmv_base/spmv.cpp:21]   --->   Operation 248 'fmul' 'mul_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 249 [2/4] (5.70ns)   --->   "%mul_7 = fmul i32 %bitcast_ln21_7, i32 %bitcast_ln21_15" [spmv_base/spmv.cpp:21]   --->   Operation 249 'fmul' 'mul_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 250 [4/5] (7.25ns)   --->   "%y0_1_1 = fadd i32 %y0_1, i32 %mul_1" [spmv_base/spmv.cpp:21]   --->   Operation 250 'fadd' 'y0_1_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 251 [1/4] (5.70ns)   --->   "%mul_7 = fmul i32 %bitcast_ln21_7, i32 %bitcast_ln21_15" [spmv_base/spmv.cpp:21]   --->   Operation 251 'fmul' 'mul_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 252 [3/5] (7.25ns)   --->   "%y0_1_1 = fadd i32 %y0_1, i32 %mul_1" [spmv_base/spmv.cpp:21]   --->   Operation 252 'fadd' 'y0_1_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 253 [2/5] (7.25ns)   --->   "%y0_1_1 = fadd i32 %y0_1, i32 %mul_1" [spmv_base/spmv.cpp:21]   --->   Operation 253 'fadd' 'y0_1_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 254 [1/5] (7.25ns)   --->   "%y0_1_1 = fadd i32 %y0_1, i32 %mul_1" [spmv_base/spmv.cpp:21]   --->   Operation 254 'fadd' 'y0_1_1' <Predicate = (icmp_ln18 & icmp_ln18_1)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 255 [5/5] (7.25ns)   --->   "%y0_1_2 = fadd i32 %y0_1_1, i32 %mul_2" [spmv_base/spmv.cpp:21]   --->   Operation 255 'fadd' 'y0_1_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 256 [4/5] (7.25ns)   --->   "%y0_1_2 = fadd i32 %y0_1_1, i32 %mul_2" [spmv_base/spmv.cpp:21]   --->   Operation 256 'fadd' 'y0_1_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 257 [3/5] (7.25ns)   --->   "%y0_1_2 = fadd i32 %y0_1_1, i32 %mul_2" [spmv_base/spmv.cpp:21]   --->   Operation 257 'fadd' 'y0_1_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 258 [2/5] (7.25ns)   --->   "%y0_1_2 = fadd i32 %y0_1_1, i32 %mul_2" [spmv_base/spmv.cpp:21]   --->   Operation 258 'fadd' 'y0_1_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 259 [1/5] (7.25ns)   --->   "%y0_1_2 = fadd i32 %y0_1_1, i32 %mul_2" [spmv_base/spmv.cpp:21]   --->   Operation 259 'fadd' 'y0_1_2' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 260 [5/5] (7.25ns)   --->   "%y0_1_3 = fadd i32 %y0_1_2, i32 %mul_3" [spmv_base/spmv.cpp:21]   --->   Operation 260 'fadd' 'y0_1_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 261 [4/5] (7.25ns)   --->   "%y0_1_3 = fadd i32 %y0_1_2, i32 %mul_3" [spmv_base/spmv.cpp:21]   --->   Operation 261 'fadd' 'y0_1_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 262 [3/5] (7.25ns)   --->   "%y0_1_3 = fadd i32 %y0_1_2, i32 %mul_3" [spmv_base/spmv.cpp:21]   --->   Operation 262 'fadd' 'y0_1_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 263 [2/5] (7.25ns)   --->   "%y0_1_3 = fadd i32 %y0_1_2, i32 %mul_3" [spmv_base/spmv.cpp:21]   --->   Operation 263 'fadd' 'y0_1_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 264 [1/5] (7.25ns)   --->   "%y0_1_3 = fadd i32 %y0_1_2, i32 %mul_3" [spmv_base/spmv.cpp:21]   --->   Operation 264 'fadd' 'y0_1_3' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 265 [5/5] (7.25ns)   --->   "%y0_1_4 = fadd i32 %y0_1_3, i32 %mul_4" [spmv_base/spmv.cpp:21]   --->   Operation 265 'fadd' 'y0_1_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 266 [4/5] (7.25ns)   --->   "%y0_1_4 = fadd i32 %y0_1_3, i32 %mul_4" [spmv_base/spmv.cpp:21]   --->   Operation 266 'fadd' 'y0_1_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 267 [3/5] (7.25ns)   --->   "%y0_1_4 = fadd i32 %y0_1_3, i32 %mul_4" [spmv_base/spmv.cpp:21]   --->   Operation 267 'fadd' 'y0_1_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 268 [2/5] (7.25ns)   --->   "%y0_1_4 = fadd i32 %y0_1_3, i32 %mul_4" [spmv_base/spmv.cpp:21]   --->   Operation 268 'fadd' 'y0_1_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 269 [1/5] (7.25ns)   --->   "%y0_1_4 = fadd i32 %y0_1_3, i32 %mul_4" [spmv_base/spmv.cpp:21]   --->   Operation 269 'fadd' 'y0_1_4' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 270 [5/5] (7.25ns)   --->   "%y0_1_5 = fadd i32 %y0_1_4, i32 %mul_5" [spmv_base/spmv.cpp:21]   --->   Operation 270 'fadd' 'y0_1_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 271 [4/5] (7.25ns)   --->   "%y0_1_5 = fadd i32 %y0_1_4, i32 %mul_5" [spmv_base/spmv.cpp:21]   --->   Operation 271 'fadd' 'y0_1_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 272 [3/5] (7.25ns)   --->   "%y0_1_5 = fadd i32 %y0_1_4, i32 %mul_5" [spmv_base/spmv.cpp:21]   --->   Operation 272 'fadd' 'y0_1_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 273 [2/5] (7.25ns)   --->   "%y0_1_5 = fadd i32 %y0_1_4, i32 %mul_5" [spmv_base/spmv.cpp:21]   --->   Operation 273 'fadd' 'y0_1_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 274 [1/5] (7.25ns)   --->   "%y0_1_5 = fadd i32 %y0_1_4, i32 %mul_5" [spmv_base/spmv.cpp:21]   --->   Operation 274 'fadd' 'y0_1_5' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 275 [5/5] (7.25ns)   --->   "%y0_1_6 = fadd i32 %y0_1_5, i32 %mul_6" [spmv_base/spmv.cpp:21]   --->   Operation 275 'fadd' 'y0_1_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 276 [4/5] (7.25ns)   --->   "%y0_1_6 = fadd i32 %y0_1_5, i32 %mul_6" [spmv_base/spmv.cpp:21]   --->   Operation 276 'fadd' 'y0_1_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 277 [3/5] (7.25ns)   --->   "%y0_1_6 = fadd i32 %y0_1_5, i32 %mul_6" [spmv_base/spmv.cpp:21]   --->   Operation 277 'fadd' 'y0_1_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 278 [1/1] (3.52ns)   --->   "%add_ln18_7 = add i64 %k_1_0_load, i64 8" [spmv_base/spmv.cpp:18]   --->   Operation 278 'add' 'add_ln18_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 279 [1/1] (1.58ns)   --->   "%store_ln18 = store i64 %add_ln18_7, i64 %k_1_0" [spmv_base/spmv.cpp:18]   --->   Operation 279 'store' 'store_ln18' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 1.58>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 280 [2/5] (7.25ns)   --->   "%y0_1_6 = fadd i32 %y0_1_5, i32 %mul_6" [spmv_base/spmv.cpp:21]   --->   Operation 280 'fadd' 'y0_1_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 281 [1/5] (7.25ns)   --->   "%y0_1_6 = fadd i32 %y0_1_5, i32 %mul_6" [spmv_base/spmv.cpp:21]   --->   Operation 281 'fadd' 'y0_1_6' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 282 [5/5] (7.25ns)   --->   "%y0_1_7 = fadd i32 %y0_1_6, i32 %mul_7" [spmv_base/spmv.cpp:21]   --->   Operation 282 'fadd' 'y0_1_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 283 [4/5] (7.25ns)   --->   "%y0_1_7 = fadd i32 %y0_1_6, i32 %mul_7" [spmv_base/spmv.cpp:21]   --->   Operation 283 'fadd' 'y0_1_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 284 [3/5] (7.25ns)   --->   "%y0_1_7 = fadd i32 %y0_1_6, i32 %mul_7" [spmv_base/spmv.cpp:21]   --->   Operation 284 'fadd' 'y0_1_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 285 [2/5] (7.25ns)   --->   "%y0_1_7 = fadd i32 %y0_1_6, i32 %mul_7" [spmv_base/spmv.cpp:21]   --->   Operation 285 'fadd' 'y0_1_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 286 [1/5] (7.25ns)   --->   "%y0_1_7 = fadd i32 %y0_1_6, i32 %mul_7" [spmv_base/spmv.cpp:21]   --->   Operation 286 'fadd' 'y0_1_7' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 1.58>
ST_49 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln18 = store i32 %y0_1_7, i32 %y0_0" [spmv_base/spmv.cpp:18]   --->   Operation 287 'store' 'store_ln18' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 1.58>
ST_49 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.inc.0" [spmv_base/spmv.cpp:18]   --->   Operation 288 'br' 'br_ln18' <Predicate = (icmp_ln18 & icmp_ln18_1 & icmp_ln18_2 & icmp_ln18_3 & icmp_ln18_4 & icmp_ln18_5 & icmp_ln18_6 & icmp_ln18_7)> <Delay = 0.00>

State 50 <SV = 43> <Delay = 2.30>
ST_50 : Operation 289 [1/1] (0.00ns)   --->   "%y0_0_load11 = load i32 %y0_0"   --->   Operation 289 'load' 'y0_0_load11' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 290 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load11"   --->   Operation 290 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 291 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_6_out, i32 %y0_1_6" [spmv_base/spmv.cpp:21]   --->   Operation 291 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 292 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_5_out, i32 %y0_1_5" [spmv_base/spmv.cpp:21]   --->   Operation 292 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 293 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_4_out, i32 %y0_1_4" [spmv_base/spmv.cpp:21]   --->   Operation 293 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 294 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_3_out, i32 %y0_1_3" [spmv_base/spmv.cpp:21]   --->   Operation 294 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 295 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_2_out, i32 %y0_1_2" [spmv_base/spmv.cpp:21]   --->   Operation 295 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 296 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_1_out, i32 %y0_1_1" [spmv_base/spmv.cpp:21]   --->   Operation 296 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 297 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_out, i32 %y0_1" [spmv_base/spmv.cpp:21]   --->   Operation 297 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 298 [1/1] (2.30ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 298 'br' 'br_ln0' <Predicate = true> <Delay = 2.30>

State 51 <SV = 38> <Delay = 2.30>
ST_51 : Operation 299 [1/1] (0.00ns)   --->   "%y0_0_load_6 = load i32 %y0_0"   --->   Operation 299 'load' 'y0_0_load_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 300 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load_6"   --->   Operation 300 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 301 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_5_out, i32 %y0_1_5" [spmv_base/spmv.cpp:21]   --->   Operation 301 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 302 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_4_out, i32 %y0_1_4" [spmv_base/spmv.cpp:21]   --->   Operation 302 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 303 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_3_out, i32 %y0_1_3" [spmv_base/spmv.cpp:21]   --->   Operation 303 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 304 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_2_out, i32 %y0_1_2" [spmv_base/spmv.cpp:21]   --->   Operation 304 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 305 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_1_out, i32 %y0_1_1" [spmv_base/spmv.cpp:21]   --->   Operation 305 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 306 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_out, i32 %y0_1" [spmv_base/spmv.cpp:21]   --->   Operation 306 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 307 [1/1] (2.30ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 307 'br' 'br_ln0' <Predicate = true> <Delay = 2.30>

State 52 <SV = 33> <Delay = 2.30>
ST_52 : Operation 308 [1/1] (0.00ns)   --->   "%y0_0_load_5 = load i32 %y0_0"   --->   Operation 308 'load' 'y0_0_load_5' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 309 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load_5"   --->   Operation 309 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 310 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_4_out, i32 %y0_1_4" [spmv_base/spmv.cpp:21]   --->   Operation 310 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 311 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_3_out, i32 %y0_1_3" [spmv_base/spmv.cpp:21]   --->   Operation 311 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 312 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_2_out, i32 %y0_1_2" [spmv_base/spmv.cpp:21]   --->   Operation 312 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 313 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_1_out, i32 %y0_1_1" [spmv_base/spmv.cpp:21]   --->   Operation 313 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 314 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_out, i32 %y0_1" [spmv_base/spmv.cpp:21]   --->   Operation 314 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 315 [1/1] (2.30ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 315 'br' 'br_ln0' <Predicate = true> <Delay = 2.30>

State 53 <SV = 28> <Delay = 2.30>
ST_53 : Operation 316 [1/1] (0.00ns)   --->   "%y0_0_load_4 = load i32 %y0_0"   --->   Operation 316 'load' 'y0_0_load_4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 317 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load_4"   --->   Operation 317 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 318 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_3_out, i32 %y0_1_3" [spmv_base/spmv.cpp:21]   --->   Operation 318 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 319 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_2_out, i32 %y0_1_2" [spmv_base/spmv.cpp:21]   --->   Operation 319 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 320 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_1_out, i32 %y0_1_1" [spmv_base/spmv.cpp:21]   --->   Operation 320 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 321 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_out, i32 %y0_1" [spmv_base/spmv.cpp:21]   --->   Operation 321 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 322 [1/1] (2.30ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 322 'br' 'br_ln0' <Predicate = true> <Delay = 2.30>

State 54 <SV = 23> <Delay = 2.30>
ST_54 : Operation 323 [1/1] (0.00ns)   --->   "%y0_0_load_3 = load i32 %y0_0"   --->   Operation 323 'load' 'y0_0_load_3' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 324 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load_3"   --->   Operation 324 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 325 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_2_out, i32 %y0_1_2" [spmv_base/spmv.cpp:21]   --->   Operation 325 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 326 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_1_out, i32 %y0_1_1" [spmv_base/spmv.cpp:21]   --->   Operation 326 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 327 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_out, i32 %y0_1" [spmv_base/spmv.cpp:21]   --->   Operation 327 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 328 [1/1] (2.30ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 328 'br' 'br_ln0' <Predicate = true> <Delay = 2.30>

State 55 <SV = 18> <Delay = 2.30>
ST_55 : Operation 329 [1/1] (0.00ns)   --->   "%y0_0_load_2 = load i32 %y0_0"   --->   Operation 329 'load' 'y0_0_load_2' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 330 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load_2"   --->   Operation 330 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 331 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_1_out, i32 %y0_1_1" [spmv_base/spmv.cpp:21]   --->   Operation 331 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 332 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_out, i32 %y0_1" [spmv_base/spmv.cpp:21]   --->   Operation 332 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 333 [1/1] (2.30ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 333 'br' 'br_ln0' <Predicate = true> <Delay = 2.30>

State 56 <SV = 13> <Delay = 2.30>
ST_56 : Operation 334 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load" [spmv_base/spmv.cpp:21]   --->   Operation 334 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 335 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_1_out, i32 %y0_1" [spmv_base/spmv.cpp:21]   --->   Operation 335 'write' 'write_ln21' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 336 [1/1] (2.30ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 336 'br' 'br_ln0' <Predicate = true> <Delay = 2.30>

State 57 <SV = 2> <Delay = 2.30>
ST_57 : Operation 337 [1/1] (0.00ns)   --->   "%y0_0_load_1 = load i32 %y0_0"   --->   Operation 337 'load' 'y0_0_load_1' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 338 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %y0_0_out, i32 %y0_0_load_1"   --->   Operation 338 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 339 [1/1] (2.30ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 339 'br' 'br_ln0' <Predicate = true> <Delay = 2.30>

State 58 <SV = 44> <Delay = 0.00>
ST_58 : Operation 340 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i3 0, void %for.inc.0.for.inc16.loopexit_crit_edge.exitStub, i3 1, void %for.inc.split.6.for.inc16.loopexit_crit_edge.exitStub, i3 2, void %for.inc.split.5.for.inc16.loopexit_crit_edge.exitStub, i3 3, void %for.inc.split.4.for.inc16.loopexit_crit_edge.exitStub, i3 4, void %for.inc.split.3.for.inc16.loopexit_crit_edge.exitStub, i3 5, void %for.inc.split.2.for.inc16.loopexit_crit_edge.exitStub, i3 6, void %for.inc.split.1.for.inc16.loopexit_crit_edge.exitStub, i3 7, void %for.inc.split.0.for.inc16.loopexit_crit_edge.exitStub"   --->   Operation 340 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 341 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i3 %UnifiedRetVal"   --->   Operation 341 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('k_1_0') [15]  (0 ns)
	'store' operation ('store_ln0') of variable 'sext_ln18_cast' on local variable 'k_1_0' [26]  (1.59 ns)

 <State 2>: 7.27ns
The critical path consists of the following:
	'load' operation ('k_1_0_load', spmv_base/spmv.cpp:21) on local variable 'k_1_0' [30]  (0 ns)
	'add' operation ('add_ln18_1', spmv_base/spmv.cpp:18) [67]  (3.52 ns)
	'icmp' operation ('icmp_ln18_2', spmv_base/spmv.cpp:18) [68]  (2.78 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 4.64ns
The critical path consists of the following:
	'load' operation ('columnIndex_load', spmv_base/spmv.cpp:21) on array 'columnIndex' [43]  (2.32 ns)
	'getelementptr' operation ('x_addr', spmv_base/spmv.cpp:21) [45]  (0 ns)
	'load' operation ('x_load', spmv_base/spmv.cpp:21) on array 'x' [46]  (2.32 ns)

 <State 4>: 4.64ns
The critical path consists of the following:
	'load' operation ('columnIndex_load_1', spmv_base/spmv.cpp:21) on array 'columnIndex' [60]  (2.32 ns)
	'getelementptr' operation ('x_addr_1', spmv_base/spmv.cpp:21) [62]  (0 ns)
	'load' operation ('x_load_1', spmv_base/spmv.cpp:21) on array 'x' [63]  (2.32 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', spmv_base/spmv.cpp:21) [48]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1', spmv_base/spmv.cpp:21) [65]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1', spmv_base/spmv.cpp:21) [65]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul_1', spmv_base/spmv.cpp:21) [65]  (5.7 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'load' operation ('y0_0_load', spmv_base/spmv.cpp:21) on local variable 'y0_0' [34]  (0 ns)
	'fadd' operation ('y0_1', spmv_base/spmv.cpp:21) [49]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1', spmv_base/spmv.cpp:21) [49]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1', spmv_base/spmv.cpp:21) [49]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1', spmv_base/spmv.cpp:21) [49]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1', spmv_base/spmv.cpp:21) [49]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_1', spmv_base/spmv.cpp:21) [66]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_1', spmv_base/spmv.cpp:21) [66]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_1', spmv_base/spmv.cpp:21) [66]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_1', spmv_base/spmv.cpp:21) [66]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_1', spmv_base/spmv.cpp:21) [66]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_2', spmv_base/spmv.cpp:21) [83]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_2', spmv_base/spmv.cpp:21) [83]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_2', spmv_base/spmv.cpp:21) [83]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_2', spmv_base/spmv.cpp:21) [83]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_2', spmv_base/spmv.cpp:21) [83]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_3', spmv_base/spmv.cpp:21) [100]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_3', spmv_base/spmv.cpp:21) [100]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_3', spmv_base/spmv.cpp:21) [100]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_3', spmv_base/spmv.cpp:21) [100]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_3', spmv_base/spmv.cpp:21) [100]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_4', spmv_base/spmv.cpp:21) [117]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_4', spmv_base/spmv.cpp:21) [117]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_4', spmv_base/spmv.cpp:21) [117]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_4', spmv_base/spmv.cpp:21) [117]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_4', spmv_base/spmv.cpp:21) [117]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_5', spmv_base/spmv.cpp:21) [134]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_5', spmv_base/spmv.cpp:21) [134]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_5', spmv_base/spmv.cpp:21) [134]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_5', spmv_base/spmv.cpp:21) [134]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_5', spmv_base/spmv.cpp:21) [134]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_6', spmv_base/spmv.cpp:21) [151]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_6', spmv_base/spmv.cpp:21) [151]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_6', spmv_base/spmv.cpp:21) [151]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_6', spmv_base/spmv.cpp:21) [151]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_6', spmv_base/spmv.cpp:21) [151]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_7', spmv_base/spmv.cpp:21) [168]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_7', spmv_base/spmv.cpp:21) [168]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_7', spmv_base/spmv.cpp:21) [168]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_7', spmv_base/spmv.cpp:21) [168]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y0_1_7', spmv_base/spmv.cpp:21) [168]  (7.26 ns)

 <State 49>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln18', spmv_base/spmv.cpp:18) of variable 'y0_1_7', spmv_base/spmv.cpp:21 on local variable 'y0_0' [171]  (1.59 ns)

 <State 50>: 2.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [233]  (2.3 ns)

 <State 51>: 2.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [233]  (2.3 ns)

 <State 52>: 2.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [233]  (2.3 ns)

 <State 53>: 2.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [233]  (2.3 ns)

 <State 54>: 2.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [233]  (2.3 ns)

 <State 55>: 2.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [233]  (2.3 ns)

 <State 56>: 2.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [233]  (2.3 ns)

 <State 57>: 2.3ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('UnifiedRetVal') [233]  (2.3 ns)

 <State 58>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
