
C:\Users\Propietario\Documents\GitHub\LoraGPS\Debug\LoraGPS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b984  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  0800ba44  0800ba44  0001ba44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800bd1c  0800bd1c  0001bd1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800bd24  0800bd24  0001bd24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800bd28  0800bd28  0001bd28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000e8  20000000  0800bd2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004130  200000e8  0800be14  000200e8  2**2
                  ALLOC
  8 ._user_heap_stack 00000100  20004218  0800be14  00024218  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00021d5e  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004bf9  00000000  00000000  00041e6e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000011f8  00000000  00000000  00046a68  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001018  00000000  00000000  00047c60  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009d83  00000000  00000000  00048c78  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000051b5  00000000  00000000  000529fb  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00057bb0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004280  00000000  00000000  00057c2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  0005beac  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200000e8 	.word	0x200000e8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800ba2c 	.word	0x0800ba2c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200000ec 	.word	0x200000ec
 8000104:	0800ba2c 	.word	0x0800ba2c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_cdrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	1c10      	adds	r0, r2, #0
 80003f8:	4662      	mov	r2, ip
 80003fa:	468c      	mov	ip, r1
 80003fc:	1c19      	adds	r1, r3, #0
 80003fe:	4663      	mov	r3, ip
 8000400:	e000      	b.n	8000404 <__aeabi_cdcmpeq>
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cdcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f001 f813 	bl	8001430 <__ledf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cdcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_dcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 ff6d 	bl	80012f4 <__eqdf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_dcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f001 f805 	bl	8001430 <__ledf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_dcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_dcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f000 fffb 	bl	8001430 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_dcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_dcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 ff8d 	bl	8001368 <__gedf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_dcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_dcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 ff83 	bl	8001368 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_dcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__aeabi_uldivmod>:
 8000470:	2b00      	cmp	r3, #0
 8000472:	d111      	bne.n	8000498 <__aeabi_uldivmod+0x28>
 8000474:	2a00      	cmp	r2, #0
 8000476:	d10f      	bne.n	8000498 <__aeabi_uldivmod+0x28>
 8000478:	2900      	cmp	r1, #0
 800047a:	d100      	bne.n	800047e <__aeabi_uldivmod+0xe>
 800047c:	2800      	cmp	r0, #0
 800047e:	d002      	beq.n	8000486 <__aeabi_uldivmod+0x16>
 8000480:	2100      	movs	r1, #0
 8000482:	43c9      	mvns	r1, r1
 8000484:	1c08      	adds	r0, r1, #0
 8000486:	b407      	push	{r0, r1, r2}
 8000488:	4802      	ldr	r0, [pc, #8]	; (8000494 <__aeabi_uldivmod+0x24>)
 800048a:	a102      	add	r1, pc, #8	; (adr r1, 8000494 <__aeabi_uldivmod+0x24>)
 800048c:	1840      	adds	r0, r0, r1
 800048e:	9002      	str	r0, [sp, #8]
 8000490:	bd03      	pop	{r0, r1, pc}
 8000492:	46c0      	nop			; (mov r8, r8)
 8000494:	ffffff5d 	.word	0xffffff5d
 8000498:	b403      	push	{r0, r1}
 800049a:	4668      	mov	r0, sp
 800049c:	b501      	push	{r0, lr}
 800049e:	9802      	ldr	r0, [sp, #8]
 80004a0:	f000 f824 	bl	80004ec <__udivmoddi4>
 80004a4:	9b01      	ldr	r3, [sp, #4]
 80004a6:	469e      	mov	lr, r3
 80004a8:	b002      	add	sp, #8
 80004aa:	bc0c      	pop	{r2, r3}
 80004ac:	4770      	bx	lr
 80004ae:	46c0      	nop			; (mov r8, r8)

080004b0 <__aeabi_d2uiz>:
 80004b0:	b570      	push	{r4, r5, r6, lr}
 80004b2:	2200      	movs	r2, #0
 80004b4:	4b0c      	ldr	r3, [pc, #48]	; (80004e8 <__aeabi_d2uiz+0x38>)
 80004b6:	0004      	movs	r4, r0
 80004b8:	000d      	movs	r5, r1
 80004ba:	f7ff ffcf 	bl	800045c <__aeabi_dcmpge>
 80004be:	2800      	cmp	r0, #0
 80004c0:	d104      	bne.n	80004cc <__aeabi_d2uiz+0x1c>
 80004c2:	0020      	movs	r0, r4
 80004c4:	0029      	movs	r1, r5
 80004c6:	f001 fdab 	bl	8002020 <__aeabi_d2iz>
 80004ca:	bd70      	pop	{r4, r5, r6, pc}
 80004cc:	4b06      	ldr	r3, [pc, #24]	; (80004e8 <__aeabi_d2uiz+0x38>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	0020      	movs	r0, r4
 80004d2:	0029      	movs	r1, r5
 80004d4:	f001 fa8e 	bl	80019f4 <__aeabi_dsub>
 80004d8:	f001 fda2 	bl	8002020 <__aeabi_d2iz>
 80004dc:	2380      	movs	r3, #128	; 0x80
 80004de:	061b      	lsls	r3, r3, #24
 80004e0:	469c      	mov	ip, r3
 80004e2:	4460      	add	r0, ip
 80004e4:	e7f1      	b.n	80004ca <__aeabi_d2uiz+0x1a>
 80004e6:	46c0      	nop			; (mov r8, r8)
 80004e8:	41e00000 	.word	0x41e00000

080004ec <__udivmoddi4>:
 80004ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ee:	4657      	mov	r7, sl
 80004f0:	464e      	mov	r6, r9
 80004f2:	4645      	mov	r5, r8
 80004f4:	46de      	mov	lr, fp
 80004f6:	b5e0      	push	{r5, r6, r7, lr}
 80004f8:	0004      	movs	r4, r0
 80004fa:	b083      	sub	sp, #12
 80004fc:	000d      	movs	r5, r1
 80004fe:	4692      	mov	sl, r2
 8000500:	4699      	mov	r9, r3
 8000502:	428b      	cmp	r3, r1
 8000504:	d82f      	bhi.n	8000566 <__udivmoddi4+0x7a>
 8000506:	d02c      	beq.n	8000562 <__udivmoddi4+0x76>
 8000508:	4649      	mov	r1, r9
 800050a:	4650      	mov	r0, sl
 800050c:	f001 fe54 	bl	80021b8 <__clzdi2>
 8000510:	0029      	movs	r1, r5
 8000512:	0006      	movs	r6, r0
 8000514:	0020      	movs	r0, r4
 8000516:	f001 fe4f 	bl	80021b8 <__clzdi2>
 800051a:	1a33      	subs	r3, r6, r0
 800051c:	4698      	mov	r8, r3
 800051e:	3b20      	subs	r3, #32
 8000520:	469b      	mov	fp, r3
 8000522:	d500      	bpl.n	8000526 <__udivmoddi4+0x3a>
 8000524:	e074      	b.n	8000610 <__udivmoddi4+0x124>
 8000526:	4653      	mov	r3, sl
 8000528:	465a      	mov	r2, fp
 800052a:	4093      	lsls	r3, r2
 800052c:	001f      	movs	r7, r3
 800052e:	4653      	mov	r3, sl
 8000530:	4642      	mov	r2, r8
 8000532:	4093      	lsls	r3, r2
 8000534:	001e      	movs	r6, r3
 8000536:	42af      	cmp	r7, r5
 8000538:	d829      	bhi.n	800058e <__udivmoddi4+0xa2>
 800053a:	d026      	beq.n	800058a <__udivmoddi4+0x9e>
 800053c:	465b      	mov	r3, fp
 800053e:	1ba4      	subs	r4, r4, r6
 8000540:	41bd      	sbcs	r5, r7
 8000542:	2b00      	cmp	r3, #0
 8000544:	da00      	bge.n	8000548 <__udivmoddi4+0x5c>
 8000546:	e079      	b.n	800063c <__udivmoddi4+0x150>
 8000548:	2200      	movs	r2, #0
 800054a:	2300      	movs	r3, #0
 800054c:	9200      	str	r2, [sp, #0]
 800054e:	9301      	str	r3, [sp, #4]
 8000550:	2301      	movs	r3, #1
 8000552:	465a      	mov	r2, fp
 8000554:	4093      	lsls	r3, r2
 8000556:	9301      	str	r3, [sp, #4]
 8000558:	2301      	movs	r3, #1
 800055a:	4642      	mov	r2, r8
 800055c:	4093      	lsls	r3, r2
 800055e:	9300      	str	r3, [sp, #0]
 8000560:	e019      	b.n	8000596 <__udivmoddi4+0xaa>
 8000562:	4282      	cmp	r2, r0
 8000564:	d9d0      	bls.n	8000508 <__udivmoddi4+0x1c>
 8000566:	2200      	movs	r2, #0
 8000568:	2300      	movs	r3, #0
 800056a:	9200      	str	r2, [sp, #0]
 800056c:	9301      	str	r3, [sp, #4]
 800056e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <__udivmoddi4+0x8c>
 8000574:	601c      	str	r4, [r3, #0]
 8000576:	605d      	str	r5, [r3, #4]
 8000578:	9800      	ldr	r0, [sp, #0]
 800057a:	9901      	ldr	r1, [sp, #4]
 800057c:	b003      	add	sp, #12
 800057e:	bc3c      	pop	{r2, r3, r4, r5}
 8000580:	4690      	mov	r8, r2
 8000582:	4699      	mov	r9, r3
 8000584:	46a2      	mov	sl, r4
 8000586:	46ab      	mov	fp, r5
 8000588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800058a:	42a3      	cmp	r3, r4
 800058c:	d9d6      	bls.n	800053c <__udivmoddi4+0x50>
 800058e:	2200      	movs	r2, #0
 8000590:	2300      	movs	r3, #0
 8000592:	9200      	str	r2, [sp, #0]
 8000594:	9301      	str	r3, [sp, #4]
 8000596:	4643      	mov	r3, r8
 8000598:	2b00      	cmp	r3, #0
 800059a:	d0e8      	beq.n	800056e <__udivmoddi4+0x82>
 800059c:	07fb      	lsls	r3, r7, #31
 800059e:	0872      	lsrs	r2, r6, #1
 80005a0:	431a      	orrs	r2, r3
 80005a2:	4646      	mov	r6, r8
 80005a4:	087b      	lsrs	r3, r7, #1
 80005a6:	e00e      	b.n	80005c6 <__udivmoddi4+0xda>
 80005a8:	42ab      	cmp	r3, r5
 80005aa:	d101      	bne.n	80005b0 <__udivmoddi4+0xc4>
 80005ac:	42a2      	cmp	r2, r4
 80005ae:	d80c      	bhi.n	80005ca <__udivmoddi4+0xde>
 80005b0:	1aa4      	subs	r4, r4, r2
 80005b2:	419d      	sbcs	r5, r3
 80005b4:	2001      	movs	r0, #1
 80005b6:	1924      	adds	r4, r4, r4
 80005b8:	416d      	adcs	r5, r5
 80005ba:	2100      	movs	r1, #0
 80005bc:	3e01      	subs	r6, #1
 80005be:	1824      	adds	r4, r4, r0
 80005c0:	414d      	adcs	r5, r1
 80005c2:	2e00      	cmp	r6, #0
 80005c4:	d006      	beq.n	80005d4 <__udivmoddi4+0xe8>
 80005c6:	42ab      	cmp	r3, r5
 80005c8:	d9ee      	bls.n	80005a8 <__udivmoddi4+0xbc>
 80005ca:	3e01      	subs	r6, #1
 80005cc:	1924      	adds	r4, r4, r4
 80005ce:	416d      	adcs	r5, r5
 80005d0:	2e00      	cmp	r6, #0
 80005d2:	d1f8      	bne.n	80005c6 <__udivmoddi4+0xda>
 80005d4:	465b      	mov	r3, fp
 80005d6:	9800      	ldr	r0, [sp, #0]
 80005d8:	9901      	ldr	r1, [sp, #4]
 80005da:	1900      	adds	r0, r0, r4
 80005dc:	4169      	adcs	r1, r5
 80005de:	2b00      	cmp	r3, #0
 80005e0:	db22      	blt.n	8000628 <__udivmoddi4+0x13c>
 80005e2:	002b      	movs	r3, r5
 80005e4:	465a      	mov	r2, fp
 80005e6:	40d3      	lsrs	r3, r2
 80005e8:	002a      	movs	r2, r5
 80005ea:	4644      	mov	r4, r8
 80005ec:	40e2      	lsrs	r2, r4
 80005ee:	001c      	movs	r4, r3
 80005f0:	465b      	mov	r3, fp
 80005f2:	0015      	movs	r5, r2
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	db2c      	blt.n	8000652 <__udivmoddi4+0x166>
 80005f8:	0026      	movs	r6, r4
 80005fa:	409e      	lsls	r6, r3
 80005fc:	0033      	movs	r3, r6
 80005fe:	0026      	movs	r6, r4
 8000600:	4647      	mov	r7, r8
 8000602:	40be      	lsls	r6, r7
 8000604:	0032      	movs	r2, r6
 8000606:	1a80      	subs	r0, r0, r2
 8000608:	4199      	sbcs	r1, r3
 800060a:	9000      	str	r0, [sp, #0]
 800060c:	9101      	str	r1, [sp, #4]
 800060e:	e7ae      	b.n	800056e <__udivmoddi4+0x82>
 8000610:	4642      	mov	r2, r8
 8000612:	2320      	movs	r3, #32
 8000614:	1a9b      	subs	r3, r3, r2
 8000616:	4652      	mov	r2, sl
 8000618:	40da      	lsrs	r2, r3
 800061a:	4641      	mov	r1, r8
 800061c:	0013      	movs	r3, r2
 800061e:	464a      	mov	r2, r9
 8000620:	408a      	lsls	r2, r1
 8000622:	0017      	movs	r7, r2
 8000624:	431f      	orrs	r7, r3
 8000626:	e782      	b.n	800052e <__udivmoddi4+0x42>
 8000628:	4642      	mov	r2, r8
 800062a:	2320      	movs	r3, #32
 800062c:	1a9b      	subs	r3, r3, r2
 800062e:	002a      	movs	r2, r5
 8000630:	4646      	mov	r6, r8
 8000632:	409a      	lsls	r2, r3
 8000634:	0023      	movs	r3, r4
 8000636:	40f3      	lsrs	r3, r6
 8000638:	4313      	orrs	r3, r2
 800063a:	e7d5      	b.n	80005e8 <__udivmoddi4+0xfc>
 800063c:	4642      	mov	r2, r8
 800063e:	2320      	movs	r3, #32
 8000640:	2100      	movs	r1, #0
 8000642:	1a9b      	subs	r3, r3, r2
 8000644:	2200      	movs	r2, #0
 8000646:	9100      	str	r1, [sp, #0]
 8000648:	9201      	str	r2, [sp, #4]
 800064a:	2201      	movs	r2, #1
 800064c:	40da      	lsrs	r2, r3
 800064e:	9201      	str	r2, [sp, #4]
 8000650:	e782      	b.n	8000558 <__udivmoddi4+0x6c>
 8000652:	4642      	mov	r2, r8
 8000654:	2320      	movs	r3, #32
 8000656:	0026      	movs	r6, r4
 8000658:	1a9b      	subs	r3, r3, r2
 800065a:	40de      	lsrs	r6, r3
 800065c:	002f      	movs	r7, r5
 800065e:	46b4      	mov	ip, r6
 8000660:	4097      	lsls	r7, r2
 8000662:	4666      	mov	r6, ip
 8000664:	003b      	movs	r3, r7
 8000666:	4333      	orrs	r3, r6
 8000668:	e7c9      	b.n	80005fe <__udivmoddi4+0x112>
 800066a:	46c0      	nop			; (mov r8, r8)

0800066c <__aeabi_dadd>:
 800066c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800066e:	4645      	mov	r5, r8
 8000670:	46de      	mov	lr, fp
 8000672:	4657      	mov	r7, sl
 8000674:	464e      	mov	r6, r9
 8000676:	030c      	lsls	r4, r1, #12
 8000678:	b5e0      	push	{r5, r6, r7, lr}
 800067a:	004e      	lsls	r6, r1, #1
 800067c:	0fc9      	lsrs	r1, r1, #31
 800067e:	4688      	mov	r8, r1
 8000680:	000d      	movs	r5, r1
 8000682:	0a61      	lsrs	r1, r4, #9
 8000684:	0f44      	lsrs	r4, r0, #29
 8000686:	430c      	orrs	r4, r1
 8000688:	00c7      	lsls	r7, r0, #3
 800068a:	0319      	lsls	r1, r3, #12
 800068c:	0058      	lsls	r0, r3, #1
 800068e:	0fdb      	lsrs	r3, r3, #31
 8000690:	469b      	mov	fp, r3
 8000692:	0a4b      	lsrs	r3, r1, #9
 8000694:	0f51      	lsrs	r1, r2, #29
 8000696:	430b      	orrs	r3, r1
 8000698:	0d76      	lsrs	r6, r6, #21
 800069a:	0d40      	lsrs	r0, r0, #21
 800069c:	0019      	movs	r1, r3
 800069e:	00d2      	lsls	r2, r2, #3
 80006a0:	45d8      	cmp	r8, fp
 80006a2:	d100      	bne.n	80006a6 <__aeabi_dadd+0x3a>
 80006a4:	e0ae      	b.n	8000804 <__aeabi_dadd+0x198>
 80006a6:	1a35      	subs	r5, r6, r0
 80006a8:	2d00      	cmp	r5, #0
 80006aa:	dc00      	bgt.n	80006ae <__aeabi_dadd+0x42>
 80006ac:	e0f6      	b.n	800089c <__aeabi_dadd+0x230>
 80006ae:	2800      	cmp	r0, #0
 80006b0:	d10f      	bne.n	80006d2 <__aeabi_dadd+0x66>
 80006b2:	4313      	orrs	r3, r2
 80006b4:	d100      	bne.n	80006b8 <__aeabi_dadd+0x4c>
 80006b6:	e0db      	b.n	8000870 <__aeabi_dadd+0x204>
 80006b8:	1e6b      	subs	r3, r5, #1
 80006ba:	2b00      	cmp	r3, #0
 80006bc:	d000      	beq.n	80006c0 <__aeabi_dadd+0x54>
 80006be:	e137      	b.n	8000930 <__aeabi_dadd+0x2c4>
 80006c0:	1aba      	subs	r2, r7, r2
 80006c2:	4297      	cmp	r7, r2
 80006c4:	41bf      	sbcs	r7, r7
 80006c6:	1a64      	subs	r4, r4, r1
 80006c8:	427f      	negs	r7, r7
 80006ca:	1be4      	subs	r4, r4, r7
 80006cc:	2601      	movs	r6, #1
 80006ce:	0017      	movs	r7, r2
 80006d0:	e024      	b.n	800071c <__aeabi_dadd+0xb0>
 80006d2:	4bc6      	ldr	r3, [pc, #792]	; (80009ec <__aeabi_dadd+0x380>)
 80006d4:	429e      	cmp	r6, r3
 80006d6:	d04d      	beq.n	8000774 <__aeabi_dadd+0x108>
 80006d8:	2380      	movs	r3, #128	; 0x80
 80006da:	041b      	lsls	r3, r3, #16
 80006dc:	4319      	orrs	r1, r3
 80006de:	2d38      	cmp	r5, #56	; 0x38
 80006e0:	dd00      	ble.n	80006e4 <__aeabi_dadd+0x78>
 80006e2:	e107      	b.n	80008f4 <__aeabi_dadd+0x288>
 80006e4:	2d1f      	cmp	r5, #31
 80006e6:	dd00      	ble.n	80006ea <__aeabi_dadd+0x7e>
 80006e8:	e138      	b.n	800095c <__aeabi_dadd+0x2f0>
 80006ea:	2020      	movs	r0, #32
 80006ec:	1b43      	subs	r3, r0, r5
 80006ee:	469a      	mov	sl, r3
 80006f0:	000b      	movs	r3, r1
 80006f2:	4650      	mov	r0, sl
 80006f4:	4083      	lsls	r3, r0
 80006f6:	4699      	mov	r9, r3
 80006f8:	0013      	movs	r3, r2
 80006fa:	4648      	mov	r0, r9
 80006fc:	40eb      	lsrs	r3, r5
 80006fe:	4318      	orrs	r0, r3
 8000700:	0003      	movs	r3, r0
 8000702:	4650      	mov	r0, sl
 8000704:	4082      	lsls	r2, r0
 8000706:	1e50      	subs	r0, r2, #1
 8000708:	4182      	sbcs	r2, r0
 800070a:	40e9      	lsrs	r1, r5
 800070c:	431a      	orrs	r2, r3
 800070e:	1aba      	subs	r2, r7, r2
 8000710:	1a61      	subs	r1, r4, r1
 8000712:	4297      	cmp	r7, r2
 8000714:	41a4      	sbcs	r4, r4
 8000716:	0017      	movs	r7, r2
 8000718:	4264      	negs	r4, r4
 800071a:	1b0c      	subs	r4, r1, r4
 800071c:	0223      	lsls	r3, r4, #8
 800071e:	d562      	bpl.n	80007e6 <__aeabi_dadd+0x17a>
 8000720:	0264      	lsls	r4, r4, #9
 8000722:	0a65      	lsrs	r5, r4, #9
 8000724:	2d00      	cmp	r5, #0
 8000726:	d100      	bne.n	800072a <__aeabi_dadd+0xbe>
 8000728:	e0df      	b.n	80008ea <__aeabi_dadd+0x27e>
 800072a:	0028      	movs	r0, r5
 800072c:	f001 fd26 	bl	800217c <__clzsi2>
 8000730:	0003      	movs	r3, r0
 8000732:	3b08      	subs	r3, #8
 8000734:	2b1f      	cmp	r3, #31
 8000736:	dd00      	ble.n	800073a <__aeabi_dadd+0xce>
 8000738:	e0d2      	b.n	80008e0 <__aeabi_dadd+0x274>
 800073a:	2220      	movs	r2, #32
 800073c:	003c      	movs	r4, r7
 800073e:	1ad2      	subs	r2, r2, r3
 8000740:	409d      	lsls	r5, r3
 8000742:	40d4      	lsrs	r4, r2
 8000744:	409f      	lsls	r7, r3
 8000746:	4325      	orrs	r5, r4
 8000748:	429e      	cmp	r6, r3
 800074a:	dd00      	ble.n	800074e <__aeabi_dadd+0xe2>
 800074c:	e0c4      	b.n	80008d8 <__aeabi_dadd+0x26c>
 800074e:	1b9e      	subs	r6, r3, r6
 8000750:	1c73      	adds	r3, r6, #1
 8000752:	2b1f      	cmp	r3, #31
 8000754:	dd00      	ble.n	8000758 <__aeabi_dadd+0xec>
 8000756:	e0f1      	b.n	800093c <__aeabi_dadd+0x2d0>
 8000758:	2220      	movs	r2, #32
 800075a:	0038      	movs	r0, r7
 800075c:	0029      	movs	r1, r5
 800075e:	1ad2      	subs	r2, r2, r3
 8000760:	40d8      	lsrs	r0, r3
 8000762:	4091      	lsls	r1, r2
 8000764:	4097      	lsls	r7, r2
 8000766:	002c      	movs	r4, r5
 8000768:	4301      	orrs	r1, r0
 800076a:	1e78      	subs	r0, r7, #1
 800076c:	4187      	sbcs	r7, r0
 800076e:	40dc      	lsrs	r4, r3
 8000770:	2600      	movs	r6, #0
 8000772:	430f      	orrs	r7, r1
 8000774:	077b      	lsls	r3, r7, #29
 8000776:	d009      	beq.n	800078c <__aeabi_dadd+0x120>
 8000778:	230f      	movs	r3, #15
 800077a:	403b      	ands	r3, r7
 800077c:	2b04      	cmp	r3, #4
 800077e:	d005      	beq.n	800078c <__aeabi_dadd+0x120>
 8000780:	1d3b      	adds	r3, r7, #4
 8000782:	42bb      	cmp	r3, r7
 8000784:	41bf      	sbcs	r7, r7
 8000786:	427f      	negs	r7, r7
 8000788:	19e4      	adds	r4, r4, r7
 800078a:	001f      	movs	r7, r3
 800078c:	0223      	lsls	r3, r4, #8
 800078e:	d52c      	bpl.n	80007ea <__aeabi_dadd+0x17e>
 8000790:	4b96      	ldr	r3, [pc, #600]	; (80009ec <__aeabi_dadd+0x380>)
 8000792:	3601      	adds	r6, #1
 8000794:	429e      	cmp	r6, r3
 8000796:	d100      	bne.n	800079a <__aeabi_dadd+0x12e>
 8000798:	e09a      	b.n	80008d0 <__aeabi_dadd+0x264>
 800079a:	4645      	mov	r5, r8
 800079c:	4b94      	ldr	r3, [pc, #592]	; (80009f0 <__aeabi_dadd+0x384>)
 800079e:	08ff      	lsrs	r7, r7, #3
 80007a0:	401c      	ands	r4, r3
 80007a2:	0760      	lsls	r0, r4, #29
 80007a4:	0576      	lsls	r6, r6, #21
 80007a6:	0264      	lsls	r4, r4, #9
 80007a8:	4307      	orrs	r7, r0
 80007aa:	0b24      	lsrs	r4, r4, #12
 80007ac:	0d76      	lsrs	r6, r6, #21
 80007ae:	2100      	movs	r1, #0
 80007b0:	0324      	lsls	r4, r4, #12
 80007b2:	0b23      	lsrs	r3, r4, #12
 80007b4:	0d0c      	lsrs	r4, r1, #20
 80007b6:	4a8f      	ldr	r2, [pc, #572]	; (80009f4 <__aeabi_dadd+0x388>)
 80007b8:	0524      	lsls	r4, r4, #20
 80007ba:	431c      	orrs	r4, r3
 80007bc:	4014      	ands	r4, r2
 80007be:	0533      	lsls	r3, r6, #20
 80007c0:	4323      	orrs	r3, r4
 80007c2:	005b      	lsls	r3, r3, #1
 80007c4:	07ed      	lsls	r5, r5, #31
 80007c6:	085b      	lsrs	r3, r3, #1
 80007c8:	432b      	orrs	r3, r5
 80007ca:	0038      	movs	r0, r7
 80007cc:	0019      	movs	r1, r3
 80007ce:	bc3c      	pop	{r2, r3, r4, r5}
 80007d0:	4690      	mov	r8, r2
 80007d2:	4699      	mov	r9, r3
 80007d4:	46a2      	mov	sl, r4
 80007d6:	46ab      	mov	fp, r5
 80007d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007da:	4664      	mov	r4, ip
 80007dc:	4304      	orrs	r4, r0
 80007de:	d100      	bne.n	80007e2 <__aeabi_dadd+0x176>
 80007e0:	e211      	b.n	8000c06 <__aeabi_dadd+0x59a>
 80007e2:	0004      	movs	r4, r0
 80007e4:	4667      	mov	r7, ip
 80007e6:	077b      	lsls	r3, r7, #29
 80007e8:	d1c6      	bne.n	8000778 <__aeabi_dadd+0x10c>
 80007ea:	4645      	mov	r5, r8
 80007ec:	0760      	lsls	r0, r4, #29
 80007ee:	08ff      	lsrs	r7, r7, #3
 80007f0:	4307      	orrs	r7, r0
 80007f2:	08e4      	lsrs	r4, r4, #3
 80007f4:	4b7d      	ldr	r3, [pc, #500]	; (80009ec <__aeabi_dadd+0x380>)
 80007f6:	429e      	cmp	r6, r3
 80007f8:	d030      	beq.n	800085c <__aeabi_dadd+0x1f0>
 80007fa:	0324      	lsls	r4, r4, #12
 80007fc:	0576      	lsls	r6, r6, #21
 80007fe:	0b24      	lsrs	r4, r4, #12
 8000800:	0d76      	lsrs	r6, r6, #21
 8000802:	e7d4      	b.n	80007ae <__aeabi_dadd+0x142>
 8000804:	1a33      	subs	r3, r6, r0
 8000806:	469a      	mov	sl, r3
 8000808:	2b00      	cmp	r3, #0
 800080a:	dd78      	ble.n	80008fe <__aeabi_dadd+0x292>
 800080c:	2800      	cmp	r0, #0
 800080e:	d031      	beq.n	8000874 <__aeabi_dadd+0x208>
 8000810:	4876      	ldr	r0, [pc, #472]	; (80009ec <__aeabi_dadd+0x380>)
 8000812:	4286      	cmp	r6, r0
 8000814:	d0ae      	beq.n	8000774 <__aeabi_dadd+0x108>
 8000816:	2080      	movs	r0, #128	; 0x80
 8000818:	0400      	lsls	r0, r0, #16
 800081a:	4301      	orrs	r1, r0
 800081c:	4653      	mov	r3, sl
 800081e:	2b38      	cmp	r3, #56	; 0x38
 8000820:	dc00      	bgt.n	8000824 <__aeabi_dadd+0x1b8>
 8000822:	e0e9      	b.n	80009f8 <__aeabi_dadd+0x38c>
 8000824:	430a      	orrs	r2, r1
 8000826:	1e51      	subs	r1, r2, #1
 8000828:	418a      	sbcs	r2, r1
 800082a:	2100      	movs	r1, #0
 800082c:	19d2      	adds	r2, r2, r7
 800082e:	42ba      	cmp	r2, r7
 8000830:	41bf      	sbcs	r7, r7
 8000832:	1909      	adds	r1, r1, r4
 8000834:	427c      	negs	r4, r7
 8000836:	0017      	movs	r7, r2
 8000838:	190c      	adds	r4, r1, r4
 800083a:	0223      	lsls	r3, r4, #8
 800083c:	d5d3      	bpl.n	80007e6 <__aeabi_dadd+0x17a>
 800083e:	4b6b      	ldr	r3, [pc, #428]	; (80009ec <__aeabi_dadd+0x380>)
 8000840:	3601      	adds	r6, #1
 8000842:	429e      	cmp	r6, r3
 8000844:	d100      	bne.n	8000848 <__aeabi_dadd+0x1dc>
 8000846:	e13a      	b.n	8000abe <__aeabi_dadd+0x452>
 8000848:	2001      	movs	r0, #1
 800084a:	4b69      	ldr	r3, [pc, #420]	; (80009f0 <__aeabi_dadd+0x384>)
 800084c:	401c      	ands	r4, r3
 800084e:	087b      	lsrs	r3, r7, #1
 8000850:	4007      	ands	r7, r0
 8000852:	431f      	orrs	r7, r3
 8000854:	07e0      	lsls	r0, r4, #31
 8000856:	4307      	orrs	r7, r0
 8000858:	0864      	lsrs	r4, r4, #1
 800085a:	e78b      	b.n	8000774 <__aeabi_dadd+0x108>
 800085c:	0023      	movs	r3, r4
 800085e:	433b      	orrs	r3, r7
 8000860:	d100      	bne.n	8000864 <__aeabi_dadd+0x1f8>
 8000862:	e1cb      	b.n	8000bfc <__aeabi_dadd+0x590>
 8000864:	2280      	movs	r2, #128	; 0x80
 8000866:	0312      	lsls	r2, r2, #12
 8000868:	4314      	orrs	r4, r2
 800086a:	0324      	lsls	r4, r4, #12
 800086c:	0b24      	lsrs	r4, r4, #12
 800086e:	e79e      	b.n	80007ae <__aeabi_dadd+0x142>
 8000870:	002e      	movs	r6, r5
 8000872:	e77f      	b.n	8000774 <__aeabi_dadd+0x108>
 8000874:	0008      	movs	r0, r1
 8000876:	4310      	orrs	r0, r2
 8000878:	d100      	bne.n	800087c <__aeabi_dadd+0x210>
 800087a:	e0b4      	b.n	80009e6 <__aeabi_dadd+0x37a>
 800087c:	1e58      	subs	r0, r3, #1
 800087e:	2800      	cmp	r0, #0
 8000880:	d000      	beq.n	8000884 <__aeabi_dadd+0x218>
 8000882:	e0de      	b.n	8000a42 <__aeabi_dadd+0x3d6>
 8000884:	18ba      	adds	r2, r7, r2
 8000886:	42ba      	cmp	r2, r7
 8000888:	419b      	sbcs	r3, r3
 800088a:	1864      	adds	r4, r4, r1
 800088c:	425b      	negs	r3, r3
 800088e:	18e4      	adds	r4, r4, r3
 8000890:	0017      	movs	r7, r2
 8000892:	2601      	movs	r6, #1
 8000894:	0223      	lsls	r3, r4, #8
 8000896:	d5a6      	bpl.n	80007e6 <__aeabi_dadd+0x17a>
 8000898:	2602      	movs	r6, #2
 800089a:	e7d5      	b.n	8000848 <__aeabi_dadd+0x1dc>
 800089c:	2d00      	cmp	r5, #0
 800089e:	d16e      	bne.n	800097e <__aeabi_dadd+0x312>
 80008a0:	1c70      	adds	r0, r6, #1
 80008a2:	0540      	lsls	r0, r0, #21
 80008a4:	0d40      	lsrs	r0, r0, #21
 80008a6:	2801      	cmp	r0, #1
 80008a8:	dc00      	bgt.n	80008ac <__aeabi_dadd+0x240>
 80008aa:	e0f9      	b.n	8000aa0 <__aeabi_dadd+0x434>
 80008ac:	1ab8      	subs	r0, r7, r2
 80008ae:	4684      	mov	ip, r0
 80008b0:	4287      	cmp	r7, r0
 80008b2:	4180      	sbcs	r0, r0
 80008b4:	1ae5      	subs	r5, r4, r3
 80008b6:	4240      	negs	r0, r0
 80008b8:	1a2d      	subs	r5, r5, r0
 80008ba:	0228      	lsls	r0, r5, #8
 80008bc:	d400      	bmi.n	80008c0 <__aeabi_dadd+0x254>
 80008be:	e089      	b.n	80009d4 <__aeabi_dadd+0x368>
 80008c0:	1bd7      	subs	r7, r2, r7
 80008c2:	42ba      	cmp	r2, r7
 80008c4:	4192      	sbcs	r2, r2
 80008c6:	1b1c      	subs	r4, r3, r4
 80008c8:	4252      	negs	r2, r2
 80008ca:	1aa5      	subs	r5, r4, r2
 80008cc:	46d8      	mov	r8, fp
 80008ce:	e729      	b.n	8000724 <__aeabi_dadd+0xb8>
 80008d0:	4645      	mov	r5, r8
 80008d2:	2400      	movs	r4, #0
 80008d4:	2700      	movs	r7, #0
 80008d6:	e76a      	b.n	80007ae <__aeabi_dadd+0x142>
 80008d8:	4c45      	ldr	r4, [pc, #276]	; (80009f0 <__aeabi_dadd+0x384>)
 80008da:	1af6      	subs	r6, r6, r3
 80008dc:	402c      	ands	r4, r5
 80008de:	e749      	b.n	8000774 <__aeabi_dadd+0x108>
 80008e0:	003d      	movs	r5, r7
 80008e2:	3828      	subs	r0, #40	; 0x28
 80008e4:	4085      	lsls	r5, r0
 80008e6:	2700      	movs	r7, #0
 80008e8:	e72e      	b.n	8000748 <__aeabi_dadd+0xdc>
 80008ea:	0038      	movs	r0, r7
 80008ec:	f001 fc46 	bl	800217c <__clzsi2>
 80008f0:	3020      	adds	r0, #32
 80008f2:	e71d      	b.n	8000730 <__aeabi_dadd+0xc4>
 80008f4:	430a      	orrs	r2, r1
 80008f6:	1e51      	subs	r1, r2, #1
 80008f8:	418a      	sbcs	r2, r1
 80008fa:	2100      	movs	r1, #0
 80008fc:	e707      	b.n	800070e <__aeabi_dadd+0xa2>
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d000      	beq.n	8000904 <__aeabi_dadd+0x298>
 8000902:	e0f3      	b.n	8000aec <__aeabi_dadd+0x480>
 8000904:	1c70      	adds	r0, r6, #1
 8000906:	0543      	lsls	r3, r0, #21
 8000908:	0d5b      	lsrs	r3, r3, #21
 800090a:	2b01      	cmp	r3, #1
 800090c:	dc00      	bgt.n	8000910 <__aeabi_dadd+0x2a4>
 800090e:	e0ad      	b.n	8000a6c <__aeabi_dadd+0x400>
 8000910:	4b36      	ldr	r3, [pc, #216]	; (80009ec <__aeabi_dadd+0x380>)
 8000912:	4298      	cmp	r0, r3
 8000914:	d100      	bne.n	8000918 <__aeabi_dadd+0x2ac>
 8000916:	e0d1      	b.n	8000abc <__aeabi_dadd+0x450>
 8000918:	18ba      	adds	r2, r7, r2
 800091a:	42ba      	cmp	r2, r7
 800091c:	41bf      	sbcs	r7, r7
 800091e:	1864      	adds	r4, r4, r1
 8000920:	427f      	negs	r7, r7
 8000922:	19e4      	adds	r4, r4, r7
 8000924:	07e7      	lsls	r7, r4, #31
 8000926:	0852      	lsrs	r2, r2, #1
 8000928:	4317      	orrs	r7, r2
 800092a:	0864      	lsrs	r4, r4, #1
 800092c:	0006      	movs	r6, r0
 800092e:	e721      	b.n	8000774 <__aeabi_dadd+0x108>
 8000930:	482e      	ldr	r0, [pc, #184]	; (80009ec <__aeabi_dadd+0x380>)
 8000932:	4285      	cmp	r5, r0
 8000934:	d100      	bne.n	8000938 <__aeabi_dadd+0x2cc>
 8000936:	e093      	b.n	8000a60 <__aeabi_dadd+0x3f4>
 8000938:	001d      	movs	r5, r3
 800093a:	e6d0      	b.n	80006de <__aeabi_dadd+0x72>
 800093c:	0029      	movs	r1, r5
 800093e:	3e1f      	subs	r6, #31
 8000940:	40f1      	lsrs	r1, r6
 8000942:	2b20      	cmp	r3, #32
 8000944:	d100      	bne.n	8000948 <__aeabi_dadd+0x2dc>
 8000946:	e08d      	b.n	8000a64 <__aeabi_dadd+0x3f8>
 8000948:	2240      	movs	r2, #64	; 0x40
 800094a:	1ad3      	subs	r3, r2, r3
 800094c:	409d      	lsls	r5, r3
 800094e:	432f      	orrs	r7, r5
 8000950:	1e7d      	subs	r5, r7, #1
 8000952:	41af      	sbcs	r7, r5
 8000954:	2400      	movs	r4, #0
 8000956:	430f      	orrs	r7, r1
 8000958:	2600      	movs	r6, #0
 800095a:	e744      	b.n	80007e6 <__aeabi_dadd+0x17a>
 800095c:	002b      	movs	r3, r5
 800095e:	0008      	movs	r0, r1
 8000960:	3b20      	subs	r3, #32
 8000962:	40d8      	lsrs	r0, r3
 8000964:	0003      	movs	r3, r0
 8000966:	2d20      	cmp	r5, #32
 8000968:	d100      	bne.n	800096c <__aeabi_dadd+0x300>
 800096a:	e07d      	b.n	8000a68 <__aeabi_dadd+0x3fc>
 800096c:	2040      	movs	r0, #64	; 0x40
 800096e:	1b45      	subs	r5, r0, r5
 8000970:	40a9      	lsls	r1, r5
 8000972:	430a      	orrs	r2, r1
 8000974:	1e51      	subs	r1, r2, #1
 8000976:	418a      	sbcs	r2, r1
 8000978:	2100      	movs	r1, #0
 800097a:	431a      	orrs	r2, r3
 800097c:	e6c7      	b.n	800070e <__aeabi_dadd+0xa2>
 800097e:	2e00      	cmp	r6, #0
 8000980:	d050      	beq.n	8000a24 <__aeabi_dadd+0x3b8>
 8000982:	4e1a      	ldr	r6, [pc, #104]	; (80009ec <__aeabi_dadd+0x380>)
 8000984:	42b0      	cmp	r0, r6
 8000986:	d057      	beq.n	8000a38 <__aeabi_dadd+0x3cc>
 8000988:	2680      	movs	r6, #128	; 0x80
 800098a:	426b      	negs	r3, r5
 800098c:	4699      	mov	r9, r3
 800098e:	0436      	lsls	r6, r6, #16
 8000990:	4334      	orrs	r4, r6
 8000992:	464b      	mov	r3, r9
 8000994:	2b38      	cmp	r3, #56	; 0x38
 8000996:	dd00      	ble.n	800099a <__aeabi_dadd+0x32e>
 8000998:	e0d6      	b.n	8000b48 <__aeabi_dadd+0x4dc>
 800099a:	2b1f      	cmp	r3, #31
 800099c:	dd00      	ble.n	80009a0 <__aeabi_dadd+0x334>
 800099e:	e135      	b.n	8000c0c <__aeabi_dadd+0x5a0>
 80009a0:	2620      	movs	r6, #32
 80009a2:	1af5      	subs	r5, r6, r3
 80009a4:	0026      	movs	r6, r4
 80009a6:	40ae      	lsls	r6, r5
 80009a8:	46b2      	mov	sl, r6
 80009aa:	003e      	movs	r6, r7
 80009ac:	40de      	lsrs	r6, r3
 80009ae:	46ac      	mov	ip, r5
 80009b0:	0035      	movs	r5, r6
 80009b2:	4656      	mov	r6, sl
 80009b4:	432e      	orrs	r6, r5
 80009b6:	4665      	mov	r5, ip
 80009b8:	40af      	lsls	r7, r5
 80009ba:	1e7d      	subs	r5, r7, #1
 80009bc:	41af      	sbcs	r7, r5
 80009be:	40dc      	lsrs	r4, r3
 80009c0:	4337      	orrs	r7, r6
 80009c2:	1bd7      	subs	r7, r2, r7
 80009c4:	42ba      	cmp	r2, r7
 80009c6:	4192      	sbcs	r2, r2
 80009c8:	1b0c      	subs	r4, r1, r4
 80009ca:	4252      	negs	r2, r2
 80009cc:	1aa4      	subs	r4, r4, r2
 80009ce:	0006      	movs	r6, r0
 80009d0:	46d8      	mov	r8, fp
 80009d2:	e6a3      	b.n	800071c <__aeabi_dadd+0xb0>
 80009d4:	4664      	mov	r4, ip
 80009d6:	4667      	mov	r7, ip
 80009d8:	432c      	orrs	r4, r5
 80009da:	d000      	beq.n	80009de <__aeabi_dadd+0x372>
 80009dc:	e6a2      	b.n	8000724 <__aeabi_dadd+0xb8>
 80009de:	2500      	movs	r5, #0
 80009e0:	2600      	movs	r6, #0
 80009e2:	2700      	movs	r7, #0
 80009e4:	e706      	b.n	80007f4 <__aeabi_dadd+0x188>
 80009e6:	001e      	movs	r6, r3
 80009e8:	e6c4      	b.n	8000774 <__aeabi_dadd+0x108>
 80009ea:	46c0      	nop			; (mov r8, r8)
 80009ec:	000007ff 	.word	0x000007ff
 80009f0:	ff7fffff 	.word	0xff7fffff
 80009f4:	800fffff 	.word	0x800fffff
 80009f8:	2b1f      	cmp	r3, #31
 80009fa:	dc63      	bgt.n	8000ac4 <__aeabi_dadd+0x458>
 80009fc:	2020      	movs	r0, #32
 80009fe:	1ac3      	subs	r3, r0, r3
 8000a00:	0008      	movs	r0, r1
 8000a02:	4098      	lsls	r0, r3
 8000a04:	469c      	mov	ip, r3
 8000a06:	4683      	mov	fp, r0
 8000a08:	4653      	mov	r3, sl
 8000a0a:	0010      	movs	r0, r2
 8000a0c:	40d8      	lsrs	r0, r3
 8000a0e:	0003      	movs	r3, r0
 8000a10:	4658      	mov	r0, fp
 8000a12:	4318      	orrs	r0, r3
 8000a14:	4663      	mov	r3, ip
 8000a16:	409a      	lsls	r2, r3
 8000a18:	1e53      	subs	r3, r2, #1
 8000a1a:	419a      	sbcs	r2, r3
 8000a1c:	4653      	mov	r3, sl
 8000a1e:	4302      	orrs	r2, r0
 8000a20:	40d9      	lsrs	r1, r3
 8000a22:	e703      	b.n	800082c <__aeabi_dadd+0x1c0>
 8000a24:	0026      	movs	r6, r4
 8000a26:	433e      	orrs	r6, r7
 8000a28:	d006      	beq.n	8000a38 <__aeabi_dadd+0x3cc>
 8000a2a:	43eb      	mvns	r3, r5
 8000a2c:	4699      	mov	r9, r3
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d0c7      	beq.n	80009c2 <__aeabi_dadd+0x356>
 8000a32:	4e94      	ldr	r6, [pc, #592]	; (8000c84 <__aeabi_dadd+0x618>)
 8000a34:	42b0      	cmp	r0, r6
 8000a36:	d1ac      	bne.n	8000992 <__aeabi_dadd+0x326>
 8000a38:	000c      	movs	r4, r1
 8000a3a:	0017      	movs	r7, r2
 8000a3c:	0006      	movs	r6, r0
 8000a3e:	46d8      	mov	r8, fp
 8000a40:	e698      	b.n	8000774 <__aeabi_dadd+0x108>
 8000a42:	4b90      	ldr	r3, [pc, #576]	; (8000c84 <__aeabi_dadd+0x618>)
 8000a44:	459a      	cmp	sl, r3
 8000a46:	d00b      	beq.n	8000a60 <__aeabi_dadd+0x3f4>
 8000a48:	4682      	mov	sl, r0
 8000a4a:	e6e7      	b.n	800081c <__aeabi_dadd+0x1b0>
 8000a4c:	2800      	cmp	r0, #0
 8000a4e:	d000      	beq.n	8000a52 <__aeabi_dadd+0x3e6>
 8000a50:	e09e      	b.n	8000b90 <__aeabi_dadd+0x524>
 8000a52:	0018      	movs	r0, r3
 8000a54:	4310      	orrs	r0, r2
 8000a56:	d100      	bne.n	8000a5a <__aeabi_dadd+0x3ee>
 8000a58:	e0e9      	b.n	8000c2e <__aeabi_dadd+0x5c2>
 8000a5a:	001c      	movs	r4, r3
 8000a5c:	0017      	movs	r7, r2
 8000a5e:	46d8      	mov	r8, fp
 8000a60:	4e88      	ldr	r6, [pc, #544]	; (8000c84 <__aeabi_dadd+0x618>)
 8000a62:	e687      	b.n	8000774 <__aeabi_dadd+0x108>
 8000a64:	2500      	movs	r5, #0
 8000a66:	e772      	b.n	800094e <__aeabi_dadd+0x2e2>
 8000a68:	2100      	movs	r1, #0
 8000a6a:	e782      	b.n	8000972 <__aeabi_dadd+0x306>
 8000a6c:	0023      	movs	r3, r4
 8000a6e:	433b      	orrs	r3, r7
 8000a70:	2e00      	cmp	r6, #0
 8000a72:	d000      	beq.n	8000a76 <__aeabi_dadd+0x40a>
 8000a74:	e0ab      	b.n	8000bce <__aeabi_dadd+0x562>
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d100      	bne.n	8000a7c <__aeabi_dadd+0x410>
 8000a7a:	e0e7      	b.n	8000c4c <__aeabi_dadd+0x5e0>
 8000a7c:	000b      	movs	r3, r1
 8000a7e:	4313      	orrs	r3, r2
 8000a80:	d100      	bne.n	8000a84 <__aeabi_dadd+0x418>
 8000a82:	e677      	b.n	8000774 <__aeabi_dadd+0x108>
 8000a84:	18ba      	adds	r2, r7, r2
 8000a86:	42ba      	cmp	r2, r7
 8000a88:	41bf      	sbcs	r7, r7
 8000a8a:	1864      	adds	r4, r4, r1
 8000a8c:	427f      	negs	r7, r7
 8000a8e:	19e4      	adds	r4, r4, r7
 8000a90:	0223      	lsls	r3, r4, #8
 8000a92:	d400      	bmi.n	8000a96 <__aeabi_dadd+0x42a>
 8000a94:	e0f2      	b.n	8000c7c <__aeabi_dadd+0x610>
 8000a96:	4b7c      	ldr	r3, [pc, #496]	; (8000c88 <__aeabi_dadd+0x61c>)
 8000a98:	0017      	movs	r7, r2
 8000a9a:	401c      	ands	r4, r3
 8000a9c:	0006      	movs	r6, r0
 8000a9e:	e669      	b.n	8000774 <__aeabi_dadd+0x108>
 8000aa0:	0020      	movs	r0, r4
 8000aa2:	4338      	orrs	r0, r7
 8000aa4:	2e00      	cmp	r6, #0
 8000aa6:	d1d1      	bne.n	8000a4c <__aeabi_dadd+0x3e0>
 8000aa8:	2800      	cmp	r0, #0
 8000aaa:	d15b      	bne.n	8000b64 <__aeabi_dadd+0x4f8>
 8000aac:	001c      	movs	r4, r3
 8000aae:	4314      	orrs	r4, r2
 8000ab0:	d100      	bne.n	8000ab4 <__aeabi_dadd+0x448>
 8000ab2:	e0a8      	b.n	8000c06 <__aeabi_dadd+0x59a>
 8000ab4:	001c      	movs	r4, r3
 8000ab6:	0017      	movs	r7, r2
 8000ab8:	46d8      	mov	r8, fp
 8000aba:	e65b      	b.n	8000774 <__aeabi_dadd+0x108>
 8000abc:	0006      	movs	r6, r0
 8000abe:	2400      	movs	r4, #0
 8000ac0:	2700      	movs	r7, #0
 8000ac2:	e697      	b.n	80007f4 <__aeabi_dadd+0x188>
 8000ac4:	4650      	mov	r0, sl
 8000ac6:	000b      	movs	r3, r1
 8000ac8:	3820      	subs	r0, #32
 8000aca:	40c3      	lsrs	r3, r0
 8000acc:	4699      	mov	r9, r3
 8000ace:	4653      	mov	r3, sl
 8000ad0:	2b20      	cmp	r3, #32
 8000ad2:	d100      	bne.n	8000ad6 <__aeabi_dadd+0x46a>
 8000ad4:	e095      	b.n	8000c02 <__aeabi_dadd+0x596>
 8000ad6:	2340      	movs	r3, #64	; 0x40
 8000ad8:	4650      	mov	r0, sl
 8000ada:	1a1b      	subs	r3, r3, r0
 8000adc:	4099      	lsls	r1, r3
 8000ade:	430a      	orrs	r2, r1
 8000ae0:	1e51      	subs	r1, r2, #1
 8000ae2:	418a      	sbcs	r2, r1
 8000ae4:	464b      	mov	r3, r9
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	431a      	orrs	r2, r3
 8000aea:	e69f      	b.n	800082c <__aeabi_dadd+0x1c0>
 8000aec:	2e00      	cmp	r6, #0
 8000aee:	d130      	bne.n	8000b52 <__aeabi_dadd+0x4e6>
 8000af0:	0026      	movs	r6, r4
 8000af2:	433e      	orrs	r6, r7
 8000af4:	d067      	beq.n	8000bc6 <__aeabi_dadd+0x55a>
 8000af6:	43db      	mvns	r3, r3
 8000af8:	469a      	mov	sl, r3
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d01c      	beq.n	8000b38 <__aeabi_dadd+0x4cc>
 8000afe:	4e61      	ldr	r6, [pc, #388]	; (8000c84 <__aeabi_dadd+0x618>)
 8000b00:	42b0      	cmp	r0, r6
 8000b02:	d060      	beq.n	8000bc6 <__aeabi_dadd+0x55a>
 8000b04:	4653      	mov	r3, sl
 8000b06:	2b38      	cmp	r3, #56	; 0x38
 8000b08:	dd00      	ble.n	8000b0c <__aeabi_dadd+0x4a0>
 8000b0a:	e096      	b.n	8000c3a <__aeabi_dadd+0x5ce>
 8000b0c:	2b1f      	cmp	r3, #31
 8000b0e:	dd00      	ble.n	8000b12 <__aeabi_dadd+0x4a6>
 8000b10:	e09f      	b.n	8000c52 <__aeabi_dadd+0x5e6>
 8000b12:	2620      	movs	r6, #32
 8000b14:	1af3      	subs	r3, r6, r3
 8000b16:	0026      	movs	r6, r4
 8000b18:	409e      	lsls	r6, r3
 8000b1a:	469c      	mov	ip, r3
 8000b1c:	46b3      	mov	fp, r6
 8000b1e:	4653      	mov	r3, sl
 8000b20:	003e      	movs	r6, r7
 8000b22:	40de      	lsrs	r6, r3
 8000b24:	0033      	movs	r3, r6
 8000b26:	465e      	mov	r6, fp
 8000b28:	431e      	orrs	r6, r3
 8000b2a:	4663      	mov	r3, ip
 8000b2c:	409f      	lsls	r7, r3
 8000b2e:	1e7b      	subs	r3, r7, #1
 8000b30:	419f      	sbcs	r7, r3
 8000b32:	4653      	mov	r3, sl
 8000b34:	40dc      	lsrs	r4, r3
 8000b36:	4337      	orrs	r7, r6
 8000b38:	18bf      	adds	r7, r7, r2
 8000b3a:	4297      	cmp	r7, r2
 8000b3c:	4192      	sbcs	r2, r2
 8000b3e:	1864      	adds	r4, r4, r1
 8000b40:	4252      	negs	r2, r2
 8000b42:	18a4      	adds	r4, r4, r2
 8000b44:	0006      	movs	r6, r0
 8000b46:	e678      	b.n	800083a <__aeabi_dadd+0x1ce>
 8000b48:	4327      	orrs	r7, r4
 8000b4a:	1e7c      	subs	r4, r7, #1
 8000b4c:	41a7      	sbcs	r7, r4
 8000b4e:	2400      	movs	r4, #0
 8000b50:	e737      	b.n	80009c2 <__aeabi_dadd+0x356>
 8000b52:	4e4c      	ldr	r6, [pc, #304]	; (8000c84 <__aeabi_dadd+0x618>)
 8000b54:	42b0      	cmp	r0, r6
 8000b56:	d036      	beq.n	8000bc6 <__aeabi_dadd+0x55a>
 8000b58:	2680      	movs	r6, #128	; 0x80
 8000b5a:	425b      	negs	r3, r3
 8000b5c:	0436      	lsls	r6, r6, #16
 8000b5e:	469a      	mov	sl, r3
 8000b60:	4334      	orrs	r4, r6
 8000b62:	e7cf      	b.n	8000b04 <__aeabi_dadd+0x498>
 8000b64:	0018      	movs	r0, r3
 8000b66:	4310      	orrs	r0, r2
 8000b68:	d100      	bne.n	8000b6c <__aeabi_dadd+0x500>
 8000b6a:	e603      	b.n	8000774 <__aeabi_dadd+0x108>
 8000b6c:	1ab8      	subs	r0, r7, r2
 8000b6e:	4684      	mov	ip, r0
 8000b70:	4567      	cmp	r7, ip
 8000b72:	41ad      	sbcs	r5, r5
 8000b74:	1ae0      	subs	r0, r4, r3
 8000b76:	426d      	negs	r5, r5
 8000b78:	1b40      	subs	r0, r0, r5
 8000b7a:	0205      	lsls	r5, r0, #8
 8000b7c:	d400      	bmi.n	8000b80 <__aeabi_dadd+0x514>
 8000b7e:	e62c      	b.n	80007da <__aeabi_dadd+0x16e>
 8000b80:	1bd7      	subs	r7, r2, r7
 8000b82:	42ba      	cmp	r2, r7
 8000b84:	4192      	sbcs	r2, r2
 8000b86:	1b1c      	subs	r4, r3, r4
 8000b88:	4252      	negs	r2, r2
 8000b8a:	1aa4      	subs	r4, r4, r2
 8000b8c:	46d8      	mov	r8, fp
 8000b8e:	e5f1      	b.n	8000774 <__aeabi_dadd+0x108>
 8000b90:	0018      	movs	r0, r3
 8000b92:	4310      	orrs	r0, r2
 8000b94:	d100      	bne.n	8000b98 <__aeabi_dadd+0x52c>
 8000b96:	e763      	b.n	8000a60 <__aeabi_dadd+0x3f4>
 8000b98:	08f8      	lsrs	r0, r7, #3
 8000b9a:	0767      	lsls	r7, r4, #29
 8000b9c:	4307      	orrs	r7, r0
 8000b9e:	2080      	movs	r0, #128	; 0x80
 8000ba0:	08e4      	lsrs	r4, r4, #3
 8000ba2:	0300      	lsls	r0, r0, #12
 8000ba4:	4204      	tst	r4, r0
 8000ba6:	d008      	beq.n	8000bba <__aeabi_dadd+0x54e>
 8000ba8:	08dd      	lsrs	r5, r3, #3
 8000baa:	4205      	tst	r5, r0
 8000bac:	d105      	bne.n	8000bba <__aeabi_dadd+0x54e>
 8000bae:	08d2      	lsrs	r2, r2, #3
 8000bb0:	0759      	lsls	r1, r3, #29
 8000bb2:	4311      	orrs	r1, r2
 8000bb4:	000f      	movs	r7, r1
 8000bb6:	002c      	movs	r4, r5
 8000bb8:	46d8      	mov	r8, fp
 8000bba:	0f7b      	lsrs	r3, r7, #29
 8000bbc:	00e4      	lsls	r4, r4, #3
 8000bbe:	431c      	orrs	r4, r3
 8000bc0:	00ff      	lsls	r7, r7, #3
 8000bc2:	4e30      	ldr	r6, [pc, #192]	; (8000c84 <__aeabi_dadd+0x618>)
 8000bc4:	e5d6      	b.n	8000774 <__aeabi_dadd+0x108>
 8000bc6:	000c      	movs	r4, r1
 8000bc8:	0017      	movs	r7, r2
 8000bca:	0006      	movs	r6, r0
 8000bcc:	e5d2      	b.n	8000774 <__aeabi_dadd+0x108>
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d038      	beq.n	8000c44 <__aeabi_dadd+0x5d8>
 8000bd2:	000b      	movs	r3, r1
 8000bd4:	4313      	orrs	r3, r2
 8000bd6:	d100      	bne.n	8000bda <__aeabi_dadd+0x56e>
 8000bd8:	e742      	b.n	8000a60 <__aeabi_dadd+0x3f4>
 8000bda:	08f8      	lsrs	r0, r7, #3
 8000bdc:	0767      	lsls	r7, r4, #29
 8000bde:	4307      	orrs	r7, r0
 8000be0:	2080      	movs	r0, #128	; 0x80
 8000be2:	08e4      	lsrs	r4, r4, #3
 8000be4:	0300      	lsls	r0, r0, #12
 8000be6:	4204      	tst	r4, r0
 8000be8:	d0e7      	beq.n	8000bba <__aeabi_dadd+0x54e>
 8000bea:	08cb      	lsrs	r3, r1, #3
 8000bec:	4203      	tst	r3, r0
 8000bee:	d1e4      	bne.n	8000bba <__aeabi_dadd+0x54e>
 8000bf0:	08d2      	lsrs	r2, r2, #3
 8000bf2:	0749      	lsls	r1, r1, #29
 8000bf4:	4311      	orrs	r1, r2
 8000bf6:	000f      	movs	r7, r1
 8000bf8:	001c      	movs	r4, r3
 8000bfa:	e7de      	b.n	8000bba <__aeabi_dadd+0x54e>
 8000bfc:	2700      	movs	r7, #0
 8000bfe:	2400      	movs	r4, #0
 8000c00:	e5d5      	b.n	80007ae <__aeabi_dadd+0x142>
 8000c02:	2100      	movs	r1, #0
 8000c04:	e76b      	b.n	8000ade <__aeabi_dadd+0x472>
 8000c06:	2500      	movs	r5, #0
 8000c08:	2700      	movs	r7, #0
 8000c0a:	e5f3      	b.n	80007f4 <__aeabi_dadd+0x188>
 8000c0c:	464e      	mov	r6, r9
 8000c0e:	0025      	movs	r5, r4
 8000c10:	3e20      	subs	r6, #32
 8000c12:	40f5      	lsrs	r5, r6
 8000c14:	464b      	mov	r3, r9
 8000c16:	002e      	movs	r6, r5
 8000c18:	2b20      	cmp	r3, #32
 8000c1a:	d02d      	beq.n	8000c78 <__aeabi_dadd+0x60c>
 8000c1c:	2540      	movs	r5, #64	; 0x40
 8000c1e:	1aed      	subs	r5, r5, r3
 8000c20:	40ac      	lsls	r4, r5
 8000c22:	4327      	orrs	r7, r4
 8000c24:	1e7c      	subs	r4, r7, #1
 8000c26:	41a7      	sbcs	r7, r4
 8000c28:	2400      	movs	r4, #0
 8000c2a:	4337      	orrs	r7, r6
 8000c2c:	e6c9      	b.n	80009c2 <__aeabi_dadd+0x356>
 8000c2e:	2480      	movs	r4, #128	; 0x80
 8000c30:	2500      	movs	r5, #0
 8000c32:	0324      	lsls	r4, r4, #12
 8000c34:	4e13      	ldr	r6, [pc, #76]	; (8000c84 <__aeabi_dadd+0x618>)
 8000c36:	2700      	movs	r7, #0
 8000c38:	e5dc      	b.n	80007f4 <__aeabi_dadd+0x188>
 8000c3a:	4327      	orrs	r7, r4
 8000c3c:	1e7c      	subs	r4, r7, #1
 8000c3e:	41a7      	sbcs	r7, r4
 8000c40:	2400      	movs	r4, #0
 8000c42:	e779      	b.n	8000b38 <__aeabi_dadd+0x4cc>
 8000c44:	000c      	movs	r4, r1
 8000c46:	0017      	movs	r7, r2
 8000c48:	4e0e      	ldr	r6, [pc, #56]	; (8000c84 <__aeabi_dadd+0x618>)
 8000c4a:	e593      	b.n	8000774 <__aeabi_dadd+0x108>
 8000c4c:	000c      	movs	r4, r1
 8000c4e:	0017      	movs	r7, r2
 8000c50:	e590      	b.n	8000774 <__aeabi_dadd+0x108>
 8000c52:	4656      	mov	r6, sl
 8000c54:	0023      	movs	r3, r4
 8000c56:	3e20      	subs	r6, #32
 8000c58:	40f3      	lsrs	r3, r6
 8000c5a:	4699      	mov	r9, r3
 8000c5c:	4653      	mov	r3, sl
 8000c5e:	2b20      	cmp	r3, #32
 8000c60:	d00e      	beq.n	8000c80 <__aeabi_dadd+0x614>
 8000c62:	2340      	movs	r3, #64	; 0x40
 8000c64:	4656      	mov	r6, sl
 8000c66:	1b9b      	subs	r3, r3, r6
 8000c68:	409c      	lsls	r4, r3
 8000c6a:	4327      	orrs	r7, r4
 8000c6c:	1e7c      	subs	r4, r7, #1
 8000c6e:	41a7      	sbcs	r7, r4
 8000c70:	464b      	mov	r3, r9
 8000c72:	2400      	movs	r4, #0
 8000c74:	431f      	orrs	r7, r3
 8000c76:	e75f      	b.n	8000b38 <__aeabi_dadd+0x4cc>
 8000c78:	2400      	movs	r4, #0
 8000c7a:	e7d2      	b.n	8000c22 <__aeabi_dadd+0x5b6>
 8000c7c:	0017      	movs	r7, r2
 8000c7e:	e5b2      	b.n	80007e6 <__aeabi_dadd+0x17a>
 8000c80:	2400      	movs	r4, #0
 8000c82:	e7f2      	b.n	8000c6a <__aeabi_dadd+0x5fe>
 8000c84:	000007ff 	.word	0x000007ff
 8000c88:	ff7fffff 	.word	0xff7fffff

08000c8c <__aeabi_ddiv>:
 8000c8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c8e:	4657      	mov	r7, sl
 8000c90:	4645      	mov	r5, r8
 8000c92:	46de      	mov	lr, fp
 8000c94:	464e      	mov	r6, r9
 8000c96:	b5e0      	push	{r5, r6, r7, lr}
 8000c98:	004c      	lsls	r4, r1, #1
 8000c9a:	030e      	lsls	r6, r1, #12
 8000c9c:	b087      	sub	sp, #28
 8000c9e:	4683      	mov	fp, r0
 8000ca0:	4692      	mov	sl, r2
 8000ca2:	001d      	movs	r5, r3
 8000ca4:	4680      	mov	r8, r0
 8000ca6:	0b36      	lsrs	r6, r6, #12
 8000ca8:	0d64      	lsrs	r4, r4, #21
 8000caa:	0fcf      	lsrs	r7, r1, #31
 8000cac:	2c00      	cmp	r4, #0
 8000cae:	d04f      	beq.n	8000d50 <__aeabi_ddiv+0xc4>
 8000cb0:	4b6f      	ldr	r3, [pc, #444]	; (8000e70 <__aeabi_ddiv+0x1e4>)
 8000cb2:	429c      	cmp	r4, r3
 8000cb4:	d035      	beq.n	8000d22 <__aeabi_ddiv+0x96>
 8000cb6:	2380      	movs	r3, #128	; 0x80
 8000cb8:	0f42      	lsrs	r2, r0, #29
 8000cba:	041b      	lsls	r3, r3, #16
 8000cbc:	00f6      	lsls	r6, r6, #3
 8000cbe:	4313      	orrs	r3, r2
 8000cc0:	4333      	orrs	r3, r6
 8000cc2:	4699      	mov	r9, r3
 8000cc4:	00c3      	lsls	r3, r0, #3
 8000cc6:	4698      	mov	r8, r3
 8000cc8:	4b6a      	ldr	r3, [pc, #424]	; (8000e74 <__aeabi_ddiv+0x1e8>)
 8000cca:	2600      	movs	r6, #0
 8000ccc:	469c      	mov	ip, r3
 8000cce:	2300      	movs	r3, #0
 8000cd0:	4464      	add	r4, ip
 8000cd2:	9303      	str	r3, [sp, #12]
 8000cd4:	032b      	lsls	r3, r5, #12
 8000cd6:	0b1b      	lsrs	r3, r3, #12
 8000cd8:	469b      	mov	fp, r3
 8000cda:	006b      	lsls	r3, r5, #1
 8000cdc:	0fed      	lsrs	r5, r5, #31
 8000cde:	4650      	mov	r0, sl
 8000ce0:	0d5b      	lsrs	r3, r3, #21
 8000ce2:	9501      	str	r5, [sp, #4]
 8000ce4:	d05e      	beq.n	8000da4 <__aeabi_ddiv+0x118>
 8000ce6:	4a62      	ldr	r2, [pc, #392]	; (8000e70 <__aeabi_ddiv+0x1e4>)
 8000ce8:	4293      	cmp	r3, r2
 8000cea:	d053      	beq.n	8000d94 <__aeabi_ddiv+0x108>
 8000cec:	465a      	mov	r2, fp
 8000cee:	00d1      	lsls	r1, r2, #3
 8000cf0:	2280      	movs	r2, #128	; 0x80
 8000cf2:	0f40      	lsrs	r0, r0, #29
 8000cf4:	0412      	lsls	r2, r2, #16
 8000cf6:	4302      	orrs	r2, r0
 8000cf8:	430a      	orrs	r2, r1
 8000cfa:	4693      	mov	fp, r2
 8000cfc:	4652      	mov	r2, sl
 8000cfe:	00d1      	lsls	r1, r2, #3
 8000d00:	4a5c      	ldr	r2, [pc, #368]	; (8000e74 <__aeabi_ddiv+0x1e8>)
 8000d02:	4694      	mov	ip, r2
 8000d04:	2200      	movs	r2, #0
 8000d06:	4463      	add	r3, ip
 8000d08:	0038      	movs	r0, r7
 8000d0a:	4068      	eors	r0, r5
 8000d0c:	4684      	mov	ip, r0
 8000d0e:	9002      	str	r0, [sp, #8]
 8000d10:	1ae4      	subs	r4, r4, r3
 8000d12:	4316      	orrs	r6, r2
 8000d14:	2e0f      	cmp	r6, #15
 8000d16:	d900      	bls.n	8000d1a <__aeabi_ddiv+0x8e>
 8000d18:	e0b4      	b.n	8000e84 <__aeabi_ddiv+0x1f8>
 8000d1a:	4b57      	ldr	r3, [pc, #348]	; (8000e78 <__aeabi_ddiv+0x1ec>)
 8000d1c:	00b6      	lsls	r6, r6, #2
 8000d1e:	599b      	ldr	r3, [r3, r6]
 8000d20:	469f      	mov	pc, r3
 8000d22:	0003      	movs	r3, r0
 8000d24:	4333      	orrs	r3, r6
 8000d26:	4699      	mov	r9, r3
 8000d28:	d16c      	bne.n	8000e04 <__aeabi_ddiv+0x178>
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	4698      	mov	r8, r3
 8000d2e:	3302      	adds	r3, #2
 8000d30:	2608      	movs	r6, #8
 8000d32:	9303      	str	r3, [sp, #12]
 8000d34:	e7ce      	b.n	8000cd4 <__aeabi_ddiv+0x48>
 8000d36:	46cb      	mov	fp, r9
 8000d38:	4641      	mov	r1, r8
 8000d3a:	9a03      	ldr	r2, [sp, #12]
 8000d3c:	9701      	str	r7, [sp, #4]
 8000d3e:	2a02      	cmp	r2, #2
 8000d40:	d165      	bne.n	8000e0e <__aeabi_ddiv+0x182>
 8000d42:	9b01      	ldr	r3, [sp, #4]
 8000d44:	4c4a      	ldr	r4, [pc, #296]	; (8000e70 <__aeabi_ddiv+0x1e4>)
 8000d46:	469c      	mov	ip, r3
 8000d48:	2300      	movs	r3, #0
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	4698      	mov	r8, r3
 8000d4e:	e06b      	b.n	8000e28 <__aeabi_ddiv+0x19c>
 8000d50:	0003      	movs	r3, r0
 8000d52:	4333      	orrs	r3, r6
 8000d54:	4699      	mov	r9, r3
 8000d56:	d04e      	beq.n	8000df6 <__aeabi_ddiv+0x16a>
 8000d58:	2e00      	cmp	r6, #0
 8000d5a:	d100      	bne.n	8000d5e <__aeabi_ddiv+0xd2>
 8000d5c:	e1bc      	b.n	80010d8 <__aeabi_ddiv+0x44c>
 8000d5e:	0030      	movs	r0, r6
 8000d60:	f001 fa0c 	bl	800217c <__clzsi2>
 8000d64:	0003      	movs	r3, r0
 8000d66:	3b0b      	subs	r3, #11
 8000d68:	2b1c      	cmp	r3, #28
 8000d6a:	dd00      	ble.n	8000d6e <__aeabi_ddiv+0xe2>
 8000d6c:	e1ac      	b.n	80010c8 <__aeabi_ddiv+0x43c>
 8000d6e:	221d      	movs	r2, #29
 8000d70:	1ad3      	subs	r3, r2, r3
 8000d72:	465a      	mov	r2, fp
 8000d74:	0001      	movs	r1, r0
 8000d76:	40da      	lsrs	r2, r3
 8000d78:	3908      	subs	r1, #8
 8000d7a:	408e      	lsls	r6, r1
 8000d7c:	0013      	movs	r3, r2
 8000d7e:	4333      	orrs	r3, r6
 8000d80:	4699      	mov	r9, r3
 8000d82:	465b      	mov	r3, fp
 8000d84:	408b      	lsls	r3, r1
 8000d86:	4698      	mov	r8, r3
 8000d88:	2300      	movs	r3, #0
 8000d8a:	4c3c      	ldr	r4, [pc, #240]	; (8000e7c <__aeabi_ddiv+0x1f0>)
 8000d8c:	2600      	movs	r6, #0
 8000d8e:	1a24      	subs	r4, r4, r0
 8000d90:	9303      	str	r3, [sp, #12]
 8000d92:	e79f      	b.n	8000cd4 <__aeabi_ddiv+0x48>
 8000d94:	4651      	mov	r1, sl
 8000d96:	465a      	mov	r2, fp
 8000d98:	4311      	orrs	r1, r2
 8000d9a:	d129      	bne.n	8000df0 <__aeabi_ddiv+0x164>
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	4693      	mov	fp, r2
 8000da0:	3202      	adds	r2, #2
 8000da2:	e7b1      	b.n	8000d08 <__aeabi_ddiv+0x7c>
 8000da4:	4659      	mov	r1, fp
 8000da6:	4301      	orrs	r1, r0
 8000da8:	d01e      	beq.n	8000de8 <__aeabi_ddiv+0x15c>
 8000daa:	465b      	mov	r3, fp
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d100      	bne.n	8000db2 <__aeabi_ddiv+0x126>
 8000db0:	e19e      	b.n	80010f0 <__aeabi_ddiv+0x464>
 8000db2:	4658      	mov	r0, fp
 8000db4:	f001 f9e2 	bl	800217c <__clzsi2>
 8000db8:	0003      	movs	r3, r0
 8000dba:	3b0b      	subs	r3, #11
 8000dbc:	2b1c      	cmp	r3, #28
 8000dbe:	dd00      	ble.n	8000dc2 <__aeabi_ddiv+0x136>
 8000dc0:	e18f      	b.n	80010e2 <__aeabi_ddiv+0x456>
 8000dc2:	0002      	movs	r2, r0
 8000dc4:	4659      	mov	r1, fp
 8000dc6:	3a08      	subs	r2, #8
 8000dc8:	4091      	lsls	r1, r2
 8000dca:	468b      	mov	fp, r1
 8000dcc:	211d      	movs	r1, #29
 8000dce:	1acb      	subs	r3, r1, r3
 8000dd0:	4651      	mov	r1, sl
 8000dd2:	40d9      	lsrs	r1, r3
 8000dd4:	000b      	movs	r3, r1
 8000dd6:	4659      	mov	r1, fp
 8000dd8:	430b      	orrs	r3, r1
 8000dda:	4651      	mov	r1, sl
 8000ddc:	469b      	mov	fp, r3
 8000dde:	4091      	lsls	r1, r2
 8000de0:	4b26      	ldr	r3, [pc, #152]	; (8000e7c <__aeabi_ddiv+0x1f0>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	1a1b      	subs	r3, r3, r0
 8000de6:	e78f      	b.n	8000d08 <__aeabi_ddiv+0x7c>
 8000de8:	2300      	movs	r3, #0
 8000dea:	2201      	movs	r2, #1
 8000dec:	469b      	mov	fp, r3
 8000dee:	e78b      	b.n	8000d08 <__aeabi_ddiv+0x7c>
 8000df0:	4651      	mov	r1, sl
 8000df2:	2203      	movs	r2, #3
 8000df4:	e788      	b.n	8000d08 <__aeabi_ddiv+0x7c>
 8000df6:	2300      	movs	r3, #0
 8000df8:	4698      	mov	r8, r3
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	2604      	movs	r6, #4
 8000dfe:	2400      	movs	r4, #0
 8000e00:	9303      	str	r3, [sp, #12]
 8000e02:	e767      	b.n	8000cd4 <__aeabi_ddiv+0x48>
 8000e04:	2303      	movs	r3, #3
 8000e06:	46b1      	mov	r9, r6
 8000e08:	9303      	str	r3, [sp, #12]
 8000e0a:	260c      	movs	r6, #12
 8000e0c:	e762      	b.n	8000cd4 <__aeabi_ddiv+0x48>
 8000e0e:	2a03      	cmp	r2, #3
 8000e10:	d100      	bne.n	8000e14 <__aeabi_ddiv+0x188>
 8000e12:	e25c      	b.n	80012ce <__aeabi_ddiv+0x642>
 8000e14:	9b01      	ldr	r3, [sp, #4]
 8000e16:	2a01      	cmp	r2, #1
 8000e18:	d000      	beq.n	8000e1c <__aeabi_ddiv+0x190>
 8000e1a:	e1e4      	b.n	80011e6 <__aeabi_ddiv+0x55a>
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	469c      	mov	ip, r3
 8000e20:	2300      	movs	r3, #0
 8000e22:	2400      	movs	r4, #0
 8000e24:	2200      	movs	r2, #0
 8000e26:	4698      	mov	r8, r3
 8000e28:	2100      	movs	r1, #0
 8000e2a:	0312      	lsls	r2, r2, #12
 8000e2c:	0b13      	lsrs	r3, r2, #12
 8000e2e:	0d0a      	lsrs	r2, r1, #20
 8000e30:	0512      	lsls	r2, r2, #20
 8000e32:	431a      	orrs	r2, r3
 8000e34:	0523      	lsls	r3, r4, #20
 8000e36:	4c12      	ldr	r4, [pc, #72]	; (8000e80 <__aeabi_ddiv+0x1f4>)
 8000e38:	4640      	mov	r0, r8
 8000e3a:	4022      	ands	r2, r4
 8000e3c:	4313      	orrs	r3, r2
 8000e3e:	4662      	mov	r2, ip
 8000e40:	005b      	lsls	r3, r3, #1
 8000e42:	07d2      	lsls	r2, r2, #31
 8000e44:	085b      	lsrs	r3, r3, #1
 8000e46:	4313      	orrs	r3, r2
 8000e48:	0019      	movs	r1, r3
 8000e4a:	b007      	add	sp, #28
 8000e4c:	bc3c      	pop	{r2, r3, r4, r5}
 8000e4e:	4690      	mov	r8, r2
 8000e50:	4699      	mov	r9, r3
 8000e52:	46a2      	mov	sl, r4
 8000e54:	46ab      	mov	fp, r5
 8000e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e58:	2300      	movs	r3, #0
 8000e5a:	2280      	movs	r2, #128	; 0x80
 8000e5c:	469c      	mov	ip, r3
 8000e5e:	0312      	lsls	r2, r2, #12
 8000e60:	4698      	mov	r8, r3
 8000e62:	4c03      	ldr	r4, [pc, #12]	; (8000e70 <__aeabi_ddiv+0x1e4>)
 8000e64:	e7e0      	b.n	8000e28 <__aeabi_ddiv+0x19c>
 8000e66:	2300      	movs	r3, #0
 8000e68:	4c01      	ldr	r4, [pc, #4]	; (8000e70 <__aeabi_ddiv+0x1e4>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	4698      	mov	r8, r3
 8000e6e:	e7db      	b.n	8000e28 <__aeabi_ddiv+0x19c>
 8000e70:	000007ff 	.word	0x000007ff
 8000e74:	fffffc01 	.word	0xfffffc01
 8000e78:	0800ba80 	.word	0x0800ba80
 8000e7c:	fffffc0d 	.word	0xfffffc0d
 8000e80:	800fffff 	.word	0x800fffff
 8000e84:	45d9      	cmp	r9, fp
 8000e86:	d900      	bls.n	8000e8a <__aeabi_ddiv+0x1fe>
 8000e88:	e139      	b.n	80010fe <__aeabi_ddiv+0x472>
 8000e8a:	d100      	bne.n	8000e8e <__aeabi_ddiv+0x202>
 8000e8c:	e134      	b.n	80010f8 <__aeabi_ddiv+0x46c>
 8000e8e:	2300      	movs	r3, #0
 8000e90:	4646      	mov	r6, r8
 8000e92:	464d      	mov	r5, r9
 8000e94:	469a      	mov	sl, r3
 8000e96:	3c01      	subs	r4, #1
 8000e98:	465b      	mov	r3, fp
 8000e9a:	0e0a      	lsrs	r2, r1, #24
 8000e9c:	021b      	lsls	r3, r3, #8
 8000e9e:	431a      	orrs	r2, r3
 8000ea0:	020b      	lsls	r3, r1, #8
 8000ea2:	0c17      	lsrs	r7, r2, #16
 8000ea4:	9303      	str	r3, [sp, #12]
 8000ea6:	0413      	lsls	r3, r2, #16
 8000ea8:	0c1b      	lsrs	r3, r3, #16
 8000eaa:	0039      	movs	r1, r7
 8000eac:	0028      	movs	r0, r5
 8000eae:	4690      	mov	r8, r2
 8000eb0:	9301      	str	r3, [sp, #4]
 8000eb2:	f7ff f929 	bl	8000108 <__udivsi3>
 8000eb6:	0002      	movs	r2, r0
 8000eb8:	9b01      	ldr	r3, [sp, #4]
 8000eba:	4683      	mov	fp, r0
 8000ebc:	435a      	muls	r2, r3
 8000ebe:	0028      	movs	r0, r5
 8000ec0:	0039      	movs	r1, r7
 8000ec2:	4691      	mov	r9, r2
 8000ec4:	f7ff f9a6 	bl	8000214 <__aeabi_uidivmod>
 8000ec8:	0c35      	lsrs	r5, r6, #16
 8000eca:	0409      	lsls	r1, r1, #16
 8000ecc:	430d      	orrs	r5, r1
 8000ece:	45a9      	cmp	r9, r5
 8000ed0:	d90d      	bls.n	8000eee <__aeabi_ddiv+0x262>
 8000ed2:	465b      	mov	r3, fp
 8000ed4:	4445      	add	r5, r8
 8000ed6:	3b01      	subs	r3, #1
 8000ed8:	45a8      	cmp	r8, r5
 8000eda:	d900      	bls.n	8000ede <__aeabi_ddiv+0x252>
 8000edc:	e13a      	b.n	8001154 <__aeabi_ddiv+0x4c8>
 8000ede:	45a9      	cmp	r9, r5
 8000ee0:	d800      	bhi.n	8000ee4 <__aeabi_ddiv+0x258>
 8000ee2:	e137      	b.n	8001154 <__aeabi_ddiv+0x4c8>
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	425b      	negs	r3, r3
 8000ee8:	469c      	mov	ip, r3
 8000eea:	4445      	add	r5, r8
 8000eec:	44e3      	add	fp, ip
 8000eee:	464b      	mov	r3, r9
 8000ef0:	1aeb      	subs	r3, r5, r3
 8000ef2:	0039      	movs	r1, r7
 8000ef4:	0018      	movs	r0, r3
 8000ef6:	9304      	str	r3, [sp, #16]
 8000ef8:	f7ff f906 	bl	8000108 <__udivsi3>
 8000efc:	9b01      	ldr	r3, [sp, #4]
 8000efe:	0005      	movs	r5, r0
 8000f00:	4343      	muls	r3, r0
 8000f02:	0039      	movs	r1, r7
 8000f04:	9804      	ldr	r0, [sp, #16]
 8000f06:	4699      	mov	r9, r3
 8000f08:	f7ff f984 	bl	8000214 <__aeabi_uidivmod>
 8000f0c:	0433      	lsls	r3, r6, #16
 8000f0e:	0409      	lsls	r1, r1, #16
 8000f10:	0c1b      	lsrs	r3, r3, #16
 8000f12:	430b      	orrs	r3, r1
 8000f14:	4599      	cmp	r9, r3
 8000f16:	d909      	bls.n	8000f2c <__aeabi_ddiv+0x2a0>
 8000f18:	4443      	add	r3, r8
 8000f1a:	1e6a      	subs	r2, r5, #1
 8000f1c:	4598      	cmp	r8, r3
 8000f1e:	d900      	bls.n	8000f22 <__aeabi_ddiv+0x296>
 8000f20:	e11a      	b.n	8001158 <__aeabi_ddiv+0x4cc>
 8000f22:	4599      	cmp	r9, r3
 8000f24:	d800      	bhi.n	8000f28 <__aeabi_ddiv+0x29c>
 8000f26:	e117      	b.n	8001158 <__aeabi_ddiv+0x4cc>
 8000f28:	3d02      	subs	r5, #2
 8000f2a:	4443      	add	r3, r8
 8000f2c:	464a      	mov	r2, r9
 8000f2e:	1a9b      	subs	r3, r3, r2
 8000f30:	465a      	mov	r2, fp
 8000f32:	0412      	lsls	r2, r2, #16
 8000f34:	432a      	orrs	r2, r5
 8000f36:	9903      	ldr	r1, [sp, #12]
 8000f38:	4693      	mov	fp, r2
 8000f3a:	0c10      	lsrs	r0, r2, #16
 8000f3c:	0c0a      	lsrs	r2, r1, #16
 8000f3e:	4691      	mov	r9, r2
 8000f40:	0409      	lsls	r1, r1, #16
 8000f42:	465a      	mov	r2, fp
 8000f44:	0c09      	lsrs	r1, r1, #16
 8000f46:	464e      	mov	r6, r9
 8000f48:	000d      	movs	r5, r1
 8000f4a:	0412      	lsls	r2, r2, #16
 8000f4c:	0c12      	lsrs	r2, r2, #16
 8000f4e:	4345      	muls	r5, r0
 8000f50:	9105      	str	r1, [sp, #20]
 8000f52:	4351      	muls	r1, r2
 8000f54:	4372      	muls	r2, r6
 8000f56:	4370      	muls	r0, r6
 8000f58:	1952      	adds	r2, r2, r5
 8000f5a:	0c0e      	lsrs	r6, r1, #16
 8000f5c:	18b2      	adds	r2, r6, r2
 8000f5e:	4295      	cmp	r5, r2
 8000f60:	d903      	bls.n	8000f6a <__aeabi_ddiv+0x2de>
 8000f62:	2580      	movs	r5, #128	; 0x80
 8000f64:	026d      	lsls	r5, r5, #9
 8000f66:	46ac      	mov	ip, r5
 8000f68:	4460      	add	r0, ip
 8000f6a:	0c15      	lsrs	r5, r2, #16
 8000f6c:	0409      	lsls	r1, r1, #16
 8000f6e:	0412      	lsls	r2, r2, #16
 8000f70:	0c09      	lsrs	r1, r1, #16
 8000f72:	1828      	adds	r0, r5, r0
 8000f74:	1852      	adds	r2, r2, r1
 8000f76:	4283      	cmp	r3, r0
 8000f78:	d200      	bcs.n	8000f7c <__aeabi_ddiv+0x2f0>
 8000f7a:	e0ce      	b.n	800111a <__aeabi_ddiv+0x48e>
 8000f7c:	d100      	bne.n	8000f80 <__aeabi_ddiv+0x2f4>
 8000f7e:	e0c8      	b.n	8001112 <__aeabi_ddiv+0x486>
 8000f80:	1a1d      	subs	r5, r3, r0
 8000f82:	4653      	mov	r3, sl
 8000f84:	1a9e      	subs	r6, r3, r2
 8000f86:	45b2      	cmp	sl, r6
 8000f88:	4192      	sbcs	r2, r2
 8000f8a:	4252      	negs	r2, r2
 8000f8c:	1aab      	subs	r3, r5, r2
 8000f8e:	469a      	mov	sl, r3
 8000f90:	4598      	cmp	r8, r3
 8000f92:	d100      	bne.n	8000f96 <__aeabi_ddiv+0x30a>
 8000f94:	e117      	b.n	80011c6 <__aeabi_ddiv+0x53a>
 8000f96:	0039      	movs	r1, r7
 8000f98:	0018      	movs	r0, r3
 8000f9a:	f7ff f8b5 	bl	8000108 <__udivsi3>
 8000f9e:	9b01      	ldr	r3, [sp, #4]
 8000fa0:	0005      	movs	r5, r0
 8000fa2:	4343      	muls	r3, r0
 8000fa4:	0039      	movs	r1, r7
 8000fa6:	4650      	mov	r0, sl
 8000fa8:	9304      	str	r3, [sp, #16]
 8000faa:	f7ff f933 	bl	8000214 <__aeabi_uidivmod>
 8000fae:	9804      	ldr	r0, [sp, #16]
 8000fb0:	040b      	lsls	r3, r1, #16
 8000fb2:	0c31      	lsrs	r1, r6, #16
 8000fb4:	4319      	orrs	r1, r3
 8000fb6:	4288      	cmp	r0, r1
 8000fb8:	d909      	bls.n	8000fce <__aeabi_ddiv+0x342>
 8000fba:	4441      	add	r1, r8
 8000fbc:	1e6b      	subs	r3, r5, #1
 8000fbe:	4588      	cmp	r8, r1
 8000fc0:	d900      	bls.n	8000fc4 <__aeabi_ddiv+0x338>
 8000fc2:	e107      	b.n	80011d4 <__aeabi_ddiv+0x548>
 8000fc4:	4288      	cmp	r0, r1
 8000fc6:	d800      	bhi.n	8000fca <__aeabi_ddiv+0x33e>
 8000fc8:	e104      	b.n	80011d4 <__aeabi_ddiv+0x548>
 8000fca:	3d02      	subs	r5, #2
 8000fcc:	4441      	add	r1, r8
 8000fce:	9b04      	ldr	r3, [sp, #16]
 8000fd0:	1acb      	subs	r3, r1, r3
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	0039      	movs	r1, r7
 8000fd6:	9304      	str	r3, [sp, #16]
 8000fd8:	f7ff f896 	bl	8000108 <__udivsi3>
 8000fdc:	9b01      	ldr	r3, [sp, #4]
 8000fde:	4682      	mov	sl, r0
 8000fe0:	4343      	muls	r3, r0
 8000fe2:	0039      	movs	r1, r7
 8000fe4:	9804      	ldr	r0, [sp, #16]
 8000fe6:	9301      	str	r3, [sp, #4]
 8000fe8:	f7ff f914 	bl	8000214 <__aeabi_uidivmod>
 8000fec:	9801      	ldr	r0, [sp, #4]
 8000fee:	040b      	lsls	r3, r1, #16
 8000ff0:	0431      	lsls	r1, r6, #16
 8000ff2:	0c09      	lsrs	r1, r1, #16
 8000ff4:	4319      	orrs	r1, r3
 8000ff6:	4288      	cmp	r0, r1
 8000ff8:	d90d      	bls.n	8001016 <__aeabi_ddiv+0x38a>
 8000ffa:	4653      	mov	r3, sl
 8000ffc:	4441      	add	r1, r8
 8000ffe:	3b01      	subs	r3, #1
 8001000:	4588      	cmp	r8, r1
 8001002:	d900      	bls.n	8001006 <__aeabi_ddiv+0x37a>
 8001004:	e0e8      	b.n	80011d8 <__aeabi_ddiv+0x54c>
 8001006:	4288      	cmp	r0, r1
 8001008:	d800      	bhi.n	800100c <__aeabi_ddiv+0x380>
 800100a:	e0e5      	b.n	80011d8 <__aeabi_ddiv+0x54c>
 800100c:	2302      	movs	r3, #2
 800100e:	425b      	negs	r3, r3
 8001010:	469c      	mov	ip, r3
 8001012:	4441      	add	r1, r8
 8001014:	44e2      	add	sl, ip
 8001016:	9b01      	ldr	r3, [sp, #4]
 8001018:	042d      	lsls	r5, r5, #16
 800101a:	1ace      	subs	r6, r1, r3
 800101c:	4651      	mov	r1, sl
 800101e:	4329      	orrs	r1, r5
 8001020:	9d05      	ldr	r5, [sp, #20]
 8001022:	464f      	mov	r7, r9
 8001024:	002a      	movs	r2, r5
 8001026:	040b      	lsls	r3, r1, #16
 8001028:	0c08      	lsrs	r0, r1, #16
 800102a:	0c1b      	lsrs	r3, r3, #16
 800102c:	435a      	muls	r2, r3
 800102e:	4345      	muls	r5, r0
 8001030:	437b      	muls	r3, r7
 8001032:	4378      	muls	r0, r7
 8001034:	195b      	adds	r3, r3, r5
 8001036:	0c17      	lsrs	r7, r2, #16
 8001038:	18fb      	adds	r3, r7, r3
 800103a:	429d      	cmp	r5, r3
 800103c:	d903      	bls.n	8001046 <__aeabi_ddiv+0x3ba>
 800103e:	2580      	movs	r5, #128	; 0x80
 8001040:	026d      	lsls	r5, r5, #9
 8001042:	46ac      	mov	ip, r5
 8001044:	4460      	add	r0, ip
 8001046:	0c1d      	lsrs	r5, r3, #16
 8001048:	0412      	lsls	r2, r2, #16
 800104a:	041b      	lsls	r3, r3, #16
 800104c:	0c12      	lsrs	r2, r2, #16
 800104e:	1828      	adds	r0, r5, r0
 8001050:	189b      	adds	r3, r3, r2
 8001052:	4286      	cmp	r6, r0
 8001054:	d200      	bcs.n	8001058 <__aeabi_ddiv+0x3cc>
 8001056:	e093      	b.n	8001180 <__aeabi_ddiv+0x4f4>
 8001058:	d100      	bne.n	800105c <__aeabi_ddiv+0x3d0>
 800105a:	e08e      	b.n	800117a <__aeabi_ddiv+0x4ee>
 800105c:	2301      	movs	r3, #1
 800105e:	4319      	orrs	r1, r3
 8001060:	4ba0      	ldr	r3, [pc, #640]	; (80012e4 <__aeabi_ddiv+0x658>)
 8001062:	18e3      	adds	r3, r4, r3
 8001064:	2b00      	cmp	r3, #0
 8001066:	dc00      	bgt.n	800106a <__aeabi_ddiv+0x3de>
 8001068:	e099      	b.n	800119e <__aeabi_ddiv+0x512>
 800106a:	074a      	lsls	r2, r1, #29
 800106c:	d000      	beq.n	8001070 <__aeabi_ddiv+0x3e4>
 800106e:	e09e      	b.n	80011ae <__aeabi_ddiv+0x522>
 8001070:	465a      	mov	r2, fp
 8001072:	01d2      	lsls	r2, r2, #7
 8001074:	d506      	bpl.n	8001084 <__aeabi_ddiv+0x3f8>
 8001076:	465a      	mov	r2, fp
 8001078:	4b9b      	ldr	r3, [pc, #620]	; (80012e8 <__aeabi_ddiv+0x65c>)
 800107a:	401a      	ands	r2, r3
 800107c:	2380      	movs	r3, #128	; 0x80
 800107e:	4693      	mov	fp, r2
 8001080:	00db      	lsls	r3, r3, #3
 8001082:	18e3      	adds	r3, r4, r3
 8001084:	4a99      	ldr	r2, [pc, #612]	; (80012ec <__aeabi_ddiv+0x660>)
 8001086:	4293      	cmp	r3, r2
 8001088:	dd68      	ble.n	800115c <__aeabi_ddiv+0x4d0>
 800108a:	2301      	movs	r3, #1
 800108c:	9a02      	ldr	r2, [sp, #8]
 800108e:	4c98      	ldr	r4, [pc, #608]	; (80012f0 <__aeabi_ddiv+0x664>)
 8001090:	401a      	ands	r2, r3
 8001092:	2300      	movs	r3, #0
 8001094:	4694      	mov	ip, r2
 8001096:	4698      	mov	r8, r3
 8001098:	2200      	movs	r2, #0
 800109a:	e6c5      	b.n	8000e28 <__aeabi_ddiv+0x19c>
 800109c:	2280      	movs	r2, #128	; 0x80
 800109e:	464b      	mov	r3, r9
 80010a0:	0312      	lsls	r2, r2, #12
 80010a2:	4213      	tst	r3, r2
 80010a4:	d00a      	beq.n	80010bc <__aeabi_ddiv+0x430>
 80010a6:	465b      	mov	r3, fp
 80010a8:	4213      	tst	r3, r2
 80010aa:	d106      	bne.n	80010ba <__aeabi_ddiv+0x42e>
 80010ac:	431a      	orrs	r2, r3
 80010ae:	0312      	lsls	r2, r2, #12
 80010b0:	0b12      	lsrs	r2, r2, #12
 80010b2:	46ac      	mov	ip, r5
 80010b4:	4688      	mov	r8, r1
 80010b6:	4c8e      	ldr	r4, [pc, #568]	; (80012f0 <__aeabi_ddiv+0x664>)
 80010b8:	e6b6      	b.n	8000e28 <__aeabi_ddiv+0x19c>
 80010ba:	464b      	mov	r3, r9
 80010bc:	431a      	orrs	r2, r3
 80010be:	0312      	lsls	r2, r2, #12
 80010c0:	0b12      	lsrs	r2, r2, #12
 80010c2:	46bc      	mov	ip, r7
 80010c4:	4c8a      	ldr	r4, [pc, #552]	; (80012f0 <__aeabi_ddiv+0x664>)
 80010c6:	e6af      	b.n	8000e28 <__aeabi_ddiv+0x19c>
 80010c8:	0003      	movs	r3, r0
 80010ca:	465a      	mov	r2, fp
 80010cc:	3b28      	subs	r3, #40	; 0x28
 80010ce:	409a      	lsls	r2, r3
 80010d0:	2300      	movs	r3, #0
 80010d2:	4691      	mov	r9, r2
 80010d4:	4698      	mov	r8, r3
 80010d6:	e657      	b.n	8000d88 <__aeabi_ddiv+0xfc>
 80010d8:	4658      	mov	r0, fp
 80010da:	f001 f84f 	bl	800217c <__clzsi2>
 80010de:	3020      	adds	r0, #32
 80010e0:	e640      	b.n	8000d64 <__aeabi_ddiv+0xd8>
 80010e2:	0003      	movs	r3, r0
 80010e4:	4652      	mov	r2, sl
 80010e6:	3b28      	subs	r3, #40	; 0x28
 80010e8:	409a      	lsls	r2, r3
 80010ea:	2100      	movs	r1, #0
 80010ec:	4693      	mov	fp, r2
 80010ee:	e677      	b.n	8000de0 <__aeabi_ddiv+0x154>
 80010f0:	f001 f844 	bl	800217c <__clzsi2>
 80010f4:	3020      	adds	r0, #32
 80010f6:	e65f      	b.n	8000db8 <__aeabi_ddiv+0x12c>
 80010f8:	4588      	cmp	r8, r1
 80010fa:	d200      	bcs.n	80010fe <__aeabi_ddiv+0x472>
 80010fc:	e6c7      	b.n	8000e8e <__aeabi_ddiv+0x202>
 80010fe:	464b      	mov	r3, r9
 8001100:	07de      	lsls	r6, r3, #31
 8001102:	085d      	lsrs	r5, r3, #1
 8001104:	4643      	mov	r3, r8
 8001106:	085b      	lsrs	r3, r3, #1
 8001108:	431e      	orrs	r6, r3
 800110a:	4643      	mov	r3, r8
 800110c:	07db      	lsls	r3, r3, #31
 800110e:	469a      	mov	sl, r3
 8001110:	e6c2      	b.n	8000e98 <__aeabi_ddiv+0x20c>
 8001112:	2500      	movs	r5, #0
 8001114:	4592      	cmp	sl, r2
 8001116:	d300      	bcc.n	800111a <__aeabi_ddiv+0x48e>
 8001118:	e733      	b.n	8000f82 <__aeabi_ddiv+0x2f6>
 800111a:	9e03      	ldr	r6, [sp, #12]
 800111c:	4659      	mov	r1, fp
 800111e:	46b4      	mov	ip, r6
 8001120:	44e2      	add	sl, ip
 8001122:	45b2      	cmp	sl, r6
 8001124:	41ad      	sbcs	r5, r5
 8001126:	426d      	negs	r5, r5
 8001128:	4445      	add	r5, r8
 800112a:	18eb      	adds	r3, r5, r3
 800112c:	3901      	subs	r1, #1
 800112e:	4598      	cmp	r8, r3
 8001130:	d207      	bcs.n	8001142 <__aeabi_ddiv+0x4b6>
 8001132:	4298      	cmp	r0, r3
 8001134:	d900      	bls.n	8001138 <__aeabi_ddiv+0x4ac>
 8001136:	e07f      	b.n	8001238 <__aeabi_ddiv+0x5ac>
 8001138:	d100      	bne.n	800113c <__aeabi_ddiv+0x4b0>
 800113a:	e0bc      	b.n	80012b6 <__aeabi_ddiv+0x62a>
 800113c:	1a1d      	subs	r5, r3, r0
 800113e:	468b      	mov	fp, r1
 8001140:	e71f      	b.n	8000f82 <__aeabi_ddiv+0x2f6>
 8001142:	4598      	cmp	r8, r3
 8001144:	d1fa      	bne.n	800113c <__aeabi_ddiv+0x4b0>
 8001146:	9d03      	ldr	r5, [sp, #12]
 8001148:	4555      	cmp	r5, sl
 800114a:	d9f2      	bls.n	8001132 <__aeabi_ddiv+0x4a6>
 800114c:	4643      	mov	r3, r8
 800114e:	468b      	mov	fp, r1
 8001150:	1a1d      	subs	r5, r3, r0
 8001152:	e716      	b.n	8000f82 <__aeabi_ddiv+0x2f6>
 8001154:	469b      	mov	fp, r3
 8001156:	e6ca      	b.n	8000eee <__aeabi_ddiv+0x262>
 8001158:	0015      	movs	r5, r2
 800115a:	e6e7      	b.n	8000f2c <__aeabi_ddiv+0x2a0>
 800115c:	465a      	mov	r2, fp
 800115e:	08c9      	lsrs	r1, r1, #3
 8001160:	0752      	lsls	r2, r2, #29
 8001162:	430a      	orrs	r2, r1
 8001164:	055b      	lsls	r3, r3, #21
 8001166:	4690      	mov	r8, r2
 8001168:	0d5c      	lsrs	r4, r3, #21
 800116a:	465a      	mov	r2, fp
 800116c:	2301      	movs	r3, #1
 800116e:	9902      	ldr	r1, [sp, #8]
 8001170:	0252      	lsls	r2, r2, #9
 8001172:	4019      	ands	r1, r3
 8001174:	0b12      	lsrs	r2, r2, #12
 8001176:	468c      	mov	ip, r1
 8001178:	e656      	b.n	8000e28 <__aeabi_ddiv+0x19c>
 800117a:	2b00      	cmp	r3, #0
 800117c:	d100      	bne.n	8001180 <__aeabi_ddiv+0x4f4>
 800117e:	e76f      	b.n	8001060 <__aeabi_ddiv+0x3d4>
 8001180:	4446      	add	r6, r8
 8001182:	1e4a      	subs	r2, r1, #1
 8001184:	45b0      	cmp	r8, r6
 8001186:	d929      	bls.n	80011dc <__aeabi_ddiv+0x550>
 8001188:	0011      	movs	r1, r2
 800118a:	4286      	cmp	r6, r0
 800118c:	d000      	beq.n	8001190 <__aeabi_ddiv+0x504>
 800118e:	e765      	b.n	800105c <__aeabi_ddiv+0x3d0>
 8001190:	9a03      	ldr	r2, [sp, #12]
 8001192:	4293      	cmp	r3, r2
 8001194:	d000      	beq.n	8001198 <__aeabi_ddiv+0x50c>
 8001196:	e761      	b.n	800105c <__aeabi_ddiv+0x3d0>
 8001198:	e762      	b.n	8001060 <__aeabi_ddiv+0x3d4>
 800119a:	2101      	movs	r1, #1
 800119c:	4249      	negs	r1, r1
 800119e:	2001      	movs	r0, #1
 80011a0:	1ac2      	subs	r2, r0, r3
 80011a2:	2a38      	cmp	r2, #56	; 0x38
 80011a4:	dd21      	ble.n	80011ea <__aeabi_ddiv+0x55e>
 80011a6:	9b02      	ldr	r3, [sp, #8]
 80011a8:	4003      	ands	r3, r0
 80011aa:	469c      	mov	ip, r3
 80011ac:	e638      	b.n	8000e20 <__aeabi_ddiv+0x194>
 80011ae:	220f      	movs	r2, #15
 80011b0:	400a      	ands	r2, r1
 80011b2:	2a04      	cmp	r2, #4
 80011b4:	d100      	bne.n	80011b8 <__aeabi_ddiv+0x52c>
 80011b6:	e75b      	b.n	8001070 <__aeabi_ddiv+0x3e4>
 80011b8:	000a      	movs	r2, r1
 80011ba:	1d11      	adds	r1, r2, #4
 80011bc:	4291      	cmp	r1, r2
 80011be:	4192      	sbcs	r2, r2
 80011c0:	4252      	negs	r2, r2
 80011c2:	4493      	add	fp, r2
 80011c4:	e754      	b.n	8001070 <__aeabi_ddiv+0x3e4>
 80011c6:	4b47      	ldr	r3, [pc, #284]	; (80012e4 <__aeabi_ddiv+0x658>)
 80011c8:	18e3      	adds	r3, r4, r3
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	dde5      	ble.n	800119a <__aeabi_ddiv+0x50e>
 80011ce:	2201      	movs	r2, #1
 80011d0:	4252      	negs	r2, r2
 80011d2:	e7f2      	b.n	80011ba <__aeabi_ddiv+0x52e>
 80011d4:	001d      	movs	r5, r3
 80011d6:	e6fa      	b.n	8000fce <__aeabi_ddiv+0x342>
 80011d8:	469a      	mov	sl, r3
 80011da:	e71c      	b.n	8001016 <__aeabi_ddiv+0x38a>
 80011dc:	42b0      	cmp	r0, r6
 80011de:	d839      	bhi.n	8001254 <__aeabi_ddiv+0x5c8>
 80011e0:	d06e      	beq.n	80012c0 <__aeabi_ddiv+0x634>
 80011e2:	0011      	movs	r1, r2
 80011e4:	e73a      	b.n	800105c <__aeabi_ddiv+0x3d0>
 80011e6:	9302      	str	r3, [sp, #8]
 80011e8:	e73a      	b.n	8001060 <__aeabi_ddiv+0x3d4>
 80011ea:	2a1f      	cmp	r2, #31
 80011ec:	dc3c      	bgt.n	8001268 <__aeabi_ddiv+0x5dc>
 80011ee:	2320      	movs	r3, #32
 80011f0:	1a9b      	subs	r3, r3, r2
 80011f2:	000c      	movs	r4, r1
 80011f4:	4658      	mov	r0, fp
 80011f6:	4099      	lsls	r1, r3
 80011f8:	4098      	lsls	r0, r3
 80011fa:	1e4b      	subs	r3, r1, #1
 80011fc:	4199      	sbcs	r1, r3
 80011fe:	465b      	mov	r3, fp
 8001200:	40d4      	lsrs	r4, r2
 8001202:	40d3      	lsrs	r3, r2
 8001204:	4320      	orrs	r0, r4
 8001206:	4308      	orrs	r0, r1
 8001208:	001a      	movs	r2, r3
 800120a:	0743      	lsls	r3, r0, #29
 800120c:	d009      	beq.n	8001222 <__aeabi_ddiv+0x596>
 800120e:	230f      	movs	r3, #15
 8001210:	4003      	ands	r3, r0
 8001212:	2b04      	cmp	r3, #4
 8001214:	d005      	beq.n	8001222 <__aeabi_ddiv+0x596>
 8001216:	0001      	movs	r1, r0
 8001218:	1d08      	adds	r0, r1, #4
 800121a:	4288      	cmp	r0, r1
 800121c:	419b      	sbcs	r3, r3
 800121e:	425b      	negs	r3, r3
 8001220:	18d2      	adds	r2, r2, r3
 8001222:	0213      	lsls	r3, r2, #8
 8001224:	d53a      	bpl.n	800129c <__aeabi_ddiv+0x610>
 8001226:	2301      	movs	r3, #1
 8001228:	9a02      	ldr	r2, [sp, #8]
 800122a:	2401      	movs	r4, #1
 800122c:	401a      	ands	r2, r3
 800122e:	2300      	movs	r3, #0
 8001230:	4694      	mov	ip, r2
 8001232:	4698      	mov	r8, r3
 8001234:	2200      	movs	r2, #0
 8001236:	e5f7      	b.n	8000e28 <__aeabi_ddiv+0x19c>
 8001238:	2102      	movs	r1, #2
 800123a:	4249      	negs	r1, r1
 800123c:	468c      	mov	ip, r1
 800123e:	9d03      	ldr	r5, [sp, #12]
 8001240:	44e3      	add	fp, ip
 8001242:	46ac      	mov	ip, r5
 8001244:	44e2      	add	sl, ip
 8001246:	45aa      	cmp	sl, r5
 8001248:	41ad      	sbcs	r5, r5
 800124a:	426d      	negs	r5, r5
 800124c:	4445      	add	r5, r8
 800124e:	18ed      	adds	r5, r5, r3
 8001250:	1a2d      	subs	r5, r5, r0
 8001252:	e696      	b.n	8000f82 <__aeabi_ddiv+0x2f6>
 8001254:	1e8a      	subs	r2, r1, #2
 8001256:	9903      	ldr	r1, [sp, #12]
 8001258:	004d      	lsls	r5, r1, #1
 800125a:	428d      	cmp	r5, r1
 800125c:	4189      	sbcs	r1, r1
 800125e:	4249      	negs	r1, r1
 8001260:	4441      	add	r1, r8
 8001262:	1876      	adds	r6, r6, r1
 8001264:	9503      	str	r5, [sp, #12]
 8001266:	e78f      	b.n	8001188 <__aeabi_ddiv+0x4fc>
 8001268:	201f      	movs	r0, #31
 800126a:	4240      	negs	r0, r0
 800126c:	1ac3      	subs	r3, r0, r3
 800126e:	4658      	mov	r0, fp
 8001270:	40d8      	lsrs	r0, r3
 8001272:	0003      	movs	r3, r0
 8001274:	2a20      	cmp	r2, #32
 8001276:	d028      	beq.n	80012ca <__aeabi_ddiv+0x63e>
 8001278:	2040      	movs	r0, #64	; 0x40
 800127a:	465d      	mov	r5, fp
 800127c:	1a82      	subs	r2, r0, r2
 800127e:	4095      	lsls	r5, r2
 8001280:	4329      	orrs	r1, r5
 8001282:	1e4a      	subs	r2, r1, #1
 8001284:	4191      	sbcs	r1, r2
 8001286:	4319      	orrs	r1, r3
 8001288:	2307      	movs	r3, #7
 800128a:	2200      	movs	r2, #0
 800128c:	400b      	ands	r3, r1
 800128e:	d009      	beq.n	80012a4 <__aeabi_ddiv+0x618>
 8001290:	230f      	movs	r3, #15
 8001292:	2200      	movs	r2, #0
 8001294:	400b      	ands	r3, r1
 8001296:	0008      	movs	r0, r1
 8001298:	2b04      	cmp	r3, #4
 800129a:	d1bd      	bne.n	8001218 <__aeabi_ddiv+0x58c>
 800129c:	0001      	movs	r1, r0
 800129e:	0753      	lsls	r3, r2, #29
 80012a0:	0252      	lsls	r2, r2, #9
 80012a2:	0b12      	lsrs	r2, r2, #12
 80012a4:	08c9      	lsrs	r1, r1, #3
 80012a6:	4319      	orrs	r1, r3
 80012a8:	2301      	movs	r3, #1
 80012aa:	4688      	mov	r8, r1
 80012ac:	9902      	ldr	r1, [sp, #8]
 80012ae:	2400      	movs	r4, #0
 80012b0:	4019      	ands	r1, r3
 80012b2:	468c      	mov	ip, r1
 80012b4:	e5b8      	b.n	8000e28 <__aeabi_ddiv+0x19c>
 80012b6:	4552      	cmp	r2, sl
 80012b8:	d8be      	bhi.n	8001238 <__aeabi_ddiv+0x5ac>
 80012ba:	468b      	mov	fp, r1
 80012bc:	2500      	movs	r5, #0
 80012be:	e660      	b.n	8000f82 <__aeabi_ddiv+0x2f6>
 80012c0:	9d03      	ldr	r5, [sp, #12]
 80012c2:	429d      	cmp	r5, r3
 80012c4:	d3c6      	bcc.n	8001254 <__aeabi_ddiv+0x5c8>
 80012c6:	0011      	movs	r1, r2
 80012c8:	e762      	b.n	8001190 <__aeabi_ddiv+0x504>
 80012ca:	2500      	movs	r5, #0
 80012cc:	e7d8      	b.n	8001280 <__aeabi_ddiv+0x5f4>
 80012ce:	2280      	movs	r2, #128	; 0x80
 80012d0:	465b      	mov	r3, fp
 80012d2:	0312      	lsls	r2, r2, #12
 80012d4:	431a      	orrs	r2, r3
 80012d6:	9b01      	ldr	r3, [sp, #4]
 80012d8:	0312      	lsls	r2, r2, #12
 80012da:	0b12      	lsrs	r2, r2, #12
 80012dc:	469c      	mov	ip, r3
 80012de:	4688      	mov	r8, r1
 80012e0:	4c03      	ldr	r4, [pc, #12]	; (80012f0 <__aeabi_ddiv+0x664>)
 80012e2:	e5a1      	b.n	8000e28 <__aeabi_ddiv+0x19c>
 80012e4:	000003ff 	.word	0x000003ff
 80012e8:	feffffff 	.word	0xfeffffff
 80012ec:	000007fe 	.word	0x000007fe
 80012f0:	000007ff 	.word	0x000007ff

080012f4 <__eqdf2>:
 80012f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012f6:	464f      	mov	r7, r9
 80012f8:	4646      	mov	r6, r8
 80012fa:	46d6      	mov	lr, sl
 80012fc:	005c      	lsls	r4, r3, #1
 80012fe:	b5c0      	push	{r6, r7, lr}
 8001300:	031f      	lsls	r7, r3, #12
 8001302:	0fdb      	lsrs	r3, r3, #31
 8001304:	469a      	mov	sl, r3
 8001306:	4b17      	ldr	r3, [pc, #92]	; (8001364 <__eqdf2+0x70>)
 8001308:	030e      	lsls	r6, r1, #12
 800130a:	004d      	lsls	r5, r1, #1
 800130c:	4684      	mov	ip, r0
 800130e:	4680      	mov	r8, r0
 8001310:	0b36      	lsrs	r6, r6, #12
 8001312:	0d6d      	lsrs	r5, r5, #21
 8001314:	0fc9      	lsrs	r1, r1, #31
 8001316:	4691      	mov	r9, r2
 8001318:	0b3f      	lsrs	r7, r7, #12
 800131a:	0d64      	lsrs	r4, r4, #21
 800131c:	2001      	movs	r0, #1
 800131e:	429d      	cmp	r5, r3
 8001320:	d008      	beq.n	8001334 <__eqdf2+0x40>
 8001322:	429c      	cmp	r4, r3
 8001324:	d001      	beq.n	800132a <__eqdf2+0x36>
 8001326:	42a5      	cmp	r5, r4
 8001328:	d00b      	beq.n	8001342 <__eqdf2+0x4e>
 800132a:	bc1c      	pop	{r2, r3, r4}
 800132c:	4690      	mov	r8, r2
 800132e:	4699      	mov	r9, r3
 8001330:	46a2      	mov	sl, r4
 8001332:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001334:	4663      	mov	r3, ip
 8001336:	4333      	orrs	r3, r6
 8001338:	d1f7      	bne.n	800132a <__eqdf2+0x36>
 800133a:	42ac      	cmp	r4, r5
 800133c:	d1f5      	bne.n	800132a <__eqdf2+0x36>
 800133e:	433a      	orrs	r2, r7
 8001340:	d1f3      	bne.n	800132a <__eqdf2+0x36>
 8001342:	2001      	movs	r0, #1
 8001344:	42be      	cmp	r6, r7
 8001346:	d1f0      	bne.n	800132a <__eqdf2+0x36>
 8001348:	45c8      	cmp	r8, r9
 800134a:	d1ee      	bne.n	800132a <__eqdf2+0x36>
 800134c:	4551      	cmp	r1, sl
 800134e:	d007      	beq.n	8001360 <__eqdf2+0x6c>
 8001350:	2d00      	cmp	r5, #0
 8001352:	d1ea      	bne.n	800132a <__eqdf2+0x36>
 8001354:	4663      	mov	r3, ip
 8001356:	431e      	orrs	r6, r3
 8001358:	0030      	movs	r0, r6
 800135a:	1e46      	subs	r6, r0, #1
 800135c:	41b0      	sbcs	r0, r6
 800135e:	e7e4      	b.n	800132a <__eqdf2+0x36>
 8001360:	2000      	movs	r0, #0
 8001362:	e7e2      	b.n	800132a <__eqdf2+0x36>
 8001364:	000007ff 	.word	0x000007ff

08001368 <__gedf2>:
 8001368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800136a:	4645      	mov	r5, r8
 800136c:	46de      	mov	lr, fp
 800136e:	4657      	mov	r7, sl
 8001370:	464e      	mov	r6, r9
 8001372:	b5e0      	push	{r5, r6, r7, lr}
 8001374:	031f      	lsls	r7, r3, #12
 8001376:	0b3d      	lsrs	r5, r7, #12
 8001378:	4f2c      	ldr	r7, [pc, #176]	; (800142c <__gedf2+0xc4>)
 800137a:	030e      	lsls	r6, r1, #12
 800137c:	004c      	lsls	r4, r1, #1
 800137e:	46ab      	mov	fp, r5
 8001380:	005d      	lsls	r5, r3, #1
 8001382:	4684      	mov	ip, r0
 8001384:	0b36      	lsrs	r6, r6, #12
 8001386:	0d64      	lsrs	r4, r4, #21
 8001388:	0fc9      	lsrs	r1, r1, #31
 800138a:	4690      	mov	r8, r2
 800138c:	0d6d      	lsrs	r5, r5, #21
 800138e:	0fdb      	lsrs	r3, r3, #31
 8001390:	42bc      	cmp	r4, r7
 8001392:	d02a      	beq.n	80013ea <__gedf2+0x82>
 8001394:	4f25      	ldr	r7, [pc, #148]	; (800142c <__gedf2+0xc4>)
 8001396:	42bd      	cmp	r5, r7
 8001398:	d02d      	beq.n	80013f6 <__gedf2+0x8e>
 800139a:	2c00      	cmp	r4, #0
 800139c:	d10f      	bne.n	80013be <__gedf2+0x56>
 800139e:	4330      	orrs	r0, r6
 80013a0:	0007      	movs	r7, r0
 80013a2:	4681      	mov	r9, r0
 80013a4:	4278      	negs	r0, r7
 80013a6:	4178      	adcs	r0, r7
 80013a8:	b2c0      	uxtb	r0, r0
 80013aa:	2d00      	cmp	r5, #0
 80013ac:	d117      	bne.n	80013de <__gedf2+0x76>
 80013ae:	465f      	mov	r7, fp
 80013b0:	433a      	orrs	r2, r7
 80013b2:	d114      	bne.n	80013de <__gedf2+0x76>
 80013b4:	464b      	mov	r3, r9
 80013b6:	2000      	movs	r0, #0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d00a      	beq.n	80013d2 <__gedf2+0x6a>
 80013bc:	e006      	b.n	80013cc <__gedf2+0x64>
 80013be:	2d00      	cmp	r5, #0
 80013c0:	d102      	bne.n	80013c8 <__gedf2+0x60>
 80013c2:	4658      	mov	r0, fp
 80013c4:	4302      	orrs	r2, r0
 80013c6:	d001      	beq.n	80013cc <__gedf2+0x64>
 80013c8:	4299      	cmp	r1, r3
 80013ca:	d018      	beq.n	80013fe <__gedf2+0x96>
 80013cc:	4248      	negs	r0, r1
 80013ce:	2101      	movs	r1, #1
 80013d0:	4308      	orrs	r0, r1
 80013d2:	bc3c      	pop	{r2, r3, r4, r5}
 80013d4:	4690      	mov	r8, r2
 80013d6:	4699      	mov	r9, r3
 80013d8:	46a2      	mov	sl, r4
 80013da:	46ab      	mov	fp, r5
 80013dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013de:	2800      	cmp	r0, #0
 80013e0:	d0f2      	beq.n	80013c8 <__gedf2+0x60>
 80013e2:	2001      	movs	r0, #1
 80013e4:	3b01      	subs	r3, #1
 80013e6:	4318      	orrs	r0, r3
 80013e8:	e7f3      	b.n	80013d2 <__gedf2+0x6a>
 80013ea:	0037      	movs	r7, r6
 80013ec:	4307      	orrs	r7, r0
 80013ee:	d0d1      	beq.n	8001394 <__gedf2+0x2c>
 80013f0:	2002      	movs	r0, #2
 80013f2:	4240      	negs	r0, r0
 80013f4:	e7ed      	b.n	80013d2 <__gedf2+0x6a>
 80013f6:	465f      	mov	r7, fp
 80013f8:	4317      	orrs	r7, r2
 80013fa:	d0ce      	beq.n	800139a <__gedf2+0x32>
 80013fc:	e7f8      	b.n	80013f0 <__gedf2+0x88>
 80013fe:	42ac      	cmp	r4, r5
 8001400:	dce4      	bgt.n	80013cc <__gedf2+0x64>
 8001402:	da03      	bge.n	800140c <__gedf2+0xa4>
 8001404:	1e48      	subs	r0, r1, #1
 8001406:	2101      	movs	r1, #1
 8001408:	4308      	orrs	r0, r1
 800140a:	e7e2      	b.n	80013d2 <__gedf2+0x6a>
 800140c:	455e      	cmp	r6, fp
 800140e:	d8dd      	bhi.n	80013cc <__gedf2+0x64>
 8001410:	d006      	beq.n	8001420 <__gedf2+0xb8>
 8001412:	2000      	movs	r0, #0
 8001414:	455e      	cmp	r6, fp
 8001416:	d2dc      	bcs.n	80013d2 <__gedf2+0x6a>
 8001418:	2301      	movs	r3, #1
 800141a:	1e48      	subs	r0, r1, #1
 800141c:	4318      	orrs	r0, r3
 800141e:	e7d8      	b.n	80013d2 <__gedf2+0x6a>
 8001420:	45c4      	cmp	ip, r8
 8001422:	d8d3      	bhi.n	80013cc <__gedf2+0x64>
 8001424:	2000      	movs	r0, #0
 8001426:	45c4      	cmp	ip, r8
 8001428:	d3f6      	bcc.n	8001418 <__gedf2+0xb0>
 800142a:	e7d2      	b.n	80013d2 <__gedf2+0x6a>
 800142c:	000007ff 	.word	0x000007ff

08001430 <__ledf2>:
 8001430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001432:	464e      	mov	r6, r9
 8001434:	4645      	mov	r5, r8
 8001436:	46de      	mov	lr, fp
 8001438:	4657      	mov	r7, sl
 800143a:	005c      	lsls	r4, r3, #1
 800143c:	b5e0      	push	{r5, r6, r7, lr}
 800143e:	031f      	lsls	r7, r3, #12
 8001440:	0fdb      	lsrs	r3, r3, #31
 8001442:	4699      	mov	r9, r3
 8001444:	4b2a      	ldr	r3, [pc, #168]	; (80014f0 <__ledf2+0xc0>)
 8001446:	030e      	lsls	r6, r1, #12
 8001448:	004d      	lsls	r5, r1, #1
 800144a:	0fc9      	lsrs	r1, r1, #31
 800144c:	4684      	mov	ip, r0
 800144e:	0b36      	lsrs	r6, r6, #12
 8001450:	0d6d      	lsrs	r5, r5, #21
 8001452:	468b      	mov	fp, r1
 8001454:	4690      	mov	r8, r2
 8001456:	0b3f      	lsrs	r7, r7, #12
 8001458:	0d64      	lsrs	r4, r4, #21
 800145a:	429d      	cmp	r5, r3
 800145c:	d020      	beq.n	80014a0 <__ledf2+0x70>
 800145e:	4b24      	ldr	r3, [pc, #144]	; (80014f0 <__ledf2+0xc0>)
 8001460:	429c      	cmp	r4, r3
 8001462:	d022      	beq.n	80014aa <__ledf2+0x7a>
 8001464:	2d00      	cmp	r5, #0
 8001466:	d112      	bne.n	800148e <__ledf2+0x5e>
 8001468:	4330      	orrs	r0, r6
 800146a:	4243      	negs	r3, r0
 800146c:	4143      	adcs	r3, r0
 800146e:	b2db      	uxtb	r3, r3
 8001470:	2c00      	cmp	r4, #0
 8001472:	d01f      	beq.n	80014b4 <__ledf2+0x84>
 8001474:	2b00      	cmp	r3, #0
 8001476:	d00c      	beq.n	8001492 <__ledf2+0x62>
 8001478:	464b      	mov	r3, r9
 800147a:	2001      	movs	r0, #1
 800147c:	3b01      	subs	r3, #1
 800147e:	4303      	orrs	r3, r0
 8001480:	0018      	movs	r0, r3
 8001482:	bc3c      	pop	{r2, r3, r4, r5}
 8001484:	4690      	mov	r8, r2
 8001486:	4699      	mov	r9, r3
 8001488:	46a2      	mov	sl, r4
 800148a:	46ab      	mov	fp, r5
 800148c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800148e:	2c00      	cmp	r4, #0
 8001490:	d016      	beq.n	80014c0 <__ledf2+0x90>
 8001492:	45cb      	cmp	fp, r9
 8001494:	d017      	beq.n	80014c6 <__ledf2+0x96>
 8001496:	465b      	mov	r3, fp
 8001498:	4259      	negs	r1, r3
 800149a:	2301      	movs	r3, #1
 800149c:	430b      	orrs	r3, r1
 800149e:	e7ef      	b.n	8001480 <__ledf2+0x50>
 80014a0:	0031      	movs	r1, r6
 80014a2:	2302      	movs	r3, #2
 80014a4:	4301      	orrs	r1, r0
 80014a6:	d1eb      	bne.n	8001480 <__ledf2+0x50>
 80014a8:	e7d9      	b.n	800145e <__ledf2+0x2e>
 80014aa:	0039      	movs	r1, r7
 80014ac:	2302      	movs	r3, #2
 80014ae:	4311      	orrs	r1, r2
 80014b0:	d1e6      	bne.n	8001480 <__ledf2+0x50>
 80014b2:	e7d7      	b.n	8001464 <__ledf2+0x34>
 80014b4:	433a      	orrs	r2, r7
 80014b6:	d1dd      	bne.n	8001474 <__ledf2+0x44>
 80014b8:	2300      	movs	r3, #0
 80014ba:	2800      	cmp	r0, #0
 80014bc:	d0e0      	beq.n	8001480 <__ledf2+0x50>
 80014be:	e7ea      	b.n	8001496 <__ledf2+0x66>
 80014c0:	433a      	orrs	r2, r7
 80014c2:	d1e6      	bne.n	8001492 <__ledf2+0x62>
 80014c4:	e7e7      	b.n	8001496 <__ledf2+0x66>
 80014c6:	42a5      	cmp	r5, r4
 80014c8:	dce5      	bgt.n	8001496 <__ledf2+0x66>
 80014ca:	db05      	blt.n	80014d8 <__ledf2+0xa8>
 80014cc:	42be      	cmp	r6, r7
 80014ce:	d8e2      	bhi.n	8001496 <__ledf2+0x66>
 80014d0:	d007      	beq.n	80014e2 <__ledf2+0xb2>
 80014d2:	2300      	movs	r3, #0
 80014d4:	42be      	cmp	r6, r7
 80014d6:	d2d3      	bcs.n	8001480 <__ledf2+0x50>
 80014d8:	4659      	mov	r1, fp
 80014da:	2301      	movs	r3, #1
 80014dc:	3901      	subs	r1, #1
 80014de:	430b      	orrs	r3, r1
 80014e0:	e7ce      	b.n	8001480 <__ledf2+0x50>
 80014e2:	45c4      	cmp	ip, r8
 80014e4:	d8d7      	bhi.n	8001496 <__ledf2+0x66>
 80014e6:	2300      	movs	r3, #0
 80014e8:	45c4      	cmp	ip, r8
 80014ea:	d3f5      	bcc.n	80014d8 <__ledf2+0xa8>
 80014ec:	e7c8      	b.n	8001480 <__ledf2+0x50>
 80014ee:	46c0      	nop			; (mov r8, r8)
 80014f0:	000007ff 	.word	0x000007ff

080014f4 <__aeabi_dmul>:
 80014f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014f6:	4657      	mov	r7, sl
 80014f8:	4645      	mov	r5, r8
 80014fa:	46de      	mov	lr, fp
 80014fc:	464e      	mov	r6, r9
 80014fe:	b5e0      	push	{r5, r6, r7, lr}
 8001500:	030c      	lsls	r4, r1, #12
 8001502:	4698      	mov	r8, r3
 8001504:	004e      	lsls	r6, r1, #1
 8001506:	0b23      	lsrs	r3, r4, #12
 8001508:	b087      	sub	sp, #28
 800150a:	0007      	movs	r7, r0
 800150c:	4692      	mov	sl, r2
 800150e:	469b      	mov	fp, r3
 8001510:	0d76      	lsrs	r6, r6, #21
 8001512:	0fcd      	lsrs	r5, r1, #31
 8001514:	2e00      	cmp	r6, #0
 8001516:	d06b      	beq.n	80015f0 <__aeabi_dmul+0xfc>
 8001518:	4b6d      	ldr	r3, [pc, #436]	; (80016d0 <__aeabi_dmul+0x1dc>)
 800151a:	429e      	cmp	r6, r3
 800151c:	d035      	beq.n	800158a <__aeabi_dmul+0x96>
 800151e:	2480      	movs	r4, #128	; 0x80
 8001520:	465b      	mov	r3, fp
 8001522:	0f42      	lsrs	r2, r0, #29
 8001524:	0424      	lsls	r4, r4, #16
 8001526:	00db      	lsls	r3, r3, #3
 8001528:	4314      	orrs	r4, r2
 800152a:	431c      	orrs	r4, r3
 800152c:	00c3      	lsls	r3, r0, #3
 800152e:	4699      	mov	r9, r3
 8001530:	4b68      	ldr	r3, [pc, #416]	; (80016d4 <__aeabi_dmul+0x1e0>)
 8001532:	46a3      	mov	fp, r4
 8001534:	469c      	mov	ip, r3
 8001536:	2300      	movs	r3, #0
 8001538:	2700      	movs	r7, #0
 800153a:	4466      	add	r6, ip
 800153c:	9302      	str	r3, [sp, #8]
 800153e:	4643      	mov	r3, r8
 8001540:	031c      	lsls	r4, r3, #12
 8001542:	005a      	lsls	r2, r3, #1
 8001544:	0fdb      	lsrs	r3, r3, #31
 8001546:	4650      	mov	r0, sl
 8001548:	0b24      	lsrs	r4, r4, #12
 800154a:	0d52      	lsrs	r2, r2, #21
 800154c:	4698      	mov	r8, r3
 800154e:	d100      	bne.n	8001552 <__aeabi_dmul+0x5e>
 8001550:	e076      	b.n	8001640 <__aeabi_dmul+0x14c>
 8001552:	4b5f      	ldr	r3, [pc, #380]	; (80016d0 <__aeabi_dmul+0x1dc>)
 8001554:	429a      	cmp	r2, r3
 8001556:	d06d      	beq.n	8001634 <__aeabi_dmul+0x140>
 8001558:	2380      	movs	r3, #128	; 0x80
 800155a:	0f41      	lsrs	r1, r0, #29
 800155c:	041b      	lsls	r3, r3, #16
 800155e:	430b      	orrs	r3, r1
 8001560:	495c      	ldr	r1, [pc, #368]	; (80016d4 <__aeabi_dmul+0x1e0>)
 8001562:	00e4      	lsls	r4, r4, #3
 8001564:	468c      	mov	ip, r1
 8001566:	431c      	orrs	r4, r3
 8001568:	00c3      	lsls	r3, r0, #3
 800156a:	2000      	movs	r0, #0
 800156c:	4462      	add	r2, ip
 800156e:	4641      	mov	r1, r8
 8001570:	18b6      	adds	r6, r6, r2
 8001572:	4069      	eors	r1, r5
 8001574:	1c72      	adds	r2, r6, #1
 8001576:	9101      	str	r1, [sp, #4]
 8001578:	4694      	mov	ip, r2
 800157a:	4307      	orrs	r7, r0
 800157c:	2f0f      	cmp	r7, #15
 800157e:	d900      	bls.n	8001582 <__aeabi_dmul+0x8e>
 8001580:	e0b0      	b.n	80016e4 <__aeabi_dmul+0x1f0>
 8001582:	4a55      	ldr	r2, [pc, #340]	; (80016d8 <__aeabi_dmul+0x1e4>)
 8001584:	00bf      	lsls	r7, r7, #2
 8001586:	59d2      	ldr	r2, [r2, r7]
 8001588:	4697      	mov	pc, r2
 800158a:	465b      	mov	r3, fp
 800158c:	4303      	orrs	r3, r0
 800158e:	4699      	mov	r9, r3
 8001590:	d000      	beq.n	8001594 <__aeabi_dmul+0xa0>
 8001592:	e087      	b.n	80016a4 <__aeabi_dmul+0x1b0>
 8001594:	2300      	movs	r3, #0
 8001596:	469b      	mov	fp, r3
 8001598:	3302      	adds	r3, #2
 800159a:	2708      	movs	r7, #8
 800159c:	9302      	str	r3, [sp, #8]
 800159e:	e7ce      	b.n	800153e <__aeabi_dmul+0x4a>
 80015a0:	4642      	mov	r2, r8
 80015a2:	9201      	str	r2, [sp, #4]
 80015a4:	2802      	cmp	r0, #2
 80015a6:	d067      	beq.n	8001678 <__aeabi_dmul+0x184>
 80015a8:	2803      	cmp	r0, #3
 80015aa:	d100      	bne.n	80015ae <__aeabi_dmul+0xba>
 80015ac:	e20e      	b.n	80019cc <__aeabi_dmul+0x4d8>
 80015ae:	2801      	cmp	r0, #1
 80015b0:	d000      	beq.n	80015b4 <__aeabi_dmul+0xc0>
 80015b2:	e162      	b.n	800187a <__aeabi_dmul+0x386>
 80015b4:	2300      	movs	r3, #0
 80015b6:	2400      	movs	r4, #0
 80015b8:	2200      	movs	r2, #0
 80015ba:	4699      	mov	r9, r3
 80015bc:	9901      	ldr	r1, [sp, #4]
 80015be:	4001      	ands	r1, r0
 80015c0:	b2cd      	uxtb	r5, r1
 80015c2:	2100      	movs	r1, #0
 80015c4:	0312      	lsls	r2, r2, #12
 80015c6:	0d0b      	lsrs	r3, r1, #20
 80015c8:	0b12      	lsrs	r2, r2, #12
 80015ca:	051b      	lsls	r3, r3, #20
 80015cc:	4313      	orrs	r3, r2
 80015ce:	4a43      	ldr	r2, [pc, #268]	; (80016dc <__aeabi_dmul+0x1e8>)
 80015d0:	0524      	lsls	r4, r4, #20
 80015d2:	4013      	ands	r3, r2
 80015d4:	431c      	orrs	r4, r3
 80015d6:	0064      	lsls	r4, r4, #1
 80015d8:	07ed      	lsls	r5, r5, #31
 80015da:	0864      	lsrs	r4, r4, #1
 80015dc:	432c      	orrs	r4, r5
 80015de:	4648      	mov	r0, r9
 80015e0:	0021      	movs	r1, r4
 80015e2:	b007      	add	sp, #28
 80015e4:	bc3c      	pop	{r2, r3, r4, r5}
 80015e6:	4690      	mov	r8, r2
 80015e8:	4699      	mov	r9, r3
 80015ea:	46a2      	mov	sl, r4
 80015ec:	46ab      	mov	fp, r5
 80015ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015f0:	4303      	orrs	r3, r0
 80015f2:	4699      	mov	r9, r3
 80015f4:	d04f      	beq.n	8001696 <__aeabi_dmul+0x1a2>
 80015f6:	465b      	mov	r3, fp
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d100      	bne.n	80015fe <__aeabi_dmul+0x10a>
 80015fc:	e189      	b.n	8001912 <__aeabi_dmul+0x41e>
 80015fe:	4658      	mov	r0, fp
 8001600:	f000 fdbc 	bl	800217c <__clzsi2>
 8001604:	0003      	movs	r3, r0
 8001606:	3b0b      	subs	r3, #11
 8001608:	2b1c      	cmp	r3, #28
 800160a:	dd00      	ble.n	800160e <__aeabi_dmul+0x11a>
 800160c:	e17a      	b.n	8001904 <__aeabi_dmul+0x410>
 800160e:	221d      	movs	r2, #29
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	003a      	movs	r2, r7
 8001614:	0001      	movs	r1, r0
 8001616:	465c      	mov	r4, fp
 8001618:	40da      	lsrs	r2, r3
 800161a:	3908      	subs	r1, #8
 800161c:	408c      	lsls	r4, r1
 800161e:	0013      	movs	r3, r2
 8001620:	408f      	lsls	r7, r1
 8001622:	4323      	orrs	r3, r4
 8001624:	469b      	mov	fp, r3
 8001626:	46b9      	mov	r9, r7
 8001628:	2300      	movs	r3, #0
 800162a:	4e2d      	ldr	r6, [pc, #180]	; (80016e0 <__aeabi_dmul+0x1ec>)
 800162c:	2700      	movs	r7, #0
 800162e:	1a36      	subs	r6, r6, r0
 8001630:	9302      	str	r3, [sp, #8]
 8001632:	e784      	b.n	800153e <__aeabi_dmul+0x4a>
 8001634:	4653      	mov	r3, sl
 8001636:	4323      	orrs	r3, r4
 8001638:	d12a      	bne.n	8001690 <__aeabi_dmul+0x19c>
 800163a:	2400      	movs	r4, #0
 800163c:	2002      	movs	r0, #2
 800163e:	e796      	b.n	800156e <__aeabi_dmul+0x7a>
 8001640:	4653      	mov	r3, sl
 8001642:	4323      	orrs	r3, r4
 8001644:	d020      	beq.n	8001688 <__aeabi_dmul+0x194>
 8001646:	2c00      	cmp	r4, #0
 8001648:	d100      	bne.n	800164c <__aeabi_dmul+0x158>
 800164a:	e157      	b.n	80018fc <__aeabi_dmul+0x408>
 800164c:	0020      	movs	r0, r4
 800164e:	f000 fd95 	bl	800217c <__clzsi2>
 8001652:	0003      	movs	r3, r0
 8001654:	3b0b      	subs	r3, #11
 8001656:	2b1c      	cmp	r3, #28
 8001658:	dd00      	ble.n	800165c <__aeabi_dmul+0x168>
 800165a:	e149      	b.n	80018f0 <__aeabi_dmul+0x3fc>
 800165c:	211d      	movs	r1, #29
 800165e:	1acb      	subs	r3, r1, r3
 8001660:	4651      	mov	r1, sl
 8001662:	0002      	movs	r2, r0
 8001664:	40d9      	lsrs	r1, r3
 8001666:	4653      	mov	r3, sl
 8001668:	3a08      	subs	r2, #8
 800166a:	4094      	lsls	r4, r2
 800166c:	4093      	lsls	r3, r2
 800166e:	430c      	orrs	r4, r1
 8001670:	4a1b      	ldr	r2, [pc, #108]	; (80016e0 <__aeabi_dmul+0x1ec>)
 8001672:	1a12      	subs	r2, r2, r0
 8001674:	2000      	movs	r0, #0
 8001676:	e77a      	b.n	800156e <__aeabi_dmul+0x7a>
 8001678:	2501      	movs	r5, #1
 800167a:	9b01      	ldr	r3, [sp, #4]
 800167c:	4c14      	ldr	r4, [pc, #80]	; (80016d0 <__aeabi_dmul+0x1dc>)
 800167e:	401d      	ands	r5, r3
 8001680:	2300      	movs	r3, #0
 8001682:	2200      	movs	r2, #0
 8001684:	4699      	mov	r9, r3
 8001686:	e79c      	b.n	80015c2 <__aeabi_dmul+0xce>
 8001688:	2400      	movs	r4, #0
 800168a:	2200      	movs	r2, #0
 800168c:	2001      	movs	r0, #1
 800168e:	e76e      	b.n	800156e <__aeabi_dmul+0x7a>
 8001690:	4653      	mov	r3, sl
 8001692:	2003      	movs	r0, #3
 8001694:	e76b      	b.n	800156e <__aeabi_dmul+0x7a>
 8001696:	2300      	movs	r3, #0
 8001698:	469b      	mov	fp, r3
 800169a:	3301      	adds	r3, #1
 800169c:	2704      	movs	r7, #4
 800169e:	2600      	movs	r6, #0
 80016a0:	9302      	str	r3, [sp, #8]
 80016a2:	e74c      	b.n	800153e <__aeabi_dmul+0x4a>
 80016a4:	2303      	movs	r3, #3
 80016a6:	4681      	mov	r9, r0
 80016a8:	270c      	movs	r7, #12
 80016aa:	9302      	str	r3, [sp, #8]
 80016ac:	e747      	b.n	800153e <__aeabi_dmul+0x4a>
 80016ae:	2280      	movs	r2, #128	; 0x80
 80016b0:	2300      	movs	r3, #0
 80016b2:	2500      	movs	r5, #0
 80016b4:	0312      	lsls	r2, r2, #12
 80016b6:	4699      	mov	r9, r3
 80016b8:	4c05      	ldr	r4, [pc, #20]	; (80016d0 <__aeabi_dmul+0x1dc>)
 80016ba:	e782      	b.n	80015c2 <__aeabi_dmul+0xce>
 80016bc:	465c      	mov	r4, fp
 80016be:	464b      	mov	r3, r9
 80016c0:	9802      	ldr	r0, [sp, #8]
 80016c2:	e76f      	b.n	80015a4 <__aeabi_dmul+0xb0>
 80016c4:	465c      	mov	r4, fp
 80016c6:	464b      	mov	r3, r9
 80016c8:	9501      	str	r5, [sp, #4]
 80016ca:	9802      	ldr	r0, [sp, #8]
 80016cc:	e76a      	b.n	80015a4 <__aeabi_dmul+0xb0>
 80016ce:	46c0      	nop			; (mov r8, r8)
 80016d0:	000007ff 	.word	0x000007ff
 80016d4:	fffffc01 	.word	0xfffffc01
 80016d8:	0800bac0 	.word	0x0800bac0
 80016dc:	800fffff 	.word	0x800fffff
 80016e0:	fffffc0d 	.word	0xfffffc0d
 80016e4:	464a      	mov	r2, r9
 80016e6:	4649      	mov	r1, r9
 80016e8:	0c17      	lsrs	r7, r2, #16
 80016ea:	0c1a      	lsrs	r2, r3, #16
 80016ec:	041b      	lsls	r3, r3, #16
 80016ee:	0c1b      	lsrs	r3, r3, #16
 80016f0:	0408      	lsls	r0, r1, #16
 80016f2:	0019      	movs	r1, r3
 80016f4:	0c00      	lsrs	r0, r0, #16
 80016f6:	4341      	muls	r1, r0
 80016f8:	0015      	movs	r5, r2
 80016fa:	4688      	mov	r8, r1
 80016fc:	0019      	movs	r1, r3
 80016fe:	437d      	muls	r5, r7
 8001700:	4379      	muls	r1, r7
 8001702:	9503      	str	r5, [sp, #12]
 8001704:	4689      	mov	r9, r1
 8001706:	0029      	movs	r1, r5
 8001708:	0015      	movs	r5, r2
 800170a:	4345      	muls	r5, r0
 800170c:	444d      	add	r5, r9
 800170e:	9502      	str	r5, [sp, #8]
 8001710:	4645      	mov	r5, r8
 8001712:	0c2d      	lsrs	r5, r5, #16
 8001714:	46aa      	mov	sl, r5
 8001716:	9d02      	ldr	r5, [sp, #8]
 8001718:	4455      	add	r5, sl
 800171a:	45a9      	cmp	r9, r5
 800171c:	d906      	bls.n	800172c <__aeabi_dmul+0x238>
 800171e:	468a      	mov	sl, r1
 8001720:	2180      	movs	r1, #128	; 0x80
 8001722:	0249      	lsls	r1, r1, #9
 8001724:	4689      	mov	r9, r1
 8001726:	44ca      	add	sl, r9
 8001728:	4651      	mov	r1, sl
 800172a:	9103      	str	r1, [sp, #12]
 800172c:	0c29      	lsrs	r1, r5, #16
 800172e:	9104      	str	r1, [sp, #16]
 8001730:	4641      	mov	r1, r8
 8001732:	0409      	lsls	r1, r1, #16
 8001734:	042d      	lsls	r5, r5, #16
 8001736:	0c09      	lsrs	r1, r1, #16
 8001738:	4688      	mov	r8, r1
 800173a:	0029      	movs	r1, r5
 800173c:	0c25      	lsrs	r5, r4, #16
 800173e:	0424      	lsls	r4, r4, #16
 8001740:	4441      	add	r1, r8
 8001742:	0c24      	lsrs	r4, r4, #16
 8001744:	9105      	str	r1, [sp, #20]
 8001746:	0021      	movs	r1, r4
 8001748:	4341      	muls	r1, r0
 800174a:	4688      	mov	r8, r1
 800174c:	0021      	movs	r1, r4
 800174e:	4379      	muls	r1, r7
 8001750:	468a      	mov	sl, r1
 8001752:	4368      	muls	r0, r5
 8001754:	4641      	mov	r1, r8
 8001756:	4450      	add	r0, sl
 8001758:	4681      	mov	r9, r0
 800175a:	0c08      	lsrs	r0, r1, #16
 800175c:	4448      	add	r0, r9
 800175e:	436f      	muls	r7, r5
 8001760:	4582      	cmp	sl, r0
 8001762:	d903      	bls.n	800176c <__aeabi_dmul+0x278>
 8001764:	2180      	movs	r1, #128	; 0x80
 8001766:	0249      	lsls	r1, r1, #9
 8001768:	4689      	mov	r9, r1
 800176a:	444f      	add	r7, r9
 800176c:	0c01      	lsrs	r1, r0, #16
 800176e:	4689      	mov	r9, r1
 8001770:	0039      	movs	r1, r7
 8001772:	4449      	add	r1, r9
 8001774:	9102      	str	r1, [sp, #8]
 8001776:	4641      	mov	r1, r8
 8001778:	040f      	lsls	r7, r1, #16
 800177a:	9904      	ldr	r1, [sp, #16]
 800177c:	0c3f      	lsrs	r7, r7, #16
 800177e:	4688      	mov	r8, r1
 8001780:	0400      	lsls	r0, r0, #16
 8001782:	19c0      	adds	r0, r0, r7
 8001784:	4480      	add	r8, r0
 8001786:	4641      	mov	r1, r8
 8001788:	9104      	str	r1, [sp, #16]
 800178a:	4659      	mov	r1, fp
 800178c:	0c0f      	lsrs	r7, r1, #16
 800178e:	0409      	lsls	r1, r1, #16
 8001790:	0c09      	lsrs	r1, r1, #16
 8001792:	4688      	mov	r8, r1
 8001794:	4359      	muls	r1, r3
 8001796:	468a      	mov	sl, r1
 8001798:	0039      	movs	r1, r7
 800179a:	4351      	muls	r1, r2
 800179c:	4689      	mov	r9, r1
 800179e:	4641      	mov	r1, r8
 80017a0:	434a      	muls	r2, r1
 80017a2:	4651      	mov	r1, sl
 80017a4:	0c09      	lsrs	r1, r1, #16
 80017a6:	468b      	mov	fp, r1
 80017a8:	437b      	muls	r3, r7
 80017aa:	18d2      	adds	r2, r2, r3
 80017ac:	445a      	add	r2, fp
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d903      	bls.n	80017ba <__aeabi_dmul+0x2c6>
 80017b2:	2380      	movs	r3, #128	; 0x80
 80017b4:	025b      	lsls	r3, r3, #9
 80017b6:	469b      	mov	fp, r3
 80017b8:	44d9      	add	r9, fp
 80017ba:	4651      	mov	r1, sl
 80017bc:	0409      	lsls	r1, r1, #16
 80017be:	0c09      	lsrs	r1, r1, #16
 80017c0:	468a      	mov	sl, r1
 80017c2:	4641      	mov	r1, r8
 80017c4:	4361      	muls	r1, r4
 80017c6:	437c      	muls	r4, r7
 80017c8:	0c13      	lsrs	r3, r2, #16
 80017ca:	0412      	lsls	r2, r2, #16
 80017cc:	444b      	add	r3, r9
 80017ce:	4452      	add	r2, sl
 80017d0:	46a1      	mov	r9, r4
 80017d2:	468a      	mov	sl, r1
 80017d4:	003c      	movs	r4, r7
 80017d6:	4641      	mov	r1, r8
 80017d8:	436c      	muls	r4, r5
 80017da:	434d      	muls	r5, r1
 80017dc:	4651      	mov	r1, sl
 80017de:	444d      	add	r5, r9
 80017e0:	0c0f      	lsrs	r7, r1, #16
 80017e2:	197d      	adds	r5, r7, r5
 80017e4:	45a9      	cmp	r9, r5
 80017e6:	d903      	bls.n	80017f0 <__aeabi_dmul+0x2fc>
 80017e8:	2180      	movs	r1, #128	; 0x80
 80017ea:	0249      	lsls	r1, r1, #9
 80017ec:	4688      	mov	r8, r1
 80017ee:	4444      	add	r4, r8
 80017f0:	9f04      	ldr	r7, [sp, #16]
 80017f2:	9903      	ldr	r1, [sp, #12]
 80017f4:	46b8      	mov	r8, r7
 80017f6:	4441      	add	r1, r8
 80017f8:	468b      	mov	fp, r1
 80017fa:	4583      	cmp	fp, r0
 80017fc:	4180      	sbcs	r0, r0
 80017fe:	4241      	negs	r1, r0
 8001800:	4688      	mov	r8, r1
 8001802:	4651      	mov	r1, sl
 8001804:	0408      	lsls	r0, r1, #16
 8001806:	042f      	lsls	r7, r5, #16
 8001808:	0c00      	lsrs	r0, r0, #16
 800180a:	183f      	adds	r7, r7, r0
 800180c:	4658      	mov	r0, fp
 800180e:	9902      	ldr	r1, [sp, #8]
 8001810:	1810      	adds	r0, r2, r0
 8001812:	4689      	mov	r9, r1
 8001814:	4290      	cmp	r0, r2
 8001816:	4192      	sbcs	r2, r2
 8001818:	444f      	add	r7, r9
 800181a:	46ba      	mov	sl, r7
 800181c:	4252      	negs	r2, r2
 800181e:	4699      	mov	r9, r3
 8001820:	4693      	mov	fp, r2
 8001822:	44c2      	add	sl, r8
 8001824:	44d1      	add	r9, sl
 8001826:	44cb      	add	fp, r9
 8001828:	428f      	cmp	r7, r1
 800182a:	41bf      	sbcs	r7, r7
 800182c:	45c2      	cmp	sl, r8
 800182e:	4189      	sbcs	r1, r1
 8001830:	4599      	cmp	r9, r3
 8001832:	419b      	sbcs	r3, r3
 8001834:	4593      	cmp	fp, r2
 8001836:	4192      	sbcs	r2, r2
 8001838:	427f      	negs	r7, r7
 800183a:	4249      	negs	r1, r1
 800183c:	0c2d      	lsrs	r5, r5, #16
 800183e:	4252      	negs	r2, r2
 8001840:	430f      	orrs	r7, r1
 8001842:	425b      	negs	r3, r3
 8001844:	4313      	orrs	r3, r2
 8001846:	197f      	adds	r7, r7, r5
 8001848:	18ff      	adds	r7, r7, r3
 800184a:	465b      	mov	r3, fp
 800184c:	193c      	adds	r4, r7, r4
 800184e:	0ddb      	lsrs	r3, r3, #23
 8001850:	9a05      	ldr	r2, [sp, #20]
 8001852:	0264      	lsls	r4, r4, #9
 8001854:	431c      	orrs	r4, r3
 8001856:	0243      	lsls	r3, r0, #9
 8001858:	4313      	orrs	r3, r2
 800185a:	1e5d      	subs	r5, r3, #1
 800185c:	41ab      	sbcs	r3, r5
 800185e:	465a      	mov	r2, fp
 8001860:	0dc0      	lsrs	r0, r0, #23
 8001862:	4303      	orrs	r3, r0
 8001864:	0252      	lsls	r2, r2, #9
 8001866:	4313      	orrs	r3, r2
 8001868:	01e2      	lsls	r2, r4, #7
 800186a:	d556      	bpl.n	800191a <__aeabi_dmul+0x426>
 800186c:	2001      	movs	r0, #1
 800186e:	085a      	lsrs	r2, r3, #1
 8001870:	4003      	ands	r3, r0
 8001872:	4313      	orrs	r3, r2
 8001874:	07e2      	lsls	r2, r4, #31
 8001876:	4313      	orrs	r3, r2
 8001878:	0864      	lsrs	r4, r4, #1
 800187a:	485a      	ldr	r0, [pc, #360]	; (80019e4 <__aeabi_dmul+0x4f0>)
 800187c:	4460      	add	r0, ip
 800187e:	2800      	cmp	r0, #0
 8001880:	dd4d      	ble.n	800191e <__aeabi_dmul+0x42a>
 8001882:	075a      	lsls	r2, r3, #29
 8001884:	d009      	beq.n	800189a <__aeabi_dmul+0x3a6>
 8001886:	220f      	movs	r2, #15
 8001888:	401a      	ands	r2, r3
 800188a:	2a04      	cmp	r2, #4
 800188c:	d005      	beq.n	800189a <__aeabi_dmul+0x3a6>
 800188e:	1d1a      	adds	r2, r3, #4
 8001890:	429a      	cmp	r2, r3
 8001892:	419b      	sbcs	r3, r3
 8001894:	425b      	negs	r3, r3
 8001896:	18e4      	adds	r4, r4, r3
 8001898:	0013      	movs	r3, r2
 800189a:	01e2      	lsls	r2, r4, #7
 800189c:	d504      	bpl.n	80018a8 <__aeabi_dmul+0x3b4>
 800189e:	2080      	movs	r0, #128	; 0x80
 80018a0:	4a51      	ldr	r2, [pc, #324]	; (80019e8 <__aeabi_dmul+0x4f4>)
 80018a2:	00c0      	lsls	r0, r0, #3
 80018a4:	4014      	ands	r4, r2
 80018a6:	4460      	add	r0, ip
 80018a8:	4a50      	ldr	r2, [pc, #320]	; (80019ec <__aeabi_dmul+0x4f8>)
 80018aa:	4290      	cmp	r0, r2
 80018ac:	dd00      	ble.n	80018b0 <__aeabi_dmul+0x3bc>
 80018ae:	e6e3      	b.n	8001678 <__aeabi_dmul+0x184>
 80018b0:	2501      	movs	r5, #1
 80018b2:	08db      	lsrs	r3, r3, #3
 80018b4:	0762      	lsls	r2, r4, #29
 80018b6:	431a      	orrs	r2, r3
 80018b8:	0264      	lsls	r4, r4, #9
 80018ba:	9b01      	ldr	r3, [sp, #4]
 80018bc:	4691      	mov	r9, r2
 80018be:	0b22      	lsrs	r2, r4, #12
 80018c0:	0544      	lsls	r4, r0, #21
 80018c2:	0d64      	lsrs	r4, r4, #21
 80018c4:	401d      	ands	r5, r3
 80018c6:	e67c      	b.n	80015c2 <__aeabi_dmul+0xce>
 80018c8:	2280      	movs	r2, #128	; 0x80
 80018ca:	4659      	mov	r1, fp
 80018cc:	0312      	lsls	r2, r2, #12
 80018ce:	4211      	tst	r1, r2
 80018d0:	d008      	beq.n	80018e4 <__aeabi_dmul+0x3f0>
 80018d2:	4214      	tst	r4, r2
 80018d4:	d106      	bne.n	80018e4 <__aeabi_dmul+0x3f0>
 80018d6:	4322      	orrs	r2, r4
 80018d8:	0312      	lsls	r2, r2, #12
 80018da:	0b12      	lsrs	r2, r2, #12
 80018dc:	4645      	mov	r5, r8
 80018de:	4699      	mov	r9, r3
 80018e0:	4c43      	ldr	r4, [pc, #268]	; (80019f0 <__aeabi_dmul+0x4fc>)
 80018e2:	e66e      	b.n	80015c2 <__aeabi_dmul+0xce>
 80018e4:	465b      	mov	r3, fp
 80018e6:	431a      	orrs	r2, r3
 80018e8:	0312      	lsls	r2, r2, #12
 80018ea:	0b12      	lsrs	r2, r2, #12
 80018ec:	4c40      	ldr	r4, [pc, #256]	; (80019f0 <__aeabi_dmul+0x4fc>)
 80018ee:	e668      	b.n	80015c2 <__aeabi_dmul+0xce>
 80018f0:	0003      	movs	r3, r0
 80018f2:	4654      	mov	r4, sl
 80018f4:	3b28      	subs	r3, #40	; 0x28
 80018f6:	409c      	lsls	r4, r3
 80018f8:	2300      	movs	r3, #0
 80018fa:	e6b9      	b.n	8001670 <__aeabi_dmul+0x17c>
 80018fc:	f000 fc3e 	bl	800217c <__clzsi2>
 8001900:	3020      	adds	r0, #32
 8001902:	e6a6      	b.n	8001652 <__aeabi_dmul+0x15e>
 8001904:	0003      	movs	r3, r0
 8001906:	3b28      	subs	r3, #40	; 0x28
 8001908:	409f      	lsls	r7, r3
 800190a:	2300      	movs	r3, #0
 800190c:	46bb      	mov	fp, r7
 800190e:	4699      	mov	r9, r3
 8001910:	e68a      	b.n	8001628 <__aeabi_dmul+0x134>
 8001912:	f000 fc33 	bl	800217c <__clzsi2>
 8001916:	3020      	adds	r0, #32
 8001918:	e674      	b.n	8001604 <__aeabi_dmul+0x110>
 800191a:	46b4      	mov	ip, r6
 800191c:	e7ad      	b.n	800187a <__aeabi_dmul+0x386>
 800191e:	2501      	movs	r5, #1
 8001920:	1a2a      	subs	r2, r5, r0
 8001922:	2a38      	cmp	r2, #56	; 0x38
 8001924:	dd06      	ble.n	8001934 <__aeabi_dmul+0x440>
 8001926:	9b01      	ldr	r3, [sp, #4]
 8001928:	2400      	movs	r4, #0
 800192a:	401d      	ands	r5, r3
 800192c:	2300      	movs	r3, #0
 800192e:	2200      	movs	r2, #0
 8001930:	4699      	mov	r9, r3
 8001932:	e646      	b.n	80015c2 <__aeabi_dmul+0xce>
 8001934:	2a1f      	cmp	r2, #31
 8001936:	dc21      	bgt.n	800197c <__aeabi_dmul+0x488>
 8001938:	2520      	movs	r5, #32
 800193a:	0020      	movs	r0, r4
 800193c:	1aad      	subs	r5, r5, r2
 800193e:	001e      	movs	r6, r3
 8001940:	40ab      	lsls	r3, r5
 8001942:	40a8      	lsls	r0, r5
 8001944:	40d6      	lsrs	r6, r2
 8001946:	1e5d      	subs	r5, r3, #1
 8001948:	41ab      	sbcs	r3, r5
 800194a:	4330      	orrs	r0, r6
 800194c:	4318      	orrs	r0, r3
 800194e:	40d4      	lsrs	r4, r2
 8001950:	0743      	lsls	r3, r0, #29
 8001952:	d009      	beq.n	8001968 <__aeabi_dmul+0x474>
 8001954:	230f      	movs	r3, #15
 8001956:	4003      	ands	r3, r0
 8001958:	2b04      	cmp	r3, #4
 800195a:	d005      	beq.n	8001968 <__aeabi_dmul+0x474>
 800195c:	0003      	movs	r3, r0
 800195e:	1d18      	adds	r0, r3, #4
 8001960:	4298      	cmp	r0, r3
 8001962:	419b      	sbcs	r3, r3
 8001964:	425b      	negs	r3, r3
 8001966:	18e4      	adds	r4, r4, r3
 8001968:	0223      	lsls	r3, r4, #8
 800196a:	d521      	bpl.n	80019b0 <__aeabi_dmul+0x4bc>
 800196c:	2501      	movs	r5, #1
 800196e:	9b01      	ldr	r3, [sp, #4]
 8001970:	2401      	movs	r4, #1
 8001972:	401d      	ands	r5, r3
 8001974:	2300      	movs	r3, #0
 8001976:	2200      	movs	r2, #0
 8001978:	4699      	mov	r9, r3
 800197a:	e622      	b.n	80015c2 <__aeabi_dmul+0xce>
 800197c:	251f      	movs	r5, #31
 800197e:	0021      	movs	r1, r4
 8001980:	426d      	negs	r5, r5
 8001982:	1a28      	subs	r0, r5, r0
 8001984:	40c1      	lsrs	r1, r0
 8001986:	0008      	movs	r0, r1
 8001988:	2a20      	cmp	r2, #32
 800198a:	d01d      	beq.n	80019c8 <__aeabi_dmul+0x4d4>
 800198c:	355f      	adds	r5, #95	; 0x5f
 800198e:	1aaa      	subs	r2, r5, r2
 8001990:	4094      	lsls	r4, r2
 8001992:	4323      	orrs	r3, r4
 8001994:	1e5c      	subs	r4, r3, #1
 8001996:	41a3      	sbcs	r3, r4
 8001998:	2507      	movs	r5, #7
 800199a:	4303      	orrs	r3, r0
 800199c:	401d      	ands	r5, r3
 800199e:	2200      	movs	r2, #0
 80019a0:	2d00      	cmp	r5, #0
 80019a2:	d009      	beq.n	80019b8 <__aeabi_dmul+0x4c4>
 80019a4:	220f      	movs	r2, #15
 80019a6:	2400      	movs	r4, #0
 80019a8:	401a      	ands	r2, r3
 80019aa:	0018      	movs	r0, r3
 80019ac:	2a04      	cmp	r2, #4
 80019ae:	d1d6      	bne.n	800195e <__aeabi_dmul+0x46a>
 80019b0:	0003      	movs	r3, r0
 80019b2:	0765      	lsls	r5, r4, #29
 80019b4:	0264      	lsls	r4, r4, #9
 80019b6:	0b22      	lsrs	r2, r4, #12
 80019b8:	08db      	lsrs	r3, r3, #3
 80019ba:	432b      	orrs	r3, r5
 80019bc:	2501      	movs	r5, #1
 80019be:	4699      	mov	r9, r3
 80019c0:	9b01      	ldr	r3, [sp, #4]
 80019c2:	2400      	movs	r4, #0
 80019c4:	401d      	ands	r5, r3
 80019c6:	e5fc      	b.n	80015c2 <__aeabi_dmul+0xce>
 80019c8:	2400      	movs	r4, #0
 80019ca:	e7e2      	b.n	8001992 <__aeabi_dmul+0x49e>
 80019cc:	2280      	movs	r2, #128	; 0x80
 80019ce:	2501      	movs	r5, #1
 80019d0:	0312      	lsls	r2, r2, #12
 80019d2:	4322      	orrs	r2, r4
 80019d4:	9901      	ldr	r1, [sp, #4]
 80019d6:	0312      	lsls	r2, r2, #12
 80019d8:	0b12      	lsrs	r2, r2, #12
 80019da:	400d      	ands	r5, r1
 80019dc:	4699      	mov	r9, r3
 80019de:	4c04      	ldr	r4, [pc, #16]	; (80019f0 <__aeabi_dmul+0x4fc>)
 80019e0:	e5ef      	b.n	80015c2 <__aeabi_dmul+0xce>
 80019e2:	46c0      	nop			; (mov r8, r8)
 80019e4:	000003ff 	.word	0x000003ff
 80019e8:	feffffff 	.word	0xfeffffff
 80019ec:	000007fe 	.word	0x000007fe
 80019f0:	000007ff 	.word	0x000007ff

080019f4 <__aeabi_dsub>:
 80019f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019f6:	4646      	mov	r6, r8
 80019f8:	46d6      	mov	lr, sl
 80019fa:	464f      	mov	r7, r9
 80019fc:	030c      	lsls	r4, r1, #12
 80019fe:	b5c0      	push	{r6, r7, lr}
 8001a00:	0fcd      	lsrs	r5, r1, #31
 8001a02:	004e      	lsls	r6, r1, #1
 8001a04:	0a61      	lsrs	r1, r4, #9
 8001a06:	0f44      	lsrs	r4, r0, #29
 8001a08:	430c      	orrs	r4, r1
 8001a0a:	00c1      	lsls	r1, r0, #3
 8001a0c:	0058      	lsls	r0, r3, #1
 8001a0e:	0d40      	lsrs	r0, r0, #21
 8001a10:	4684      	mov	ip, r0
 8001a12:	468a      	mov	sl, r1
 8001a14:	000f      	movs	r7, r1
 8001a16:	0319      	lsls	r1, r3, #12
 8001a18:	0f50      	lsrs	r0, r2, #29
 8001a1a:	0a49      	lsrs	r1, r1, #9
 8001a1c:	4301      	orrs	r1, r0
 8001a1e:	48c6      	ldr	r0, [pc, #792]	; (8001d38 <__aeabi_dsub+0x344>)
 8001a20:	0d76      	lsrs	r6, r6, #21
 8001a22:	46a8      	mov	r8, r5
 8001a24:	0fdb      	lsrs	r3, r3, #31
 8001a26:	00d2      	lsls	r2, r2, #3
 8001a28:	4584      	cmp	ip, r0
 8001a2a:	d100      	bne.n	8001a2e <__aeabi_dsub+0x3a>
 8001a2c:	e0d8      	b.n	8001be0 <__aeabi_dsub+0x1ec>
 8001a2e:	2001      	movs	r0, #1
 8001a30:	4043      	eors	r3, r0
 8001a32:	42ab      	cmp	r3, r5
 8001a34:	d100      	bne.n	8001a38 <__aeabi_dsub+0x44>
 8001a36:	e0a6      	b.n	8001b86 <__aeabi_dsub+0x192>
 8001a38:	4660      	mov	r0, ip
 8001a3a:	1a35      	subs	r5, r6, r0
 8001a3c:	2d00      	cmp	r5, #0
 8001a3e:	dc00      	bgt.n	8001a42 <__aeabi_dsub+0x4e>
 8001a40:	e105      	b.n	8001c4e <__aeabi_dsub+0x25a>
 8001a42:	2800      	cmp	r0, #0
 8001a44:	d110      	bne.n	8001a68 <__aeabi_dsub+0x74>
 8001a46:	000b      	movs	r3, r1
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	d100      	bne.n	8001a4e <__aeabi_dsub+0x5a>
 8001a4c:	e0d7      	b.n	8001bfe <__aeabi_dsub+0x20a>
 8001a4e:	1e6b      	subs	r3, r5, #1
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d000      	beq.n	8001a56 <__aeabi_dsub+0x62>
 8001a54:	e14b      	b.n	8001cee <__aeabi_dsub+0x2fa>
 8001a56:	4653      	mov	r3, sl
 8001a58:	1a9f      	subs	r7, r3, r2
 8001a5a:	45ba      	cmp	sl, r7
 8001a5c:	4180      	sbcs	r0, r0
 8001a5e:	1a64      	subs	r4, r4, r1
 8001a60:	4240      	negs	r0, r0
 8001a62:	1a24      	subs	r4, r4, r0
 8001a64:	2601      	movs	r6, #1
 8001a66:	e01e      	b.n	8001aa6 <__aeabi_dsub+0xb2>
 8001a68:	4bb3      	ldr	r3, [pc, #716]	; (8001d38 <__aeabi_dsub+0x344>)
 8001a6a:	429e      	cmp	r6, r3
 8001a6c:	d048      	beq.n	8001b00 <__aeabi_dsub+0x10c>
 8001a6e:	2380      	movs	r3, #128	; 0x80
 8001a70:	041b      	lsls	r3, r3, #16
 8001a72:	4319      	orrs	r1, r3
 8001a74:	2d38      	cmp	r5, #56	; 0x38
 8001a76:	dd00      	ble.n	8001a7a <__aeabi_dsub+0x86>
 8001a78:	e119      	b.n	8001cae <__aeabi_dsub+0x2ba>
 8001a7a:	2d1f      	cmp	r5, #31
 8001a7c:	dd00      	ble.n	8001a80 <__aeabi_dsub+0x8c>
 8001a7e:	e14c      	b.n	8001d1a <__aeabi_dsub+0x326>
 8001a80:	2320      	movs	r3, #32
 8001a82:	000f      	movs	r7, r1
 8001a84:	1b5b      	subs	r3, r3, r5
 8001a86:	0010      	movs	r0, r2
 8001a88:	409a      	lsls	r2, r3
 8001a8a:	409f      	lsls	r7, r3
 8001a8c:	40e8      	lsrs	r0, r5
 8001a8e:	1e53      	subs	r3, r2, #1
 8001a90:	419a      	sbcs	r2, r3
 8001a92:	40e9      	lsrs	r1, r5
 8001a94:	4307      	orrs	r7, r0
 8001a96:	4317      	orrs	r7, r2
 8001a98:	4653      	mov	r3, sl
 8001a9a:	1bdf      	subs	r7, r3, r7
 8001a9c:	1a61      	subs	r1, r4, r1
 8001a9e:	45ba      	cmp	sl, r7
 8001aa0:	41a4      	sbcs	r4, r4
 8001aa2:	4264      	negs	r4, r4
 8001aa4:	1b0c      	subs	r4, r1, r4
 8001aa6:	0223      	lsls	r3, r4, #8
 8001aa8:	d400      	bmi.n	8001aac <__aeabi_dsub+0xb8>
 8001aaa:	e0c5      	b.n	8001c38 <__aeabi_dsub+0x244>
 8001aac:	0264      	lsls	r4, r4, #9
 8001aae:	0a65      	lsrs	r5, r4, #9
 8001ab0:	2d00      	cmp	r5, #0
 8001ab2:	d100      	bne.n	8001ab6 <__aeabi_dsub+0xc2>
 8001ab4:	e0f6      	b.n	8001ca4 <__aeabi_dsub+0x2b0>
 8001ab6:	0028      	movs	r0, r5
 8001ab8:	f000 fb60 	bl	800217c <__clzsi2>
 8001abc:	0003      	movs	r3, r0
 8001abe:	3b08      	subs	r3, #8
 8001ac0:	2b1f      	cmp	r3, #31
 8001ac2:	dd00      	ble.n	8001ac6 <__aeabi_dsub+0xd2>
 8001ac4:	e0e9      	b.n	8001c9a <__aeabi_dsub+0x2a6>
 8001ac6:	2220      	movs	r2, #32
 8001ac8:	003c      	movs	r4, r7
 8001aca:	1ad2      	subs	r2, r2, r3
 8001acc:	409d      	lsls	r5, r3
 8001ace:	40d4      	lsrs	r4, r2
 8001ad0:	409f      	lsls	r7, r3
 8001ad2:	4325      	orrs	r5, r4
 8001ad4:	429e      	cmp	r6, r3
 8001ad6:	dd00      	ble.n	8001ada <__aeabi_dsub+0xe6>
 8001ad8:	e0db      	b.n	8001c92 <__aeabi_dsub+0x29e>
 8001ada:	1b9e      	subs	r6, r3, r6
 8001adc:	1c73      	adds	r3, r6, #1
 8001ade:	2b1f      	cmp	r3, #31
 8001ae0:	dd00      	ble.n	8001ae4 <__aeabi_dsub+0xf0>
 8001ae2:	e10a      	b.n	8001cfa <__aeabi_dsub+0x306>
 8001ae4:	2220      	movs	r2, #32
 8001ae6:	0038      	movs	r0, r7
 8001ae8:	1ad2      	subs	r2, r2, r3
 8001aea:	0029      	movs	r1, r5
 8001aec:	4097      	lsls	r7, r2
 8001aee:	002c      	movs	r4, r5
 8001af0:	4091      	lsls	r1, r2
 8001af2:	40d8      	lsrs	r0, r3
 8001af4:	1e7a      	subs	r2, r7, #1
 8001af6:	4197      	sbcs	r7, r2
 8001af8:	40dc      	lsrs	r4, r3
 8001afa:	2600      	movs	r6, #0
 8001afc:	4301      	orrs	r1, r0
 8001afe:	430f      	orrs	r7, r1
 8001b00:	077b      	lsls	r3, r7, #29
 8001b02:	d009      	beq.n	8001b18 <__aeabi_dsub+0x124>
 8001b04:	230f      	movs	r3, #15
 8001b06:	403b      	ands	r3, r7
 8001b08:	2b04      	cmp	r3, #4
 8001b0a:	d005      	beq.n	8001b18 <__aeabi_dsub+0x124>
 8001b0c:	1d3b      	adds	r3, r7, #4
 8001b0e:	42bb      	cmp	r3, r7
 8001b10:	41bf      	sbcs	r7, r7
 8001b12:	427f      	negs	r7, r7
 8001b14:	19e4      	adds	r4, r4, r7
 8001b16:	001f      	movs	r7, r3
 8001b18:	0223      	lsls	r3, r4, #8
 8001b1a:	d525      	bpl.n	8001b68 <__aeabi_dsub+0x174>
 8001b1c:	4b86      	ldr	r3, [pc, #536]	; (8001d38 <__aeabi_dsub+0x344>)
 8001b1e:	3601      	adds	r6, #1
 8001b20:	429e      	cmp	r6, r3
 8001b22:	d100      	bne.n	8001b26 <__aeabi_dsub+0x132>
 8001b24:	e0af      	b.n	8001c86 <__aeabi_dsub+0x292>
 8001b26:	4b85      	ldr	r3, [pc, #532]	; (8001d3c <__aeabi_dsub+0x348>)
 8001b28:	2501      	movs	r5, #1
 8001b2a:	401c      	ands	r4, r3
 8001b2c:	4643      	mov	r3, r8
 8001b2e:	0762      	lsls	r2, r4, #29
 8001b30:	08ff      	lsrs	r7, r7, #3
 8001b32:	0264      	lsls	r4, r4, #9
 8001b34:	0576      	lsls	r6, r6, #21
 8001b36:	4317      	orrs	r7, r2
 8001b38:	0b24      	lsrs	r4, r4, #12
 8001b3a:	0d76      	lsrs	r6, r6, #21
 8001b3c:	401d      	ands	r5, r3
 8001b3e:	2100      	movs	r1, #0
 8001b40:	0324      	lsls	r4, r4, #12
 8001b42:	0b23      	lsrs	r3, r4, #12
 8001b44:	0d0c      	lsrs	r4, r1, #20
 8001b46:	4a7e      	ldr	r2, [pc, #504]	; (8001d40 <__aeabi_dsub+0x34c>)
 8001b48:	0524      	lsls	r4, r4, #20
 8001b4a:	431c      	orrs	r4, r3
 8001b4c:	4014      	ands	r4, r2
 8001b4e:	0533      	lsls	r3, r6, #20
 8001b50:	4323      	orrs	r3, r4
 8001b52:	005b      	lsls	r3, r3, #1
 8001b54:	07ed      	lsls	r5, r5, #31
 8001b56:	085b      	lsrs	r3, r3, #1
 8001b58:	432b      	orrs	r3, r5
 8001b5a:	0038      	movs	r0, r7
 8001b5c:	0019      	movs	r1, r3
 8001b5e:	bc1c      	pop	{r2, r3, r4}
 8001b60:	4690      	mov	r8, r2
 8001b62:	4699      	mov	r9, r3
 8001b64:	46a2      	mov	sl, r4
 8001b66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b68:	2501      	movs	r5, #1
 8001b6a:	4643      	mov	r3, r8
 8001b6c:	0762      	lsls	r2, r4, #29
 8001b6e:	08ff      	lsrs	r7, r7, #3
 8001b70:	4317      	orrs	r7, r2
 8001b72:	08e4      	lsrs	r4, r4, #3
 8001b74:	401d      	ands	r5, r3
 8001b76:	4b70      	ldr	r3, [pc, #448]	; (8001d38 <__aeabi_dsub+0x344>)
 8001b78:	429e      	cmp	r6, r3
 8001b7a:	d036      	beq.n	8001bea <__aeabi_dsub+0x1f6>
 8001b7c:	0324      	lsls	r4, r4, #12
 8001b7e:	0576      	lsls	r6, r6, #21
 8001b80:	0b24      	lsrs	r4, r4, #12
 8001b82:	0d76      	lsrs	r6, r6, #21
 8001b84:	e7db      	b.n	8001b3e <__aeabi_dsub+0x14a>
 8001b86:	4663      	mov	r3, ip
 8001b88:	1af3      	subs	r3, r6, r3
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	dc00      	bgt.n	8001b90 <__aeabi_dsub+0x19c>
 8001b8e:	e094      	b.n	8001cba <__aeabi_dsub+0x2c6>
 8001b90:	4660      	mov	r0, ip
 8001b92:	2800      	cmp	r0, #0
 8001b94:	d035      	beq.n	8001c02 <__aeabi_dsub+0x20e>
 8001b96:	4868      	ldr	r0, [pc, #416]	; (8001d38 <__aeabi_dsub+0x344>)
 8001b98:	4286      	cmp	r6, r0
 8001b9a:	d0b1      	beq.n	8001b00 <__aeabi_dsub+0x10c>
 8001b9c:	2780      	movs	r7, #128	; 0x80
 8001b9e:	043f      	lsls	r7, r7, #16
 8001ba0:	4339      	orrs	r1, r7
 8001ba2:	2b38      	cmp	r3, #56	; 0x38
 8001ba4:	dc00      	bgt.n	8001ba8 <__aeabi_dsub+0x1b4>
 8001ba6:	e0fd      	b.n	8001da4 <__aeabi_dsub+0x3b0>
 8001ba8:	430a      	orrs	r2, r1
 8001baa:	0017      	movs	r7, r2
 8001bac:	2100      	movs	r1, #0
 8001bae:	1e7a      	subs	r2, r7, #1
 8001bb0:	4197      	sbcs	r7, r2
 8001bb2:	4457      	add	r7, sl
 8001bb4:	4557      	cmp	r7, sl
 8001bb6:	4180      	sbcs	r0, r0
 8001bb8:	1909      	adds	r1, r1, r4
 8001bba:	4244      	negs	r4, r0
 8001bbc:	190c      	adds	r4, r1, r4
 8001bbe:	0223      	lsls	r3, r4, #8
 8001bc0:	d53a      	bpl.n	8001c38 <__aeabi_dsub+0x244>
 8001bc2:	4b5d      	ldr	r3, [pc, #372]	; (8001d38 <__aeabi_dsub+0x344>)
 8001bc4:	3601      	adds	r6, #1
 8001bc6:	429e      	cmp	r6, r3
 8001bc8:	d100      	bne.n	8001bcc <__aeabi_dsub+0x1d8>
 8001bca:	e14b      	b.n	8001e64 <__aeabi_dsub+0x470>
 8001bcc:	2201      	movs	r2, #1
 8001bce:	4b5b      	ldr	r3, [pc, #364]	; (8001d3c <__aeabi_dsub+0x348>)
 8001bd0:	401c      	ands	r4, r3
 8001bd2:	087b      	lsrs	r3, r7, #1
 8001bd4:	4017      	ands	r7, r2
 8001bd6:	431f      	orrs	r7, r3
 8001bd8:	07e2      	lsls	r2, r4, #31
 8001bda:	4317      	orrs	r7, r2
 8001bdc:	0864      	lsrs	r4, r4, #1
 8001bde:	e78f      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001be0:	0008      	movs	r0, r1
 8001be2:	4310      	orrs	r0, r2
 8001be4:	d000      	beq.n	8001be8 <__aeabi_dsub+0x1f4>
 8001be6:	e724      	b.n	8001a32 <__aeabi_dsub+0x3e>
 8001be8:	e721      	b.n	8001a2e <__aeabi_dsub+0x3a>
 8001bea:	0023      	movs	r3, r4
 8001bec:	433b      	orrs	r3, r7
 8001bee:	d100      	bne.n	8001bf2 <__aeabi_dsub+0x1fe>
 8001bf0:	e1b9      	b.n	8001f66 <__aeabi_dsub+0x572>
 8001bf2:	2280      	movs	r2, #128	; 0x80
 8001bf4:	0312      	lsls	r2, r2, #12
 8001bf6:	4314      	orrs	r4, r2
 8001bf8:	0324      	lsls	r4, r4, #12
 8001bfa:	0b24      	lsrs	r4, r4, #12
 8001bfc:	e79f      	b.n	8001b3e <__aeabi_dsub+0x14a>
 8001bfe:	002e      	movs	r6, r5
 8001c00:	e77e      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001c02:	0008      	movs	r0, r1
 8001c04:	4310      	orrs	r0, r2
 8001c06:	d100      	bne.n	8001c0a <__aeabi_dsub+0x216>
 8001c08:	e0ca      	b.n	8001da0 <__aeabi_dsub+0x3ac>
 8001c0a:	1e58      	subs	r0, r3, #1
 8001c0c:	4684      	mov	ip, r0
 8001c0e:	2800      	cmp	r0, #0
 8001c10:	d000      	beq.n	8001c14 <__aeabi_dsub+0x220>
 8001c12:	e0e7      	b.n	8001de4 <__aeabi_dsub+0x3f0>
 8001c14:	4452      	add	r2, sl
 8001c16:	4552      	cmp	r2, sl
 8001c18:	4180      	sbcs	r0, r0
 8001c1a:	1864      	adds	r4, r4, r1
 8001c1c:	4240      	negs	r0, r0
 8001c1e:	1824      	adds	r4, r4, r0
 8001c20:	0017      	movs	r7, r2
 8001c22:	2601      	movs	r6, #1
 8001c24:	0223      	lsls	r3, r4, #8
 8001c26:	d507      	bpl.n	8001c38 <__aeabi_dsub+0x244>
 8001c28:	2602      	movs	r6, #2
 8001c2a:	e7cf      	b.n	8001bcc <__aeabi_dsub+0x1d8>
 8001c2c:	4664      	mov	r4, ip
 8001c2e:	432c      	orrs	r4, r5
 8001c30:	d100      	bne.n	8001c34 <__aeabi_dsub+0x240>
 8001c32:	e1b3      	b.n	8001f9c <__aeabi_dsub+0x5a8>
 8001c34:	002c      	movs	r4, r5
 8001c36:	4667      	mov	r7, ip
 8001c38:	077b      	lsls	r3, r7, #29
 8001c3a:	d000      	beq.n	8001c3e <__aeabi_dsub+0x24a>
 8001c3c:	e762      	b.n	8001b04 <__aeabi_dsub+0x110>
 8001c3e:	0763      	lsls	r3, r4, #29
 8001c40:	08ff      	lsrs	r7, r7, #3
 8001c42:	431f      	orrs	r7, r3
 8001c44:	2501      	movs	r5, #1
 8001c46:	4643      	mov	r3, r8
 8001c48:	08e4      	lsrs	r4, r4, #3
 8001c4a:	401d      	ands	r5, r3
 8001c4c:	e793      	b.n	8001b76 <__aeabi_dsub+0x182>
 8001c4e:	2d00      	cmp	r5, #0
 8001c50:	d178      	bne.n	8001d44 <__aeabi_dsub+0x350>
 8001c52:	1c75      	adds	r5, r6, #1
 8001c54:	056d      	lsls	r5, r5, #21
 8001c56:	0d6d      	lsrs	r5, r5, #21
 8001c58:	2d01      	cmp	r5, #1
 8001c5a:	dc00      	bgt.n	8001c5e <__aeabi_dsub+0x26a>
 8001c5c:	e0f2      	b.n	8001e44 <__aeabi_dsub+0x450>
 8001c5e:	4650      	mov	r0, sl
 8001c60:	1a80      	subs	r0, r0, r2
 8001c62:	4582      	cmp	sl, r0
 8001c64:	41bf      	sbcs	r7, r7
 8001c66:	1a65      	subs	r5, r4, r1
 8001c68:	427f      	negs	r7, r7
 8001c6a:	1bed      	subs	r5, r5, r7
 8001c6c:	4684      	mov	ip, r0
 8001c6e:	0228      	lsls	r0, r5, #8
 8001c70:	d400      	bmi.n	8001c74 <__aeabi_dsub+0x280>
 8001c72:	e08c      	b.n	8001d8e <__aeabi_dsub+0x39a>
 8001c74:	4650      	mov	r0, sl
 8001c76:	1a17      	subs	r7, r2, r0
 8001c78:	42ba      	cmp	r2, r7
 8001c7a:	4192      	sbcs	r2, r2
 8001c7c:	1b0c      	subs	r4, r1, r4
 8001c7e:	4255      	negs	r5, r2
 8001c80:	1b65      	subs	r5, r4, r5
 8001c82:	4698      	mov	r8, r3
 8001c84:	e714      	b.n	8001ab0 <__aeabi_dsub+0xbc>
 8001c86:	2501      	movs	r5, #1
 8001c88:	4643      	mov	r3, r8
 8001c8a:	2400      	movs	r4, #0
 8001c8c:	401d      	ands	r5, r3
 8001c8e:	2700      	movs	r7, #0
 8001c90:	e755      	b.n	8001b3e <__aeabi_dsub+0x14a>
 8001c92:	4c2a      	ldr	r4, [pc, #168]	; (8001d3c <__aeabi_dsub+0x348>)
 8001c94:	1af6      	subs	r6, r6, r3
 8001c96:	402c      	ands	r4, r5
 8001c98:	e732      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001c9a:	003d      	movs	r5, r7
 8001c9c:	3828      	subs	r0, #40	; 0x28
 8001c9e:	4085      	lsls	r5, r0
 8001ca0:	2700      	movs	r7, #0
 8001ca2:	e717      	b.n	8001ad4 <__aeabi_dsub+0xe0>
 8001ca4:	0038      	movs	r0, r7
 8001ca6:	f000 fa69 	bl	800217c <__clzsi2>
 8001caa:	3020      	adds	r0, #32
 8001cac:	e706      	b.n	8001abc <__aeabi_dsub+0xc8>
 8001cae:	430a      	orrs	r2, r1
 8001cb0:	0017      	movs	r7, r2
 8001cb2:	2100      	movs	r1, #0
 8001cb4:	1e7a      	subs	r2, r7, #1
 8001cb6:	4197      	sbcs	r7, r2
 8001cb8:	e6ee      	b.n	8001a98 <__aeabi_dsub+0xa4>
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d000      	beq.n	8001cc0 <__aeabi_dsub+0x2cc>
 8001cbe:	e0e5      	b.n	8001e8c <__aeabi_dsub+0x498>
 8001cc0:	1c73      	adds	r3, r6, #1
 8001cc2:	469c      	mov	ip, r3
 8001cc4:	055b      	lsls	r3, r3, #21
 8001cc6:	0d5b      	lsrs	r3, r3, #21
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	dc00      	bgt.n	8001cce <__aeabi_dsub+0x2da>
 8001ccc:	e09f      	b.n	8001e0e <__aeabi_dsub+0x41a>
 8001cce:	4b1a      	ldr	r3, [pc, #104]	; (8001d38 <__aeabi_dsub+0x344>)
 8001cd0:	459c      	cmp	ip, r3
 8001cd2:	d100      	bne.n	8001cd6 <__aeabi_dsub+0x2e2>
 8001cd4:	e0c5      	b.n	8001e62 <__aeabi_dsub+0x46e>
 8001cd6:	4452      	add	r2, sl
 8001cd8:	4552      	cmp	r2, sl
 8001cda:	4180      	sbcs	r0, r0
 8001cdc:	1864      	adds	r4, r4, r1
 8001cde:	4240      	negs	r0, r0
 8001ce0:	1824      	adds	r4, r4, r0
 8001ce2:	07e7      	lsls	r7, r4, #31
 8001ce4:	0852      	lsrs	r2, r2, #1
 8001ce6:	4317      	orrs	r7, r2
 8001ce8:	0864      	lsrs	r4, r4, #1
 8001cea:	4666      	mov	r6, ip
 8001cec:	e708      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001cee:	4812      	ldr	r0, [pc, #72]	; (8001d38 <__aeabi_dsub+0x344>)
 8001cf0:	4285      	cmp	r5, r0
 8001cf2:	d100      	bne.n	8001cf6 <__aeabi_dsub+0x302>
 8001cf4:	e085      	b.n	8001e02 <__aeabi_dsub+0x40e>
 8001cf6:	001d      	movs	r5, r3
 8001cf8:	e6bc      	b.n	8001a74 <__aeabi_dsub+0x80>
 8001cfa:	0029      	movs	r1, r5
 8001cfc:	3e1f      	subs	r6, #31
 8001cfe:	40f1      	lsrs	r1, r6
 8001d00:	2b20      	cmp	r3, #32
 8001d02:	d100      	bne.n	8001d06 <__aeabi_dsub+0x312>
 8001d04:	e07f      	b.n	8001e06 <__aeabi_dsub+0x412>
 8001d06:	2240      	movs	r2, #64	; 0x40
 8001d08:	1ad3      	subs	r3, r2, r3
 8001d0a:	409d      	lsls	r5, r3
 8001d0c:	432f      	orrs	r7, r5
 8001d0e:	1e7d      	subs	r5, r7, #1
 8001d10:	41af      	sbcs	r7, r5
 8001d12:	2400      	movs	r4, #0
 8001d14:	430f      	orrs	r7, r1
 8001d16:	2600      	movs	r6, #0
 8001d18:	e78e      	b.n	8001c38 <__aeabi_dsub+0x244>
 8001d1a:	002b      	movs	r3, r5
 8001d1c:	000f      	movs	r7, r1
 8001d1e:	3b20      	subs	r3, #32
 8001d20:	40df      	lsrs	r7, r3
 8001d22:	2d20      	cmp	r5, #32
 8001d24:	d071      	beq.n	8001e0a <__aeabi_dsub+0x416>
 8001d26:	2340      	movs	r3, #64	; 0x40
 8001d28:	1b5d      	subs	r5, r3, r5
 8001d2a:	40a9      	lsls	r1, r5
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	1e51      	subs	r1, r2, #1
 8001d30:	418a      	sbcs	r2, r1
 8001d32:	2100      	movs	r1, #0
 8001d34:	4317      	orrs	r7, r2
 8001d36:	e6af      	b.n	8001a98 <__aeabi_dsub+0xa4>
 8001d38:	000007ff 	.word	0x000007ff
 8001d3c:	ff7fffff 	.word	0xff7fffff
 8001d40:	800fffff 	.word	0x800fffff
 8001d44:	2e00      	cmp	r6, #0
 8001d46:	d03e      	beq.n	8001dc6 <__aeabi_dsub+0x3d2>
 8001d48:	4eb3      	ldr	r6, [pc, #716]	; (8002018 <__aeabi_dsub+0x624>)
 8001d4a:	45b4      	cmp	ip, r6
 8001d4c:	d045      	beq.n	8001dda <__aeabi_dsub+0x3e6>
 8001d4e:	2680      	movs	r6, #128	; 0x80
 8001d50:	0436      	lsls	r6, r6, #16
 8001d52:	426d      	negs	r5, r5
 8001d54:	4334      	orrs	r4, r6
 8001d56:	2d38      	cmp	r5, #56	; 0x38
 8001d58:	dd00      	ble.n	8001d5c <__aeabi_dsub+0x368>
 8001d5a:	e0a8      	b.n	8001eae <__aeabi_dsub+0x4ba>
 8001d5c:	2d1f      	cmp	r5, #31
 8001d5e:	dd00      	ble.n	8001d62 <__aeabi_dsub+0x36e>
 8001d60:	e11f      	b.n	8001fa2 <__aeabi_dsub+0x5ae>
 8001d62:	2620      	movs	r6, #32
 8001d64:	0027      	movs	r7, r4
 8001d66:	4650      	mov	r0, sl
 8001d68:	1b76      	subs	r6, r6, r5
 8001d6a:	40b7      	lsls	r7, r6
 8001d6c:	40e8      	lsrs	r0, r5
 8001d6e:	4307      	orrs	r7, r0
 8001d70:	4650      	mov	r0, sl
 8001d72:	40b0      	lsls	r0, r6
 8001d74:	1e46      	subs	r6, r0, #1
 8001d76:	41b0      	sbcs	r0, r6
 8001d78:	40ec      	lsrs	r4, r5
 8001d7a:	4338      	orrs	r0, r7
 8001d7c:	1a17      	subs	r7, r2, r0
 8001d7e:	42ba      	cmp	r2, r7
 8001d80:	4192      	sbcs	r2, r2
 8001d82:	1b0c      	subs	r4, r1, r4
 8001d84:	4252      	negs	r2, r2
 8001d86:	1aa4      	subs	r4, r4, r2
 8001d88:	4666      	mov	r6, ip
 8001d8a:	4698      	mov	r8, r3
 8001d8c:	e68b      	b.n	8001aa6 <__aeabi_dsub+0xb2>
 8001d8e:	4664      	mov	r4, ip
 8001d90:	4667      	mov	r7, ip
 8001d92:	432c      	orrs	r4, r5
 8001d94:	d000      	beq.n	8001d98 <__aeabi_dsub+0x3a4>
 8001d96:	e68b      	b.n	8001ab0 <__aeabi_dsub+0xbc>
 8001d98:	2500      	movs	r5, #0
 8001d9a:	2600      	movs	r6, #0
 8001d9c:	2700      	movs	r7, #0
 8001d9e:	e6ea      	b.n	8001b76 <__aeabi_dsub+0x182>
 8001da0:	001e      	movs	r6, r3
 8001da2:	e6ad      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001da4:	2b1f      	cmp	r3, #31
 8001da6:	dc60      	bgt.n	8001e6a <__aeabi_dsub+0x476>
 8001da8:	2720      	movs	r7, #32
 8001daa:	1af8      	subs	r0, r7, r3
 8001dac:	000f      	movs	r7, r1
 8001dae:	4684      	mov	ip, r0
 8001db0:	4087      	lsls	r7, r0
 8001db2:	0010      	movs	r0, r2
 8001db4:	40d8      	lsrs	r0, r3
 8001db6:	4307      	orrs	r7, r0
 8001db8:	4660      	mov	r0, ip
 8001dba:	4082      	lsls	r2, r0
 8001dbc:	1e50      	subs	r0, r2, #1
 8001dbe:	4182      	sbcs	r2, r0
 8001dc0:	40d9      	lsrs	r1, r3
 8001dc2:	4317      	orrs	r7, r2
 8001dc4:	e6f5      	b.n	8001bb2 <__aeabi_dsub+0x1be>
 8001dc6:	0026      	movs	r6, r4
 8001dc8:	4650      	mov	r0, sl
 8001dca:	4306      	orrs	r6, r0
 8001dcc:	d005      	beq.n	8001dda <__aeabi_dsub+0x3e6>
 8001dce:	43ed      	mvns	r5, r5
 8001dd0:	2d00      	cmp	r5, #0
 8001dd2:	d0d3      	beq.n	8001d7c <__aeabi_dsub+0x388>
 8001dd4:	4e90      	ldr	r6, [pc, #576]	; (8002018 <__aeabi_dsub+0x624>)
 8001dd6:	45b4      	cmp	ip, r6
 8001dd8:	d1bd      	bne.n	8001d56 <__aeabi_dsub+0x362>
 8001dda:	000c      	movs	r4, r1
 8001ddc:	0017      	movs	r7, r2
 8001dde:	4666      	mov	r6, ip
 8001de0:	4698      	mov	r8, r3
 8001de2:	e68d      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001de4:	488c      	ldr	r0, [pc, #560]	; (8002018 <__aeabi_dsub+0x624>)
 8001de6:	4283      	cmp	r3, r0
 8001de8:	d00b      	beq.n	8001e02 <__aeabi_dsub+0x40e>
 8001dea:	4663      	mov	r3, ip
 8001dec:	e6d9      	b.n	8001ba2 <__aeabi_dsub+0x1ae>
 8001dee:	2d00      	cmp	r5, #0
 8001df0:	d000      	beq.n	8001df4 <__aeabi_dsub+0x400>
 8001df2:	e096      	b.n	8001f22 <__aeabi_dsub+0x52e>
 8001df4:	0008      	movs	r0, r1
 8001df6:	4310      	orrs	r0, r2
 8001df8:	d100      	bne.n	8001dfc <__aeabi_dsub+0x408>
 8001dfa:	e0e2      	b.n	8001fc2 <__aeabi_dsub+0x5ce>
 8001dfc:	000c      	movs	r4, r1
 8001dfe:	0017      	movs	r7, r2
 8001e00:	4698      	mov	r8, r3
 8001e02:	4e85      	ldr	r6, [pc, #532]	; (8002018 <__aeabi_dsub+0x624>)
 8001e04:	e67c      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001e06:	2500      	movs	r5, #0
 8001e08:	e780      	b.n	8001d0c <__aeabi_dsub+0x318>
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	e78e      	b.n	8001d2c <__aeabi_dsub+0x338>
 8001e0e:	0023      	movs	r3, r4
 8001e10:	4650      	mov	r0, sl
 8001e12:	4303      	orrs	r3, r0
 8001e14:	2e00      	cmp	r6, #0
 8001e16:	d000      	beq.n	8001e1a <__aeabi_dsub+0x426>
 8001e18:	e0a8      	b.n	8001f6c <__aeabi_dsub+0x578>
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d100      	bne.n	8001e20 <__aeabi_dsub+0x42c>
 8001e1e:	e0de      	b.n	8001fde <__aeabi_dsub+0x5ea>
 8001e20:	000b      	movs	r3, r1
 8001e22:	4313      	orrs	r3, r2
 8001e24:	d100      	bne.n	8001e28 <__aeabi_dsub+0x434>
 8001e26:	e66b      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001e28:	4452      	add	r2, sl
 8001e2a:	4552      	cmp	r2, sl
 8001e2c:	4180      	sbcs	r0, r0
 8001e2e:	1864      	adds	r4, r4, r1
 8001e30:	4240      	negs	r0, r0
 8001e32:	1824      	adds	r4, r4, r0
 8001e34:	0017      	movs	r7, r2
 8001e36:	0223      	lsls	r3, r4, #8
 8001e38:	d400      	bmi.n	8001e3c <__aeabi_dsub+0x448>
 8001e3a:	e6fd      	b.n	8001c38 <__aeabi_dsub+0x244>
 8001e3c:	4b77      	ldr	r3, [pc, #476]	; (800201c <__aeabi_dsub+0x628>)
 8001e3e:	4666      	mov	r6, ip
 8001e40:	401c      	ands	r4, r3
 8001e42:	e65d      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001e44:	0025      	movs	r5, r4
 8001e46:	4650      	mov	r0, sl
 8001e48:	4305      	orrs	r5, r0
 8001e4a:	2e00      	cmp	r6, #0
 8001e4c:	d1cf      	bne.n	8001dee <__aeabi_dsub+0x3fa>
 8001e4e:	2d00      	cmp	r5, #0
 8001e50:	d14f      	bne.n	8001ef2 <__aeabi_dsub+0x4fe>
 8001e52:	000c      	movs	r4, r1
 8001e54:	4314      	orrs	r4, r2
 8001e56:	d100      	bne.n	8001e5a <__aeabi_dsub+0x466>
 8001e58:	e0a0      	b.n	8001f9c <__aeabi_dsub+0x5a8>
 8001e5a:	000c      	movs	r4, r1
 8001e5c:	0017      	movs	r7, r2
 8001e5e:	4698      	mov	r8, r3
 8001e60:	e64e      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001e62:	4666      	mov	r6, ip
 8001e64:	2400      	movs	r4, #0
 8001e66:	2700      	movs	r7, #0
 8001e68:	e685      	b.n	8001b76 <__aeabi_dsub+0x182>
 8001e6a:	001f      	movs	r7, r3
 8001e6c:	0008      	movs	r0, r1
 8001e6e:	3f20      	subs	r7, #32
 8001e70:	40f8      	lsrs	r0, r7
 8001e72:	0007      	movs	r7, r0
 8001e74:	2b20      	cmp	r3, #32
 8001e76:	d100      	bne.n	8001e7a <__aeabi_dsub+0x486>
 8001e78:	e08e      	b.n	8001f98 <__aeabi_dsub+0x5a4>
 8001e7a:	2040      	movs	r0, #64	; 0x40
 8001e7c:	1ac3      	subs	r3, r0, r3
 8001e7e:	4099      	lsls	r1, r3
 8001e80:	430a      	orrs	r2, r1
 8001e82:	1e51      	subs	r1, r2, #1
 8001e84:	418a      	sbcs	r2, r1
 8001e86:	2100      	movs	r1, #0
 8001e88:	4317      	orrs	r7, r2
 8001e8a:	e692      	b.n	8001bb2 <__aeabi_dsub+0x1be>
 8001e8c:	2e00      	cmp	r6, #0
 8001e8e:	d114      	bne.n	8001eba <__aeabi_dsub+0x4c6>
 8001e90:	0026      	movs	r6, r4
 8001e92:	4650      	mov	r0, sl
 8001e94:	4306      	orrs	r6, r0
 8001e96:	d062      	beq.n	8001f5e <__aeabi_dsub+0x56a>
 8001e98:	43db      	mvns	r3, r3
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d15c      	bne.n	8001f58 <__aeabi_dsub+0x564>
 8001e9e:	1887      	adds	r7, r0, r2
 8001ea0:	4297      	cmp	r7, r2
 8001ea2:	4192      	sbcs	r2, r2
 8001ea4:	1864      	adds	r4, r4, r1
 8001ea6:	4252      	negs	r2, r2
 8001ea8:	18a4      	adds	r4, r4, r2
 8001eaa:	4666      	mov	r6, ip
 8001eac:	e687      	b.n	8001bbe <__aeabi_dsub+0x1ca>
 8001eae:	4650      	mov	r0, sl
 8001eb0:	4320      	orrs	r0, r4
 8001eb2:	1e44      	subs	r4, r0, #1
 8001eb4:	41a0      	sbcs	r0, r4
 8001eb6:	2400      	movs	r4, #0
 8001eb8:	e760      	b.n	8001d7c <__aeabi_dsub+0x388>
 8001eba:	4e57      	ldr	r6, [pc, #348]	; (8002018 <__aeabi_dsub+0x624>)
 8001ebc:	45b4      	cmp	ip, r6
 8001ebe:	d04e      	beq.n	8001f5e <__aeabi_dsub+0x56a>
 8001ec0:	2680      	movs	r6, #128	; 0x80
 8001ec2:	0436      	lsls	r6, r6, #16
 8001ec4:	425b      	negs	r3, r3
 8001ec6:	4334      	orrs	r4, r6
 8001ec8:	2b38      	cmp	r3, #56	; 0x38
 8001eca:	dd00      	ble.n	8001ece <__aeabi_dsub+0x4da>
 8001ecc:	e07f      	b.n	8001fce <__aeabi_dsub+0x5da>
 8001ece:	2b1f      	cmp	r3, #31
 8001ed0:	dd00      	ble.n	8001ed4 <__aeabi_dsub+0x4e0>
 8001ed2:	e08b      	b.n	8001fec <__aeabi_dsub+0x5f8>
 8001ed4:	2620      	movs	r6, #32
 8001ed6:	0027      	movs	r7, r4
 8001ed8:	4650      	mov	r0, sl
 8001eda:	1af6      	subs	r6, r6, r3
 8001edc:	40b7      	lsls	r7, r6
 8001ede:	40d8      	lsrs	r0, r3
 8001ee0:	4307      	orrs	r7, r0
 8001ee2:	4650      	mov	r0, sl
 8001ee4:	40b0      	lsls	r0, r6
 8001ee6:	1e46      	subs	r6, r0, #1
 8001ee8:	41b0      	sbcs	r0, r6
 8001eea:	4307      	orrs	r7, r0
 8001eec:	40dc      	lsrs	r4, r3
 8001eee:	18bf      	adds	r7, r7, r2
 8001ef0:	e7d6      	b.n	8001ea0 <__aeabi_dsub+0x4ac>
 8001ef2:	000d      	movs	r5, r1
 8001ef4:	4315      	orrs	r5, r2
 8001ef6:	d100      	bne.n	8001efa <__aeabi_dsub+0x506>
 8001ef8:	e602      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001efa:	4650      	mov	r0, sl
 8001efc:	1a80      	subs	r0, r0, r2
 8001efe:	4582      	cmp	sl, r0
 8001f00:	41bf      	sbcs	r7, r7
 8001f02:	1a65      	subs	r5, r4, r1
 8001f04:	427f      	negs	r7, r7
 8001f06:	1bed      	subs	r5, r5, r7
 8001f08:	4684      	mov	ip, r0
 8001f0a:	0228      	lsls	r0, r5, #8
 8001f0c:	d400      	bmi.n	8001f10 <__aeabi_dsub+0x51c>
 8001f0e:	e68d      	b.n	8001c2c <__aeabi_dsub+0x238>
 8001f10:	4650      	mov	r0, sl
 8001f12:	1a17      	subs	r7, r2, r0
 8001f14:	42ba      	cmp	r2, r7
 8001f16:	4192      	sbcs	r2, r2
 8001f18:	1b0c      	subs	r4, r1, r4
 8001f1a:	4252      	negs	r2, r2
 8001f1c:	1aa4      	subs	r4, r4, r2
 8001f1e:	4698      	mov	r8, r3
 8001f20:	e5ee      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001f22:	000d      	movs	r5, r1
 8001f24:	4315      	orrs	r5, r2
 8001f26:	d100      	bne.n	8001f2a <__aeabi_dsub+0x536>
 8001f28:	e76b      	b.n	8001e02 <__aeabi_dsub+0x40e>
 8001f2a:	4650      	mov	r0, sl
 8001f2c:	0767      	lsls	r7, r4, #29
 8001f2e:	08c0      	lsrs	r0, r0, #3
 8001f30:	4307      	orrs	r7, r0
 8001f32:	2080      	movs	r0, #128	; 0x80
 8001f34:	08e4      	lsrs	r4, r4, #3
 8001f36:	0300      	lsls	r0, r0, #12
 8001f38:	4204      	tst	r4, r0
 8001f3a:	d007      	beq.n	8001f4c <__aeabi_dsub+0x558>
 8001f3c:	08cd      	lsrs	r5, r1, #3
 8001f3e:	4205      	tst	r5, r0
 8001f40:	d104      	bne.n	8001f4c <__aeabi_dsub+0x558>
 8001f42:	002c      	movs	r4, r5
 8001f44:	4698      	mov	r8, r3
 8001f46:	08d7      	lsrs	r7, r2, #3
 8001f48:	0749      	lsls	r1, r1, #29
 8001f4a:	430f      	orrs	r7, r1
 8001f4c:	0f7b      	lsrs	r3, r7, #29
 8001f4e:	00e4      	lsls	r4, r4, #3
 8001f50:	431c      	orrs	r4, r3
 8001f52:	00ff      	lsls	r7, r7, #3
 8001f54:	4e30      	ldr	r6, [pc, #192]	; (8002018 <__aeabi_dsub+0x624>)
 8001f56:	e5d3      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001f58:	4e2f      	ldr	r6, [pc, #188]	; (8002018 <__aeabi_dsub+0x624>)
 8001f5a:	45b4      	cmp	ip, r6
 8001f5c:	d1b4      	bne.n	8001ec8 <__aeabi_dsub+0x4d4>
 8001f5e:	000c      	movs	r4, r1
 8001f60:	0017      	movs	r7, r2
 8001f62:	4666      	mov	r6, ip
 8001f64:	e5cc      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001f66:	2700      	movs	r7, #0
 8001f68:	2400      	movs	r4, #0
 8001f6a:	e5e8      	b.n	8001b3e <__aeabi_dsub+0x14a>
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d039      	beq.n	8001fe4 <__aeabi_dsub+0x5f0>
 8001f70:	000b      	movs	r3, r1
 8001f72:	4313      	orrs	r3, r2
 8001f74:	d100      	bne.n	8001f78 <__aeabi_dsub+0x584>
 8001f76:	e744      	b.n	8001e02 <__aeabi_dsub+0x40e>
 8001f78:	08c0      	lsrs	r0, r0, #3
 8001f7a:	0767      	lsls	r7, r4, #29
 8001f7c:	4307      	orrs	r7, r0
 8001f7e:	2080      	movs	r0, #128	; 0x80
 8001f80:	08e4      	lsrs	r4, r4, #3
 8001f82:	0300      	lsls	r0, r0, #12
 8001f84:	4204      	tst	r4, r0
 8001f86:	d0e1      	beq.n	8001f4c <__aeabi_dsub+0x558>
 8001f88:	08cb      	lsrs	r3, r1, #3
 8001f8a:	4203      	tst	r3, r0
 8001f8c:	d1de      	bne.n	8001f4c <__aeabi_dsub+0x558>
 8001f8e:	08d7      	lsrs	r7, r2, #3
 8001f90:	0749      	lsls	r1, r1, #29
 8001f92:	430f      	orrs	r7, r1
 8001f94:	001c      	movs	r4, r3
 8001f96:	e7d9      	b.n	8001f4c <__aeabi_dsub+0x558>
 8001f98:	2100      	movs	r1, #0
 8001f9a:	e771      	b.n	8001e80 <__aeabi_dsub+0x48c>
 8001f9c:	2500      	movs	r5, #0
 8001f9e:	2700      	movs	r7, #0
 8001fa0:	e5e9      	b.n	8001b76 <__aeabi_dsub+0x182>
 8001fa2:	002e      	movs	r6, r5
 8001fa4:	0027      	movs	r7, r4
 8001fa6:	3e20      	subs	r6, #32
 8001fa8:	40f7      	lsrs	r7, r6
 8001faa:	2d20      	cmp	r5, #32
 8001fac:	d02f      	beq.n	800200e <__aeabi_dsub+0x61a>
 8001fae:	2640      	movs	r6, #64	; 0x40
 8001fb0:	1b75      	subs	r5, r6, r5
 8001fb2:	40ac      	lsls	r4, r5
 8001fb4:	4650      	mov	r0, sl
 8001fb6:	4320      	orrs	r0, r4
 8001fb8:	1e44      	subs	r4, r0, #1
 8001fba:	41a0      	sbcs	r0, r4
 8001fbc:	2400      	movs	r4, #0
 8001fbe:	4338      	orrs	r0, r7
 8001fc0:	e6dc      	b.n	8001d7c <__aeabi_dsub+0x388>
 8001fc2:	2480      	movs	r4, #128	; 0x80
 8001fc4:	2500      	movs	r5, #0
 8001fc6:	0324      	lsls	r4, r4, #12
 8001fc8:	4e13      	ldr	r6, [pc, #76]	; (8002018 <__aeabi_dsub+0x624>)
 8001fca:	2700      	movs	r7, #0
 8001fcc:	e5d3      	b.n	8001b76 <__aeabi_dsub+0x182>
 8001fce:	4650      	mov	r0, sl
 8001fd0:	4320      	orrs	r0, r4
 8001fd2:	0007      	movs	r7, r0
 8001fd4:	1e78      	subs	r0, r7, #1
 8001fd6:	4187      	sbcs	r7, r0
 8001fd8:	2400      	movs	r4, #0
 8001fda:	18bf      	adds	r7, r7, r2
 8001fdc:	e760      	b.n	8001ea0 <__aeabi_dsub+0x4ac>
 8001fde:	000c      	movs	r4, r1
 8001fe0:	0017      	movs	r7, r2
 8001fe2:	e58d      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001fe4:	000c      	movs	r4, r1
 8001fe6:	0017      	movs	r7, r2
 8001fe8:	4e0b      	ldr	r6, [pc, #44]	; (8002018 <__aeabi_dsub+0x624>)
 8001fea:	e589      	b.n	8001b00 <__aeabi_dsub+0x10c>
 8001fec:	001e      	movs	r6, r3
 8001fee:	0027      	movs	r7, r4
 8001ff0:	3e20      	subs	r6, #32
 8001ff2:	40f7      	lsrs	r7, r6
 8001ff4:	2b20      	cmp	r3, #32
 8001ff6:	d00c      	beq.n	8002012 <__aeabi_dsub+0x61e>
 8001ff8:	2640      	movs	r6, #64	; 0x40
 8001ffa:	1af3      	subs	r3, r6, r3
 8001ffc:	409c      	lsls	r4, r3
 8001ffe:	4650      	mov	r0, sl
 8002000:	4320      	orrs	r0, r4
 8002002:	1e44      	subs	r4, r0, #1
 8002004:	41a0      	sbcs	r0, r4
 8002006:	4307      	orrs	r7, r0
 8002008:	2400      	movs	r4, #0
 800200a:	18bf      	adds	r7, r7, r2
 800200c:	e748      	b.n	8001ea0 <__aeabi_dsub+0x4ac>
 800200e:	2400      	movs	r4, #0
 8002010:	e7d0      	b.n	8001fb4 <__aeabi_dsub+0x5c0>
 8002012:	2400      	movs	r4, #0
 8002014:	e7f3      	b.n	8001ffe <__aeabi_dsub+0x60a>
 8002016:	46c0      	nop			; (mov r8, r8)
 8002018:	000007ff 	.word	0x000007ff
 800201c:	ff7fffff 	.word	0xff7fffff

08002020 <__aeabi_d2iz>:
 8002020:	b530      	push	{r4, r5, lr}
 8002022:	4d13      	ldr	r5, [pc, #76]	; (8002070 <__aeabi_d2iz+0x50>)
 8002024:	030a      	lsls	r2, r1, #12
 8002026:	004b      	lsls	r3, r1, #1
 8002028:	0b12      	lsrs	r2, r2, #12
 800202a:	0d5b      	lsrs	r3, r3, #21
 800202c:	0fc9      	lsrs	r1, r1, #31
 800202e:	2400      	movs	r4, #0
 8002030:	42ab      	cmp	r3, r5
 8002032:	dd10      	ble.n	8002056 <__aeabi_d2iz+0x36>
 8002034:	4c0f      	ldr	r4, [pc, #60]	; (8002074 <__aeabi_d2iz+0x54>)
 8002036:	42a3      	cmp	r3, r4
 8002038:	dc0f      	bgt.n	800205a <__aeabi_d2iz+0x3a>
 800203a:	2480      	movs	r4, #128	; 0x80
 800203c:	4d0e      	ldr	r5, [pc, #56]	; (8002078 <__aeabi_d2iz+0x58>)
 800203e:	0364      	lsls	r4, r4, #13
 8002040:	4322      	orrs	r2, r4
 8002042:	1aed      	subs	r5, r5, r3
 8002044:	2d1f      	cmp	r5, #31
 8002046:	dd0b      	ble.n	8002060 <__aeabi_d2iz+0x40>
 8002048:	480c      	ldr	r0, [pc, #48]	; (800207c <__aeabi_d2iz+0x5c>)
 800204a:	1ac3      	subs	r3, r0, r3
 800204c:	40da      	lsrs	r2, r3
 800204e:	4254      	negs	r4, r2
 8002050:	2900      	cmp	r1, #0
 8002052:	d100      	bne.n	8002056 <__aeabi_d2iz+0x36>
 8002054:	0014      	movs	r4, r2
 8002056:	0020      	movs	r0, r4
 8002058:	bd30      	pop	{r4, r5, pc}
 800205a:	4b09      	ldr	r3, [pc, #36]	; (8002080 <__aeabi_d2iz+0x60>)
 800205c:	18cc      	adds	r4, r1, r3
 800205e:	e7fa      	b.n	8002056 <__aeabi_d2iz+0x36>
 8002060:	4c08      	ldr	r4, [pc, #32]	; (8002084 <__aeabi_d2iz+0x64>)
 8002062:	40e8      	lsrs	r0, r5
 8002064:	46a4      	mov	ip, r4
 8002066:	4463      	add	r3, ip
 8002068:	409a      	lsls	r2, r3
 800206a:	4302      	orrs	r2, r0
 800206c:	e7ef      	b.n	800204e <__aeabi_d2iz+0x2e>
 800206e:	46c0      	nop			; (mov r8, r8)
 8002070:	000003fe 	.word	0x000003fe
 8002074:	0000041d 	.word	0x0000041d
 8002078:	00000433 	.word	0x00000433
 800207c:	00000413 	.word	0x00000413
 8002080:	7fffffff 	.word	0x7fffffff
 8002084:	fffffbed 	.word	0xfffffbed

08002088 <__aeabi_i2d>:
 8002088:	b570      	push	{r4, r5, r6, lr}
 800208a:	2800      	cmp	r0, #0
 800208c:	d030      	beq.n	80020f0 <__aeabi_i2d+0x68>
 800208e:	17c3      	asrs	r3, r0, #31
 8002090:	18c4      	adds	r4, r0, r3
 8002092:	405c      	eors	r4, r3
 8002094:	0fc5      	lsrs	r5, r0, #31
 8002096:	0020      	movs	r0, r4
 8002098:	f000 f870 	bl	800217c <__clzsi2>
 800209c:	4b17      	ldr	r3, [pc, #92]	; (80020fc <__aeabi_i2d+0x74>)
 800209e:	4a18      	ldr	r2, [pc, #96]	; (8002100 <__aeabi_i2d+0x78>)
 80020a0:	1a1b      	subs	r3, r3, r0
 80020a2:	1ad2      	subs	r2, r2, r3
 80020a4:	2a1f      	cmp	r2, #31
 80020a6:	dd18      	ble.n	80020da <__aeabi_i2d+0x52>
 80020a8:	4a16      	ldr	r2, [pc, #88]	; (8002104 <__aeabi_i2d+0x7c>)
 80020aa:	1ad2      	subs	r2, r2, r3
 80020ac:	4094      	lsls	r4, r2
 80020ae:	2200      	movs	r2, #0
 80020b0:	0324      	lsls	r4, r4, #12
 80020b2:	055b      	lsls	r3, r3, #21
 80020b4:	0b24      	lsrs	r4, r4, #12
 80020b6:	0d5b      	lsrs	r3, r3, #21
 80020b8:	2100      	movs	r1, #0
 80020ba:	0010      	movs	r0, r2
 80020bc:	0324      	lsls	r4, r4, #12
 80020be:	0d0a      	lsrs	r2, r1, #20
 80020c0:	0b24      	lsrs	r4, r4, #12
 80020c2:	0512      	lsls	r2, r2, #20
 80020c4:	4322      	orrs	r2, r4
 80020c6:	4c10      	ldr	r4, [pc, #64]	; (8002108 <__aeabi_i2d+0x80>)
 80020c8:	051b      	lsls	r3, r3, #20
 80020ca:	4022      	ands	r2, r4
 80020cc:	4313      	orrs	r3, r2
 80020ce:	005b      	lsls	r3, r3, #1
 80020d0:	07ed      	lsls	r5, r5, #31
 80020d2:	085b      	lsrs	r3, r3, #1
 80020d4:	432b      	orrs	r3, r5
 80020d6:	0019      	movs	r1, r3
 80020d8:	bd70      	pop	{r4, r5, r6, pc}
 80020da:	0021      	movs	r1, r4
 80020dc:	4091      	lsls	r1, r2
 80020de:	000a      	movs	r2, r1
 80020e0:	210b      	movs	r1, #11
 80020e2:	1a08      	subs	r0, r1, r0
 80020e4:	40c4      	lsrs	r4, r0
 80020e6:	055b      	lsls	r3, r3, #21
 80020e8:	0324      	lsls	r4, r4, #12
 80020ea:	0b24      	lsrs	r4, r4, #12
 80020ec:	0d5b      	lsrs	r3, r3, #21
 80020ee:	e7e3      	b.n	80020b8 <__aeabi_i2d+0x30>
 80020f0:	2500      	movs	r5, #0
 80020f2:	2300      	movs	r3, #0
 80020f4:	2400      	movs	r4, #0
 80020f6:	2200      	movs	r2, #0
 80020f8:	e7de      	b.n	80020b8 <__aeabi_i2d+0x30>
 80020fa:	46c0      	nop			; (mov r8, r8)
 80020fc:	0000041e 	.word	0x0000041e
 8002100:	00000433 	.word	0x00000433
 8002104:	00000413 	.word	0x00000413
 8002108:	800fffff 	.word	0x800fffff

0800210c <__aeabi_ui2d>:
 800210c:	b510      	push	{r4, lr}
 800210e:	1e04      	subs	r4, r0, #0
 8002110:	d028      	beq.n	8002164 <__aeabi_ui2d+0x58>
 8002112:	f000 f833 	bl	800217c <__clzsi2>
 8002116:	4b15      	ldr	r3, [pc, #84]	; (800216c <__aeabi_ui2d+0x60>)
 8002118:	4a15      	ldr	r2, [pc, #84]	; (8002170 <__aeabi_ui2d+0x64>)
 800211a:	1a1b      	subs	r3, r3, r0
 800211c:	1ad2      	subs	r2, r2, r3
 800211e:	2a1f      	cmp	r2, #31
 8002120:	dd15      	ble.n	800214e <__aeabi_ui2d+0x42>
 8002122:	4a14      	ldr	r2, [pc, #80]	; (8002174 <__aeabi_ui2d+0x68>)
 8002124:	1ad2      	subs	r2, r2, r3
 8002126:	4094      	lsls	r4, r2
 8002128:	2200      	movs	r2, #0
 800212a:	0324      	lsls	r4, r4, #12
 800212c:	055b      	lsls	r3, r3, #21
 800212e:	0b24      	lsrs	r4, r4, #12
 8002130:	0d5b      	lsrs	r3, r3, #21
 8002132:	2100      	movs	r1, #0
 8002134:	0010      	movs	r0, r2
 8002136:	0324      	lsls	r4, r4, #12
 8002138:	0d0a      	lsrs	r2, r1, #20
 800213a:	0b24      	lsrs	r4, r4, #12
 800213c:	0512      	lsls	r2, r2, #20
 800213e:	4322      	orrs	r2, r4
 8002140:	4c0d      	ldr	r4, [pc, #52]	; (8002178 <__aeabi_ui2d+0x6c>)
 8002142:	051b      	lsls	r3, r3, #20
 8002144:	4022      	ands	r2, r4
 8002146:	4313      	orrs	r3, r2
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	0859      	lsrs	r1, r3, #1
 800214c:	bd10      	pop	{r4, pc}
 800214e:	0021      	movs	r1, r4
 8002150:	4091      	lsls	r1, r2
 8002152:	000a      	movs	r2, r1
 8002154:	210b      	movs	r1, #11
 8002156:	1a08      	subs	r0, r1, r0
 8002158:	40c4      	lsrs	r4, r0
 800215a:	055b      	lsls	r3, r3, #21
 800215c:	0324      	lsls	r4, r4, #12
 800215e:	0b24      	lsrs	r4, r4, #12
 8002160:	0d5b      	lsrs	r3, r3, #21
 8002162:	e7e6      	b.n	8002132 <__aeabi_ui2d+0x26>
 8002164:	2300      	movs	r3, #0
 8002166:	2400      	movs	r4, #0
 8002168:	2200      	movs	r2, #0
 800216a:	e7e2      	b.n	8002132 <__aeabi_ui2d+0x26>
 800216c:	0000041e 	.word	0x0000041e
 8002170:	00000433 	.word	0x00000433
 8002174:	00000413 	.word	0x00000413
 8002178:	800fffff 	.word	0x800fffff

0800217c <__clzsi2>:
 800217c:	211c      	movs	r1, #28
 800217e:	2301      	movs	r3, #1
 8002180:	041b      	lsls	r3, r3, #16
 8002182:	4298      	cmp	r0, r3
 8002184:	d301      	bcc.n	800218a <__clzsi2+0xe>
 8002186:	0c00      	lsrs	r0, r0, #16
 8002188:	3910      	subs	r1, #16
 800218a:	0a1b      	lsrs	r3, r3, #8
 800218c:	4298      	cmp	r0, r3
 800218e:	d301      	bcc.n	8002194 <__clzsi2+0x18>
 8002190:	0a00      	lsrs	r0, r0, #8
 8002192:	3908      	subs	r1, #8
 8002194:	091b      	lsrs	r3, r3, #4
 8002196:	4298      	cmp	r0, r3
 8002198:	d301      	bcc.n	800219e <__clzsi2+0x22>
 800219a:	0900      	lsrs	r0, r0, #4
 800219c:	3904      	subs	r1, #4
 800219e:	a202      	add	r2, pc, #8	; (adr r2, 80021a8 <__clzsi2+0x2c>)
 80021a0:	5c10      	ldrb	r0, [r2, r0]
 80021a2:	1840      	adds	r0, r0, r1
 80021a4:	4770      	bx	lr
 80021a6:	46c0      	nop			; (mov r8, r8)
 80021a8:	02020304 	.word	0x02020304
 80021ac:	01010101 	.word	0x01010101
	...

080021b8 <__clzdi2>:
 80021b8:	b510      	push	{r4, lr}
 80021ba:	2900      	cmp	r1, #0
 80021bc:	d103      	bne.n	80021c6 <__clzdi2+0xe>
 80021be:	f7ff ffdd 	bl	800217c <__clzsi2>
 80021c2:	3020      	adds	r0, #32
 80021c4:	e002      	b.n	80021cc <__clzdi2+0x14>
 80021c6:	1c08      	adds	r0, r1, #0
 80021c8:	f7ff ffd8 	bl	800217c <__clzsi2>
 80021cc:	bd10      	pop	{r4, pc}
 80021ce:	46c0      	nop			; (mov r8, r8)

080021d0 <SX1276Init>:
/*
 * Radio driver functions implementation
 */

uint32_t SX1276Init( RadioEvents_t *events )
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
    uint8_t i;

    RadioEvents = events;
 80021d8:	4b32      	ldr	r3, [pc, #200]	; (80022a4 <SX1276Init+0xd4>)
 80021da:	687a      	ldr	r2, [r7, #4]
 80021dc:	601a      	str	r2, [r3, #0]

    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, SX1276OnTimeoutIrq );
 80021de:	4a32      	ldr	r2, [pc, #200]	; (80022a8 <SX1276Init+0xd8>)
 80021e0:	4b32      	ldr	r3, [pc, #200]	; (80022ac <SX1276Init+0xdc>)
 80021e2:	0011      	movs	r1, r2
 80021e4:	0018      	movs	r0, r3
 80021e6:	f006 fd67 	bl	8008cb8 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1276OnTimeoutIrq );
 80021ea:	4a2f      	ldr	r2, [pc, #188]	; (80022a8 <SX1276Init+0xd8>)
 80021ec:	4b30      	ldr	r3, [pc, #192]	; (80022b0 <SX1276Init+0xe0>)
 80021ee:	0011      	movs	r1, r2
 80021f0:	0018      	movs	r0, r3
 80021f2:	f006 fd61 	bl	8008cb8 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1276OnTimeoutIrq );
 80021f6:	4a2c      	ldr	r2, [pc, #176]	; (80022a8 <SX1276Init+0xd8>)
 80021f8:	4b2e      	ldr	r3, [pc, #184]	; (80022b4 <SX1276Init+0xe4>)
 80021fa:	0011      	movs	r1, r2
 80021fc:	0018      	movs	r0, r3
 80021fe:	f006 fd5b 	bl	8008cb8 <TimerInit>
  
    MLM_TCXO_ON(); //TCXO ON
 8002202:	2380      	movs	r3, #128	; 0x80
 8002204:	0159      	lsls	r1, r3, #5
 8002206:	23a0      	movs	r3, #160	; 0xa0
 8002208:	05db      	lsls	r3, r3, #23
 800220a:	2201      	movs	r2, #1
 800220c:	0018      	movs	r0, r3
 800220e:	f007 facd 	bl	80097ac <HW_GPIO_Write>
  
    SX1276Reset( );
 8002212:	f001 fb75 	bl	8003900 <SX1276Reset>

    RxChainCalibration( );
 8002216:	f000 f90d 	bl	8002434 <RxChainCalibration>

    SX1276SetOpMode( RF_OPMODE_SLEEP );
 800221a:	2000      	movs	r0, #0
 800221c:	f001 fba4 	bl	8003968 <SX1276SetOpMode>

    SX1276IoIrqInit( DioIrq );
 8002220:	4b25      	ldr	r3, [pc, #148]	; (80022b8 <SX1276Init+0xe8>)
 8002222:	0018      	movs	r0, r3
 8002224:	f002 fa0e 	bl	8004644 <SX1276IoIrqInit>

    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8002228:	230f      	movs	r3, #15
 800222a:	18fb      	adds	r3, r7, r3
 800222c:	2200      	movs	r2, #0
 800222e:	701a      	strb	r2, [r3, #0]
 8002230:	e028      	b.n	8002284 <SX1276Init+0xb4>
    {
        SX1276SetModem( RadioRegsInit[i].Modem );
 8002232:	230f      	movs	r3, #15
 8002234:	18fb      	adds	r3, r7, r3
 8002236:	781a      	ldrb	r2, [r3, #0]
 8002238:	4920      	ldr	r1, [pc, #128]	; (80022bc <SX1276Init+0xec>)
 800223a:	0013      	movs	r3, r2
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	189b      	adds	r3, r3, r2
 8002240:	5c5b      	ldrb	r3, [r3, r1]
 8002242:	0018      	movs	r0, r3
 8002244:	f001 fbbc 	bl	80039c0 <SX1276SetModem>
        SX1276Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 8002248:	230f      	movs	r3, #15
 800224a:	18fb      	adds	r3, r7, r3
 800224c:	781a      	ldrb	r2, [r3, #0]
 800224e:	491b      	ldr	r1, [pc, #108]	; (80022bc <SX1276Init+0xec>)
 8002250:	0013      	movs	r3, r2
 8002252:	005b      	lsls	r3, r3, #1
 8002254:	189b      	adds	r3, r3, r2
 8002256:	18cb      	adds	r3, r1, r3
 8002258:	3301      	adds	r3, #1
 800225a:	7818      	ldrb	r0, [r3, #0]
 800225c:	230f      	movs	r3, #15
 800225e:	18fb      	adds	r3, r7, r3
 8002260:	781a      	ldrb	r2, [r3, #0]
 8002262:	4916      	ldr	r1, [pc, #88]	; (80022bc <SX1276Init+0xec>)
 8002264:	0013      	movs	r3, r2
 8002266:	005b      	lsls	r3, r3, #1
 8002268:	189b      	adds	r3, r3, r2
 800226a:	18cb      	adds	r3, r1, r3
 800226c:	3302      	adds	r3, #2
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	0019      	movs	r1, r3
 8002272:	f001 fc04 	bl	8003a7e <SX1276Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8002276:	230f      	movs	r3, #15
 8002278:	18fb      	adds	r3, r7, r3
 800227a:	781a      	ldrb	r2, [r3, #0]
 800227c:	230f      	movs	r3, #15
 800227e:	18fb      	adds	r3, r7, r3
 8002280:	3201      	adds	r2, #1
 8002282:	701a      	strb	r2, [r3, #0]
 8002284:	230f      	movs	r3, #15
 8002286:	18fb      	adds	r3, r7, r3
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	2b0f      	cmp	r3, #15
 800228c:	d9d1      	bls.n	8002232 <SX1276Init+0x62>
    }

    SX1276SetModem( MODEM_FSK );
 800228e:	2000      	movs	r0, #0
 8002290:	f001 fb96 	bl	80039c0 <SX1276SetModem>

    SX1276.Settings.State = RF_IDLE;
 8002294:	4b0a      	ldr	r3, [pc, #40]	; (80022c0 <SX1276Init+0xf0>)
 8002296:	2200      	movs	r2, #0
 8002298:	711a      	strb	r2, [r3, #4]
    
    return RADIO_WAKEUP_TIME + BOARD_WAKEUP_TIME;
 800229a:	2305      	movs	r3, #5
}
 800229c:	0018      	movs	r0, r3
 800229e:	46bd      	mov	sp, r7
 80022a0:	b004      	add	sp, #16
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	20000104 	.word	0x20000104
 80022a8:	08003c95 	.word	0x08003c95
 80022ac:	20000530 	.word	0x20000530
 80022b0:	200005b8 	.word	0x200005b8
 80022b4:	20000544 	.word	0x20000544
 80022b8:	20000000 	.word	0x20000000
 80022bc:	0800bb00 	.word	0x0800bb00
 80022c0:	20000558 	.word	0x20000558

080022c4 <SX1276GetStatus>:

RadioState_t SX1276GetStatus( void )
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
    return SX1276.Settings.State;
 80022c8:	4b02      	ldr	r3, [pc, #8]	; (80022d4 <SX1276GetStatus+0x10>)
 80022ca:	791b      	ldrb	r3, [r3, #4]
}
 80022cc:	0018      	movs	r0, r3
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	46c0      	nop			; (mov r8, r8)
 80022d4:	20000558 	.word	0x20000558

080022d8 <SX1276SetChannel>:

void SX1276SetChannel( uint32_t freq )
{
 80022d8:	b590      	push	{r4, r7, lr}
 80022da:	b087      	sub	sp, #28
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
    uint32_t channel;
    
    SX1276.Settings.Channel = freq;
 80022e0:	4b1a      	ldr	r3, [pc, #104]	; (800234c <SX1276SetChannel+0x74>)
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	609a      	str	r2, [r3, #8]
    
    SX_FREQ_TO_CHANNEL(channel, freq);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4919      	ldr	r1, [pc, #100]	; (8002350 <SX1276SetChannel+0x78>)
 80022ea:	0018      	movs	r0, r3
 80022ec:	f7fd ff0c 	bl	8000108 <__udivsi3>
 80022f0:	0003      	movs	r3, r0
 80022f2:	617b      	str	r3, [r7, #20]
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	4a16      	ldr	r2, [pc, #88]	; (8002350 <SX1276SetChannel+0x78>)
 80022f8:	4353      	muls	r3, r2
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	613b      	str	r3, [r7, #16]
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	021c      	lsls	r4, r3, #8
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	021b      	lsls	r3, r3, #8
 8002308:	4a12      	ldr	r2, [pc, #72]	; (8002354 <SX1276SetChannel+0x7c>)
 800230a:	4694      	mov	ip, r2
 800230c:	4463      	add	r3, ip
 800230e:	4910      	ldr	r1, [pc, #64]	; (8002350 <SX1276SetChannel+0x78>)
 8002310:	0018      	movs	r0, r3
 8002312:	f7fd fef9 	bl	8000108 <__udivsi3>
 8002316:	0003      	movs	r3, r0
 8002318:	18e3      	adds	r3, r4, r3
 800231a:	60fb      	str	r3, [r7, #12]
    
    SX1276Write( REG_FRFMSB, ( uint8_t )( ( channel >> 16 ) & 0xFF ) );
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	0c1b      	lsrs	r3, r3, #16
 8002320:	b2db      	uxtb	r3, r3
 8002322:	0019      	movs	r1, r3
 8002324:	2006      	movs	r0, #6
 8002326:	f001 fbaa 	bl	8003a7e <SX1276Write>
    SX1276Write( REG_FRFMID, ( uint8_t )( ( channel >> 8 ) & 0xFF ) );
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	0a1b      	lsrs	r3, r3, #8
 800232e:	b2db      	uxtb	r3, r3
 8002330:	0019      	movs	r1, r3
 8002332:	2007      	movs	r0, #7
 8002334:	f001 fba3 	bl	8003a7e <SX1276Write>
    SX1276Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	b2db      	uxtb	r3, r3
 800233c:	0019      	movs	r1, r3
 800233e:	2008      	movs	r0, #8
 8002340:	f001 fb9d 	bl	8003a7e <SX1276Write>
}
 8002344:	46c0      	nop			; (mov r8, r8)
 8002346:	46bd      	mov	sp, r7
 8002348:	b007      	add	sp, #28
 800234a:	bd90      	pop	{r4, r7, pc}
 800234c:	20000558 	.word	0x20000558
 8002350:	00003d09 	.word	0x00003d09
 8002354:	00001e84 	.word	0x00001e84

08002358 <SX1276IsChannelFree>:

bool SX1276IsChannelFree( RadioModems_t modem, uint32_t freq, int16_t rssiThresh )
{
 8002358:	b590      	push	{r4, r7, lr}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	6039      	str	r1, [r7, #0]
 8002360:	0011      	movs	r1, r2
 8002362:	1dfb      	adds	r3, r7, #7
 8002364:	1c02      	adds	r2, r0, #0
 8002366:	701a      	strb	r2, [r3, #0]
 8002368:	1d3b      	adds	r3, r7, #4
 800236a:	1c0a      	adds	r2, r1, #0
 800236c:	801a      	strh	r2, [r3, #0]
    int16_t rssi = 0;
 800236e:	230e      	movs	r3, #14
 8002370:	18fb      	adds	r3, r7, r3
 8002372:	2200      	movs	r2, #0
 8002374:	801a      	strh	r2, [r3, #0]

    SX1276SetModem( modem );
 8002376:	1dfb      	adds	r3, r7, #7
 8002378:	781b      	ldrb	r3, [r3, #0]
 800237a:	0018      	movs	r0, r3
 800237c:	f001 fb20 	bl	80039c0 <SX1276SetModem>

    SX1276SetChannel( freq );
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	0018      	movs	r0, r3
 8002384:	f7ff ffa8 	bl	80022d8 <SX1276SetChannel>

    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8002388:	2005      	movs	r0, #5
 800238a:	f001 faed 	bl	8003968 <SX1276SetOpMode>

    DelayMs( 1 );
 800238e:	2001      	movs	r0, #1
 8002390:	f006 fc3e 	bl	8008c10 <DelayMs>

    rssi = SX1276ReadRssi( modem );
 8002394:	230e      	movs	r3, #14
 8002396:	18fc      	adds	r4, r7, r3
 8002398:	1dfb      	adds	r3, r7, #7
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	0018      	movs	r0, r3
 800239e:	f001 fa63 	bl	8003868 <SX1276ReadRssi>
 80023a2:	0003      	movs	r3, r0
 80023a4:	8023      	strh	r3, [r4, #0]

    SX1276SetSleep( );
 80023a6:	f000 ff35 	bl	8003214 <SX1276SetSleep>

    if( rssi > rssiThresh )
 80023aa:	230e      	movs	r3, #14
 80023ac:	18fa      	adds	r2, r7, r3
 80023ae:	1d3b      	adds	r3, r7, #4
 80023b0:	2100      	movs	r1, #0
 80023b2:	5e52      	ldrsh	r2, [r2, r1]
 80023b4:	2100      	movs	r1, #0
 80023b6:	5e5b      	ldrsh	r3, [r3, r1]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	dd01      	ble.n	80023c0 <SX1276IsChannelFree+0x68>
    {
        return false;
 80023bc:	2300      	movs	r3, #0
 80023be:	e000      	b.n	80023c2 <SX1276IsChannelFree+0x6a>
    }
    return true;
 80023c0:	2301      	movs	r3, #1
}
 80023c2:	0018      	movs	r0, r3
 80023c4:	46bd      	mov	sp, r7
 80023c6:	b005      	add	sp, #20
 80023c8:	bd90      	pop	{r4, r7, pc}

080023ca <SX1276Random>:

uint32_t SX1276Random( void )
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b082      	sub	sp, #8
 80023ce:	af00      	add	r7, sp, #0
    uint8_t i;
    uint32_t rnd = 0;
 80023d0:	2300      	movs	r3, #0
 80023d2:	603b      	str	r3, [r7, #0]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    SX1276SetModem( MODEM_LORA );
 80023d4:	2001      	movs	r0, #1
 80023d6:	f001 faf3 	bl	80039c0 <SX1276SetModem>

    // Disable LoRa modem interrupts
    SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80023da:	21ff      	movs	r1, #255	; 0xff
 80023dc:	2011      	movs	r0, #17
 80023de:	f001 fb4e 	bl	8003a7e <SX1276Write>
                  RFLR_IRQFLAGS_CADDONE |
                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                  RFLR_IRQFLAGS_CADDETECTED );

    // Set radio in continuous reception
    SX1276SetOpMode( RF_OPMODE_RECEIVER );
 80023e2:	2005      	movs	r0, #5
 80023e4:	f001 fac0 	bl	8003968 <SX1276SetOpMode>

    for( i = 0; i < 32; i++ )
 80023e8:	1dfb      	adds	r3, r7, #7
 80023ea:	2200      	movs	r2, #0
 80023ec:	701a      	strb	r2, [r3, #0]
 80023ee:	e015      	b.n	800241c <SX1276Random+0x52>
    {
        DelayMs( 1 );
 80023f0:	2001      	movs	r0, #1
 80023f2:	f006 fc0d 	bl	8008c10 <DelayMs>
        // Unfiltered RSSI value reading. Only takes the LSB value
        rnd |= ( ( uint32_t )SX1276Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 80023f6:	202c      	movs	r0, #44	; 0x2c
 80023f8:	f001 fb55 	bl	8003aa6 <SX1276Read>
 80023fc:	0003      	movs	r3, r0
 80023fe:	001a      	movs	r2, r3
 8002400:	2301      	movs	r3, #1
 8002402:	401a      	ands	r2, r3
 8002404:	1dfb      	adds	r3, r7, #7
 8002406:	781b      	ldrb	r3, [r3, #0]
 8002408:	409a      	lsls	r2, r3
 800240a:	0013      	movs	r3, r2
 800240c:	683a      	ldr	r2, [r7, #0]
 800240e:	4313      	orrs	r3, r2
 8002410:	603b      	str	r3, [r7, #0]
    for( i = 0; i < 32; i++ )
 8002412:	1dfb      	adds	r3, r7, #7
 8002414:	781a      	ldrb	r2, [r3, #0]
 8002416:	1dfb      	adds	r3, r7, #7
 8002418:	3201      	adds	r2, #1
 800241a:	701a      	strb	r2, [r3, #0]
 800241c:	1dfb      	adds	r3, r7, #7
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	2b1f      	cmp	r3, #31
 8002422:	d9e5      	bls.n	80023f0 <SX1276Random+0x26>
    }

    SX1276SetSleep( );
 8002424:	f000 fef6 	bl	8003214 <SX1276SetSleep>

    return rnd;
 8002428:	683b      	ldr	r3, [r7, #0]
}
 800242a:	0018      	movs	r0, r3
 800242c:	46bd      	mov	sp, r7
 800242e:	b002      	add	sp, #8
 8002430:	bd80      	pop	{r7, pc}
	...

08002434 <RxChainCalibration>:
 * Performs the Rx chain calibration for LF and HF bands
 * \remark Must be called just after the reset so all registers are at their
 *         default values
 */
static void RxChainCalibration( void )
{
 8002434:	b590      	push	{r4, r7, lr}
 8002436:	b087      	sub	sp, #28
 8002438:	af00      	add	r7, sp, #0
    uint8_t regPaConfigInitVal;
    uint32_t initialFreq;
    uint32_t channel;

    // Save context
    regPaConfigInitVal = SX1276Read( REG_PACONFIG );
 800243a:	2317      	movs	r3, #23
 800243c:	18fc      	adds	r4, r7, r3
 800243e:	2009      	movs	r0, #9
 8002440:	f001 fb31 	bl	8003aa6 <SX1276Read>
 8002444:	0003      	movs	r3, r0
 8002446:	7023      	strb	r3, [r4, #0]
    
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8002448:	2006      	movs	r0, #6
 800244a:	f001 fb2c 	bl	8003aa6 <SX1276Read>
 800244e:	0003      	movs	r3, r0
 8002450:	041c      	lsls	r4, r3, #16
                ( ( uint32_t )SX1276Read( REG_FRFMID ) << 8 ) |
 8002452:	2007      	movs	r0, #7
 8002454:	f001 fb27 	bl	8003aa6 <SX1276Read>
 8002458:	0003      	movs	r3, r0
 800245a:	021b      	lsls	r3, r3, #8
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 800245c:	431c      	orrs	r4, r3
                ( ( uint32_t )SX1276Read( REG_FRFLSB ) ) );
 800245e:	2008      	movs	r0, #8
 8002460:	f001 fb21 	bl	8003aa6 <SX1276Read>
 8002464:	0003      	movs	r3, r0
    channel = ( ( ( uint32_t )SX1276Read( REG_FRFMSB ) << 16 ) |
 8002466:	4323      	orrs	r3, r4
 8002468:	613b      	str	r3, [r7, #16]
    
    SX_CHANNEL_TO_FREQ(channel, initialFreq);
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	0a1b      	lsrs	r3, r3, #8
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	021b      	lsls	r3, r3, #8
 8002474:	693a      	ldr	r2, [r7, #16]
 8002476:	1ad3      	subs	r3, r2, r3
 8002478:	60bb      	str	r3, [r7, #8]
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	4a25      	ldr	r2, [pc, #148]	; (8002514 <RxChainCalibration+0xe0>)
 800247e:	435a      	muls	r2, r3
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	4924      	ldr	r1, [pc, #144]	; (8002514 <RxChainCalibration+0xe0>)
 8002484:	434b      	muls	r3, r1
 8002486:	3380      	adds	r3, #128	; 0x80
 8002488:	0a1b      	lsrs	r3, r3, #8
 800248a:	18d3      	adds	r3, r2, r3
 800248c:	607b      	str	r3, [r7, #4]
    
    // Cut the PA just in case, RFO output, power = -1 dBm
    SX1276Write( REG_PACONFIG, 0x00 );
 800248e:	2100      	movs	r1, #0
 8002490:	2009      	movs	r0, #9
 8002492:	f001 faf4 	bl	8003a7e <SX1276Write>

    // Launch Rx chain calibration for LF band
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 8002496:	203b      	movs	r0, #59	; 0x3b
 8002498:	f001 fb05 	bl	8003aa6 <SX1276Read>
 800249c:	0003      	movs	r3, r0
 800249e:	001a      	movs	r2, r3
 80024a0:	2340      	movs	r3, #64	; 0x40
 80024a2:	4313      	orrs	r3, r2
 80024a4:	b2db      	uxtb	r3, r3
 80024a6:	0019      	movs	r1, r3
 80024a8:	203b      	movs	r0, #59	; 0x3b
 80024aa:	f001 fae8 	bl	8003a7e <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 80024ae:	46c0      	nop			; (mov r8, r8)
 80024b0:	203b      	movs	r0, #59	; 0x3b
 80024b2:	f001 faf8 	bl	8003aa6 <SX1276Read>
 80024b6:	0003      	movs	r3, r0
 80024b8:	001a      	movs	r2, r3
 80024ba:	2320      	movs	r3, #32
 80024bc:	4013      	ands	r3, r2
 80024be:	2b20      	cmp	r3, #32
 80024c0:	d0f6      	beq.n	80024b0 <RxChainCalibration+0x7c>
    {
    }

    // Sets a Frequency in HF band
    SX1276SetChannel( 868000000 );
 80024c2:	4b15      	ldr	r3, [pc, #84]	; (8002518 <RxChainCalibration+0xe4>)
 80024c4:	0018      	movs	r0, r3
 80024c6:	f7ff ff07 	bl	80022d8 <SX1276SetChannel>

    // Launch Rx chain calibration for HF band
    SX1276Write( REG_IMAGECAL, ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_MASK ) | RF_IMAGECAL_IMAGECAL_START );
 80024ca:	203b      	movs	r0, #59	; 0x3b
 80024cc:	f001 faeb 	bl	8003aa6 <SX1276Read>
 80024d0:	0003      	movs	r3, r0
 80024d2:	001a      	movs	r2, r3
 80024d4:	2340      	movs	r3, #64	; 0x40
 80024d6:	4313      	orrs	r3, r2
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	0019      	movs	r1, r3
 80024dc:	203b      	movs	r0, #59	; 0x3b
 80024de:	f001 face 	bl	8003a7e <SX1276Write>
    while( ( SX1276Read( REG_IMAGECAL ) & RF_IMAGECAL_IMAGECAL_RUNNING ) == RF_IMAGECAL_IMAGECAL_RUNNING )
 80024e2:	46c0      	nop			; (mov r8, r8)
 80024e4:	203b      	movs	r0, #59	; 0x3b
 80024e6:	f001 fade 	bl	8003aa6 <SX1276Read>
 80024ea:	0003      	movs	r3, r0
 80024ec:	001a      	movs	r2, r3
 80024ee:	2320      	movs	r3, #32
 80024f0:	4013      	ands	r3, r2
 80024f2:	2b20      	cmp	r3, #32
 80024f4:	d0f6      	beq.n	80024e4 <RxChainCalibration+0xb0>
    {
    }

    // Restore context
    SX1276Write( REG_PACONFIG, regPaConfigInitVal );
 80024f6:	2317      	movs	r3, #23
 80024f8:	18fb      	adds	r3, r7, r3
 80024fa:	781b      	ldrb	r3, [r3, #0]
 80024fc:	0019      	movs	r1, r3
 80024fe:	2009      	movs	r0, #9
 8002500:	f001 fabd 	bl	8003a7e <SX1276Write>
    SX1276SetChannel( initialFreq );
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	0018      	movs	r0, r3
 8002508:	f7ff fee6 	bl	80022d8 <SX1276SetChannel>
}
 800250c:	46c0      	nop			; (mov r8, r8)
 800250e:	46bd      	mov	sp, r7
 8002510:	b007      	add	sp, #28
 8002512:	bd90      	pop	{r4, r7, pc}
 8002514:	00003d09 	.word	0x00003d09
 8002518:	33bca100 	.word	0x33bca100

0800251c <GetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8002524:	230f      	movs	r3, #15
 8002526:	18fb      	adds	r3, r7, r3
 8002528:	2200      	movs	r2, #0
 800252a:	701a      	strb	r2, [r3, #0]
 800252c:	e022      	b.n	8002574 <GetFskBandwidthRegValue+0x58>
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 800252e:	230f      	movs	r3, #15
 8002530:	18fb      	adds	r3, r7, r3
 8002532:	781a      	ldrb	r2, [r3, #0]
 8002534:	4b14      	ldr	r3, [pc, #80]	; (8002588 <GetFskBandwidthRegValue+0x6c>)
 8002536:	00d2      	lsls	r2, r2, #3
 8002538:	58d2      	ldr	r2, [r2, r3]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	429a      	cmp	r2, r3
 800253e:	d812      	bhi.n	8002566 <GetFskBandwidthRegValue+0x4a>
 8002540:	230f      	movs	r3, #15
 8002542:	18fb      	adds	r3, r7, r3
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	1c5a      	adds	r2, r3, #1
 8002548:	4b0f      	ldr	r3, [pc, #60]	; (8002588 <GetFskBandwidthRegValue+0x6c>)
 800254a:	00d2      	lsls	r2, r2, #3
 800254c:	58d2      	ldr	r2, [r2, r3]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	429a      	cmp	r2, r3
 8002552:	d908      	bls.n	8002566 <GetFskBandwidthRegValue+0x4a>
        {
            return FskBandwidths[i].RegValue;
 8002554:	230f      	movs	r3, #15
 8002556:	18fb      	adds	r3, r7, r3
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	4a0b      	ldr	r2, [pc, #44]	; (8002588 <GetFskBandwidthRegValue+0x6c>)
 800255c:	00db      	lsls	r3, r3, #3
 800255e:	18d3      	adds	r3, r2, r3
 8002560:	3304      	adds	r3, #4
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	e00c      	b.n	8002580 <GetFskBandwidthRegValue+0x64>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8002566:	230f      	movs	r3, #15
 8002568:	18fb      	adds	r3, r7, r3
 800256a:	781a      	ldrb	r2, [r3, #0]
 800256c:	230f      	movs	r3, #15
 800256e:	18fb      	adds	r3, r7, r3
 8002570:	3201      	adds	r2, #1
 8002572:	701a      	strb	r2, [r3, #0]
 8002574:	230f      	movs	r3, #15
 8002576:	18fb      	adds	r3, r7, r3
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	2b14      	cmp	r3, #20
 800257c:	d9d7      	bls.n	800252e <GetFskBandwidthRegValue+0x12>
        }
    }
    // ERROR: Value not found
    while( 1 );
 800257e:	e7fe      	b.n	800257e <GetFskBandwidthRegValue+0x62>
}
 8002580:	0018      	movs	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	b004      	add	sp, #16
 8002586:	bd80      	pop	{r7, pc}
 8002588:	0800bb30 	.word	0x0800bb30

0800258c <SX1276SetRxConfig>:
                         uint32_t bandwidthAfc, uint16_t preambleLen,
                         uint16_t symbTimeout, bool fixLen,
                         uint8_t payloadLen,
                         bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                         bool iqInverted, bool rxContinuous )
{
 800258c:	b590      	push	{r4, r7, lr}
 800258e:	b085      	sub	sp, #20
 8002590:	af00      	add	r7, sp, #0
 8002592:	60b9      	str	r1, [r7, #8]
 8002594:	607a      	str	r2, [r7, #4]
 8002596:	0019      	movs	r1, r3
 8002598:	230f      	movs	r3, #15
 800259a:	18fb      	adds	r3, r7, r3
 800259c:	1c02      	adds	r2, r0, #0
 800259e:	701a      	strb	r2, [r3, #0]
 80025a0:	230e      	movs	r3, #14
 80025a2:	18fb      	adds	r3, r7, r3
 80025a4:	1c0a      	adds	r2, r1, #0
 80025a6:	701a      	strb	r2, [r3, #0]
    SX1276SetModem( modem );
 80025a8:	230f      	movs	r3, #15
 80025aa:	18fb      	adds	r3, r7, r3
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	0018      	movs	r0, r3
 80025b0:	f001 fa06 	bl	80039c0 <SX1276SetModem>

    switch( modem )
 80025b4:	230f      	movs	r3, #15
 80025b6:	18fb      	adds	r3, r7, r3
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d003      	beq.n	80025c6 <SX1276SetRxConfig+0x3a>
 80025be:	2b01      	cmp	r3, #1
 80025c0:	d100      	bne.n	80025c4 <SX1276SetRxConfig+0x38>
 80025c2:	e0b4      	b.n	800272e <SX1276SetRxConfig+0x1a2>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 80025c4:	e201      	b.n	80029ca <SX1276SetRxConfig+0x43e>
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 80025c6:	4be5      	ldr	r3, [pc, #916]	; (800295c <SX1276SetRxConfig+0x3d0>)
 80025c8:	68ba      	ldr	r2, [r7, #8]
 80025ca:	615a      	str	r2, [r3, #20]
            SX1276.Settings.Fsk.Datarate = datarate;
 80025cc:	4be3      	ldr	r3, [pc, #908]	; (800295c <SX1276SetRxConfig+0x3d0>)
 80025ce:	687a      	ldr	r2, [r7, #4]
 80025d0:	61da      	str	r2, [r3, #28]
            SX1276.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 80025d2:	4be2      	ldr	r3, [pc, #904]	; (800295c <SX1276SetRxConfig+0x3d0>)
 80025d4:	6a3a      	ldr	r2, [r7, #32]
 80025d6:	619a      	str	r2, [r3, #24]
            SX1276.Settings.Fsk.FixLen = fixLen;
 80025d8:	4be0      	ldr	r3, [pc, #896]	; (800295c <SX1276SetRxConfig+0x3d0>)
 80025da:	222c      	movs	r2, #44	; 0x2c
 80025dc:	18ba      	adds	r2, r7, r2
 80025de:	2122      	movs	r1, #34	; 0x22
 80025e0:	7812      	ldrb	r2, [r2, #0]
 80025e2:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.PayloadLen = payloadLen;
 80025e4:	4bdd      	ldr	r3, [pc, #884]	; (800295c <SX1276SetRxConfig+0x3d0>)
 80025e6:	2230      	movs	r2, #48	; 0x30
 80025e8:	18ba      	adds	r2, r7, r2
 80025ea:	2123      	movs	r1, #35	; 0x23
 80025ec:	7812      	ldrb	r2, [r2, #0]
 80025ee:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.CrcOn = crcOn;
 80025f0:	4bda      	ldr	r3, [pc, #872]	; (800295c <SX1276SetRxConfig+0x3d0>)
 80025f2:	2234      	movs	r2, #52	; 0x34
 80025f4:	18ba      	adds	r2, r7, r2
 80025f6:	2124      	movs	r1, #36	; 0x24
 80025f8:	7812      	ldrb	r2, [r2, #0]
 80025fa:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 80025fc:	4bd7      	ldr	r3, [pc, #860]	; (800295c <SX1276SetRxConfig+0x3d0>)
 80025fe:	2220      	movs	r2, #32
 8002600:	2120      	movs	r1, #32
 8002602:	468c      	mov	ip, r1
 8002604:	44bc      	add	ip, r7
 8002606:	4462      	add	r2, ip
 8002608:	2125      	movs	r1, #37	; 0x25
 800260a:	7812      	ldrb	r2, [r2, #0]
 800260c:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.RxContinuous = rxContinuous;
 800260e:	4bd3      	ldr	r3, [pc, #844]	; (800295c <SX1276SetRxConfig+0x3d0>)
 8002610:	2224      	movs	r2, #36	; 0x24
 8002612:	2120      	movs	r1, #32
 8002614:	468c      	mov	ip, r1
 8002616:	44bc      	add	ip, r7
 8002618:	4462      	add	r2, ip
 800261a:	2126      	movs	r1, #38	; 0x26
 800261c:	7812      	ldrb	r2, [r2, #0]
 800261e:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8002620:	4bce      	ldr	r3, [pc, #824]	; (800295c <SX1276SetRxConfig+0x3d0>)
 8002622:	2224      	movs	r2, #36	; 0x24
 8002624:	18ba      	adds	r2, r7, r2
 8002626:	8812      	ldrh	r2, [r2, #0]
 8002628:	841a      	strh	r2, [r3, #32]
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f7ff fd6e 	bl	800210c <__aeabi_ui2d>
 8002630:	0003      	movs	r3, r0
 8002632:	000c      	movs	r4, r1
 8002634:	001a      	movs	r2, r3
 8002636:	0023      	movs	r3, r4
 8002638:	2000      	movs	r0, #0
 800263a:	49c9      	ldr	r1, [pc, #804]	; (8002960 <SX1276SetRxConfig+0x3d4>)
 800263c:	f7fe fb26 	bl	8000c8c <__aeabi_ddiv>
 8002640:	0003      	movs	r3, r0
 8002642:	000c      	movs	r4, r1
 8002644:	0018      	movs	r0, r3
 8002646:	0021      	movs	r1, r4
 8002648:	f7fd ff32 	bl	80004b0 <__aeabi_d2uiz>
 800264c:	0003      	movs	r3, r0
 800264e:	b29b      	uxth	r3, r3
 8002650:	607b      	str	r3, [r7, #4]
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	0a1b      	lsrs	r3, r3, #8
 8002656:	b2db      	uxtb	r3, r3
 8002658:	0019      	movs	r1, r3
 800265a:	2002      	movs	r0, #2
 800265c:	f001 fa0f 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	b2db      	uxtb	r3, r3
 8002664:	0019      	movs	r1, r3
 8002666:	2003      	movs	r0, #3
 8002668:	f001 fa09 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	0018      	movs	r0, r3
 8002670:	f7ff ff54 	bl	800251c <GetFskBandwidthRegValue>
 8002674:	0003      	movs	r3, r0
 8002676:	0019      	movs	r1, r3
 8002678:	2012      	movs	r0, #18
 800267a:	f001 fa00 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 800267e:	6a3b      	ldr	r3, [r7, #32]
 8002680:	0018      	movs	r0, r3
 8002682:	f7ff ff4b 	bl	800251c <GetFskBandwidthRegValue>
 8002686:	0003      	movs	r3, r0
 8002688:	0019      	movs	r1, r3
 800268a:	2013      	movs	r0, #19
 800268c:	f001 f9f7 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8002690:	2324      	movs	r3, #36	; 0x24
 8002692:	18fb      	adds	r3, r7, r3
 8002694:	881b      	ldrh	r3, [r3, #0]
 8002696:	0a1b      	lsrs	r3, r3, #8
 8002698:	b29b      	uxth	r3, r3
 800269a:	b2db      	uxtb	r3, r3
 800269c:	0019      	movs	r1, r3
 800269e:	2025      	movs	r0, #37	; 0x25
 80026a0:	f001 f9ed 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 80026a4:	2324      	movs	r3, #36	; 0x24
 80026a6:	18fb      	adds	r3, r7, r3
 80026a8:	881b      	ldrh	r3, [r3, #0]
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	0019      	movs	r1, r3
 80026ae:	2026      	movs	r0, #38	; 0x26
 80026b0:	f001 f9e5 	bl	8003a7e <SX1276Write>
            if( fixLen == 1 )
 80026b4:	232c      	movs	r3, #44	; 0x2c
 80026b6:	18fb      	adds	r3, r7, r3
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d007      	beq.n	80026ce <SX1276SetRxConfig+0x142>
                SX1276Write( REG_PAYLOADLENGTH, payloadLen );
 80026be:	2330      	movs	r3, #48	; 0x30
 80026c0:	18fb      	adds	r3, r7, r3
 80026c2:	781b      	ldrb	r3, [r3, #0]
 80026c4:	0019      	movs	r1, r3
 80026c6:	2032      	movs	r0, #50	; 0x32
 80026c8:	f001 f9d9 	bl	8003a7e <SX1276Write>
 80026cc:	e003      	b.n	80026d6 <SX1276SetRxConfig+0x14a>
                SX1276Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 80026ce:	21ff      	movs	r1, #255	; 0xff
 80026d0:	2032      	movs	r0, #50	; 0x32
 80026d2:	f001 f9d4 	bl	8003a7e <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 80026d6:	2030      	movs	r0, #48	; 0x30
 80026d8:	f001 f9e5 	bl	8003aa6 <SX1276Read>
 80026dc:	0003      	movs	r3, r0
 80026de:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 80026e0:	226f      	movs	r2, #111	; 0x6f
 80026e2:	4013      	ands	r3, r2
 80026e4:	b25a      	sxtb	r2, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 80026e6:	232c      	movs	r3, #44	; 0x2c
 80026e8:	18fb      	adds	r3, r7, r3
 80026ea:	781b      	ldrb	r3, [r3, #0]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <SX1276SetRxConfig+0x168>
 80026f0:	2300      	movs	r3, #0
 80026f2:	e001      	b.n	80026f8 <SX1276SetRxConfig+0x16c>
 80026f4:	2380      	movs	r3, #128	; 0x80
 80026f6:	425b      	negs	r3, r3
 80026f8:	4313      	orrs	r3, r2
 80026fa:	b25a      	sxtb	r2, r3
                           ( crcOn << 4 ) );
 80026fc:	2334      	movs	r3, #52	; 0x34
 80026fe:	18fb      	adds	r3, r7, r3
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8002704:	b25b      	sxtb	r3, r3
 8002706:	4313      	orrs	r3, r2
 8002708:	b25b      	sxtb	r3, r3
            SX1276Write( REG_PACKETCONFIG1,
 800270a:	b2db      	uxtb	r3, r3
 800270c:	0019      	movs	r1, r3
 800270e:	2030      	movs	r0, #48	; 0x30
 8002710:	f001 f9b5 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8002714:	2031      	movs	r0, #49	; 0x31
 8002716:	f001 f9c6 	bl	8003aa6 <SX1276Read>
 800271a:	0003      	movs	r3, r0
 800271c:	001a      	movs	r2, r3
 800271e:	2340      	movs	r3, #64	; 0x40
 8002720:	4313      	orrs	r3, r2
 8002722:	b2db      	uxtb	r3, r3
 8002724:	0019      	movs	r1, r3
 8002726:	2031      	movs	r0, #49	; 0x31
 8002728:	f001 f9a9 	bl	8003a7e <SX1276Write>
        break;
 800272c:	e14d      	b.n	80029ca <SX1276SetRxConfig+0x43e>
            if( bandwidth > 2 )
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	2b02      	cmp	r3, #2
 8002732:	d900      	bls.n	8002736 <SX1276SetRxConfig+0x1aa>
                while( 1 );
 8002734:	e7fe      	b.n	8002734 <SX1276SetRxConfig+0x1a8>
            bandwidth += 7;
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	3307      	adds	r3, #7
 800273a:	60bb      	str	r3, [r7, #8]
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 800273c:	4b87      	ldr	r3, [pc, #540]	; (800295c <SX1276SetRxConfig+0x3d0>)
 800273e:	68ba      	ldr	r2, [r7, #8]
 8002740:	641a      	str	r2, [r3, #64]	; 0x40
            SX1276.Settings.LoRa.Datarate = datarate;
 8002742:	4b86      	ldr	r3, [pc, #536]	; (800295c <SX1276SetRxConfig+0x3d0>)
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	645a      	str	r2, [r3, #68]	; 0x44
            SX1276.Settings.LoRa.Coderate = coderate;
 8002748:	4b84      	ldr	r3, [pc, #528]	; (800295c <SX1276SetRxConfig+0x3d0>)
 800274a:	220e      	movs	r2, #14
 800274c:	18ba      	adds	r2, r7, r2
 800274e:	2149      	movs	r1, #73	; 0x49
 8002750:	7812      	ldrb	r2, [r2, #0]
 8002752:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8002754:	4b81      	ldr	r3, [pc, #516]	; (800295c <SX1276SetRxConfig+0x3d0>)
 8002756:	2224      	movs	r2, #36	; 0x24
 8002758:	18ba      	adds	r2, r7, r2
 800275a:	214a      	movs	r1, #74	; 0x4a
 800275c:	8812      	ldrh	r2, [r2, #0]
 800275e:	525a      	strh	r2, [r3, r1]
            SX1276.Settings.LoRa.FixLen = fixLen;
 8002760:	4b7e      	ldr	r3, [pc, #504]	; (800295c <SX1276SetRxConfig+0x3d0>)
 8002762:	222c      	movs	r2, #44	; 0x2c
 8002764:	18ba      	adds	r2, r7, r2
 8002766:	214c      	movs	r1, #76	; 0x4c
 8002768:	7812      	ldrb	r2, [r2, #0]
 800276a:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.PayloadLen = payloadLen;
 800276c:	4b7b      	ldr	r3, [pc, #492]	; (800295c <SX1276SetRxConfig+0x3d0>)
 800276e:	2230      	movs	r2, #48	; 0x30
 8002770:	18ba      	adds	r2, r7, r2
 8002772:	214d      	movs	r1, #77	; 0x4d
 8002774:	7812      	ldrb	r2, [r2, #0]
 8002776:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8002778:	4b78      	ldr	r3, [pc, #480]	; (800295c <SX1276SetRxConfig+0x3d0>)
 800277a:	2234      	movs	r2, #52	; 0x34
 800277c:	18ba      	adds	r2, r7, r2
 800277e:	214e      	movs	r1, #78	; 0x4e
 8002780:	7812      	ldrb	r2, [r2, #0]
 8002782:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8002784:	4b75      	ldr	r3, [pc, #468]	; (800295c <SX1276SetRxConfig+0x3d0>)
 8002786:	2238      	movs	r2, #56	; 0x38
 8002788:	18ba      	adds	r2, r7, r2
 800278a:	214f      	movs	r1, #79	; 0x4f
 800278c:	7812      	ldrb	r2, [r2, #0]
 800278e:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8002790:	4b72      	ldr	r3, [pc, #456]	; (800295c <SX1276SetRxConfig+0x3d0>)
 8002792:	223c      	movs	r2, #60	; 0x3c
 8002794:	18ba      	adds	r2, r7, r2
 8002796:	2150      	movs	r1, #80	; 0x50
 8002798:	7812      	ldrb	r2, [r2, #0]
 800279a:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 800279c:	4b6f      	ldr	r3, [pc, #444]	; (800295c <SX1276SetRxConfig+0x3d0>)
 800279e:	2220      	movs	r2, #32
 80027a0:	2120      	movs	r1, #32
 80027a2:	468c      	mov	ip, r1
 80027a4:	44bc      	add	ip, r7
 80027a6:	4462      	add	r2, ip
 80027a8:	2151      	movs	r1, #81	; 0x51
 80027aa:	7812      	ldrb	r2, [r2, #0]
 80027ac:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.RxContinuous = rxContinuous;
 80027ae:	4b6b      	ldr	r3, [pc, #428]	; (800295c <SX1276SetRxConfig+0x3d0>)
 80027b0:	2224      	movs	r2, #36	; 0x24
 80027b2:	2120      	movs	r1, #32
 80027b4:	468c      	mov	ip, r1
 80027b6:	44bc      	add	ip, r7
 80027b8:	4462      	add	r2, ip
 80027ba:	2152      	movs	r1, #82	; 0x52
 80027bc:	7812      	ldrb	r2, [r2, #0]
 80027be:	545a      	strb	r2, [r3, r1]
            if( datarate > 12 )
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2b0c      	cmp	r3, #12
 80027c4:	d902      	bls.n	80027cc <SX1276SetRxConfig+0x240>
                datarate = 12;
 80027c6:	230c      	movs	r3, #12
 80027c8:	607b      	str	r3, [r7, #4]
 80027ca:	e004      	b.n	80027d6 <SX1276SetRxConfig+0x24a>
            else if( datarate < 6 )
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2b05      	cmp	r3, #5
 80027d0:	d801      	bhi.n	80027d6 <SX1276SetRxConfig+0x24a>
                datarate = 6;
 80027d2:	2306      	movs	r3, #6
 80027d4:	607b      	str	r3, [r7, #4]
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80027d6:	68bb      	ldr	r3, [r7, #8]
 80027d8:	2b07      	cmp	r3, #7
 80027da:	d105      	bne.n	80027e8 <SX1276SetRxConfig+0x25c>
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2b0b      	cmp	r3, #11
 80027e0:	d008      	beq.n	80027f4 <SX1276SetRxConfig+0x268>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2b0c      	cmp	r3, #12
 80027e6:	d005      	beq.n	80027f4 <SX1276SetRxConfig+0x268>
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	2b08      	cmp	r3, #8
 80027ec:	d107      	bne.n	80027fe <SX1276SetRxConfig+0x272>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2b0c      	cmp	r3, #12
 80027f2:	d104      	bne.n	80027fe <SX1276SetRxConfig+0x272>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 80027f4:	4b59      	ldr	r3, [pc, #356]	; (800295c <SX1276SetRxConfig+0x3d0>)
 80027f6:	2248      	movs	r2, #72	; 0x48
 80027f8:	2101      	movs	r1, #1
 80027fa:	5499      	strb	r1, [r3, r2]
 80027fc:	e003      	b.n	8002806 <SX1276SetRxConfig+0x27a>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 80027fe:	4b57      	ldr	r3, [pc, #348]	; (800295c <SX1276SetRxConfig+0x3d0>)
 8002800:	2248      	movs	r2, #72	; 0x48
 8002802:	2100      	movs	r1, #0
 8002804:	5499      	strb	r1, [r3, r2]
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8002806:	201d      	movs	r0, #29
 8002808:	f001 f94d 	bl	8003aa6 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 800280c:	68bb      	ldr	r3, [r7, #8]
 800280e:	b2db      	uxtb	r3, r3
 8002810:	011b      	lsls	r3, r3, #4
 8002812:	b2da      	uxtb	r2, r3
 8002814:	230e      	movs	r3, #14
 8002816:	18fb      	adds	r3, r7, r3
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	18db      	adds	r3, r3, r3
 800281c:	b2db      	uxtb	r3, r3
 800281e:	4313      	orrs	r3, r2
 8002820:	b2da      	uxtb	r2, r3
            SX1276Write( REG_LR_MODEMCONFIG1,
 8002822:	232c      	movs	r3, #44	; 0x2c
 8002824:	18fb      	adds	r3, r7, r3
 8002826:	781b      	ldrb	r3, [r3, #0]
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8002828:	4313      	orrs	r3, r2
 800282a:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG1,
 800282c:	0019      	movs	r1, r3
 800282e:	201d      	movs	r0, #29
 8002830:	f001 f925 	bl	8003a7e <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8002834:	201e      	movs	r0, #30
 8002836:	f001 f936 	bl	8003aa6 <SX1276Read>
 800283a:	0003      	movs	r3, r0
 800283c:	001a      	movs	r2, r3
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK &
 800283e:	2308      	movs	r3, #8
 8002840:	4013      	ands	r3, r2
 8002842:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	b2db      	uxtb	r3, r3
 8002848:	011b      	lsls	r3, r3, #4
 800284a:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
 800284c:	4313      	orrs	r3, r2
 800284e:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) |
 8002850:	2334      	movs	r3, #52	; 0x34
 8002852:	18fb      	adds	r3, r7, r3
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	009b      	lsls	r3, r3, #2
 8002858:	b2db      	uxtb	r3, r3
 800285a:	4313      	orrs	r3, r2
 800285c:	b2da      	uxtb	r2, r3
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 800285e:	2328      	movs	r3, #40	; 0x28
 8002860:	18fb      	adds	r3, r7, r3
 8002862:	881b      	ldrh	r3, [r3, #0]
 8002864:	0a1b      	lsrs	r3, r3, #8
 8002866:	b29b      	uxth	r3, r3
 8002868:	b2db      	uxtb	r3, r3
 800286a:	2103      	movs	r1, #3
 800286c:	400b      	ands	r3, r1
 800286e:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG2,
 8002870:	4313      	orrs	r3, r2
 8002872:	b2db      	uxtb	r3, r3
 8002874:	0019      	movs	r1, r3
 8002876:	201e      	movs	r0, #30
 8002878:	f001 f901 	bl	8003a7e <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 800287c:	2026      	movs	r0, #38	; 0x26
 800287e:	f001 f912 	bl	8003aa6 <SX1276Read>
 8002882:	0003      	movs	r3, r0
 8002884:	b25b      	sxtb	r3, r3
 8002886:	2208      	movs	r2, #8
 8002888:	4393      	bics	r3, r2
 800288a:	b25a      	sxtb	r2, r3
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 800288c:	4b33      	ldr	r3, [pc, #204]	; (800295c <SX1276SetRxConfig+0x3d0>)
 800288e:	2148      	movs	r1, #72	; 0x48
 8002890:	5c5b      	ldrb	r3, [r3, r1]
 8002892:	00db      	lsls	r3, r3, #3
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8002894:	b25b      	sxtb	r3, r3
 8002896:	4313      	orrs	r3, r2
 8002898:	b25b      	sxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG3,
 800289a:	b2db      	uxtb	r3, r3
 800289c:	0019      	movs	r1, r3
 800289e:	2026      	movs	r0, #38	; 0x26
 80028a0:	f001 f8ed 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 80028a4:	2328      	movs	r3, #40	; 0x28
 80028a6:	18fb      	adds	r3, r7, r3
 80028a8:	881b      	ldrh	r3, [r3, #0]
 80028aa:	b2db      	uxtb	r3, r3
 80028ac:	0019      	movs	r1, r3
 80028ae:	201f      	movs	r0, #31
 80028b0:	f001 f8e5 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 80028b4:	2324      	movs	r3, #36	; 0x24
 80028b6:	18fb      	adds	r3, r7, r3
 80028b8:	881b      	ldrh	r3, [r3, #0]
 80028ba:	0a1b      	lsrs	r3, r3, #8
 80028bc:	b29b      	uxth	r3, r3
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	0019      	movs	r1, r3
 80028c2:	2020      	movs	r0, #32
 80028c4:	f001 f8db 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 80028c8:	2324      	movs	r3, #36	; 0x24
 80028ca:	18fb      	adds	r3, r7, r3
 80028cc:	881b      	ldrh	r3, [r3, #0]
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	0019      	movs	r1, r3
 80028d2:	2021      	movs	r0, #33	; 0x21
 80028d4:	f001 f8d3 	bl	8003a7e <SX1276Write>
            if( fixLen == 1 )
 80028d8:	232c      	movs	r3, #44	; 0x2c
 80028da:	18fb      	adds	r3, r7, r3
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d006      	beq.n	80028f0 <SX1276SetRxConfig+0x364>
                SX1276Write( REG_LR_PAYLOADLENGTH, payloadLen );
 80028e2:	2330      	movs	r3, #48	; 0x30
 80028e4:	18fb      	adds	r3, r7, r3
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	0019      	movs	r1, r3
 80028ea:	2022      	movs	r0, #34	; 0x22
 80028ec:	f001 f8c7 	bl	8003a7e <SX1276Write>
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80028f0:	4b1a      	ldr	r3, [pc, #104]	; (800295c <SX1276SetRxConfig+0x3d0>)
 80028f2:	224f      	movs	r2, #79	; 0x4f
 80028f4:	5c9b      	ldrb	r3, [r3, r2]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d013      	beq.n	8002922 <SX1276SetRxConfig+0x396>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 80028fa:	2044      	movs	r0, #68	; 0x44
 80028fc:	f001 f8d3 	bl	8003aa6 <SX1276Read>
 8002900:	0003      	movs	r3, r0
 8002902:	001a      	movs	r2, r3
 8002904:	2380      	movs	r3, #128	; 0x80
 8002906:	425b      	negs	r3, r3
 8002908:	4313      	orrs	r3, r2
 800290a:	b2db      	uxtb	r3, r3
 800290c:	0019      	movs	r1, r3
 800290e:	2044      	movs	r0, #68	; 0x44
 8002910:	f001 f8b5 	bl	8003a7e <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8002914:	4b11      	ldr	r3, [pc, #68]	; (800295c <SX1276SetRxConfig+0x3d0>)
 8002916:	2250      	movs	r2, #80	; 0x50
 8002918:	5c9b      	ldrb	r3, [r3, r2]
 800291a:	0019      	movs	r1, r3
 800291c:	2024      	movs	r0, #36	; 0x24
 800291e:	f001 f8ae 	bl	8003a7e <SX1276Write>
            if( ( bandwidth == 9 ) && ( SX1276.Settings.Channel > RF_MID_BAND_THRESH ) )
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	2b09      	cmp	r3, #9
 8002926:	d10d      	bne.n	8002944 <SX1276SetRxConfig+0x3b8>
 8002928:	4b0c      	ldr	r3, [pc, #48]	; (800295c <SX1276SetRxConfig+0x3d0>)
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	4a0d      	ldr	r2, [pc, #52]	; (8002964 <SX1276SetRxConfig+0x3d8>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d908      	bls.n	8002944 <SX1276SetRxConfig+0x3b8>
                SX1276Write( REG_LR_TEST36, 0x02 );
 8002932:	2102      	movs	r1, #2
 8002934:	2036      	movs	r0, #54	; 0x36
 8002936:	f001 f8a2 	bl	8003a7e <SX1276Write>
                SX1276Write( REG_LR_TEST3A, 0x64 );
 800293a:	2164      	movs	r1, #100	; 0x64
 800293c:	203a      	movs	r0, #58	; 0x3a
 800293e:	f001 f89e 	bl	8003a7e <SX1276Write>
 8002942:	e015      	b.n	8002970 <SX1276SetRxConfig+0x3e4>
            else if( bandwidth == 9 )
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	2b09      	cmp	r3, #9
 8002948:	d10e      	bne.n	8002968 <SX1276SetRxConfig+0x3dc>
                SX1276Write( REG_LR_TEST36, 0x02 );
 800294a:	2102      	movs	r1, #2
 800294c:	2036      	movs	r0, #54	; 0x36
 800294e:	f001 f896 	bl	8003a7e <SX1276Write>
                SX1276Write( REG_LR_TEST3A, 0x7F );
 8002952:	217f      	movs	r1, #127	; 0x7f
 8002954:	203a      	movs	r0, #58	; 0x3a
 8002956:	f001 f892 	bl	8003a7e <SX1276Write>
 800295a:	e009      	b.n	8002970 <SX1276SetRxConfig+0x3e4>
 800295c:	20000558 	.word	0x20000558
 8002960:	417e8480 	.word	0x417e8480
 8002964:	1f4add40 	.word	0x1f4add40
                SX1276Write( REG_LR_TEST36, 0x03 );
 8002968:	2103      	movs	r1, #3
 800296a:	2036      	movs	r0, #54	; 0x36
 800296c:	f001 f887 	bl	8003a7e <SX1276Write>
            if( datarate == 6 )
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2b06      	cmp	r3, #6
 8002974:	d114      	bne.n	80029a0 <SX1276SetRxConfig+0x414>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8002976:	2031      	movs	r0, #49	; 0x31
 8002978:	f001 f895 	bl	8003aa6 <SX1276Read>
 800297c:	0003      	movs	r3, r0
 800297e:	b25b      	sxtb	r3, r3
 8002980:	2207      	movs	r2, #7
 8002982:	4393      	bics	r3, r2
 8002984:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002986:	2205      	movs	r2, #5
 8002988:	4313      	orrs	r3, r2
 800298a:	b25b      	sxtb	r3, r3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 800298c:	b2db      	uxtb	r3, r3
 800298e:	0019      	movs	r1, r3
 8002990:	2031      	movs	r0, #49	; 0x31
 8002992:	f001 f874 	bl	8003a7e <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8002996:	210c      	movs	r1, #12
 8002998:	2037      	movs	r0, #55	; 0x37
 800299a:	f001 f870 	bl	8003a7e <SX1276Write>
        break;
 800299e:	e013      	b.n	80029c8 <SX1276SetRxConfig+0x43c>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 80029a0:	2031      	movs	r0, #49	; 0x31
 80029a2:	f001 f880 	bl	8003aa6 <SX1276Read>
 80029a6:	0003      	movs	r3, r0
 80029a8:	b25b      	sxtb	r3, r3
 80029aa:	2207      	movs	r2, #7
 80029ac:	4393      	bics	r3, r2
 80029ae:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 80029b0:	2203      	movs	r2, #3
 80029b2:	4313      	orrs	r3, r2
 80029b4:	b25b      	sxtb	r3, r3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	0019      	movs	r1, r3
 80029ba:	2031      	movs	r0, #49	; 0x31
 80029bc:	f001 f85f 	bl	8003a7e <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 80029c0:	210a      	movs	r1, #10
 80029c2:	2037      	movs	r0, #55	; 0x37
 80029c4:	f001 f85b 	bl	8003a7e <SX1276Write>
        break;
 80029c8:	46c0      	nop			; (mov r8, r8)
}
 80029ca:	46c0      	nop			; (mov r8, r8)
 80029cc:	46bd      	mov	sp, r7
 80029ce:	b005      	add	sp, #20
 80029d0:	bd90      	pop	{r4, r7, pc}
 80029d2:	46c0      	nop			; (mov r8, r8)

080029d4 <SX1276SetTxConfig>:
void SX1276SetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                        uint32_t bandwidth, uint32_t datarate,
                        uint8_t coderate, uint16_t preambleLen,
                        bool fixLen, bool crcOn, bool freqHopOn,
                        uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 80029d4:	b590      	push	{r4, r7, lr}
 80029d6:	b085      	sub	sp, #20
 80029d8:	af00      	add	r7, sp, #0
 80029da:	60ba      	str	r2, [r7, #8]
 80029dc:	607b      	str	r3, [r7, #4]
 80029de:	230f      	movs	r3, #15
 80029e0:	18fb      	adds	r3, r7, r3
 80029e2:	1c02      	adds	r2, r0, #0
 80029e4:	701a      	strb	r2, [r3, #0]
 80029e6:	230e      	movs	r3, #14
 80029e8:	18fb      	adds	r3, r7, r3
 80029ea:	1c0a      	adds	r2, r1, #0
 80029ec:	701a      	strb	r2, [r3, #0]
    SX1276SetModem( modem );
 80029ee:	230f      	movs	r3, #15
 80029f0:	18fb      	adds	r3, r7, r3
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	0018      	movs	r0, r3
 80029f6:	f000 ffe3 	bl	80039c0 <SX1276SetModem>

    SX1276SetRfTxPower( power );
 80029fa:	230e      	movs	r3, #14
 80029fc:	18fb      	adds	r3, r7, r3
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	b25b      	sxtb	r3, r3
 8002a02:	0018      	movs	r0, r3
 8002a04:	f001 fe80 	bl	8004708 <SX1276SetRfTxPower>

    switch( modem )
 8002a08:	230f      	movs	r3, #15
 8002a0a:	18fb      	adds	r3, r7, r3
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d003      	beq.n	8002a1a <SX1276SetTxConfig+0x46>
 8002a12:	2b01      	cmp	r3, #1
 8002a14:	d100      	bne.n	8002a18 <SX1276SetTxConfig+0x44>
 8002a16:	e0a4      	b.n	8002b62 <SX1276SetTxConfig+0x18e>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 8002a18:	e1a2      	b.n	8002d60 <SX1276SetTxConfig+0x38c>
            SX1276.Settings.Fsk.Power = power;
 8002a1a:	4bd3      	ldr	r3, [pc, #844]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002a1c:	220e      	movs	r2, #14
 8002a1e:	18ba      	adds	r2, r7, r2
 8002a20:	7812      	ldrb	r2, [r2, #0]
 8002a22:	731a      	strb	r2, [r3, #12]
            SX1276.Settings.Fsk.Fdev = fdev;
 8002a24:	4bd0      	ldr	r3, [pc, #832]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002a26:	68ba      	ldr	r2, [r7, #8]
 8002a28:	611a      	str	r2, [r3, #16]
            SX1276.Settings.Fsk.Bandwidth = bandwidth;
 8002a2a:	4bcf      	ldr	r3, [pc, #828]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002a2c:	687a      	ldr	r2, [r7, #4]
 8002a2e:	615a      	str	r2, [r3, #20]
            SX1276.Settings.Fsk.Datarate = datarate;
 8002a30:	4bcd      	ldr	r3, [pc, #820]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002a32:	6a3a      	ldr	r2, [r7, #32]
 8002a34:	61da      	str	r2, [r3, #28]
            SX1276.Settings.Fsk.PreambleLen = preambleLen;
 8002a36:	4bcc      	ldr	r3, [pc, #816]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002a38:	2228      	movs	r2, #40	; 0x28
 8002a3a:	18ba      	adds	r2, r7, r2
 8002a3c:	8812      	ldrh	r2, [r2, #0]
 8002a3e:	841a      	strh	r2, [r3, #32]
            SX1276.Settings.Fsk.FixLen = fixLen;
 8002a40:	4bc9      	ldr	r3, [pc, #804]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002a42:	222c      	movs	r2, #44	; 0x2c
 8002a44:	18ba      	adds	r2, r7, r2
 8002a46:	2122      	movs	r1, #34	; 0x22
 8002a48:	7812      	ldrb	r2, [r2, #0]
 8002a4a:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.CrcOn = crcOn;
 8002a4c:	4bc6      	ldr	r3, [pc, #792]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002a4e:	2230      	movs	r2, #48	; 0x30
 8002a50:	18ba      	adds	r2, r7, r2
 8002a52:	2124      	movs	r1, #36	; 0x24
 8002a54:	7812      	ldrb	r2, [r2, #0]
 8002a56:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.IqInverted = iqInverted;
 8002a58:	4bc3      	ldr	r3, [pc, #780]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002a5a:	223c      	movs	r2, #60	; 0x3c
 8002a5c:	18ba      	adds	r2, r7, r2
 8002a5e:	2125      	movs	r1, #37	; 0x25
 8002a60:	7812      	ldrb	r2, [r2, #0]
 8002a62:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.Fsk.TxTimeout = timeout;
 8002a64:	4bc0      	ldr	r3, [pc, #768]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002a66:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002a68:	629a      	str	r2, [r3, #40]	; 0x28
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 8002a6a:	68b8      	ldr	r0, [r7, #8]
 8002a6c:	f7ff fb4e 	bl	800210c <__aeabi_ui2d>
 8002a70:	2200      	movs	r2, #0
 8002a72:	4bbe      	ldr	r3, [pc, #760]	; (8002d6c <SX1276SetTxConfig+0x398>)
 8002a74:	f7fe f90a 	bl	8000c8c <__aeabi_ddiv>
 8002a78:	0003      	movs	r3, r0
 8002a7a:	000c      	movs	r4, r1
 8002a7c:	0018      	movs	r0, r3
 8002a7e:	0021      	movs	r1, r4
 8002a80:	f7fd fd16 	bl	80004b0 <__aeabi_d2uiz>
 8002a84:	0003      	movs	r3, r0
 8002a86:	b29b      	uxth	r3, r3
 8002a88:	60bb      	str	r3, [r7, #8]
            SX1276Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	0a1b      	lsrs	r3, r3, #8
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	0019      	movs	r1, r3
 8002a92:	2004      	movs	r0, #4
 8002a94:	f000 fff3 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	0019      	movs	r1, r3
 8002a9e:	2005      	movs	r0, #5
 8002aa0:	f000 ffed 	bl	8003a7e <SX1276Write>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 8002aa4:	6a38      	ldr	r0, [r7, #32]
 8002aa6:	f7ff fb31 	bl	800210c <__aeabi_ui2d>
 8002aaa:	0003      	movs	r3, r0
 8002aac:	000c      	movs	r4, r1
 8002aae:	001a      	movs	r2, r3
 8002ab0:	0023      	movs	r3, r4
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	49ae      	ldr	r1, [pc, #696]	; (8002d70 <SX1276SetTxConfig+0x39c>)
 8002ab6:	f7fe f8e9 	bl	8000c8c <__aeabi_ddiv>
 8002aba:	0003      	movs	r3, r0
 8002abc:	000c      	movs	r4, r1
 8002abe:	0018      	movs	r0, r3
 8002ac0:	0021      	movs	r1, r4
 8002ac2:	f7fd fcf5 	bl	80004b0 <__aeabi_d2uiz>
 8002ac6:	0003      	movs	r3, r0
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	623b      	str	r3, [r7, #32]
            SX1276Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8002acc:	6a3b      	ldr	r3, [r7, #32]
 8002ace:	0a1b      	lsrs	r3, r3, #8
 8002ad0:	b2db      	uxtb	r3, r3
 8002ad2:	0019      	movs	r1, r3
 8002ad4:	2002      	movs	r0, #2
 8002ad6:	f000 ffd2 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8002ada:	6a3b      	ldr	r3, [r7, #32]
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	0019      	movs	r1, r3
 8002ae0:	2003      	movs	r0, #3
 8002ae2:	f000 ffcc 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8002ae6:	2328      	movs	r3, #40	; 0x28
 8002ae8:	18fb      	adds	r3, r7, r3
 8002aea:	881b      	ldrh	r3, [r3, #0]
 8002aec:	0a1b      	lsrs	r3, r3, #8
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	0019      	movs	r1, r3
 8002af4:	2025      	movs	r0, #37	; 0x25
 8002af6:	f000 ffc2 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8002afa:	2328      	movs	r3, #40	; 0x28
 8002afc:	18fb      	adds	r3, r7, r3
 8002afe:	881b      	ldrh	r3, [r3, #0]
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	0019      	movs	r1, r3
 8002b04:	2026      	movs	r0, #38	; 0x26
 8002b06:	f000 ffba 	bl	8003a7e <SX1276Write>
                         ( SX1276Read( REG_PACKETCONFIG1 ) &
 8002b0a:	2030      	movs	r0, #48	; 0x30
 8002b0c:	f000 ffcb 	bl	8003aa6 <SX1276Read>
 8002b10:	0003      	movs	r3, r0
 8002b12:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 8002b14:	226f      	movs	r2, #111	; 0x6f
 8002b16:	4013      	ands	r3, r2
 8002b18:	b25a      	sxtb	r2, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 8002b1a:	232c      	movs	r3, #44	; 0x2c
 8002b1c:	18fb      	adds	r3, r7, r3
 8002b1e:	781b      	ldrb	r3, [r3, #0]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d001      	beq.n	8002b28 <SX1276SetTxConfig+0x154>
 8002b24:	2300      	movs	r3, #0
 8002b26:	e001      	b.n	8002b2c <SX1276SetTxConfig+0x158>
 8002b28:	2380      	movs	r3, #128	; 0x80
 8002b2a:	425b      	negs	r3, r3
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	b25a      	sxtb	r2, r3
                           ( crcOn << 4 ) );
 8002b30:	2330      	movs	r3, #48	; 0x30
 8002b32:	18fb      	adds	r3, r7, r3
 8002b34:	781b      	ldrb	r3, [r3, #0]
 8002b36:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8002b38:	b25b      	sxtb	r3, r3
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	b25b      	sxtb	r3, r3
            SX1276Write( REG_PACKETCONFIG1,
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	0019      	movs	r1, r3
 8002b42:	2030      	movs	r0, #48	; 0x30
 8002b44:	f000 ff9b 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8002b48:	2031      	movs	r0, #49	; 0x31
 8002b4a:	f000 ffac 	bl	8003aa6 <SX1276Read>
 8002b4e:	0003      	movs	r3, r0
 8002b50:	001a      	movs	r2, r3
 8002b52:	2340      	movs	r3, #64	; 0x40
 8002b54:	4313      	orrs	r3, r2
 8002b56:	b2db      	uxtb	r3, r3
 8002b58:	0019      	movs	r1, r3
 8002b5a:	2031      	movs	r0, #49	; 0x31
 8002b5c:	f000 ff8f 	bl	8003a7e <SX1276Write>
        break;
 8002b60:	e0fe      	b.n	8002d60 <SX1276SetTxConfig+0x38c>
            SX1276.Settings.LoRa.Power = power;
 8002b62:	4b81      	ldr	r3, [pc, #516]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002b64:	220e      	movs	r2, #14
 8002b66:	18ba      	adds	r2, r7, r2
 8002b68:	213c      	movs	r1, #60	; 0x3c
 8002b6a:	7812      	ldrb	r2, [r2, #0]
 8002b6c:	545a      	strb	r2, [r3, r1]
            if( bandwidth > 2 )
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d900      	bls.n	8002b76 <SX1276SetTxConfig+0x1a2>
                while( 1 );
 8002b74:	e7fe      	b.n	8002b74 <SX1276SetTxConfig+0x1a0>
            bandwidth += 7;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	3307      	adds	r3, #7
 8002b7a:	607b      	str	r3, [r7, #4]
            SX1276.Settings.LoRa.Bandwidth = bandwidth;
 8002b7c:	4b7a      	ldr	r3, [pc, #488]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002b7e:	687a      	ldr	r2, [r7, #4]
 8002b80:	641a      	str	r2, [r3, #64]	; 0x40
            SX1276.Settings.LoRa.Datarate = datarate;
 8002b82:	4b79      	ldr	r3, [pc, #484]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002b84:	6a3a      	ldr	r2, [r7, #32]
 8002b86:	645a      	str	r2, [r3, #68]	; 0x44
            SX1276.Settings.LoRa.Coderate = coderate;
 8002b88:	4b77      	ldr	r3, [pc, #476]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002b8a:	2224      	movs	r2, #36	; 0x24
 8002b8c:	18ba      	adds	r2, r7, r2
 8002b8e:	2149      	movs	r1, #73	; 0x49
 8002b90:	7812      	ldrb	r2, [r2, #0]
 8002b92:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.PreambleLen = preambleLen;
 8002b94:	4b74      	ldr	r3, [pc, #464]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002b96:	2228      	movs	r2, #40	; 0x28
 8002b98:	18ba      	adds	r2, r7, r2
 8002b9a:	214a      	movs	r1, #74	; 0x4a
 8002b9c:	8812      	ldrh	r2, [r2, #0]
 8002b9e:	525a      	strh	r2, [r3, r1]
            SX1276.Settings.LoRa.FixLen = fixLen;
 8002ba0:	4b71      	ldr	r3, [pc, #452]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002ba2:	222c      	movs	r2, #44	; 0x2c
 8002ba4:	18ba      	adds	r2, r7, r2
 8002ba6:	214c      	movs	r1, #76	; 0x4c
 8002ba8:	7812      	ldrb	r2, [r2, #0]
 8002baa:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.FreqHopOn = freqHopOn;
 8002bac:	4b6e      	ldr	r3, [pc, #440]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002bae:	2234      	movs	r2, #52	; 0x34
 8002bb0:	18ba      	adds	r2, r7, r2
 8002bb2:	214f      	movs	r1, #79	; 0x4f
 8002bb4:	7812      	ldrb	r2, [r2, #0]
 8002bb6:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.HopPeriod = hopPeriod;
 8002bb8:	4b6b      	ldr	r3, [pc, #428]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002bba:	2238      	movs	r2, #56	; 0x38
 8002bbc:	18ba      	adds	r2, r7, r2
 8002bbe:	2150      	movs	r1, #80	; 0x50
 8002bc0:	7812      	ldrb	r2, [r2, #0]
 8002bc2:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.CrcOn = crcOn;
 8002bc4:	4b68      	ldr	r3, [pc, #416]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002bc6:	2230      	movs	r2, #48	; 0x30
 8002bc8:	18ba      	adds	r2, r7, r2
 8002bca:	214e      	movs	r1, #78	; 0x4e
 8002bcc:	7812      	ldrb	r2, [r2, #0]
 8002bce:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.IqInverted = iqInverted;
 8002bd0:	4b65      	ldr	r3, [pc, #404]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002bd2:	223c      	movs	r2, #60	; 0x3c
 8002bd4:	18ba      	adds	r2, r7, r2
 8002bd6:	2151      	movs	r1, #81	; 0x51
 8002bd8:	7812      	ldrb	r2, [r2, #0]
 8002bda:	545a      	strb	r2, [r3, r1]
            SX1276.Settings.LoRa.TxTimeout = timeout;
 8002bdc:	4b62      	ldr	r3, [pc, #392]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002bde:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002be0:	655a      	str	r2, [r3, #84]	; 0x54
            if( datarate > 12 )
 8002be2:	6a3b      	ldr	r3, [r7, #32]
 8002be4:	2b0c      	cmp	r3, #12
 8002be6:	d902      	bls.n	8002bee <SX1276SetTxConfig+0x21a>
                datarate = 12;
 8002be8:	230c      	movs	r3, #12
 8002bea:	623b      	str	r3, [r7, #32]
 8002bec:	e004      	b.n	8002bf8 <SX1276SetTxConfig+0x224>
            else if( datarate < 6 )
 8002bee:	6a3b      	ldr	r3, [r7, #32]
 8002bf0:	2b05      	cmp	r3, #5
 8002bf2:	d801      	bhi.n	8002bf8 <SX1276SetTxConfig+0x224>
                datarate = 6;
 8002bf4:	2306      	movs	r3, #6
 8002bf6:	623b      	str	r3, [r7, #32]
            if( ( ( bandwidth == 7 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2b07      	cmp	r3, #7
 8002bfc:	d105      	bne.n	8002c0a <SX1276SetTxConfig+0x236>
 8002bfe:	6a3b      	ldr	r3, [r7, #32]
 8002c00:	2b0b      	cmp	r3, #11
 8002c02:	d008      	beq.n	8002c16 <SX1276SetTxConfig+0x242>
 8002c04:	6a3b      	ldr	r3, [r7, #32]
 8002c06:	2b0c      	cmp	r3, #12
 8002c08:	d005      	beq.n	8002c16 <SX1276SetTxConfig+0x242>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2b08      	cmp	r3, #8
 8002c0e:	d107      	bne.n	8002c20 <SX1276SetTxConfig+0x24c>
                ( ( bandwidth == 8 ) && ( datarate == 12 ) ) )
 8002c10:	6a3b      	ldr	r3, [r7, #32]
 8002c12:	2b0c      	cmp	r3, #12
 8002c14:	d104      	bne.n	8002c20 <SX1276SetTxConfig+0x24c>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x01;
 8002c16:	4b54      	ldr	r3, [pc, #336]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002c18:	2248      	movs	r2, #72	; 0x48
 8002c1a:	2101      	movs	r1, #1
 8002c1c:	5499      	strb	r1, [r3, r2]
 8002c1e:	e003      	b.n	8002c28 <SX1276SetTxConfig+0x254>
                SX1276.Settings.LoRa.LowDatarateOptimize = 0x00;
 8002c20:	4b51      	ldr	r3, [pc, #324]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002c22:	2248      	movs	r2, #72	; 0x48
 8002c24:	2100      	movs	r1, #0
 8002c26:	5499      	strb	r1, [r3, r2]
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 8002c28:	4b4f      	ldr	r3, [pc, #316]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002c2a:	224f      	movs	r2, #79	; 0x4f
 8002c2c:	5c9b      	ldrb	r3, [r3, r2]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d013      	beq.n	8002c5a <SX1276SetTxConfig+0x286>
                SX1276Write( REG_LR_PLLHOP, ( SX1276Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 8002c32:	2044      	movs	r0, #68	; 0x44
 8002c34:	f000 ff37 	bl	8003aa6 <SX1276Read>
 8002c38:	0003      	movs	r3, r0
 8002c3a:	001a      	movs	r2, r3
 8002c3c:	2380      	movs	r3, #128	; 0x80
 8002c3e:	425b      	negs	r3, r3
 8002c40:	4313      	orrs	r3, r2
 8002c42:	b2db      	uxtb	r3, r3
 8002c44:	0019      	movs	r1, r3
 8002c46:	2044      	movs	r0, #68	; 0x44
 8002c48:	f000 ff19 	bl	8003a7e <SX1276Write>
                SX1276Write( REG_LR_HOPPERIOD, SX1276.Settings.LoRa.HopPeriod );
 8002c4c:	4b46      	ldr	r3, [pc, #280]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002c4e:	2250      	movs	r2, #80	; 0x50
 8002c50:	5c9b      	ldrb	r3, [r3, r2]
 8002c52:	0019      	movs	r1, r3
 8002c54:	2024      	movs	r0, #36	; 0x24
 8002c56:	f000 ff12 	bl	8003a7e <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG1 ) &
 8002c5a:	201d      	movs	r0, #29
 8002c5c:	f000 ff23 	bl	8003aa6 <SX1276Read>
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	011b      	lsls	r3, r3, #4
 8002c66:	b2da      	uxtb	r2, r3
 8002c68:	2324      	movs	r3, #36	; 0x24
 8002c6a:	18fb      	adds	r3, r7, r3
 8002c6c:	781b      	ldrb	r3, [r3, #0]
 8002c6e:	18db      	adds	r3, r3, r3
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	4313      	orrs	r3, r2
 8002c74:	b2da      	uxtb	r2, r3
            SX1276Write( REG_LR_MODEMCONFIG1,
 8002c76:	232c      	movs	r3, #44	; 0x2c
 8002c78:	18fb      	adds	r3, r7, r3
 8002c7a:	781b      	ldrb	r3, [r3, #0]
                           ( bandwidth << 4 ) | ( coderate << 1 ) |
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG1,
 8002c80:	0019      	movs	r1, r3
 8002c82:	201d      	movs	r0, #29
 8002c84:	f000 fefb 	bl	8003a7e <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG2 ) &
 8002c88:	201e      	movs	r0, #30
 8002c8a:	f000 ff0c 	bl	8003aa6 <SX1276Read>
 8002c8e:	0003      	movs	r3, r0
 8002c90:	001a      	movs	r2, r3
                           RFLR_MODEMCONFIG2_SF_MASK &
 8002c92:	230b      	movs	r3, #11
 8002c94:	4013      	ands	r3, r2
 8002c96:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 8002c98:	6a3b      	ldr	r3, [r7, #32]
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	011b      	lsls	r3, r3, #4
 8002c9e:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_RXPAYLOADCRC_MASK ) |
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) | ( crcOn << 2 ) );
 8002ca4:	2330      	movs	r3, #48	; 0x30
 8002ca6:	18fb      	adds	r3, r7, r3
 8002ca8:	781b      	ldrb	r3, [r3, #0]
 8002caa:	009b      	lsls	r3, r3, #2
 8002cac:	b2db      	uxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG2,
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	0019      	movs	r1, r3
 8002cb4:	201e      	movs	r0, #30
 8002cb6:	f000 fee2 	bl	8003a7e <SX1276Write>
                         ( SX1276Read( REG_LR_MODEMCONFIG3 ) &
 8002cba:	2026      	movs	r0, #38	; 0x26
 8002cbc:	f000 fef3 	bl	8003aa6 <SX1276Read>
 8002cc0:	0003      	movs	r3, r0
 8002cc2:	b25b      	sxtb	r3, r3
 8002cc4:	2208      	movs	r2, #8
 8002cc6:	4393      	bics	r3, r2
 8002cc8:	b25a      	sxtb	r2, r3
                           ( SX1276.Settings.LoRa.LowDatarateOptimize << 3 ) );
 8002cca:	4b27      	ldr	r3, [pc, #156]	; (8002d68 <SX1276SetTxConfig+0x394>)
 8002ccc:	2148      	movs	r1, #72	; 0x48
 8002cce:	5c5b      	ldrb	r3, [r3, r1]
 8002cd0:	00db      	lsls	r3, r3, #3
                           RFLR_MODEMCONFIG3_LOWDATARATEOPTIMIZE_MASK ) |
 8002cd2:	b25b      	sxtb	r3, r3
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	b25b      	sxtb	r3, r3
            SX1276Write( REG_LR_MODEMCONFIG3,
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	0019      	movs	r1, r3
 8002cdc:	2026      	movs	r0, #38	; 0x26
 8002cde:	f000 fece 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8002ce2:	2328      	movs	r3, #40	; 0x28
 8002ce4:	18fb      	adds	r3, r7, r3
 8002ce6:	881b      	ldrh	r3, [r3, #0]
 8002ce8:	0a1b      	lsrs	r3, r3, #8
 8002cea:	b29b      	uxth	r3, r3
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	0019      	movs	r1, r3
 8002cf0:	2020      	movs	r0, #32
 8002cf2:	f000 fec4 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 8002cf6:	2328      	movs	r3, #40	; 0x28
 8002cf8:	18fb      	adds	r3, r7, r3
 8002cfa:	881b      	ldrh	r3, [r3, #0]
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	0019      	movs	r1, r3
 8002d00:	2021      	movs	r0, #33	; 0x21
 8002d02:	f000 febc 	bl	8003a7e <SX1276Write>
            if( datarate == 6 )
 8002d06:	6a3b      	ldr	r3, [r7, #32]
 8002d08:	2b06      	cmp	r3, #6
 8002d0a:	d114      	bne.n	8002d36 <SX1276SetTxConfig+0x362>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8002d0c:	2031      	movs	r0, #49	; 0x31
 8002d0e:	f000 feca 	bl	8003aa6 <SX1276Read>
 8002d12:	0003      	movs	r3, r0
 8002d14:	b25b      	sxtb	r3, r3
 8002d16:	2207      	movs	r2, #7
 8002d18:	4393      	bics	r3, r2
 8002d1a:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002d1c:	2205      	movs	r2, #5
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	b25b      	sxtb	r3, r3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	0019      	movs	r1, r3
 8002d26:	2031      	movs	r0, #49	; 0x31
 8002d28:	f000 fea9 	bl	8003a7e <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8002d2c:	210c      	movs	r1, #12
 8002d2e:	2037      	movs	r0, #55	; 0x37
 8002d30:	f000 fea5 	bl	8003a7e <SX1276Write>
        break;
 8002d34:	e013      	b.n	8002d5e <SX1276SetTxConfig+0x38a>
                             ( SX1276Read( REG_LR_DETECTOPTIMIZE ) &
 8002d36:	2031      	movs	r0, #49	; 0x31
 8002d38:	f000 feb5 	bl	8003aa6 <SX1276Read>
 8002d3c:	0003      	movs	r3, r0
 8002d3e:	b25b      	sxtb	r3, r3
 8002d40:	2207      	movs	r2, #7
 8002d42:	4393      	bics	r3, r2
 8002d44:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002d46:	2203      	movs	r2, #3
 8002d48:	4313      	orrs	r3, r2
 8002d4a:	b25b      	sxtb	r3, r3
                SX1276Write( REG_LR_DETECTOPTIMIZE,
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	0019      	movs	r1, r3
 8002d50:	2031      	movs	r0, #49	; 0x31
 8002d52:	f000 fe94 	bl	8003a7e <SX1276Write>
                SX1276Write( REG_LR_DETECTIONTHRESHOLD,
 8002d56:	210a      	movs	r1, #10
 8002d58:	2037      	movs	r0, #55	; 0x37
 8002d5a:	f000 fe90 	bl	8003a7e <SX1276Write>
        break;
 8002d5e:	46c0      	nop			; (mov r8, r8)
}
 8002d60:	46c0      	nop			; (mov r8, r8)
 8002d62:	46bd      	mov	sp, r7
 8002d64:	b005      	add	sp, #20
 8002d66:	bd90      	pop	{r4, r7, pc}
 8002d68:	20000558 	.word	0x20000558
 8002d6c:	404e8480 	.word	0x404e8480
 8002d70:	417e8480 	.word	0x417e8480

08002d74 <SX1276GetTimeOnAir>:

uint32_t SX1276GetTimeOnAir( RadioModems_t modem, uint8_t pktLen )
{
 8002d74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d76:	b095      	sub	sp, #84	; 0x54
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	0002      	movs	r2, r0
 8002d7c:	1dfb      	adds	r3, r7, #7
 8002d7e:	701a      	strb	r2, [r3, #0]
 8002d80:	1dbb      	adds	r3, r7, #6
 8002d82:	1c0a      	adds	r2, r1, #0
 8002d84:	701a      	strb	r2, [r3, #0]
    double airTime = 0;
 8002d86:	2300      	movs	r3, #0
 8002d88:	2400      	movs	r4, #0
 8002d8a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002d8c:	64fc      	str	r4, [r7, #76]	; 0x4c

    switch( modem )
 8002d8e:	1dfb      	adds	r3, r7, #7
 8002d90:	781b      	ldrb	r3, [r3, #0]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d003      	beq.n	8002d9e <SX1276GetTimeOnAir+0x2a>
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d100      	bne.n	8002d9c <SX1276GetTimeOnAir+0x28>
 8002d9a:	e082      	b.n	8002ea2 <SX1276GetTimeOnAir+0x12e>
 8002d9c:	e15c      	b.n	8003058 <SX1276GetTimeOnAir+0x2e4>
    {
    case MODEM_FSK:
        {
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8002d9e:	4bb3      	ldr	r3, [pc, #716]	; (800306c <SX1276GetTimeOnAir+0x2f8>)
 8002da0:	8c1b      	ldrh	r3, [r3, #32]
 8002da2:	001c      	movs	r4, r3
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8002da4:	2027      	movs	r0, #39	; 0x27
 8002da6:	f000 fe7e 	bl	8003aa6 <SX1276Read>
 8002daa:	0003      	movs	r3, r0
 8002dac:	001a      	movs	r2, r3
 8002dae:	23f8      	movs	r3, #248	; 0xf8
 8002db0:	439a      	bics	r2, r3
 8002db2:	0013      	movs	r3, r2
 8002db4:	3301      	adds	r3, #1
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8002db6:	18e3      	adds	r3, r4, r3
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8002db8:	0018      	movs	r0, r3
 8002dba:	f7ff f965 	bl	8002088 <__aeabi_i2d>
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8002dbe:	4bab      	ldr	r3, [pc, #684]	; (800306c <SX1276GetTimeOnAir+0x2f8>)
 8002dc0:	2222      	movs	r2, #34	; 0x22
 8002dc2:	5c9b      	ldrb	r3, [r3, r2]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d002      	beq.n	8002dce <SX1276GetTimeOnAir+0x5a>
 8002dc8:	2300      	movs	r3, #0
 8002dca:	2400      	movs	r4, #0
 8002dcc:	e001      	b.n	8002dd2 <SX1276GetTimeOnAir+0x5e>
 8002dce:	2300      	movs	r3, #0
 8002dd0:	4ca7      	ldr	r4, [pc, #668]	; (8003070 <SX1276GetTimeOnAir+0x2fc>)
                                     ( ( SX1276Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8002dd2:	001a      	movs	r2, r3
 8002dd4:	0023      	movs	r3, r4
 8002dd6:	f7fd fc49 	bl	800066c <__aeabi_dadd>
 8002dda:	0003      	movs	r3, r0
 8002ddc:	000c      	movs	r4, r1
 8002dde:	001d      	movs	r5, r3
 8002de0:	0026      	movs	r6, r4
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8002de2:	2030      	movs	r0, #48	; 0x30
 8002de4:	f000 fe5f 	bl	8003aa6 <SX1276Read>
 8002de8:	0003      	movs	r3, r0
 8002dea:	001a      	movs	r2, r3
 8002dec:	23f9      	movs	r3, #249	; 0xf9
 8002dee:	439a      	bics	r2, r3
 8002df0:	1e13      	subs	r3, r2, #0
 8002df2:	d002      	beq.n	8002dfa <SX1276GetTimeOnAir+0x86>
 8002df4:	2300      	movs	r3, #0
 8002df6:	4c9e      	ldr	r4, [pc, #632]	; (8003070 <SX1276GetTimeOnAir+0x2fc>)
 8002df8:	e001      	b.n	8002dfe <SX1276GetTimeOnAir+0x8a>
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	2400      	movs	r4, #0
                                     ( ( SX1276.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8002dfe:	001a      	movs	r2, r3
 8002e00:	0023      	movs	r3, r4
 8002e02:	0028      	movs	r0, r5
 8002e04:	0031      	movs	r1, r6
 8002e06:	f7fd fc31 	bl	800066c <__aeabi_dadd>
 8002e0a:	0003      	movs	r3, r0
 8002e0c:	000c      	movs	r4, r1
 8002e0e:	0025      	movs	r5, r4
 8002e10:	001c      	movs	r4, r3
                                     ( ( ( SX1276Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8002e12:	1dbb      	adds	r3, r7, #6
 8002e14:	781b      	ldrb	r3, [r3, #0]
 8002e16:	0018      	movs	r0, r3
 8002e18:	f7ff f936 	bl	8002088 <__aeabi_i2d>
 8002e1c:	0002      	movs	r2, r0
 8002e1e:	000b      	movs	r3, r1
 8002e20:	0020      	movs	r0, r4
 8002e22:	0029      	movs	r1, r5
 8002e24:	f7fd fc22 	bl	800066c <__aeabi_dadd>
 8002e28:	0003      	movs	r3, r0
 8002e2a:	000c      	movs	r4, r1
 8002e2c:	0018      	movs	r0, r3
 8002e2e:	0021      	movs	r1, r4
                                     pktLen +
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8002e30:	4b8e      	ldr	r3, [pc, #568]	; (800306c <SX1276GetTimeOnAir+0x2f8>)
 8002e32:	2224      	movs	r2, #36	; 0x24
 8002e34:	5c9b      	ldrb	r3, [r3, r2]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d003      	beq.n	8002e42 <SX1276GetTimeOnAir+0xce>
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	2480      	movs	r4, #128	; 0x80
 8002e3e:	05e4      	lsls	r4, r4, #23
 8002e40:	e001      	b.n	8002e46 <SX1276GetTimeOnAir+0xd2>
 8002e42:	2300      	movs	r3, #0
 8002e44:	2400      	movs	r4, #0
                                     pktLen +
 8002e46:	001a      	movs	r2, r3
 8002e48:	0023      	movs	r3, r4
 8002e4a:	f7fd fc0f 	bl	800066c <__aeabi_dadd>
 8002e4e:	0003      	movs	r3, r0
 8002e50:	000c      	movs	r4, r1
 8002e52:	0018      	movs	r0, r3
 8002e54:	0021      	movs	r1, r4
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8002e56:	2200      	movs	r2, #0
 8002e58:	4b86      	ldr	r3, [pc, #536]	; (8003074 <SX1276GetTimeOnAir+0x300>)
 8002e5a:	f7fe fb4b 	bl	80014f4 <__aeabi_dmul>
 8002e5e:	0003      	movs	r3, r0
 8002e60:	000c      	movs	r4, r1
 8002e62:	0025      	movs	r5, r4
 8002e64:	001c      	movs	r4, r3
                                     SX1276.Settings.Fsk.Datarate ) * 1e3 );
 8002e66:	4b81      	ldr	r3, [pc, #516]	; (800306c <SX1276GetTimeOnAir+0x2f8>)
 8002e68:	69db      	ldr	r3, [r3, #28]
                                     ( ( SX1276.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8002e6a:	0018      	movs	r0, r3
 8002e6c:	f7ff f94e 	bl	800210c <__aeabi_ui2d>
 8002e70:	0002      	movs	r2, r0
 8002e72:	000b      	movs	r3, r1
 8002e74:	0020      	movs	r0, r4
 8002e76:	0029      	movs	r1, r5
 8002e78:	f7fd ff08 	bl	8000c8c <__aeabi_ddiv>
 8002e7c:	0003      	movs	r3, r0
 8002e7e:	000c      	movs	r4, r1
 8002e80:	0018      	movs	r0, r3
 8002e82:	0021      	movs	r1, r4
            airTime = round( ( 8 * ( SX1276.Settings.Fsk.PreambleLen +
 8002e84:	2200      	movs	r2, #0
 8002e86:	4b7c      	ldr	r3, [pc, #496]	; (8003078 <SX1276GetTimeOnAir+0x304>)
 8002e88:	f7fe fb34 	bl	80014f4 <__aeabi_dmul>
 8002e8c:	0003      	movs	r3, r0
 8002e8e:	000c      	movs	r4, r1
 8002e90:	0018      	movs	r0, r3
 8002e92:	0021      	movs	r1, r4
 8002e94:	f008 fd74 	bl	800b980 <round>
 8002e98:	0003      	movs	r3, r0
 8002e9a:	000c      	movs	r4, r1
 8002e9c:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e9e:	64fc      	str	r4, [r7, #76]	; 0x4c
        }
        break;
 8002ea0:	e0da      	b.n	8003058 <SX1276GetTimeOnAir+0x2e4>
    case MODEM_LORA:
        {
            double bw = 0.0;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	2400      	movs	r4, #0
 8002ea6:	643b      	str	r3, [r7, #64]	; 0x40
 8002ea8:	647c      	str	r4, [r7, #68]	; 0x44
            // REMARK: When using LoRa modem only bandwidths 125, 250 and 500 kHz are supported
            switch( SX1276.Settings.LoRa.Bandwidth )
 8002eaa:	4b70      	ldr	r3, [pc, #448]	; (800306c <SX1276GetTimeOnAir+0x2f8>)
 8002eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eae:	2b08      	cmp	r3, #8
 8002eb0:	d008      	beq.n	8002ec4 <SX1276GetTimeOnAir+0x150>
 8002eb2:	2b09      	cmp	r3, #9
 8002eb4:	d00b      	beq.n	8002ece <SX1276GetTimeOnAir+0x15a>
 8002eb6:	2b07      	cmp	r3, #7
 8002eb8:	d10e      	bne.n	8002ed8 <SX1276GetTimeOnAir+0x164>
            //    break;
            //case 6: // 62.5 kHz
            //    bw = 625e2;
            //    break;
            case 7: // 125 kHz
                bw = 125e3;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	4c6f      	ldr	r4, [pc, #444]	; (800307c <SX1276GetTimeOnAir+0x308>)
 8002ebe:	643b      	str	r3, [r7, #64]	; 0x40
 8002ec0:	647c      	str	r4, [r7, #68]	; 0x44
                break;
 8002ec2:	e009      	b.n	8002ed8 <SX1276GetTimeOnAir+0x164>
            case 8: // 250 kHz
                bw = 250e3;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	4c6e      	ldr	r4, [pc, #440]	; (8003080 <SX1276GetTimeOnAir+0x30c>)
 8002ec8:	643b      	str	r3, [r7, #64]	; 0x40
 8002eca:	647c      	str	r4, [r7, #68]	; 0x44
                break;
 8002ecc:	e004      	b.n	8002ed8 <SX1276GetTimeOnAir+0x164>
            case 9: // 500 kHz
                bw = 500e3;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	4c6c      	ldr	r4, [pc, #432]	; (8003084 <SX1276GetTimeOnAir+0x310>)
 8002ed2:	643b      	str	r3, [r7, #64]	; 0x40
 8002ed4:	647c      	str	r4, [r7, #68]	; 0x44
                break;
 8002ed6:	46c0      	nop			; (mov r8, r8)
            }

            // Symbol rate : time for one symbol (secs)
            double rs = bw / ( 1 << SX1276.Settings.LoRa.Datarate );
 8002ed8:	4b64      	ldr	r3, [pc, #400]	; (800306c <SX1276GetTimeOnAir+0x2f8>)
 8002eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002edc:	2201      	movs	r2, #1
 8002ede:	409a      	lsls	r2, r3
 8002ee0:	0013      	movs	r3, r2
 8002ee2:	0018      	movs	r0, r3
 8002ee4:	f7ff f8d0 	bl	8002088 <__aeabi_i2d>
 8002ee8:	0003      	movs	r3, r0
 8002eea:	000c      	movs	r4, r1
 8002eec:	001a      	movs	r2, r3
 8002eee:	0023      	movs	r3, r4
 8002ef0:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002ef2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002ef4:	f7fd feca 	bl	8000c8c <__aeabi_ddiv>
 8002ef8:	0003      	movs	r3, r0
 8002efa:	000c      	movs	r4, r1
 8002efc:	63bb      	str	r3, [r7, #56]	; 0x38
 8002efe:	63fc      	str	r4, [r7, #60]	; 0x3c
            double ts = 1 / rs;
 8002f00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002f02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f04:	2000      	movs	r0, #0
 8002f06:	495a      	ldr	r1, [pc, #360]	; (8003070 <SX1276GetTimeOnAir+0x2fc>)
 8002f08:	f7fd fec0 	bl	8000c8c <__aeabi_ddiv>
 8002f0c:	0003      	movs	r3, r0
 8002f0e:	000c      	movs	r4, r1
 8002f10:	633b      	str	r3, [r7, #48]	; 0x30
 8002f12:	637c      	str	r4, [r7, #52]	; 0x34
            // time of preamble
            double tPreamble = ( SX1276.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 8002f14:	4b55      	ldr	r3, [pc, #340]	; (800306c <SX1276GetTimeOnAir+0x2f8>)
 8002f16:	224a      	movs	r2, #74	; 0x4a
 8002f18:	5a9b      	ldrh	r3, [r3, r2]
 8002f1a:	0018      	movs	r0, r3
 8002f1c:	f7ff f8b4 	bl	8002088 <__aeabi_i2d>
 8002f20:	2200      	movs	r2, #0
 8002f22:	4b59      	ldr	r3, [pc, #356]	; (8003088 <SX1276GetTimeOnAir+0x314>)
 8002f24:	f7fd fba2 	bl	800066c <__aeabi_dadd>
 8002f28:	0003      	movs	r3, r0
 8002f2a:	000c      	movs	r4, r1
 8002f2c:	0018      	movs	r0, r3
 8002f2e:	0021      	movs	r1, r4
 8002f30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002f32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f34:	f7fe fade 	bl	80014f4 <__aeabi_dmul>
 8002f38:	0003      	movs	r3, r0
 8002f3a:	000c      	movs	r4, r1
 8002f3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f3e:	62fc      	str	r4, [r7, #44]	; 0x2c
            // Symbol length of payload and time
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8002f40:	1dbb      	adds	r3, r7, #6
 8002f42:	781b      	ldrb	r3, [r3, #0]
 8002f44:	00db      	lsls	r3, r3, #3
 8002f46:	001a      	movs	r2, r3
 8002f48:	4b48      	ldr	r3, [pc, #288]	; (800306c <SX1276GetTimeOnAir+0x2f8>)
 8002f4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	1ad3      	subs	r3, r2, r3
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 8002f50:	4a46      	ldr	r2, [pc, #280]	; (800306c <SX1276GetTimeOnAir+0x2f8>)
 8002f52:	214e      	movs	r1, #78	; 0x4e
 8002f54:	5c52      	ldrb	r2, [r2, r1]
 8002f56:	0112      	lsls	r2, r2, #4
 8002f58:	189a      	adds	r2, r3, r2
                                 ( SX1276.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 8002f5a:	4b44      	ldr	r3, [pc, #272]	; (800306c <SX1276GetTimeOnAir+0x2f8>)
 8002f5c:	214c      	movs	r1, #76	; 0x4c
 8002f5e:	5c5b      	ldrb	r3, [r3, r1]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <SX1276GetTimeOnAir+0x1f4>
 8002f64:	2314      	movs	r3, #20
 8002f66:	e000      	b.n	8002f6a <SX1276GetTimeOnAir+0x1f6>
 8002f68:	2300      	movs	r3, #0
                                 28 + 16 * SX1276.Settings.LoRa.CrcOn -
 8002f6a:	1ad3      	subs	r3, r2, r3
 8002f6c:	331c      	adds	r3, #28
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8002f6e:	0018      	movs	r0, r3
 8002f70:	f7ff f8cc 	bl	800210c <__aeabi_ui2d>
 8002f74:	0004      	movs	r4, r0
 8002f76:	000d      	movs	r5, r1
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 8002f78:	4b3c      	ldr	r3, [pc, #240]	; (800306c <SX1276GetTimeOnAir+0x2f8>)
 8002f7a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8002f7c:	4b3b      	ldr	r3, [pc, #236]	; (800306c <SX1276GetTimeOnAir+0x2f8>)
 8002f7e:	2148      	movs	r1, #72	; 0x48
 8002f80:	5c5b      	ldrb	r3, [r3, r1]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	dd01      	ble.n	8002f8a <SX1276GetTimeOnAir+0x216>
 8002f86:	2302      	movs	r3, #2
 8002f88:	e000      	b.n	8002f8c <SX1276GetTimeOnAir+0x218>
 8002f8a:	2300      	movs	r3, #0
                                 ( double )( 4 * ( SX1276.Settings.LoRa.Datarate -
 8002f8c:	1ad3      	subs	r3, r2, r3
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	0018      	movs	r0, r3
 8002f92:	f7ff f8bb 	bl	800210c <__aeabi_ui2d>
 8002f96:	0002      	movs	r2, r0
 8002f98:	000b      	movs	r3, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8002f9a:	0020      	movs	r0, r4
 8002f9c:	0029      	movs	r1, r5
 8002f9e:	f7fd fe75 	bl	8000c8c <__aeabi_ddiv>
 8002fa2:	0003      	movs	r3, r0
 8002fa4:	000c      	movs	r4, r1
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	0021      	movs	r1, r4
 8002faa:	f008 fbe5 	bl	800b778 <ceil>
 8002fae:	0004      	movs	r4, r0
 8002fb0:	000d      	movs	r5, r1
                                 ( SX1276.Settings.LoRa.Coderate + 4 );
 8002fb2:	4b2e      	ldr	r3, [pc, #184]	; (800306c <SX1276GetTimeOnAir+0x2f8>)
 8002fb4:	2249      	movs	r2, #73	; 0x49
 8002fb6:	5c9b      	ldrb	r3, [r3, r2]
 8002fb8:	3304      	adds	r3, #4
                                 ( ( SX1276.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8002fba:	0018      	movs	r0, r3
 8002fbc:	f7ff f864 	bl	8002088 <__aeabi_i2d>
 8002fc0:	0002      	movs	r2, r0
 8002fc2:	000b      	movs	r3, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1276.Settings.LoRa.Datarate +
 8002fc4:	0020      	movs	r0, r4
 8002fc6:	0029      	movs	r1, r5
 8002fc8:	f7fe fa94 	bl	80014f4 <__aeabi_dmul>
 8002fcc:	0003      	movs	r3, r0
 8002fce:	000c      	movs	r4, r1
 8002fd0:	623b      	str	r3, [r7, #32]
 8002fd2:	627c      	str	r4, [r7, #36]	; 0x24
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	6a38      	ldr	r0, [r7, #32]
 8002fda:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002fdc:	f7fd fa34 	bl	8000448 <__aeabi_dcmpgt>
 8002fe0:	1e03      	subs	r3, r0, #0
 8002fe2:	d008      	beq.n	8002ff6 <SX1276GetTimeOnAir+0x282>
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	4b23      	ldr	r3, [pc, #140]	; (8003074 <SX1276GetTimeOnAir+0x300>)
 8002fe8:	6a38      	ldr	r0, [r7, #32]
 8002fea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002fec:	f7fd fb3e 	bl	800066c <__aeabi_dadd>
 8002ff0:	0003      	movs	r3, r0
 8002ff2:	000c      	movs	r4, r1
 8002ff4:	e001      	b.n	8002ffa <SX1276GetTimeOnAir+0x286>
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	4c1e      	ldr	r4, [pc, #120]	; (8003074 <SX1276GetTimeOnAir+0x300>)
 8002ffa:	61bb      	str	r3, [r7, #24]
 8002ffc:	61fc      	str	r4, [r7, #28]
            double tPayload = nPayload * ts;
 8002ffe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003002:	69b8      	ldr	r0, [r7, #24]
 8003004:	69f9      	ldr	r1, [r7, #28]
 8003006:	f7fe fa75 	bl	80014f4 <__aeabi_dmul>
 800300a:	0003      	movs	r3, r0
 800300c:	000c      	movs	r4, r1
 800300e:	613b      	str	r3, [r7, #16]
 8003010:	617c      	str	r4, [r7, #20]
            // Time on air
            double tOnAir = tPreamble + tPayload;
 8003012:	693a      	ldr	r2, [r7, #16]
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003018:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800301a:	f7fd fb27 	bl	800066c <__aeabi_dadd>
 800301e:	0003      	movs	r3, r0
 8003020:	000c      	movs	r4, r1
 8003022:	60bb      	str	r3, [r7, #8]
 8003024:	60fc      	str	r4, [r7, #12]
            // return ms secs
            airTime = floor( tOnAir * 1e3 + 0.999 );
 8003026:	2200      	movs	r2, #0
 8003028:	4b13      	ldr	r3, [pc, #76]	; (8003078 <SX1276GetTimeOnAir+0x304>)
 800302a:	68b8      	ldr	r0, [r7, #8]
 800302c:	68f9      	ldr	r1, [r7, #12]
 800302e:	f7fe fa61 	bl	80014f4 <__aeabi_dmul>
 8003032:	0003      	movs	r3, r0
 8003034:	000c      	movs	r4, r1
 8003036:	0018      	movs	r0, r3
 8003038:	0021      	movs	r1, r4
 800303a:	4a14      	ldr	r2, [pc, #80]	; (800308c <SX1276GetTimeOnAir+0x318>)
 800303c:	4b14      	ldr	r3, [pc, #80]	; (8003090 <SX1276GetTimeOnAir+0x31c>)
 800303e:	f7fd fb15 	bl	800066c <__aeabi_dadd>
 8003042:	0003      	movs	r3, r0
 8003044:	000c      	movs	r4, r1
 8003046:	0018      	movs	r0, r3
 8003048:	0021      	movs	r1, r4
 800304a:	f008 fc17 	bl	800b87c <floor>
 800304e:	0003      	movs	r3, r0
 8003050:	000c      	movs	r4, r1
 8003052:	64bb      	str	r3, [r7, #72]	; 0x48
 8003054:	64fc      	str	r4, [r7, #76]	; 0x4c
        }
        break;
 8003056:	46c0      	nop			; (mov r8, r8)
    }
    return (uint32_t) airTime;
 8003058:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 800305a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800305c:	f7fd fa28 	bl	80004b0 <__aeabi_d2uiz>
 8003060:	0003      	movs	r3, r0
}
 8003062:	0018      	movs	r0, r3
 8003064:	46bd      	mov	sp, r7
 8003066:	b015      	add	sp, #84	; 0x54
 8003068:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800306a:	46c0      	nop			; (mov r8, r8)
 800306c:	20000558 	.word	0x20000558
 8003070:	3ff00000 	.word	0x3ff00000
 8003074:	40200000 	.word	0x40200000
 8003078:	408f4000 	.word	0x408f4000
 800307c:	40fe8480 	.word	0x40fe8480
 8003080:	410e8480 	.word	0x410e8480
 8003084:	411e8480 	.word	0x411e8480
 8003088:	40110000 	.word	0x40110000
 800308c:	d916872b 	.word	0xd916872b
 8003090:	3feff7ce 	.word	0x3feff7ce

08003094 <SX1276Send>:

void SX1276Send( uint8_t *buffer, uint8_t size )
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b084      	sub	sp, #16
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
 800309c:	000a      	movs	r2, r1
 800309e:	1cfb      	adds	r3, r7, #3
 80030a0:	701a      	strb	r2, [r3, #0]
    uint32_t txTimeout = 0;
 80030a2:	2300      	movs	r3, #0
 80030a4:	60fb      	str	r3, [r7, #12]

    switch( SX1276.Settings.Modem )
 80030a6:	4b59      	ldr	r3, [pc, #356]	; (800320c <SX1276Send+0x178>)
 80030a8:	795b      	ldrb	r3, [r3, #5]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d002      	beq.n	80030b4 <SX1276Send+0x20>
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d04c      	beq.n	800314c <SX1276Send+0xb8>
 80030b2:	e0a2      	b.n	80031fa <SX1276Send+0x166>
    {
    case MODEM_FSK:
        {
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 80030b4:	4b55      	ldr	r3, [pc, #340]	; (800320c <SX1276Send+0x178>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	871a      	strh	r2, [r3, #56]	; 0x38
            SX1276.Settings.FskPacketHandler.Size = size;
 80030ba:	1cfb      	adds	r3, r7, #3
 80030bc:	781b      	ldrb	r3, [r3, #0]
 80030be:	b29a      	uxth	r2, r3
 80030c0:	4b52      	ldr	r3, [pc, #328]	; (800320c <SX1276Send+0x178>)
 80030c2:	86da      	strh	r2, [r3, #54]	; 0x36

            if( SX1276.Settings.Fsk.FixLen == false )
 80030c4:	4b51      	ldr	r3, [pc, #324]	; (800320c <SX1276Send+0x178>)
 80030c6:	2222      	movs	r2, #34	; 0x22
 80030c8:	5c9b      	ldrb	r3, [r3, r2]
 80030ca:	2201      	movs	r2, #1
 80030cc:	4053      	eors	r3, r2
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d005      	beq.n	80030e0 <SX1276Send+0x4c>
            {
                SX1276WriteFifo( ( uint8_t* )&size, 1 );
 80030d4:	1cfb      	adds	r3, r7, #3
 80030d6:	2101      	movs	r1, #1
 80030d8:	0018      	movs	r0, r3
 80030da:	f000 fd85 	bl	8003be8 <SX1276WriteFifo>
 80030de:	e005      	b.n	80030ec <SX1276Send+0x58>
            }
            else
            {
                SX1276Write( REG_PAYLOADLENGTH, size );
 80030e0:	1cfb      	adds	r3, r7, #3
 80030e2:	781b      	ldrb	r3, [r3, #0]
 80030e4:	0019      	movs	r1, r3
 80030e6:	2032      	movs	r0, #50	; 0x32
 80030e8:	f000 fcc9 	bl	8003a7e <SX1276Write>
            }

            if( ( size > 0 ) && ( size <= 64 ) )
 80030ec:	1cfb      	adds	r3, r7, #3
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d009      	beq.n	8003108 <SX1276Send+0x74>
 80030f4:	1cfb      	adds	r3, r7, #3
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	2b40      	cmp	r3, #64	; 0x40
 80030fa:	d805      	bhi.n	8003108 <SX1276Send+0x74>
            {
                SX1276.Settings.FskPacketHandler.ChunkSize = size;
 80030fc:	1cfb      	adds	r3, r7, #3
 80030fe:	7819      	ldrb	r1, [r3, #0]
 8003100:	4b42      	ldr	r3, [pc, #264]	; (800320c <SX1276Send+0x178>)
 8003102:	223b      	movs	r2, #59	; 0x3b
 8003104:	5499      	strb	r1, [r3, r2]
 8003106:	e00b      	b.n	8003120 <SX1276Send+0x8c>
            }
            else
            {
                memcpy1( RxTxBuffer, buffer, size );
 8003108:	1cfb      	adds	r3, r7, #3
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	b29a      	uxth	r2, r3
 800310e:	6879      	ldr	r1, [r7, #4]
 8003110:	4b3f      	ldr	r3, [pc, #252]	; (8003210 <SX1276Send+0x17c>)
 8003112:	0018      	movs	r0, r3
 8003114:	f005 ffdb 	bl	80090ce <memcpy1>
                SX1276.Settings.FskPacketHandler.ChunkSize = 32;
 8003118:	4b3c      	ldr	r3, [pc, #240]	; (800320c <SX1276Send+0x178>)
 800311a:	223b      	movs	r2, #59	; 0x3b
 800311c:	2120      	movs	r1, #32
 800311e:	5499      	strb	r1, [r3, r2]
            }

            // Write payload buffer
            SX1276WriteFifo( buffer, SX1276.Settings.FskPacketHandler.ChunkSize );
 8003120:	4b3a      	ldr	r3, [pc, #232]	; (800320c <SX1276Send+0x178>)
 8003122:	223b      	movs	r2, #59	; 0x3b
 8003124:	5c9a      	ldrb	r2, [r3, r2]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	0011      	movs	r1, r2
 800312a:	0018      	movs	r0, r3
 800312c:	f000 fd5c 	bl	8003be8 <SX1276WriteFifo>
            SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8003130:	4b36      	ldr	r3, [pc, #216]	; (800320c <SX1276Send+0x178>)
 8003132:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 8003134:	4b35      	ldr	r3, [pc, #212]	; (800320c <SX1276Send+0x178>)
 8003136:	213b      	movs	r1, #59	; 0x3b
 8003138:	5c5b      	ldrb	r3, [r3, r1]
 800313a:	b29b      	uxth	r3, r3
 800313c:	18d3      	adds	r3, r2, r3
 800313e:	b29a      	uxth	r2, r3
 8003140:	4b32      	ldr	r3, [pc, #200]	; (800320c <SX1276Send+0x178>)
 8003142:	871a      	strh	r2, [r3, #56]	; 0x38
            txTimeout = SX1276.Settings.Fsk.TxTimeout;
 8003144:	4b31      	ldr	r3, [pc, #196]	; (800320c <SX1276Send+0x178>)
 8003146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003148:	60fb      	str	r3, [r7, #12]
        }
        break;
 800314a:	e056      	b.n	80031fa <SX1276Send+0x166>
    case MODEM_LORA:
        {
            if( SX1276.Settings.LoRa.IqInverted == true )
 800314c:	4b2f      	ldr	r3, [pc, #188]	; (800320c <SX1276Send+0x178>)
 800314e:	2251      	movs	r2, #81	; 0x51
 8003150:	5c9b      	ldrb	r3, [r3, r2]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d011      	beq.n	800317a <SX1276Send+0xe6>
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8003156:	2033      	movs	r0, #51	; 0x33
 8003158:	f000 fca5 	bl	8003aa6 <SX1276Read>
 800315c:	0003      	movs	r3, r0
 800315e:	001a      	movs	r2, r3
 8003160:	2341      	movs	r3, #65	; 0x41
 8003162:	439a      	bics	r2, r3
 8003164:	0013      	movs	r3, r2
 8003166:	b2db      	uxtb	r3, r3
 8003168:	0019      	movs	r1, r3
 800316a:	2033      	movs	r0, #51	; 0x33
 800316c:	f000 fc87 	bl	8003a7e <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8003170:	2119      	movs	r1, #25
 8003172:	203b      	movs	r0, #59	; 0x3b
 8003174:	f000 fc83 	bl	8003a7e <SX1276Write>
 8003178:	e013      	b.n	80031a2 <SX1276Send+0x10e>
            }
            else
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 800317a:	2033      	movs	r0, #51	; 0x33
 800317c:	f000 fc93 	bl	8003aa6 <SX1276Read>
 8003180:	0003      	movs	r3, r0
 8003182:	b25b      	sxtb	r3, r3
 8003184:	2241      	movs	r2, #65	; 0x41
 8003186:	4393      	bics	r3, r2
 8003188:	b25b      	sxtb	r3, r3
 800318a:	2201      	movs	r2, #1
 800318c:	4313      	orrs	r3, r2
 800318e:	b25b      	sxtb	r3, r3
 8003190:	b2db      	uxtb	r3, r3
 8003192:	0019      	movs	r1, r3
 8003194:	2033      	movs	r0, #51	; 0x33
 8003196:	f000 fc72 	bl	8003a7e <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 800319a:	211d      	movs	r1, #29
 800319c:	203b      	movs	r0, #59	; 0x3b
 800319e:	f000 fc6e 	bl	8003a7e <SX1276Write>
            }

            SX1276.Settings.LoRaPacketHandler.Size = size;
 80031a2:	1cfb      	adds	r3, r7, #3
 80031a4:	7819      	ldrb	r1, [r3, #0]
 80031a6:	4b19      	ldr	r3, [pc, #100]	; (800320c <SX1276Send+0x178>)
 80031a8:	225c      	movs	r2, #92	; 0x5c
 80031aa:	5499      	strb	r1, [r3, r2]

            // Initializes the payload size
            SX1276Write( REG_LR_PAYLOADLENGTH, size );
 80031ac:	1cfb      	adds	r3, r7, #3
 80031ae:	781b      	ldrb	r3, [r3, #0]
 80031b0:	0019      	movs	r1, r3
 80031b2:	2022      	movs	r0, #34	; 0x22
 80031b4:	f000 fc63 	bl	8003a7e <SX1276Write>

            // Full buffer used for Tx
            SX1276Write( REG_LR_FIFOTXBASEADDR, 0 );
 80031b8:	2100      	movs	r1, #0
 80031ba:	200e      	movs	r0, #14
 80031bc:	f000 fc5f 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 80031c0:	2100      	movs	r1, #0
 80031c2:	200d      	movs	r0, #13
 80031c4:	f000 fc5b 	bl	8003a7e <SX1276Write>

            // FIFO operations can not take place in Sleep mode
            if( ( SX1276Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 80031c8:	2001      	movs	r0, #1
 80031ca:	f000 fc6c 	bl	8003aa6 <SX1276Read>
 80031ce:	0003      	movs	r3, r0
 80031d0:	001a      	movs	r2, r3
 80031d2:	23f8      	movs	r3, #248	; 0xf8
 80031d4:	439a      	bics	r2, r3
 80031d6:	1e13      	subs	r3, r2, #0
 80031d8:	d104      	bne.n	80031e4 <SX1276Send+0x150>
            {
                SX1276SetStby( );
 80031da:	f000 f835 	bl	8003248 <SX1276SetStby>
                DelayMs( 1 );
 80031de:	2001      	movs	r0, #1
 80031e0:	f005 fd16 	bl	8008c10 <DelayMs>
            }
            // Write payload buffer
            SX1276WriteFifo( buffer, size );
 80031e4:	1cfb      	adds	r3, r7, #3
 80031e6:	781a      	ldrb	r2, [r3, #0]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	0011      	movs	r1, r2
 80031ec:	0018      	movs	r0, r3
 80031ee:	f000 fcfb 	bl	8003be8 <SX1276WriteFifo>
            txTimeout = SX1276.Settings.LoRa.TxTimeout;
 80031f2:	4b06      	ldr	r3, [pc, #24]	; (800320c <SX1276Send+0x178>)
 80031f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031f6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80031f8:	46c0      	nop			; (mov r8, r8)
    }

    SX1276SetTx( txTimeout );
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	0018      	movs	r0, r3
 80031fe:	f000 fa25 	bl	800364c <SX1276SetTx>
}
 8003202:	46c0      	nop			; (mov r8, r8)
 8003204:	46bd      	mov	sp, r7
 8003206:	b004      	add	sp, #16
 8003208:	bd80      	pop	{r7, pc}
 800320a:	46c0      	nop			; (mov r8, r8)
 800320c:	20000558 	.word	0x20000558
 8003210:	20000108 	.word	0x20000108

08003214 <SX1276SetSleep>:

void SX1276SetSleep( void )
{
 8003214:	b580      	push	{r7, lr}
 8003216:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8003218:	4b08      	ldr	r3, [pc, #32]	; (800323c <SX1276SetSleep+0x28>)
 800321a:	0018      	movs	r0, r3
 800321c:	f005 fe7a 	bl	8008f14 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8003220:	4b07      	ldr	r3, [pc, #28]	; (8003240 <SX1276SetSleep+0x2c>)
 8003222:	0018      	movs	r0, r3
 8003224:	f005 fe76 	bl	8008f14 <TimerStop>

    SX1276SetOpMode( RF_OPMODE_SLEEP );
 8003228:	2000      	movs	r0, #0
 800322a:	f000 fb9d 	bl	8003968 <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 800322e:	4b05      	ldr	r3, [pc, #20]	; (8003244 <SX1276SetSleep+0x30>)
 8003230:	2200      	movs	r2, #0
 8003232:	711a      	strb	r2, [r3, #4]
}
 8003234:	46c0      	nop			; (mov r8, r8)
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}
 800323a:	46c0      	nop			; (mov r8, r8)
 800323c:	200005b8 	.word	0x200005b8
 8003240:	20000530 	.word	0x20000530
 8003244:	20000558 	.word	0x20000558

08003248 <SX1276SetStby>:

void SX1276SetStby( void )
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 800324c:	4b08      	ldr	r3, [pc, #32]	; (8003270 <SX1276SetStby+0x28>)
 800324e:	0018      	movs	r0, r3
 8003250:	f005 fe60 	bl	8008f14 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8003254:	4b07      	ldr	r3, [pc, #28]	; (8003274 <SX1276SetStby+0x2c>)
 8003256:	0018      	movs	r0, r3
 8003258:	f005 fe5c 	bl	8008f14 <TimerStop>

    SX1276SetOpMode( RF_OPMODE_STANDBY );
 800325c:	2001      	movs	r0, #1
 800325e:	f000 fb83 	bl	8003968 <SX1276SetOpMode>
    SX1276.Settings.State = RF_IDLE;
 8003262:	4b05      	ldr	r3, [pc, #20]	; (8003278 <SX1276SetStby+0x30>)
 8003264:	2200      	movs	r2, #0
 8003266:	711a      	strb	r2, [r3, #4]
}
 8003268:	46c0      	nop			; (mov r8, r8)
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	46c0      	nop			; (mov r8, r8)
 8003270:	200005b8 	.word	0x200005b8
 8003274:	20000530 	.word	0x20000530
 8003278:	20000558 	.word	0x20000558

0800327c <SX1276SetRx>:

void SX1276SetRx( uint32_t timeout )
{
 800327c:	b5b0      	push	{r4, r5, r7, lr}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
    bool rxContinuous = false;
 8003284:	230f      	movs	r3, #15
 8003286:	18fb      	adds	r3, r7, r3
 8003288:	2200      	movs	r2, #0
 800328a:	701a      	strb	r2, [r3, #0]

    switch( SX1276.Settings.Modem )
 800328c:	4be0      	ldr	r3, [pc, #896]	; (8003610 <SX1276SetRx+0x394>)
 800328e:	795b      	ldrb	r3, [r3, #5]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d002      	beq.n	800329a <SX1276SetRx+0x1e>
 8003294:	2b01      	cmp	r3, #1
 8003296:	d041      	beq.n	800331c <SX1276SetRx+0xa0>
 8003298:	e128      	b.n	80034ec <SX1276SetRx+0x270>
    {
    case MODEM_FSK:
        {
            rxContinuous = SX1276.Settings.Fsk.RxContinuous;
 800329a:	230f      	movs	r3, #15
 800329c:	18fb      	adds	r3, r7, r3
 800329e:	4adc      	ldr	r2, [pc, #880]	; (8003610 <SX1276SetRx+0x394>)
 80032a0:	2126      	movs	r1, #38	; 0x26
 80032a2:	5c52      	ldrb	r2, [r2, r1]
 80032a4:	701a      	strb	r2, [r3, #0]
            // DIO1=FifoLevel
            // DIO2=SyncAddr
            // DIO3=FifoEmpty
            // DIO4=Preamble
            // DIO5=ModeReady
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80032a6:	2040      	movs	r0, #64	; 0x40
 80032a8:	f000 fbfd 	bl	8003aa6 <SX1276Read>
 80032ac:	0003      	movs	r3, r0
 80032ae:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
                                                                            RF_DIOMAPPING1_DIO0_00 |
 80032b0:	2203      	movs	r2, #3
 80032b2:	4013      	ands	r3, r2
 80032b4:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_00 |
 80032b6:	220c      	movs	r2, #12
 80032b8:	4313      	orrs	r3, r2
 80032ba:	b25b      	sxtb	r3, r3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	0019      	movs	r1, r3
 80032c0:	2040      	movs	r0, #64	; 0x40
 80032c2:	f000 fbdc 	bl	8003a7e <SX1276Write>
                                                                            RF_DIOMAPPING1_DIO2_11 );

            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 80032c6:	2041      	movs	r0, #65	; 0x41
 80032c8:	f000 fbed 	bl	8003aa6 <SX1276Read>
 80032cc:	0003      	movs	r3, r0
 80032ce:	001a      	movs	r2, r3
 80032d0:	233f      	movs	r3, #63	; 0x3f
 80032d2:	425b      	negs	r3, r3
 80032d4:	4313      	orrs	r3, r2
 80032d6:	b2db      	uxtb	r3, r3
 80032d8:	0019      	movs	r1, r3
 80032da:	2041      	movs	r0, #65	; 0x41
 80032dc:	f000 fbcf 	bl	8003a7e <SX1276Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) |
                                                                            RF_DIOMAPPING2_DIO4_11 |
                                                                            RF_DIOMAPPING2_MAP_PREAMBLEDETECT );

            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 80032e0:	2035      	movs	r0, #53	; 0x35
 80032e2:	f000 fbe0 	bl	8003aa6 <SX1276Read>
 80032e6:	0003      	movs	r3, r0
 80032e8:	001a      	movs	r2, r3
 80032ea:	233f      	movs	r3, #63	; 0x3f
 80032ec:	4013      	ands	r3, r2
 80032ee:	b2d9      	uxtb	r1, r3
 80032f0:	4bc7      	ldr	r3, [pc, #796]	; (8003610 <SX1276SetRx+0x394>)
 80032f2:	223a      	movs	r2, #58	; 0x3a
 80032f4:	5499      	strb	r1, [r3, r2]

            SX1276Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 80032f6:	211e      	movs	r1, #30
 80032f8:	200d      	movs	r0, #13
 80032fa:	f000 fbc0 	bl	8003a7e <SX1276Write>

            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 80032fe:	4bc4      	ldr	r3, [pc, #784]	; (8003610 <SX1276SetRx+0x394>)
 8003300:	222c      	movs	r2, #44	; 0x2c
 8003302:	2100      	movs	r1, #0
 8003304:	5499      	strb	r1, [r3, r2]
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8003306:	4bc2      	ldr	r3, [pc, #776]	; (8003610 <SX1276SetRx+0x394>)
 8003308:	222d      	movs	r2, #45	; 0x2d
 800330a:	2100      	movs	r1, #0
 800330c:	5499      	strb	r1, [r3, r2]
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 800330e:	4bc0      	ldr	r3, [pc, #768]	; (8003610 <SX1276SetRx+0x394>)
 8003310:	2200      	movs	r2, #0
 8003312:	871a      	strh	r2, [r3, #56]	; 0x38
            SX1276.Settings.FskPacketHandler.Size = 0;
 8003314:	4bbe      	ldr	r3, [pc, #760]	; (8003610 <SX1276SetRx+0x394>)
 8003316:	2200      	movs	r2, #0
 8003318:	86da      	strh	r2, [r3, #54]	; 0x36
        }
        break;
 800331a:	e0e7      	b.n	80034ec <SX1276SetRx+0x270>
    case MODEM_LORA:
        {
            if( SX1276.Settings.LoRa.IqInverted == true )
 800331c:	4bbc      	ldr	r3, [pc, #752]	; (8003610 <SX1276SetRx+0x394>)
 800331e:	2251      	movs	r2, #81	; 0x51
 8003320:	5c9b      	ldrb	r3, [r3, r2]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d010      	beq.n	8003348 <SX1276SetRx+0xcc>
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8003326:	2033      	movs	r0, #51	; 0x33
 8003328:	f000 fbbd 	bl	8003aa6 <SX1276Read>
 800332c:	0003      	movs	r3, r0
 800332e:	001a      	movs	r2, r3
 8003330:	2341      	movs	r3, #65	; 0x41
 8003332:	4313      	orrs	r3, r2
 8003334:	b2db      	uxtb	r3, r3
 8003336:	0019      	movs	r1, r3
 8003338:	2033      	movs	r0, #51	; 0x33
 800333a:	f000 fba0 	bl	8003a7e <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 800333e:	2119      	movs	r1, #25
 8003340:	203b      	movs	r0, #59	; 0x3b
 8003342:	f000 fb9c 	bl	8003a7e <SX1276Write>
 8003346:	e013      	b.n	8003370 <SX1276SetRx+0xf4>
            }
            else
            {
                SX1276Write( REG_LR_INVERTIQ, ( ( SX1276Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8003348:	2033      	movs	r0, #51	; 0x33
 800334a:	f000 fbac 	bl	8003aa6 <SX1276Read>
 800334e:	0003      	movs	r3, r0
 8003350:	b25b      	sxtb	r3, r3
 8003352:	2241      	movs	r2, #65	; 0x41
 8003354:	4393      	bics	r3, r2
 8003356:	b25b      	sxtb	r3, r3
 8003358:	2201      	movs	r2, #1
 800335a:	4313      	orrs	r3, r2
 800335c:	b25b      	sxtb	r3, r3
 800335e:	b2db      	uxtb	r3, r3
 8003360:	0019      	movs	r1, r3
 8003362:	2033      	movs	r0, #51	; 0x33
 8003364:	f000 fb8b 	bl	8003a7e <SX1276Write>
                SX1276Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8003368:	211d      	movs	r1, #29
 800336a:	203b      	movs	r0, #59	; 0x3b
 800336c:	f000 fb87 	bl	8003a7e <SX1276Write>
            }

            // ERRATA 2.3 - Receiver Spurious Reception of a LoRa Signal
            if( SX1276.Settings.LoRa.Bandwidth < 9 )
 8003370:	4ba7      	ldr	r3, [pc, #668]	; (8003610 <SX1276SetRx+0x394>)
 8003372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003374:	2b08      	cmp	r3, #8
 8003376:	d900      	bls.n	800337a <SX1276SetRx+0xfe>
 8003378:	e076      	b.n	8003468 <SX1276SetRx+0x1ec>
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) & 0x7F );
 800337a:	2031      	movs	r0, #49	; 0x31
 800337c:	f000 fb93 	bl	8003aa6 <SX1276Read>
 8003380:	0003      	movs	r3, r0
 8003382:	001a      	movs	r2, r3
 8003384:	237f      	movs	r3, #127	; 0x7f
 8003386:	4013      	ands	r3, r2
 8003388:	b2db      	uxtb	r3, r3
 800338a:	0019      	movs	r1, r3
 800338c:	2031      	movs	r0, #49	; 0x31
 800338e:	f000 fb76 	bl	8003a7e <SX1276Write>
                SX1276Write( REG_LR_TEST30, 0x00 );
 8003392:	2100      	movs	r1, #0
 8003394:	2030      	movs	r0, #48	; 0x30
 8003396:	f000 fb72 	bl	8003a7e <SX1276Write>
                switch( SX1276.Settings.LoRa.Bandwidth )
 800339a:	4b9d      	ldr	r3, [pc, #628]	; (8003610 <SX1276SetRx+0x394>)
 800339c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339e:	2b08      	cmp	r3, #8
 80033a0:	d86f      	bhi.n	8003482 <SX1276SetRx+0x206>
 80033a2:	009a      	lsls	r2, r3, #2
 80033a4:	4b9b      	ldr	r3, [pc, #620]	; (8003614 <SX1276SetRx+0x398>)
 80033a6:	18d3      	adds	r3, r2, r3
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	469f      	mov	pc, r3
                {
                case 0: // 7.8 kHz
                    SX1276Write( REG_LR_TEST2F, 0x48 );
 80033ac:	2148      	movs	r1, #72	; 0x48
 80033ae:	202f      	movs	r0, #47	; 0x2f
 80033b0:	f000 fb65 	bl	8003a7e <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 7810 );
 80033b4:	4b96      	ldr	r3, [pc, #600]	; (8003610 <SX1276SetRx+0x394>)
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	4a97      	ldr	r2, [pc, #604]	; (8003618 <SX1276SetRx+0x39c>)
 80033ba:	4694      	mov	ip, r2
 80033bc:	4463      	add	r3, ip
 80033be:	0018      	movs	r0, r3
 80033c0:	f7fe ff8a 	bl	80022d8 <SX1276SetChannel>
                    break;
 80033c4:	e05d      	b.n	8003482 <SX1276SetRx+0x206>
                case 1: // 10.4 kHz
                    SX1276Write( REG_LR_TEST2F, 0x44 );
 80033c6:	2144      	movs	r1, #68	; 0x44
 80033c8:	202f      	movs	r0, #47	; 0x2f
 80033ca:	f000 fb58 	bl	8003a7e <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 10420 );
 80033ce:	4b90      	ldr	r3, [pc, #576]	; (8003610 <SX1276SetRx+0x394>)
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	4a92      	ldr	r2, [pc, #584]	; (800361c <SX1276SetRx+0x3a0>)
 80033d4:	4694      	mov	ip, r2
 80033d6:	4463      	add	r3, ip
 80033d8:	0018      	movs	r0, r3
 80033da:	f7fe ff7d 	bl	80022d8 <SX1276SetChannel>
                    break;
 80033de:	e050      	b.n	8003482 <SX1276SetRx+0x206>
                case 2: // 15.6 kHz
                    SX1276Write( REG_LR_TEST2F, 0x44 );
 80033e0:	2144      	movs	r1, #68	; 0x44
 80033e2:	202f      	movs	r0, #47	; 0x2f
 80033e4:	f000 fb4b 	bl	8003a7e <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 15620 );
 80033e8:	4b89      	ldr	r3, [pc, #548]	; (8003610 <SX1276SetRx+0x394>)
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	4a8c      	ldr	r2, [pc, #560]	; (8003620 <SX1276SetRx+0x3a4>)
 80033ee:	4694      	mov	ip, r2
 80033f0:	4463      	add	r3, ip
 80033f2:	0018      	movs	r0, r3
 80033f4:	f7fe ff70 	bl	80022d8 <SX1276SetChannel>
                    break;
 80033f8:	e043      	b.n	8003482 <SX1276SetRx+0x206>
                case 3: // 20.8 kHz
                    SX1276Write( REG_LR_TEST2F, 0x44 );
 80033fa:	2144      	movs	r1, #68	; 0x44
 80033fc:	202f      	movs	r0, #47	; 0x2f
 80033fe:	f000 fb3e 	bl	8003a7e <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 20830 );
 8003402:	4b83      	ldr	r3, [pc, #524]	; (8003610 <SX1276SetRx+0x394>)
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	4a87      	ldr	r2, [pc, #540]	; (8003624 <SX1276SetRx+0x3a8>)
 8003408:	4694      	mov	ip, r2
 800340a:	4463      	add	r3, ip
 800340c:	0018      	movs	r0, r3
 800340e:	f7fe ff63 	bl	80022d8 <SX1276SetChannel>
                    break;
 8003412:	e036      	b.n	8003482 <SX1276SetRx+0x206>
                case 4: // 31.2 kHz
                    SX1276Write( REG_LR_TEST2F, 0x44 );
 8003414:	2144      	movs	r1, #68	; 0x44
 8003416:	202f      	movs	r0, #47	; 0x2f
 8003418:	f000 fb31 	bl	8003a7e <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 31250 );
 800341c:	4b7c      	ldr	r3, [pc, #496]	; (8003610 <SX1276SetRx+0x394>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	4a81      	ldr	r2, [pc, #516]	; (8003628 <SX1276SetRx+0x3ac>)
 8003422:	4694      	mov	ip, r2
 8003424:	4463      	add	r3, ip
 8003426:	0018      	movs	r0, r3
 8003428:	f7fe ff56 	bl	80022d8 <SX1276SetChannel>
                    break;
 800342c:	e029      	b.n	8003482 <SX1276SetRx+0x206>
                case 5: // 41.4 kHz
                    SX1276Write( REG_LR_TEST2F, 0x44 );
 800342e:	2144      	movs	r1, #68	; 0x44
 8003430:	202f      	movs	r0, #47	; 0x2f
 8003432:	f000 fb24 	bl	8003a7e <SX1276Write>
                    SX1276SetChannel(SX1276.Settings.Channel + 41670 );
 8003436:	4b76      	ldr	r3, [pc, #472]	; (8003610 <SX1276SetRx+0x394>)
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	4a7c      	ldr	r2, [pc, #496]	; (800362c <SX1276SetRx+0x3b0>)
 800343c:	4694      	mov	ip, r2
 800343e:	4463      	add	r3, ip
 8003440:	0018      	movs	r0, r3
 8003442:	f7fe ff49 	bl	80022d8 <SX1276SetChannel>
                    break;
 8003446:	e01c      	b.n	8003482 <SX1276SetRx+0x206>
                case 6: // 62.5 kHz
                    SX1276Write( REG_LR_TEST2F, 0x40 );
 8003448:	2140      	movs	r1, #64	; 0x40
 800344a:	202f      	movs	r0, #47	; 0x2f
 800344c:	f000 fb17 	bl	8003a7e <SX1276Write>
                    break;
 8003450:	e017      	b.n	8003482 <SX1276SetRx+0x206>
                case 7: // 125 kHz
                    SX1276Write( REG_LR_TEST2F, 0x40 );
 8003452:	2140      	movs	r1, #64	; 0x40
 8003454:	202f      	movs	r0, #47	; 0x2f
 8003456:	f000 fb12 	bl	8003a7e <SX1276Write>
                    break;
 800345a:	e012      	b.n	8003482 <SX1276SetRx+0x206>
                case 8: // 250 kHz
                    SX1276Write( REG_LR_TEST2F, 0x40 );
 800345c:	2140      	movs	r1, #64	; 0x40
 800345e:	202f      	movs	r0, #47	; 0x2f
 8003460:	f000 fb0d 	bl	8003a7e <SX1276Write>
                    break;
 8003464:	46c0      	nop			; (mov r8, r8)
 8003466:	e00c      	b.n	8003482 <SX1276SetRx+0x206>
                }
            }
            else
            {
                SX1276Write( REG_LR_DETECTOPTIMIZE, SX1276Read( REG_LR_DETECTOPTIMIZE ) | 0x80 );
 8003468:	2031      	movs	r0, #49	; 0x31
 800346a:	f000 fb1c 	bl	8003aa6 <SX1276Read>
 800346e:	0003      	movs	r3, r0
 8003470:	001a      	movs	r2, r3
 8003472:	2380      	movs	r3, #128	; 0x80
 8003474:	425b      	negs	r3, r3
 8003476:	4313      	orrs	r3, r2
 8003478:	b2db      	uxtb	r3, r3
 800347a:	0019      	movs	r1, r3
 800347c:	2031      	movs	r0, #49	; 0x31
 800347e:	f000 fafe 	bl	8003a7e <SX1276Write>
            }

            rxContinuous = SX1276.Settings.LoRa.RxContinuous;
 8003482:	230f      	movs	r3, #15
 8003484:	18fb      	adds	r3, r7, r3
 8003486:	4a62      	ldr	r2, [pc, #392]	; (8003610 <SX1276SetRx+0x394>)
 8003488:	2152      	movs	r1, #82	; 0x52
 800348a:	5c52      	ldrb	r2, [r2, r1]
 800348c:	701a      	strb	r2, [r3, #0]

            if( SX1276.Settings.LoRa.FreqHopOn == true )
 800348e:	4b60      	ldr	r3, [pc, #384]	; (8003610 <SX1276SetRx+0x394>)
 8003490:	224f      	movs	r2, #79	; 0x4f
 8003492:	5c9b      	ldrb	r3, [r3, r2]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d010      	beq.n	80034ba <SX1276SetRx+0x23e>
            {
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 8003498:	211d      	movs	r1, #29
 800349a:	2011      	movs	r0, #17
 800349c:	f000 faef 	bl	8003a7e <SX1276Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone, DIO2=FhssChangeChannel
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 80034a0:	2040      	movs	r0, #64	; 0x40
 80034a2:	f000 fb00 	bl	8003aa6 <SX1276Read>
 80034a6:	0003      	movs	r3, r0
 80034a8:	001a      	movs	r2, r3
 80034aa:	2333      	movs	r3, #51	; 0x33
 80034ac:	4013      	ands	r3, r2
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	0019      	movs	r1, r3
 80034b2:	2040      	movs	r0, #64	; 0x40
 80034b4:	f000 fae3 	bl	8003a7e <SX1276Write>
 80034b8:	e00f      	b.n	80034da <SX1276SetRx+0x25e>
            }
            else
            {
                SX1276Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 80034ba:	211f      	movs	r1, #31
 80034bc:	2011      	movs	r0, #17
 80034be:	f000 fade 	bl	8003a7e <SX1276Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 80034c2:	2040      	movs	r0, #64	; 0x40
 80034c4:	f000 faef 	bl	8003aa6 <SX1276Read>
 80034c8:	0003      	movs	r3, r0
 80034ca:	001a      	movs	r2, r3
 80034cc:	233f      	movs	r3, #63	; 0x3f
 80034ce:	4013      	ands	r3, r2
 80034d0:	b2db      	uxtb	r3, r3
 80034d2:	0019      	movs	r1, r3
 80034d4:	2040      	movs	r0, #64	; 0x40
 80034d6:	f000 fad2 	bl	8003a7e <SX1276Write>
            }
            SX1276Write( REG_LR_FIFORXBASEADDR, 0 );
 80034da:	2100      	movs	r1, #0
 80034dc:	200f      	movs	r0, #15
 80034de:	f000 face 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_LR_FIFOADDRPTR, 0 );
 80034e2:	2100      	movs	r1, #0
 80034e4:	200d      	movs	r0, #13
 80034e6:	f000 faca 	bl	8003a7e <SX1276Write>
        }
        break;
 80034ea:	46c0      	nop			; (mov r8, r8)
    }

    memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
 80034ec:	2380      	movs	r3, #128	; 0x80
 80034ee:	005a      	lsls	r2, r3, #1
 80034f0:	4b4f      	ldr	r3, [pc, #316]	; (8003630 <SX1276SetRx+0x3b4>)
 80034f2:	2100      	movs	r1, #0
 80034f4:	0018      	movs	r0, r3
 80034f6:	f007 fd1c 	bl	800af32 <memset>

    SX1276.Settings.State = RF_RX_RUNNING;
 80034fa:	4b45      	ldr	r3, [pc, #276]	; (8003610 <SX1276SetRx+0x394>)
 80034fc:	2201      	movs	r2, #1
 80034fe:	711a      	strb	r2, [r3, #4]
    if( timeout != 0 )
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d009      	beq.n	800351a <SX1276SetRx+0x29e>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8003506:	687a      	ldr	r2, [r7, #4]
 8003508:	4b4a      	ldr	r3, [pc, #296]	; (8003634 <SX1276SetRx+0x3b8>)
 800350a:	0011      	movs	r1, r2
 800350c:	0018      	movs	r0, r3
 800350e:	f005 fd95 	bl	800903c <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 8003512:	4b48      	ldr	r3, [pc, #288]	; (8003634 <SX1276SetRx+0x3b8>)
 8003514:	0018      	movs	r0, r3
 8003516:	f005 fbe7 	bl	8008ce8 <TimerStart>
    }

    if( SX1276.Settings.Modem == MODEM_FSK )
 800351a:	4b3d      	ldr	r3, [pc, #244]	; (8003610 <SX1276SetRx+0x394>)
 800351c:	795b      	ldrb	r3, [r3, #5]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d165      	bne.n	80035ee <SX1276SetRx+0x372>
    {
        SX1276SetOpMode( RF_OPMODE_RECEIVER );
 8003522:	2005      	movs	r0, #5
 8003524:	f000 fa20 	bl	8003968 <SX1276SetOpMode>

        if( rxContinuous == false )
 8003528:	230f      	movs	r3, #15
 800352a:	18fb      	adds	r3, r7, r3
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	2201      	movs	r2, #1
 8003530:	4053      	eors	r3, r2
 8003532:	b2db      	uxtb	r3, r3
 8003534:	2b00      	cmp	r3, #0
 8003536:	d066      	beq.n	8003606 <SX1276SetRx+0x38a>
        {
            TimerSetValue( &RxTimeoutSyncWord, (uint32_t) ceil( ( 8.0 * ( SX1276.Settings.Fsk.PreambleLen +
 8003538:	4b35      	ldr	r3, [pc, #212]	; (8003610 <SX1276SetRx+0x394>)
 800353a:	8c1b      	ldrh	r3, [r3, #32]
 800353c:	0018      	movs	r0, r3
 800353e:	f7fe fda3 	bl	8002088 <__aeabi_i2d>
 8003542:	0004      	movs	r4, r0
 8003544:	000d      	movs	r5, r1
                                                             ( ( SX1276Read( REG_SYNCCONFIG ) &
 8003546:	2027      	movs	r0, #39	; 0x27
 8003548:	f000 faad 	bl	8003aa6 <SX1276Read>
 800354c:	0003      	movs	r3, r0
 800354e:	001a      	movs	r2, r3
 8003550:	23f8      	movs	r3, #248	; 0xf8
 8003552:	439a      	bics	r2, r3
 8003554:	0013      	movs	r3, r2
                                                                ~RF_SYNCCONFIG_SYNCSIZE_MASK ) +
 8003556:	0018      	movs	r0, r3
 8003558:	f7fe fd96 	bl	8002088 <__aeabi_i2d>
 800355c:	2200      	movs	r2, #0
 800355e:	4b36      	ldr	r3, [pc, #216]	; (8003638 <SX1276SetRx+0x3bc>)
 8003560:	f7fd f884 	bl	800066c <__aeabi_dadd>
 8003564:	0002      	movs	r2, r0
 8003566:	000b      	movs	r3, r1
            TimerSetValue( &RxTimeoutSyncWord, (uint32_t) ceil( ( 8.0 * ( SX1276.Settings.Fsk.PreambleLen +
 8003568:	0020      	movs	r0, r4
 800356a:	0029      	movs	r1, r5
 800356c:	f7fd f87e 	bl	800066c <__aeabi_dadd>
 8003570:	0003      	movs	r3, r0
 8003572:	000c      	movs	r4, r1
 8003574:	0018      	movs	r0, r3
 8003576:	0021      	movs	r1, r4
                                                                1.0 ) + 10.0 ) /
 8003578:	2200      	movs	r2, #0
 800357a:	4b30      	ldr	r3, [pc, #192]	; (800363c <SX1276SetRx+0x3c0>)
 800357c:	f7fd f876 	bl	800066c <__aeabi_dadd>
 8003580:	0003      	movs	r3, r0
 8003582:	000c      	movs	r4, r1
 8003584:	0018      	movs	r0, r3
 8003586:	0021      	movs	r1, r4
            TimerSetValue( &RxTimeoutSyncWord, (uint32_t) ceil( ( 8.0 * ( SX1276.Settings.Fsk.PreambleLen +
 8003588:	2200      	movs	r2, #0
 800358a:	4b2d      	ldr	r3, [pc, #180]	; (8003640 <SX1276SetRx+0x3c4>)
 800358c:	f7fd ffb2 	bl	80014f4 <__aeabi_dmul>
 8003590:	0003      	movs	r3, r0
 8003592:	000c      	movs	r4, r1
 8003594:	0025      	movs	r5, r4
 8003596:	001c      	movs	r4, r3
                                                             ( double )SX1276.Settings.Fsk.Datarate ) * 1e3 ) + 4 );
 8003598:	4b1d      	ldr	r3, [pc, #116]	; (8003610 <SX1276SetRx+0x394>)
 800359a:	69db      	ldr	r3, [r3, #28]
 800359c:	0018      	movs	r0, r3
 800359e:	f7fe fdb5 	bl	800210c <__aeabi_ui2d>
 80035a2:	0002      	movs	r2, r0
 80035a4:	000b      	movs	r3, r1
                                                                1.0 ) + 10.0 ) /
 80035a6:	0020      	movs	r0, r4
 80035a8:	0029      	movs	r1, r5
 80035aa:	f7fd fb6f 	bl	8000c8c <__aeabi_ddiv>
 80035ae:	0003      	movs	r3, r0
 80035b0:	000c      	movs	r4, r1
 80035b2:	0018      	movs	r0, r3
 80035b4:	0021      	movs	r1, r4
            TimerSetValue( &RxTimeoutSyncWord, (uint32_t) ceil( ( 8.0 * ( SX1276.Settings.Fsk.PreambleLen +
 80035b6:	2200      	movs	r2, #0
 80035b8:	4b22      	ldr	r3, [pc, #136]	; (8003644 <SX1276SetRx+0x3c8>)
 80035ba:	f7fd ff9b 	bl	80014f4 <__aeabi_dmul>
 80035be:	0003      	movs	r3, r0
 80035c0:	000c      	movs	r4, r1
 80035c2:	0018      	movs	r0, r3
 80035c4:	0021      	movs	r1, r4
 80035c6:	f008 f8d7 	bl	800b778 <ceil>
 80035ca:	0003      	movs	r3, r0
 80035cc:	000c      	movs	r4, r1
 80035ce:	0018      	movs	r0, r3
 80035d0:	0021      	movs	r1, r4
 80035d2:	f7fc ff6d 	bl	80004b0 <__aeabi_d2uiz>
 80035d6:	0003      	movs	r3, r0
 80035d8:	1d1a      	adds	r2, r3, #4
 80035da:	4b1b      	ldr	r3, [pc, #108]	; (8003648 <SX1276SetRx+0x3cc>)
 80035dc:	0011      	movs	r1, r2
 80035de:	0018      	movs	r0, r3
 80035e0:	f005 fd2c 	bl	800903c <TimerSetValue>
            TimerStart( &RxTimeoutSyncWord );
 80035e4:	4b18      	ldr	r3, [pc, #96]	; (8003648 <SX1276SetRx+0x3cc>)
 80035e6:	0018      	movs	r0, r3
 80035e8:	f005 fb7e 	bl	8008ce8 <TimerStart>
        else
        {
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
        }
    }
}
 80035ec:	e00b      	b.n	8003606 <SX1276SetRx+0x38a>
        if( rxContinuous == true )
 80035ee:	230f      	movs	r3, #15
 80035f0:	18fb      	adds	r3, r7, r3
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d003      	beq.n	8003600 <SX1276SetRx+0x384>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER );
 80035f8:	2005      	movs	r0, #5
 80035fa:	f000 f9b5 	bl	8003968 <SX1276SetOpMode>
}
 80035fe:	e002      	b.n	8003606 <SX1276SetRx+0x38a>
            SX1276SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8003600:	2006      	movs	r0, #6
 8003602:	f000 f9b1 	bl	8003968 <SX1276SetOpMode>
}
 8003606:	46c0      	nop			; (mov r8, r8)
 8003608:	46bd      	mov	sp, r7
 800360a:	b004      	add	sp, #16
 800360c:	bdb0      	pop	{r4, r5, r7, pc}
 800360e:	46c0      	nop			; (mov r8, r8)
 8003610:	20000558 	.word	0x20000558
 8003614:	0800bbe0 	.word	0x0800bbe0
 8003618:	00001e82 	.word	0x00001e82
 800361c:	000028b4 	.word	0x000028b4
 8003620:	00003d04 	.word	0x00003d04
 8003624:	0000515e 	.word	0x0000515e
 8003628:	00007a12 	.word	0x00007a12
 800362c:	0000a2c6 	.word	0x0000a2c6
 8003630:	20000108 	.word	0x20000108
 8003634:	200005b8 	.word	0x200005b8
 8003638:	3ff00000 	.word	0x3ff00000
 800363c:	40240000 	.word	0x40240000
 8003640:	40200000 	.word	0x40200000
 8003644:	408f4000 	.word	0x408f4000
 8003648:	20000544 	.word	0x20000544

0800364c <SX1276SetTx>:

void SX1276SetTx( uint32_t timeout )
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
    TimerSetValue( &TxTimeoutTimer, timeout );
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	4b38      	ldr	r3, [pc, #224]	; (8003738 <SX1276SetTx+0xec>)
 8003658:	0011      	movs	r1, r2
 800365a:	0018      	movs	r0, r3
 800365c:	f005 fcee 	bl	800903c <TimerSetValue>

    switch( SX1276.Settings.Modem )
 8003660:	4b36      	ldr	r3, [pc, #216]	; (800373c <SX1276SetTx+0xf0>)
 8003662:	795b      	ldrb	r3, [r3, #5]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d002      	beq.n	800366e <SX1276SetTx+0x22>
 8003668:	2b01      	cmp	r3, #1
 800366a:	d028      	beq.n	80036be <SX1276SetTx+0x72>
 800366c:	e056      	b.n	800371c <SX1276SetTx+0xd0>
            // DIO1=FifoEmpty
            // DIO2=FifoFull
            // DIO3=FifoEmpty
            // DIO4=LowBat
            // DIO5=ModeReady
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 800366e:	2040      	movs	r0, #64	; 0x40
 8003670:	f000 fa19 	bl	8003aa6 <SX1276Read>
 8003674:	0003      	movs	r3, r0
 8003676:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
 8003678:	2203      	movs	r2, #3
 800367a:	4013      	ands	r3, r2
 800367c:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
 800367e:	2210      	movs	r2, #16
 8003680:	4313      	orrs	r3, r2
 8003682:	b25b      	sxtb	r3, r3
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8003684:	b2db      	uxtb	r3, r3
 8003686:	0019      	movs	r1, r3
 8003688:	2040      	movs	r0, #64	; 0x40
 800368a:	f000 f9f8 	bl	8003a7e <SX1276Write>
                                                                            RF_DIOMAPPING1_DIO1_01 );

            SX1276Write( REG_DIOMAPPING2, ( SX1276Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 800368e:	2041      	movs	r0, #65	; 0x41
 8003690:	f000 fa09 	bl	8003aa6 <SX1276Read>
 8003694:	0003      	movs	r3, r0
 8003696:	001a      	movs	r2, r3
 8003698:	233e      	movs	r3, #62	; 0x3e
 800369a:	4013      	ands	r3, r2
 800369c:	b2db      	uxtb	r3, r3
 800369e:	0019      	movs	r1, r3
 80036a0:	2041      	movs	r0, #65	; 0x41
 80036a2:	f000 f9ec 	bl	8003a7e <SX1276Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) );
            SX1276.Settings.FskPacketHandler.FifoThresh = SX1276Read( REG_FIFOTHRESH ) & 0x3F;
 80036a6:	2035      	movs	r0, #53	; 0x35
 80036a8:	f000 f9fd 	bl	8003aa6 <SX1276Read>
 80036ac:	0003      	movs	r3, r0
 80036ae:	001a      	movs	r2, r3
 80036b0:	233f      	movs	r3, #63	; 0x3f
 80036b2:	4013      	ands	r3, r2
 80036b4:	b2d9      	uxtb	r1, r3
 80036b6:	4b21      	ldr	r3, [pc, #132]	; (800373c <SX1276SetTx+0xf0>)
 80036b8:	223a      	movs	r2, #58	; 0x3a
 80036ba:	5499      	strb	r1, [r3, r2]
        }
        break;
 80036bc:	e02e      	b.n	800371c <SX1276SetTx+0xd0>
    case MODEM_LORA:
        {
            if( SX1276.Settings.LoRa.FreqHopOn == true )
 80036be:	4b1f      	ldr	r3, [pc, #124]	; (800373c <SX1276SetTx+0xf0>)
 80036c0:	224f      	movs	r2, #79	; 0x4f
 80036c2:	5c9b      	ldrb	r3, [r3, r2]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d014      	beq.n	80036f2 <SX1276SetTx+0xa6>
            {
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80036c8:	21f5      	movs	r1, #245	; 0xf5
 80036ca:	2011      	movs	r0, #17
 80036cc:	f000 f9d7 	bl	8003a7e <SX1276Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=TxDone, DIO2=FhssChangeChannel
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 80036d0:	2040      	movs	r0, #64	; 0x40
 80036d2:	f000 f9e8 	bl	8003aa6 <SX1276Read>
 80036d6:	0003      	movs	r3, r0
 80036d8:	b25b      	sxtb	r3, r3
 80036da:	2233      	movs	r2, #51	; 0x33
 80036dc:	4013      	ands	r3, r2
 80036de:	b25b      	sxtb	r3, r3
 80036e0:	2240      	movs	r2, #64	; 0x40
 80036e2:	4313      	orrs	r3, r2
 80036e4:	b25b      	sxtb	r3, r3
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	0019      	movs	r1, r3
 80036ea:	2040      	movs	r0, #64	; 0x40
 80036ec:	f000 f9c7 	bl	8003a7e <SX1276Write>

                // DIO0=TxDone
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
            }
        }
        break;
 80036f0:	e013      	b.n	800371a <SX1276SetTx+0xce>
                SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80036f2:	21f7      	movs	r1, #247	; 0xf7
 80036f4:	2011      	movs	r0, #17
 80036f6:	f000 f9c2 	bl	8003a7e <SX1276Write>
                SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 80036fa:	2040      	movs	r0, #64	; 0x40
 80036fc:	f000 f9d3 	bl	8003aa6 <SX1276Read>
 8003700:	0003      	movs	r3, r0
 8003702:	b25b      	sxtb	r3, r3
 8003704:	223f      	movs	r2, #63	; 0x3f
 8003706:	4013      	ands	r3, r2
 8003708:	b25b      	sxtb	r3, r3
 800370a:	2240      	movs	r2, #64	; 0x40
 800370c:	4313      	orrs	r3, r2
 800370e:	b25b      	sxtb	r3, r3
 8003710:	b2db      	uxtb	r3, r3
 8003712:	0019      	movs	r1, r3
 8003714:	2040      	movs	r0, #64	; 0x40
 8003716:	f000 f9b2 	bl	8003a7e <SX1276Write>
        break;
 800371a:	46c0      	nop			; (mov r8, r8)
    }

    SX1276.Settings.State = RF_TX_RUNNING;
 800371c:	4b07      	ldr	r3, [pc, #28]	; (800373c <SX1276SetTx+0xf0>)
 800371e:	2202      	movs	r2, #2
 8003720:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 8003722:	4b05      	ldr	r3, [pc, #20]	; (8003738 <SX1276SetTx+0xec>)
 8003724:	0018      	movs	r0, r3
 8003726:	f005 fadf 	bl	8008ce8 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 800372a:	2003      	movs	r0, #3
 800372c:	f000 f91c 	bl	8003968 <SX1276SetOpMode>
}
 8003730:	46c0      	nop			; (mov r8, r8)
 8003732:	46bd      	mov	sp, r7
 8003734:	b002      	add	sp, #8
 8003736:	bd80      	pop	{r7, pc}
 8003738:	20000530 	.word	0x20000530
 800373c:	20000558 	.word	0x20000558

08003740 <SX1276StartCad>:

void SX1276StartCad( void )
{
 8003740:	b580      	push	{r7, lr}
 8003742:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.Modem )
 8003744:	4b11      	ldr	r3, [pc, #68]	; (800378c <SX1276StartCad+0x4c>)
 8003746:	795b      	ldrb	r3, [r3, #5]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d01a      	beq.n	8003782 <SX1276StartCad+0x42>
 800374c:	2b01      	cmp	r3, #1
 800374e:	d000      	beq.n	8003752 <SX1276StartCad+0x12>
            SX1276.Settings.State = RF_CAD;
            SX1276SetOpMode( RFLR_OPMODE_CAD );
        }
        break;
    default:
        break;
 8003750:	e018      	b.n	8003784 <SX1276StartCad+0x44>
            SX1276Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8003752:	21fa      	movs	r1, #250	; 0xfa
 8003754:	2011      	movs	r0, #17
 8003756:	f000 f992 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_DIOMAPPING1, ( SX1276Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 800375a:	2040      	movs	r0, #64	; 0x40
 800375c:	f000 f9a3 	bl	8003aa6 <SX1276Read>
 8003760:	0003      	movs	r3, r0
 8003762:	001a      	movs	r2, r3
 8003764:	2303      	movs	r3, #3
 8003766:	439a      	bics	r2, r3
 8003768:	0013      	movs	r3, r2
 800376a:	b2db      	uxtb	r3, r3
 800376c:	0019      	movs	r1, r3
 800376e:	2040      	movs	r0, #64	; 0x40
 8003770:	f000 f985 	bl	8003a7e <SX1276Write>
            SX1276.Settings.State = RF_CAD;
 8003774:	4b05      	ldr	r3, [pc, #20]	; (800378c <SX1276StartCad+0x4c>)
 8003776:	2203      	movs	r2, #3
 8003778:	711a      	strb	r2, [r3, #4]
            SX1276SetOpMode( RFLR_OPMODE_CAD );
 800377a:	2007      	movs	r0, #7
 800377c:	f000 f8f4 	bl	8003968 <SX1276SetOpMode>
        break;
 8003780:	e000      	b.n	8003784 <SX1276StartCad+0x44>
        break;
 8003782:	46c0      	nop			; (mov r8, r8)
    }
}
 8003784:	46c0      	nop			; (mov r8, r8)
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	46c0      	nop			; (mov r8, r8)
 800378c:	20000558 	.word	0x20000558

08003790 <SX1276SetTxContinuousWave>:

void SX1276SetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8003790:	b590      	push	{r4, r7, lr}
 8003792:	b08f      	sub	sp, #60	; 0x3c
 8003794:	af0a      	add	r7, sp, #40	; 0x28
 8003796:	6078      	str	r0, [r7, #4]
 8003798:	0008      	movs	r0, r1
 800379a:	0011      	movs	r1, r2
 800379c:	1cfb      	adds	r3, r7, #3
 800379e:	1c02      	adds	r2, r0, #0
 80037a0:	701a      	strb	r2, [r3, #0]
 80037a2:	003b      	movs	r3, r7
 80037a4:	1c0a      	adds	r2, r1, #0
 80037a6:	801a      	strh	r2, [r3, #0]
    uint32_t timeout = ( uint32_t )( time * 1e3 );
 80037a8:	003b      	movs	r3, r7
 80037aa:	881b      	ldrh	r3, [r3, #0]
 80037ac:	0018      	movs	r0, r3
 80037ae:	f7fe fc6b 	bl	8002088 <__aeabi_i2d>
 80037b2:	2200      	movs	r2, #0
 80037b4:	4b29      	ldr	r3, [pc, #164]	; (800385c <SX1276SetTxContinuousWave+0xcc>)
 80037b6:	f7fd fe9d 	bl	80014f4 <__aeabi_dmul>
 80037ba:	0003      	movs	r3, r0
 80037bc:	000c      	movs	r4, r1
 80037be:	0018      	movs	r0, r3
 80037c0:	0021      	movs	r1, r4
 80037c2:	f7fc fe75 	bl	80004b0 <__aeabi_d2uiz>
 80037c6:	0003      	movs	r3, r0
 80037c8:	60fb      	str	r3, [r7, #12]

    SX1276SetChannel( freq );
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	0018      	movs	r0, r3
 80037ce:	f7fe fd83 	bl	80022d8 <SX1276SetChannel>

    SX1276SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 80037d2:	1cfb      	adds	r3, r7, #3
 80037d4:	2100      	movs	r1, #0
 80037d6:	5659      	ldrsb	r1, [r3, r1]
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	9308      	str	r3, [sp, #32]
 80037dc:	2300      	movs	r3, #0
 80037de:	9307      	str	r3, [sp, #28]
 80037e0:	2300      	movs	r3, #0
 80037e2:	9306      	str	r3, [sp, #24]
 80037e4:	2300      	movs	r3, #0
 80037e6:	9305      	str	r3, [sp, #20]
 80037e8:	2300      	movs	r3, #0
 80037ea:	9304      	str	r3, [sp, #16]
 80037ec:	2300      	movs	r3, #0
 80037ee:	9303      	str	r3, [sp, #12]
 80037f0:	2305      	movs	r3, #5
 80037f2:	9302      	str	r3, [sp, #8]
 80037f4:	2300      	movs	r3, #0
 80037f6:	9301      	str	r3, [sp, #4]
 80037f8:	2396      	movs	r3, #150	; 0x96
 80037fa:	015b      	lsls	r3, r3, #5
 80037fc:	9300      	str	r3, [sp, #0]
 80037fe:	2300      	movs	r3, #0
 8003800:	2200      	movs	r2, #0
 8003802:	2000      	movs	r0, #0
 8003804:	f7ff f8e6 	bl	80029d4 <SX1276SetTxConfig>

    SX1276Write( REG_PACKETCONFIG2, ( SX1276Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 8003808:	2031      	movs	r0, #49	; 0x31
 800380a:	f000 f94c 	bl	8003aa6 <SX1276Read>
 800380e:	0003      	movs	r3, r0
 8003810:	001a      	movs	r2, r3
 8003812:	2340      	movs	r3, #64	; 0x40
 8003814:	439a      	bics	r2, r3
 8003816:	0013      	movs	r3, r2
 8003818:	b2db      	uxtb	r3, r3
 800381a:	0019      	movs	r1, r3
 800381c:	2031      	movs	r0, #49	; 0x31
 800381e:	f000 f92e 	bl	8003a7e <SX1276Write>
    // Disable radio interrupts
    SX1276Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 8003822:	21f0      	movs	r1, #240	; 0xf0
 8003824:	2040      	movs	r0, #64	; 0x40
 8003826:	f000 f92a 	bl	8003a7e <SX1276Write>
    SX1276Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 800382a:	21a0      	movs	r1, #160	; 0xa0
 800382c:	2041      	movs	r0, #65	; 0x41
 800382e:	f000 f926 	bl	8003a7e <SX1276Write>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8003832:	68fa      	ldr	r2, [r7, #12]
 8003834:	4b0a      	ldr	r3, [pc, #40]	; (8003860 <SX1276SetTxContinuousWave+0xd0>)
 8003836:	0011      	movs	r1, r2
 8003838:	0018      	movs	r0, r3
 800383a:	f005 fbff 	bl	800903c <TimerSetValue>

    SX1276.Settings.State = RF_TX_RUNNING;
 800383e:	4b09      	ldr	r3, [pc, #36]	; (8003864 <SX1276SetTxContinuousWave+0xd4>)
 8003840:	2202      	movs	r2, #2
 8003842:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 8003844:	4b06      	ldr	r3, [pc, #24]	; (8003860 <SX1276SetTxContinuousWave+0xd0>)
 8003846:	0018      	movs	r0, r3
 8003848:	f005 fa4e 	bl	8008ce8 <TimerStart>
    SX1276SetOpMode( RF_OPMODE_TRANSMITTER );
 800384c:	2003      	movs	r0, #3
 800384e:	f000 f88b 	bl	8003968 <SX1276SetOpMode>
}
 8003852:	46c0      	nop			; (mov r8, r8)
 8003854:	46bd      	mov	sp, r7
 8003856:	b005      	add	sp, #20
 8003858:	bd90      	pop	{r4, r7, pc}
 800385a:	46c0      	nop			; (mov r8, r8)
 800385c:	408f4000 	.word	0x408f4000
 8003860:	20000530 	.word	0x20000530
 8003864:	20000558 	.word	0x20000558

08003868 <SX1276ReadRssi>:

int16_t SX1276ReadRssi( RadioModems_t modem )
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	0002      	movs	r2, r0
 8003870:	1dfb      	adds	r3, r7, #7
 8003872:	701a      	strb	r2, [r3, #0]
    int16_t rssi = 0;
 8003874:	230e      	movs	r3, #14
 8003876:	18fb      	adds	r3, r7, r3
 8003878:	2200      	movs	r2, #0
 800387a:	801a      	strh	r2, [r3, #0]

    switch( modem )
 800387c:	1dfb      	adds	r3, r7, #7
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d002      	beq.n	800388a <SX1276ReadRssi+0x22>
 8003884:	2b01      	cmp	r3, #1
 8003886:	d00d      	beq.n	80038a4 <SX1276ReadRssi+0x3c>
 8003888:	e027      	b.n	80038da <SX1276ReadRssi+0x72>
    {
    case MODEM_FSK:
        rssi = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 800388a:	2011      	movs	r0, #17
 800388c:	f000 f90b 	bl	8003aa6 <SX1276Read>
 8003890:	0003      	movs	r3, r0
 8003892:	085b      	lsrs	r3, r3, #1
 8003894:	b2db      	uxtb	r3, r3
 8003896:	b29b      	uxth	r3, r3
 8003898:	425b      	negs	r3, r3
 800389a:	b29a      	uxth	r2, r3
 800389c:	230e      	movs	r3, #14
 800389e:	18fb      	adds	r3, r7, r3
 80038a0:	801a      	strh	r2, [r3, #0]
        break;
 80038a2:	e020      	b.n	80038e6 <SX1276ReadRssi+0x7e>
    case MODEM_LORA:
        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80038a4:	4b14      	ldr	r3, [pc, #80]	; (80038f8 <SX1276ReadRssi+0x90>)
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	4a14      	ldr	r2, [pc, #80]	; (80038fc <SX1276ReadRssi+0x94>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d90a      	bls.n	80038c4 <SX1276ReadRssi+0x5c>
        {
            rssi = RSSI_OFFSET_HF + SX1276Read( REG_LR_RSSIVALUE );
 80038ae:	201b      	movs	r0, #27
 80038b0:	f000 f8f9 	bl	8003aa6 <SX1276Read>
 80038b4:	0003      	movs	r3, r0
 80038b6:	b29b      	uxth	r3, r3
 80038b8:	3b9d      	subs	r3, #157	; 0x9d
 80038ba:	b29a      	uxth	r2, r3
 80038bc:	230e      	movs	r3, #14
 80038be:	18fb      	adds	r3, r7, r3
 80038c0:	801a      	strh	r2, [r3, #0]
        }
        else
        {
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
        }
        break;
 80038c2:	e010      	b.n	80038e6 <SX1276ReadRssi+0x7e>
            rssi = RSSI_OFFSET_LF + SX1276Read( REG_LR_RSSIVALUE );
 80038c4:	201b      	movs	r0, #27
 80038c6:	f000 f8ee 	bl	8003aa6 <SX1276Read>
 80038ca:	0003      	movs	r3, r0
 80038cc:	b29b      	uxth	r3, r3
 80038ce:	3ba4      	subs	r3, #164	; 0xa4
 80038d0:	b29a      	uxth	r2, r3
 80038d2:	230e      	movs	r3, #14
 80038d4:	18fb      	adds	r3, r7, r3
 80038d6:	801a      	strh	r2, [r3, #0]
        break;
 80038d8:	e005      	b.n	80038e6 <SX1276ReadRssi+0x7e>
    default:
        rssi = -1;
 80038da:	230e      	movs	r3, #14
 80038dc:	18fb      	adds	r3, r7, r3
 80038de:	2201      	movs	r2, #1
 80038e0:	4252      	negs	r2, r2
 80038e2:	801a      	strh	r2, [r3, #0]
        break;
 80038e4:	46c0      	nop			; (mov r8, r8)
    }
    return rssi;
 80038e6:	230e      	movs	r3, #14
 80038e8:	18fb      	adds	r3, r7, r3
 80038ea:	2200      	movs	r2, #0
 80038ec:	5e9b      	ldrsh	r3, [r3, r2]
}
 80038ee:	0018      	movs	r0, r3
 80038f0:	46bd      	mov	sp, r7
 80038f2:	b004      	add	sp, #16
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	46c0      	nop			; (mov r8, r8)
 80038f8:	20000558 	.word	0x20000558
 80038fc:	1f4add40 	.word	0x1f4add40

08003900 <SX1276Reset>:

void SX1276Reset( void )
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b086      	sub	sp, #24
 8003904:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef initStruct={0};
 8003906:	1d3b      	adds	r3, r7, #4
 8003908:	0018      	movs	r0, r3
 800390a:	2314      	movs	r3, #20
 800390c:	001a      	movs	r2, r3
 800390e:	2100      	movs	r1, #0
 8003910:	f007 fb0f 	bl	800af32 <memset>

    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8003914:	1d3b      	adds	r3, r7, #4
 8003916:	2201      	movs	r2, #1
 8003918:	605a      	str	r2, [r3, #4]
    initStruct.Pull = GPIO_NOPULL;
 800391a:	1d3b      	adds	r3, r7, #4
 800391c:	2200      	movs	r2, #0
 800391e:	609a      	str	r2, [r3, #8]
    initStruct.Speed = GPIO_SPEED_HIGH;
 8003920:	1d3b      	adds	r3, r7, #4
 8003922:	2203      	movs	r2, #3
 8003924:	60da      	str	r2, [r3, #12]

    // Set RESET pin to 0
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct);
 8003926:	1d3b      	adds	r3, r7, #4
 8003928:	480e      	ldr	r0, [pc, #56]	; (8003964 <SX1276Reset+0x64>)
 800392a:	001a      	movs	r2, r3
 800392c:	2101      	movs	r1, #1
 800392e:	f005 fe71 	bl	8009614 <HW_GPIO_Init>
    HW_GPIO_Write( RADIO_RESET_PORT, RADIO_RESET_PIN, 0 );
 8003932:	4b0c      	ldr	r3, [pc, #48]	; (8003964 <SX1276Reset+0x64>)
 8003934:	2200      	movs	r2, #0
 8003936:	2101      	movs	r1, #1
 8003938:	0018      	movs	r0, r3
 800393a:	f005 ff37 	bl	80097ac <HW_GPIO_Write>


    // Wait 1 ms
    DelayMs( 1 );
 800393e:	2001      	movs	r0, #1
 8003940:	f005 f966 	bl	8008c10 <DelayMs>

    // Configure RESET as input
    initStruct.Mode = GPIO_NOPULL;
 8003944:	1d3b      	adds	r3, r7, #4
 8003946:	2200      	movs	r2, #0
 8003948:	605a      	str	r2, [r3, #4]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct);
 800394a:	1d3b      	adds	r3, r7, #4
 800394c:	4805      	ldr	r0, [pc, #20]	; (8003964 <SX1276Reset+0x64>)
 800394e:	001a      	movs	r2, r3
 8003950:	2101      	movs	r1, #1
 8003952:	f005 fe5f 	bl	8009614 <HW_GPIO_Init>

    // Wait 6 ms
    DelayMs( 6 );
 8003956:	2006      	movs	r0, #6
 8003958:	f005 f95a 	bl	8008c10 <DelayMs>
}
 800395c:	46c0      	nop			; (mov r8, r8)
 800395e:	46bd      	mov	sp, r7
 8003960:	b006      	add	sp, #24
 8003962:	bd80      	pop	{r7, pc}
 8003964:	50000800 	.word	0x50000800

08003968 <SX1276SetOpMode>:

void SX1276SetOpMode( uint8_t opMode )
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
 800396e:	0002      	movs	r2, r0
 8003970:	1dfb      	adds	r3, r7, #7
 8003972:	701a      	strb	r2, [r3, #0]
    if( opMode == RF_OPMODE_SLEEP )
 8003974:	1dfb      	adds	r3, r7, #7
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d103      	bne.n	8003984 <SX1276SetOpMode+0x1c>
    {
        SX1276SetAntSwLowPower( true );
 800397c:	2001      	movs	r0, #1
 800397e:	f000 ffaf 	bl	80048e0 <SX1276SetAntSwLowPower>
 8003982:	e007      	b.n	8003994 <SX1276SetOpMode+0x2c>
    }
    else
    {
        SX1276SetAntSwLowPower( false );
 8003984:	2000      	movs	r0, #0
 8003986:	f000 ffab 	bl	80048e0 <SX1276SetAntSwLowPower>
        SX1276SetAntSw( opMode );
 800398a:	1dfb      	adds	r3, r7, #7
 800398c:	781b      	ldrb	r3, [r3, #0]
 800398e:	0018      	movs	r0, r3
 8003990:	f001 f86a 	bl	8004a68 <SX1276SetAntSw>
    }
    SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 8003994:	2001      	movs	r0, #1
 8003996:	f000 f886 	bl	8003aa6 <SX1276Read>
 800399a:	0003      	movs	r3, r0
 800399c:	b25b      	sxtb	r3, r3
 800399e:	2207      	movs	r2, #7
 80039a0:	4393      	bics	r3, r2
 80039a2:	b25a      	sxtb	r2, r3
 80039a4:	1dfb      	adds	r3, r7, #7
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	b25b      	sxtb	r3, r3
 80039aa:	4313      	orrs	r3, r2
 80039ac:	b25b      	sxtb	r3, r3
 80039ae:	b2db      	uxtb	r3, r3
 80039b0:	0019      	movs	r1, r3
 80039b2:	2001      	movs	r0, #1
 80039b4:	f000 f863 	bl	8003a7e <SX1276Write>
}
 80039b8:	46c0      	nop			; (mov r8, r8)
 80039ba:	46bd      	mov	sp, r7
 80039bc:	b002      	add	sp, #8
 80039be:	bd80      	pop	{r7, pc}

080039c0 <SX1276SetModem>:

void SX1276SetModem( RadioModems_t modem )
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b082      	sub	sp, #8
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	0002      	movs	r2, r0
 80039c8:	1dfb      	adds	r3, r7, #7
 80039ca:	701a      	strb	r2, [r3, #0]

    if( SX1276.Settings.Modem == modem )
 80039cc:	4b21      	ldr	r3, [pc, #132]	; (8003a54 <SX1276SetModem+0x94>)
 80039ce:	795b      	ldrb	r3, [r3, #5]
 80039d0:	1dfa      	adds	r2, r7, #7
 80039d2:	7812      	ldrb	r2, [r2, #0]
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d039      	beq.n	8003a4c <SX1276SetModem+0x8c>
    {
        return;
    }

    SX1276.Settings.Modem = modem;
 80039d8:	4b1e      	ldr	r3, [pc, #120]	; (8003a54 <SX1276SetModem+0x94>)
 80039da:	1dfa      	adds	r2, r7, #7
 80039dc:	7812      	ldrb	r2, [r2, #0]
 80039de:	715a      	strb	r2, [r3, #5]
    switch( SX1276.Settings.Modem )
 80039e0:	4b1c      	ldr	r3, [pc, #112]	; (8003a54 <SX1276SetModem+0x94>)
 80039e2:	795b      	ldrb	r3, [r3, #5]
 80039e4:	2b01      	cmp	r3, #1
 80039e6:	d017      	beq.n	8003a18 <SX1276SetModem+0x58>
    {
    default:
    case MODEM_FSK:
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 80039e8:	2000      	movs	r0, #0
 80039ea:	f7ff ffbd 	bl	8003968 <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 80039ee:	2001      	movs	r0, #1
 80039f0:	f000 f859 	bl	8003aa6 <SX1276Read>
 80039f4:	0003      	movs	r3, r0
 80039f6:	001a      	movs	r2, r3
 80039f8:	237f      	movs	r3, #127	; 0x7f
 80039fa:	4013      	ands	r3, r2
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	0019      	movs	r1, r3
 8003a00:	2001      	movs	r0, #1
 8003a02:	f000 f83c 	bl	8003a7e <SX1276Write>
    
        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8003a06:	2100      	movs	r1, #0
 8003a08:	2040      	movs	r0, #64	; 0x40
 8003a0a:	f000 f838 	bl	8003a7e <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 8003a0e:	2130      	movs	r1, #48	; 0x30
 8003a10:	2041      	movs	r0, #65	; 0x41
 8003a12:	f000 f834 	bl	8003a7e <SX1276Write>
        break;
 8003a16:	e01a      	b.n	8003a4e <SX1276SetModem+0x8e>
    case MODEM_LORA:
        SX1276SetOpMode( RF_OPMODE_SLEEP );
 8003a18:	2000      	movs	r0, #0
 8003a1a:	f7ff ffa5 	bl	8003968 <SX1276SetOpMode>
        SX1276Write( REG_OPMODE, ( SX1276Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 8003a1e:	2001      	movs	r0, #1
 8003a20:	f000 f841 	bl	8003aa6 <SX1276Read>
 8003a24:	0003      	movs	r3, r0
 8003a26:	001a      	movs	r2, r3
 8003a28:	2380      	movs	r3, #128	; 0x80
 8003a2a:	425b      	negs	r3, r3
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	0019      	movs	r1, r3
 8003a32:	2001      	movs	r0, #1
 8003a34:	f000 f823 	bl	8003a7e <SX1276Write>

        SX1276Write( REG_DIOMAPPING1, 0x00 );
 8003a38:	2100      	movs	r1, #0
 8003a3a:	2040      	movs	r0, #64	; 0x40
 8003a3c:	f000 f81f 	bl	8003a7e <SX1276Write>
        SX1276Write( REG_DIOMAPPING2, 0x00 );
 8003a40:	2100      	movs	r1, #0
 8003a42:	2041      	movs	r0, #65	; 0x41
 8003a44:	f000 f81b 	bl	8003a7e <SX1276Write>
        break;
 8003a48:	46c0      	nop			; (mov r8, r8)
 8003a4a:	e000      	b.n	8003a4e <SX1276SetModem+0x8e>
        return;
 8003a4c:	46c0      	nop			; (mov r8, r8)
    }
}
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	b002      	add	sp, #8
 8003a52:	bd80      	pop	{r7, pc}
 8003a54:	20000558 	.word	0x20000558

08003a58 <SX1276SetSyncWord>:

void SX1276SetSyncWord( uint8_t data )
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b082      	sub	sp, #8
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	0002      	movs	r2, r0
 8003a60:	1dfb      	adds	r3, r7, #7
 8003a62:	701a      	strb	r2, [r3, #0]
  SX1276SetModem( MODEM_LORA );
 8003a64:	2001      	movs	r0, #1
 8003a66:	f7ff ffab 	bl	80039c0 <SX1276SetModem>

  SX1276Write( REG_LR_SYNCWORD, data);
 8003a6a:	1dfb      	adds	r3, r7, #7
 8003a6c:	781b      	ldrb	r3, [r3, #0]
 8003a6e:	0019      	movs	r1, r3
 8003a70:	2039      	movs	r0, #57	; 0x39
 8003a72:	f000 f804 	bl	8003a7e <SX1276Write>
}
 8003a76:	46c0      	nop			; (mov r8, r8)
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	b002      	add	sp, #8
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <SX1276Write>:


void SX1276Write( uint8_t addr, uint8_t data )
{
 8003a7e:	b580      	push	{r7, lr}
 8003a80:	b082      	sub	sp, #8
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	0002      	movs	r2, r0
 8003a86:	1dfb      	adds	r3, r7, #7
 8003a88:	701a      	strb	r2, [r3, #0]
 8003a8a:	1dbb      	adds	r3, r7, #6
 8003a8c:	1c0a      	adds	r2, r1, #0
 8003a8e:	701a      	strb	r2, [r3, #0]
    SX1276WriteBuffer( addr, &data, 1 );
 8003a90:	1db9      	adds	r1, r7, #6
 8003a92:	1dfb      	adds	r3, r7, #7
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	2201      	movs	r2, #1
 8003a98:	0018      	movs	r0, r3
 8003a9a:	f000 f819 	bl	8003ad0 <SX1276WriteBuffer>
}
 8003a9e:	46c0      	nop			; (mov r8, r8)
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	b002      	add	sp, #8
 8003aa4:	bd80      	pop	{r7, pc}

08003aa6 <SX1276Read>:


uint8_t SX1276Read( uint8_t addr )
{
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b084      	sub	sp, #16
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	0002      	movs	r2, r0
 8003aae:	1dfb      	adds	r3, r7, #7
 8003ab0:	701a      	strb	r2, [r3, #0]
    uint8_t data;
    SX1276ReadBuffer( addr, &data, 1 );
 8003ab2:	230f      	movs	r3, #15
 8003ab4:	18f9      	adds	r1, r7, r3
 8003ab6:	1dfb      	adds	r3, r7, #7
 8003ab8:	781b      	ldrb	r3, [r3, #0]
 8003aba:	2201      	movs	r2, #1
 8003abc:	0018      	movs	r0, r3
 8003abe:	f000 f84d 	bl	8003b5c <SX1276ReadBuffer>
    return data;
 8003ac2:	230f      	movs	r3, #15
 8003ac4:	18fb      	adds	r3, r7, r3
 8003ac6:	781b      	ldrb	r3, [r3, #0]
}
 8003ac8:	0018      	movs	r0, r3
 8003aca:	46bd      	mov	sp, r7
 8003acc:	b004      	add	sp, #16
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <SX1276WriteBuffer>:

void SX1276WriteBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6039      	str	r1, [r7, #0]
 8003ad8:	0011      	movs	r1, r2
 8003ada:	1dfb      	adds	r3, r7, #7
 8003adc:	1c02      	adds	r2, r0, #0
 8003ade:	701a      	strb	r2, [r3, #0]
 8003ae0:	1dbb      	adds	r3, r7, #6
 8003ae2:	1c0a      	adds	r2, r1, #0
 8003ae4:	701a      	strb	r2, [r3, #0]
    uint8_t i;

    //NSS = 0;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8003ae6:	2380      	movs	r3, #128	; 0x80
 8003ae8:	0219      	lsls	r1, r3, #8
 8003aea:	23a0      	movs	r3, #160	; 0xa0
 8003aec:	05db      	lsls	r3, r3, #23
 8003aee:	2200      	movs	r2, #0
 8003af0:	0018      	movs	r0, r3
 8003af2:	f005 fe5b 	bl	80097ac <HW_GPIO_Write>

    HW_SPI_InOut( addr | 0x80 );
 8003af6:	1dfb      	adds	r3, r7, #7
 8003af8:	781b      	ldrb	r3, [r3, #0]
 8003afa:	2280      	movs	r2, #128	; 0x80
 8003afc:	4252      	negs	r2, r2
 8003afe:	4313      	orrs	r3, r2
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	0018      	movs	r0, r3
 8003b06:	f006 fabd 	bl	800a084 <HW_SPI_InOut>
    for( i = 0; i < size; i++ )
 8003b0a:	230f      	movs	r3, #15
 8003b0c:	18fb      	adds	r3, r7, r3
 8003b0e:	2200      	movs	r2, #0
 8003b10:	701a      	strb	r2, [r3, #0]
 8003b12:	e010      	b.n	8003b36 <SX1276WriteBuffer+0x66>
    {
          HW_SPI_InOut( buffer[i] );
 8003b14:	230f      	movs	r3, #15
 8003b16:	18fb      	adds	r3, r7, r3
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	683a      	ldr	r2, [r7, #0]
 8003b1c:	18d3      	adds	r3, r2, r3
 8003b1e:	781b      	ldrb	r3, [r3, #0]
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	0018      	movs	r0, r3
 8003b24:	f006 faae 	bl	800a084 <HW_SPI_InOut>
    for( i = 0; i < size; i++ )
 8003b28:	230f      	movs	r3, #15
 8003b2a:	18fb      	adds	r3, r7, r3
 8003b2c:	781a      	ldrb	r2, [r3, #0]
 8003b2e:	230f      	movs	r3, #15
 8003b30:	18fb      	adds	r3, r7, r3
 8003b32:	3201      	adds	r2, #1
 8003b34:	701a      	strb	r2, [r3, #0]
 8003b36:	230f      	movs	r3, #15
 8003b38:	18fa      	adds	r2, r7, r3
 8003b3a:	1dbb      	adds	r3, r7, #6
 8003b3c:	7812      	ldrb	r2, [r2, #0]
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	429a      	cmp	r2, r3
 8003b42:	d3e7      	bcc.n	8003b14 <SX1276WriteBuffer+0x44>
    }

    //NSS = 1;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8003b44:	2380      	movs	r3, #128	; 0x80
 8003b46:	0219      	lsls	r1, r3, #8
 8003b48:	23a0      	movs	r3, #160	; 0xa0
 8003b4a:	05db      	lsls	r3, r3, #23
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	0018      	movs	r0, r3
 8003b50:	f005 fe2c 	bl	80097ac <HW_GPIO_Write>
}
 8003b54:	46c0      	nop			; (mov r8, r8)
 8003b56:	46bd      	mov	sp, r7
 8003b58:	b004      	add	sp, #16
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <SX1276ReadBuffer>:

void SX1276ReadBuffer( uint8_t addr, uint8_t *buffer, uint8_t size )
{
 8003b5c:	b590      	push	{r4, r7, lr}
 8003b5e:	b085      	sub	sp, #20
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6039      	str	r1, [r7, #0]
 8003b64:	0011      	movs	r1, r2
 8003b66:	1dfb      	adds	r3, r7, #7
 8003b68:	1c02      	adds	r2, r0, #0
 8003b6a:	701a      	strb	r2, [r3, #0]
 8003b6c:	1dbb      	adds	r3, r7, #6
 8003b6e:	1c0a      	adds	r2, r1, #0
 8003b70:	701a      	strb	r2, [r3, #0]
    uint8_t i;

    //NSS = 0;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8003b72:	2380      	movs	r3, #128	; 0x80
 8003b74:	0219      	lsls	r1, r3, #8
 8003b76:	23a0      	movs	r3, #160	; 0xa0
 8003b78:	05db      	lsls	r3, r3, #23
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	0018      	movs	r0, r3
 8003b7e:	f005 fe15 	bl	80097ac <HW_GPIO_Write>

    HW_SPI_InOut( addr & 0x7F );
 8003b82:	1dfb      	adds	r3, r7, #7
 8003b84:	781b      	ldrb	r3, [r3, #0]
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	227f      	movs	r2, #127	; 0x7f
 8003b8a:	4013      	ands	r3, r2
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	0018      	movs	r0, r3
 8003b90:	f006 fa78 	bl	800a084 <HW_SPI_InOut>

    for( i = 0; i < size; i++ )
 8003b94:	230f      	movs	r3, #15
 8003b96:	18fb      	adds	r3, r7, r3
 8003b98:	2200      	movs	r2, #0
 8003b9a:	701a      	strb	r2, [r3, #0]
 8003b9c:	e011      	b.n	8003bc2 <SX1276ReadBuffer+0x66>
    {
          buffer[i] = HW_SPI_InOut( 0 );
 8003b9e:	230f      	movs	r3, #15
 8003ba0:	18fb      	adds	r3, r7, r3
 8003ba2:	781b      	ldrb	r3, [r3, #0]
 8003ba4:	683a      	ldr	r2, [r7, #0]
 8003ba6:	18d4      	adds	r4, r2, r3
 8003ba8:	2000      	movs	r0, #0
 8003baa:	f006 fa6b 	bl	800a084 <HW_SPI_InOut>
 8003bae:	0003      	movs	r3, r0
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	7023      	strb	r3, [r4, #0]
    for( i = 0; i < size; i++ )
 8003bb4:	230f      	movs	r3, #15
 8003bb6:	18fb      	adds	r3, r7, r3
 8003bb8:	781a      	ldrb	r2, [r3, #0]
 8003bba:	230f      	movs	r3, #15
 8003bbc:	18fb      	adds	r3, r7, r3
 8003bbe:	3201      	adds	r2, #1
 8003bc0:	701a      	strb	r2, [r3, #0]
 8003bc2:	230f      	movs	r3, #15
 8003bc4:	18fa      	adds	r2, r7, r3
 8003bc6:	1dbb      	adds	r3, r7, #6
 8003bc8:	7812      	ldrb	r2, [r2, #0]
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d3e6      	bcc.n	8003b9e <SX1276ReadBuffer+0x42>
    }

    //NSS = 1;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8003bd0:	2380      	movs	r3, #128	; 0x80
 8003bd2:	0219      	lsls	r1, r3, #8
 8003bd4:	23a0      	movs	r3, #160	; 0xa0
 8003bd6:	05db      	lsls	r3, r3, #23
 8003bd8:	2201      	movs	r2, #1
 8003bda:	0018      	movs	r0, r3
 8003bdc:	f005 fde6 	bl	80097ac <HW_GPIO_Write>
}
 8003be0:	46c0      	nop			; (mov r8, r8)
 8003be2:	46bd      	mov	sp, r7
 8003be4:	b005      	add	sp, #20
 8003be6:	bd90      	pop	{r4, r7, pc}

08003be8 <SX1276WriteFifo>:

void SX1276WriteFifo( uint8_t *buffer, uint8_t size )
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	000a      	movs	r2, r1
 8003bf2:	1cfb      	adds	r3, r7, #3
 8003bf4:	701a      	strb	r2, [r3, #0]
    SX1276WriteBuffer( 0, buffer, size );
 8003bf6:	1cfb      	adds	r3, r7, #3
 8003bf8:	781a      	ldrb	r2, [r3, #0]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	0019      	movs	r1, r3
 8003bfe:	2000      	movs	r0, #0
 8003c00:	f7ff ff66 	bl	8003ad0 <SX1276WriteBuffer>
}
 8003c04:	46c0      	nop			; (mov r8, r8)
 8003c06:	46bd      	mov	sp, r7
 8003c08:	b002      	add	sp, #8
 8003c0a:	bd80      	pop	{r7, pc}

08003c0c <SX1276ReadFifo>:

void SX1276ReadFifo( uint8_t *buffer, uint8_t size )
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b082      	sub	sp, #8
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	000a      	movs	r2, r1
 8003c16:	1cfb      	adds	r3, r7, #3
 8003c18:	701a      	strb	r2, [r3, #0]
    SX1276ReadBuffer( 0, buffer, size );
 8003c1a:	1cfb      	adds	r3, r7, #3
 8003c1c:	781a      	ldrb	r2, [r3, #0]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	0019      	movs	r1, r3
 8003c22:	2000      	movs	r0, #0
 8003c24:	f7ff ff9a 	bl	8003b5c <SX1276ReadBuffer>
}
 8003c28:	46c0      	nop			; (mov r8, r8)
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	b002      	add	sp, #8
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <SX1276SetMaxPayloadLength>:

void SX1276SetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	0002      	movs	r2, r0
 8003c38:	1dfb      	adds	r3, r7, #7
 8003c3a:	701a      	strb	r2, [r3, #0]
 8003c3c:	1dbb      	adds	r3, r7, #6
 8003c3e:	1c0a      	adds	r2, r1, #0
 8003c40:	701a      	strb	r2, [r3, #0]
    SX1276SetModem( modem );
 8003c42:	1dfb      	adds	r3, r7, #7
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	0018      	movs	r0, r3
 8003c48:	f7ff feba 	bl	80039c0 <SX1276SetModem>

    switch( modem )
 8003c4c:	1dfb      	adds	r3, r7, #7
 8003c4e:	781b      	ldrb	r3, [r3, #0]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d002      	beq.n	8003c5a <SX1276SetMaxPayloadLength+0x2a>
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d00f      	beq.n	8003c78 <SX1276SetMaxPayloadLength+0x48>
        break;
    case MODEM_LORA:
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
        break;
    }
}
 8003c58:	e016      	b.n	8003c88 <SX1276SetMaxPayloadLength+0x58>
        if( SX1276.Settings.Fsk.FixLen == false )
 8003c5a:	4b0d      	ldr	r3, [pc, #52]	; (8003c90 <SX1276SetMaxPayloadLength+0x60>)
 8003c5c:	2222      	movs	r2, #34	; 0x22
 8003c5e:	5c9b      	ldrb	r3, [r3, r2]
 8003c60:	2201      	movs	r2, #1
 8003c62:	4053      	eors	r3, r2
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d00d      	beq.n	8003c86 <SX1276SetMaxPayloadLength+0x56>
            SX1276Write( REG_PAYLOADLENGTH, max );
 8003c6a:	1dbb      	adds	r3, r7, #6
 8003c6c:	781b      	ldrb	r3, [r3, #0]
 8003c6e:	0019      	movs	r1, r3
 8003c70:	2032      	movs	r0, #50	; 0x32
 8003c72:	f7ff ff04 	bl	8003a7e <SX1276Write>
        break;
 8003c76:	e006      	b.n	8003c86 <SX1276SetMaxPayloadLength+0x56>
        SX1276Write( REG_LR_PAYLOADMAXLENGTH, max );
 8003c78:	1dbb      	adds	r3, r7, #6
 8003c7a:	781b      	ldrb	r3, [r3, #0]
 8003c7c:	0019      	movs	r1, r3
 8003c7e:	2023      	movs	r0, #35	; 0x23
 8003c80:	f7ff fefd 	bl	8003a7e <SX1276Write>
        break;
 8003c84:	e000      	b.n	8003c88 <SX1276SetMaxPayloadLength+0x58>
        break;
 8003c86:	46c0      	nop			; (mov r8, r8)
}
 8003c88:	46c0      	nop			; (mov r8, r8)
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	b002      	add	sp, #8
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	20000558 	.word	0x20000558

08003c94 <SX1276OnTimeoutIrq>:

void SX1276OnTimeoutIrq( void )
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.State )
 8003c98:	4b31      	ldr	r3, [pc, #196]	; (8003d60 <SX1276OnTimeoutIrq+0xcc>)
 8003c9a:	791b      	ldrb	r3, [r3, #4]
 8003c9c:	2b01      	cmp	r3, #1
 8003c9e:	d002      	beq.n	8003ca6 <SX1276OnTimeoutIrq+0x12>
 8003ca0:	2b02      	cmp	r3, #2
 8003ca2:	d045      	beq.n	8003d30 <SX1276OnTimeoutIrq+0x9c>
        {
            RadioEvents->TxTimeout( );
        }
        break;
    default:
        break;
 8003ca4:	e058      	b.n	8003d58 <SX1276OnTimeoutIrq+0xc4>
        if( SX1276.Settings.Modem == MODEM_FSK )
 8003ca6:	4b2e      	ldr	r3, [pc, #184]	; (8003d60 <SX1276OnTimeoutIrq+0xcc>)
 8003ca8:	795b      	ldrb	r3, [r3, #5]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d132      	bne.n	8003d14 <SX1276OnTimeoutIrq+0x80>
            SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8003cae:	4b2c      	ldr	r3, [pc, #176]	; (8003d60 <SX1276OnTimeoutIrq+0xcc>)
 8003cb0:	222c      	movs	r2, #44	; 0x2c
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	5499      	strb	r1, [r3, r2]
            SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8003cb6:	4b2a      	ldr	r3, [pc, #168]	; (8003d60 <SX1276OnTimeoutIrq+0xcc>)
 8003cb8:	222d      	movs	r2, #45	; 0x2d
 8003cba:	2100      	movs	r1, #0
 8003cbc:	5499      	strb	r1, [r3, r2]
            SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8003cbe:	4b28      	ldr	r3, [pc, #160]	; (8003d60 <SX1276OnTimeoutIrq+0xcc>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	871a      	strh	r2, [r3, #56]	; 0x38
            SX1276.Settings.FskPacketHandler.Size = 0;
 8003cc4:	4b26      	ldr	r3, [pc, #152]	; (8003d60 <SX1276OnTimeoutIrq+0xcc>)
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	86da      	strh	r2, [r3, #54]	; 0x36
            SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 8003cca:	210b      	movs	r1, #11
 8003ccc:	203e      	movs	r0, #62	; 0x3e
 8003cce:	f7ff fed6 	bl	8003a7e <SX1276Write>
            SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8003cd2:	2110      	movs	r1, #16
 8003cd4:	203f      	movs	r0, #63	; 0x3f
 8003cd6:	f7ff fed2 	bl	8003a7e <SX1276Write>
            if( SX1276.Settings.Fsk.RxContinuous == true )
 8003cda:	4b21      	ldr	r3, [pc, #132]	; (8003d60 <SX1276OnTimeoutIrq+0xcc>)
 8003cdc:	2226      	movs	r2, #38	; 0x26
 8003cde:	5c9b      	ldrb	r3, [r3, r2]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d010      	beq.n	8003d06 <SX1276OnTimeoutIrq+0x72>
                SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8003ce4:	200d      	movs	r0, #13
 8003ce6:	f7ff fede 	bl	8003aa6 <SX1276Read>
 8003cea:	0003      	movs	r3, r0
 8003cec:	001a      	movs	r2, r3
 8003cee:	2340      	movs	r3, #64	; 0x40
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	0019      	movs	r1, r3
 8003cf6:	200d      	movs	r0, #13
 8003cf8:	f7ff fec1 	bl	8003a7e <SX1276Write>
                TimerStart( &RxTimeoutSyncWord );
 8003cfc:	4b19      	ldr	r3, [pc, #100]	; (8003d64 <SX1276OnTimeoutIrq+0xd0>)
 8003cfe:	0018      	movs	r0, r3
 8003d00:	f004 fff2 	bl	8008ce8 <TimerStart>
 8003d04:	e006      	b.n	8003d14 <SX1276OnTimeoutIrq+0x80>
                SX1276.Settings.State = RF_IDLE;
 8003d06:	4b16      	ldr	r3, [pc, #88]	; (8003d60 <SX1276OnTimeoutIrq+0xcc>)
 8003d08:	2200      	movs	r2, #0
 8003d0a:	711a      	strb	r2, [r3, #4]
                TimerStop( &RxTimeoutSyncWord );
 8003d0c:	4b15      	ldr	r3, [pc, #84]	; (8003d64 <SX1276OnTimeoutIrq+0xd0>)
 8003d0e:	0018      	movs	r0, r3
 8003d10:	f005 f900 	bl	8008f14 <TimerStop>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8003d14:	4b14      	ldr	r3, [pc, #80]	; (8003d68 <SX1276OnTimeoutIrq+0xd4>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d01a      	beq.n	8003d52 <SX1276OnTimeoutIrq+0xbe>
 8003d1c:	4b12      	ldr	r3, [pc, #72]	; (8003d68 <SX1276OnTimeoutIrq+0xd4>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d015      	beq.n	8003d52 <SX1276OnTimeoutIrq+0xbe>
            RadioEvents->RxTimeout( );
 8003d26:	4b10      	ldr	r3, [pc, #64]	; (8003d68 <SX1276OnTimeoutIrq+0xd4>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	4798      	blx	r3
        break;
 8003d2e:	e010      	b.n	8003d52 <SX1276OnTimeoutIrq+0xbe>
        SX1276.Settings.State = RF_IDLE;
 8003d30:	4b0b      	ldr	r3, [pc, #44]	; (8003d60 <SX1276OnTimeoutIrq+0xcc>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	711a      	strb	r2, [r3, #4]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8003d36:	4b0c      	ldr	r3, [pc, #48]	; (8003d68 <SX1276OnTimeoutIrq+0xd4>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d00b      	beq.n	8003d56 <SX1276OnTimeoutIrq+0xc2>
 8003d3e:	4b0a      	ldr	r3, [pc, #40]	; (8003d68 <SX1276OnTimeoutIrq+0xd4>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d006      	beq.n	8003d56 <SX1276OnTimeoutIrq+0xc2>
            RadioEvents->TxTimeout( );
 8003d48:	4b07      	ldr	r3, [pc, #28]	; (8003d68 <SX1276OnTimeoutIrq+0xd4>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	4798      	blx	r3
        break;
 8003d50:	e001      	b.n	8003d56 <SX1276OnTimeoutIrq+0xc2>
        break;
 8003d52:	46c0      	nop			; (mov r8, r8)
 8003d54:	e000      	b.n	8003d58 <SX1276OnTimeoutIrq+0xc4>
        break;
 8003d56:	46c0      	nop			; (mov r8, r8)
    }
}
 8003d58:	46c0      	nop			; (mov r8, r8)
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	46c0      	nop			; (mov r8, r8)
 8003d60:	20000558 	.word	0x20000558
 8003d64:	20000544 	.word	0x20000544
 8003d68:	20000104 	.word	0x20000104

08003d6c <SX1276OnDio0Irq>:

void SX1276OnDio0Irq( void )
{
 8003d6c:	b5b0      	push	{r4, r5, r7, lr}
 8003d6e:	b082      	sub	sp, #8
 8003d70:	af00      	add	r7, sp, #0
    volatile uint8_t irqFlags = 0;
 8003d72:	1cfb      	adds	r3, r7, #3
 8003d74:	2200      	movs	r2, #0
 8003d76:	701a      	strb	r2, [r3, #0]

    switch( SX1276.Settings.State )
 8003d78:	4bd6      	ldr	r3, [pc, #856]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003d7a:	791b      	ldrb	r3, [r3, #4]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d003      	beq.n	8003d88 <SX1276OnDio0Irq+0x1c>
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d100      	bne.n	8003d86 <SX1276OnDio0Irq+0x1a>
 8003d84:	e201      	b.n	800418a <SX1276OnDio0Irq+0x41e>
                }
                break;
            }
            break;
        default:
            break;
 8003d86:	e21e      	b.n	80041c6 <SX1276OnDio0Irq+0x45a>
            switch( SX1276.Settings.Modem )
 8003d88:	4bd2      	ldr	r3, [pc, #840]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003d8a:	795b      	ldrb	r3, [r3, #5]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d003      	beq.n	8003d98 <SX1276OnDio0Irq+0x2c>
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d100      	bne.n	8003d96 <SX1276OnDio0Irq+0x2a>
 8003d94:	e0ea      	b.n	8003f6c <SX1276OnDio0Irq+0x200>
                break;
 8003d96:	e1f7      	b.n	8004188 <SX1276OnDio0Irq+0x41c>
                if( SX1276.Settings.Fsk.CrcOn == true )
 8003d98:	4bce      	ldr	r3, [pc, #824]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003d9a:	2224      	movs	r2, #36	; 0x24
 8003d9c:	5c9b      	ldrb	r3, [r3, r2]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d056      	beq.n	8003e50 <SX1276OnDio0Irq+0xe4>
                    irqFlags = SX1276Read( REG_IRQFLAGS2 );
 8003da2:	203f      	movs	r0, #63	; 0x3f
 8003da4:	f7ff fe7f 	bl	8003aa6 <SX1276Read>
 8003da8:	0003      	movs	r3, r0
 8003daa:	001a      	movs	r2, r3
 8003dac:	1cfb      	adds	r3, r7, #3
 8003dae:	701a      	strb	r2, [r3, #0]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 8003db0:	1cfb      	adds	r3, r7, #3
 8003db2:	781b      	ldrb	r3, [r3, #0]
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	001a      	movs	r2, r3
 8003db8:	2302      	movs	r3, #2
 8003dba:	4013      	ands	r3, r2
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d047      	beq.n	8003e50 <SX1276OnDio0Irq+0xe4>
                        SX1276Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI | 
 8003dc0:	210b      	movs	r1, #11
 8003dc2:	203e      	movs	r0, #62	; 0x3e
 8003dc4:	f7ff fe5b 	bl	8003a7e <SX1276Write>
                        SX1276Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8003dc8:	2110      	movs	r1, #16
 8003dca:	203f      	movs	r0, #63	; 0x3f
 8003dcc:	f7ff fe57 	bl	8003a7e <SX1276Write>
                        TimerStop( &RxTimeoutTimer );
 8003dd0:	4bc1      	ldr	r3, [pc, #772]	; (80040d8 <SX1276OnDio0Irq+0x36c>)
 8003dd2:	0018      	movs	r0, r3
 8003dd4:	f005 f89e 	bl	8008f14 <TimerStop>
                        if( SX1276.Settings.Fsk.RxContinuous == false )
 8003dd8:	4bbe      	ldr	r3, [pc, #760]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003dda:	2226      	movs	r2, #38	; 0x26
 8003ddc:	5c9b      	ldrb	r3, [r3, r2]
 8003dde:	2201      	movs	r2, #1
 8003de0:	4053      	eors	r3, r2
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d007      	beq.n	8003df8 <SX1276OnDio0Irq+0x8c>
                            TimerStop( &RxTimeoutSyncWord );
 8003de8:	4bbc      	ldr	r3, [pc, #752]	; (80040dc <SX1276OnDio0Irq+0x370>)
 8003dea:	0018      	movs	r0, r3
 8003dec:	f005 f892 	bl	8008f14 <TimerStop>
                            SX1276.Settings.State = RF_IDLE;
 8003df0:	4bb8      	ldr	r3, [pc, #736]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003df2:	2200      	movs	r2, #0
 8003df4:	711a      	strb	r2, [r3, #4]
 8003df6:	e00f      	b.n	8003e18 <SX1276OnDio0Irq+0xac>
                            SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8003df8:	200d      	movs	r0, #13
 8003dfa:	f7ff fe54 	bl	8003aa6 <SX1276Read>
 8003dfe:	0003      	movs	r3, r0
 8003e00:	001a      	movs	r2, r3
 8003e02:	2340      	movs	r3, #64	; 0x40
 8003e04:	4313      	orrs	r3, r2
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	0019      	movs	r1, r3
 8003e0a:	200d      	movs	r0, #13
 8003e0c:	f7ff fe37 	bl	8003a7e <SX1276Write>
                            TimerStart( &RxTimeoutSyncWord );
 8003e10:	4bb2      	ldr	r3, [pc, #712]	; (80040dc <SX1276OnDio0Irq+0x370>)
 8003e12:	0018      	movs	r0, r3
 8003e14:	f004 ff68 	bl	8008ce8 <TimerStart>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8003e18:	4bb1      	ldr	r3, [pc, #708]	; (80040e0 <SX1276OnDio0Irq+0x374>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d008      	beq.n	8003e32 <SX1276OnDio0Irq+0xc6>
 8003e20:	4baf      	ldr	r3, [pc, #700]	; (80040e0 <SX1276OnDio0Irq+0x374>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	691b      	ldr	r3, [r3, #16]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d003      	beq.n	8003e32 <SX1276OnDio0Irq+0xc6>
                            RadioEvents->RxError( );
 8003e2a:	4bad      	ldr	r3, [pc, #692]	; (80040e0 <SX1276OnDio0Irq+0x374>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	4798      	blx	r3
                        SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8003e32:	4ba8      	ldr	r3, [pc, #672]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003e34:	222c      	movs	r2, #44	; 0x2c
 8003e36:	2100      	movs	r1, #0
 8003e38:	5499      	strb	r1, [r3, r2]
                        SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8003e3a:	4ba6      	ldr	r3, [pc, #664]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003e3c:	222d      	movs	r2, #45	; 0x2d
 8003e3e:	2100      	movs	r1, #0
 8003e40:	5499      	strb	r1, [r3, r2]
                        SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8003e42:	4ba4      	ldr	r3, [pc, #656]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	871a      	strh	r2, [r3, #56]	; 0x38
                        SX1276.Settings.FskPacketHandler.Size = 0;
 8003e48:	4ba2      	ldr	r3, [pc, #648]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	86da      	strh	r2, [r3, #54]	; 0x36
                        break;
 8003e4e:	e19b      	b.n	8004188 <SX1276OnDio0Irq+0x41c>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8003e50:	4ba0      	ldr	r3, [pc, #640]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003e52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d12d      	bne.n	8003eb4 <SX1276OnDio0Irq+0x148>
 8003e58:	4b9e      	ldr	r3, [pc, #632]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003e5a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d129      	bne.n	8003eb4 <SX1276OnDio0Irq+0x148>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8003e60:	4b9c      	ldr	r3, [pc, #624]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003e62:	2222      	movs	r2, #34	; 0x22
 8003e64:	5c9b      	ldrb	r3, [r3, r2]
 8003e66:	2201      	movs	r2, #1
 8003e68:	4053      	eors	r3, r2
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d005      	beq.n	8003e7c <SX1276OnDio0Irq+0x110>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 8003e70:	4b9c      	ldr	r3, [pc, #624]	; (80040e4 <SX1276OnDio0Irq+0x378>)
 8003e72:	2101      	movs	r1, #1
 8003e74:	0018      	movs	r0, r3
 8003e76:	f7ff fec9 	bl	8003c0c <SX1276ReadFifo>
 8003e7a:	e006      	b.n	8003e8a <SX1276OnDio0Irq+0x11e>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8003e7c:	2032      	movs	r0, #50	; 0x32
 8003e7e:	f7ff fe12 	bl	8003aa6 <SX1276Read>
 8003e82:	0003      	movs	r3, r0
 8003e84:	b29a      	uxth	r2, r3
 8003e86:	4b93      	ldr	r3, [pc, #588]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003e88:	86da      	strh	r2, [r3, #54]	; 0x36
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8003e8a:	4b92      	ldr	r3, [pc, #584]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003e8c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003e8e:	001a      	movs	r2, r3
 8003e90:	4b95      	ldr	r3, [pc, #596]	; (80040e8 <SX1276OnDio0Irq+0x37c>)
 8003e92:	18d0      	adds	r0, r2, r3
 8003e94:	4b8f      	ldr	r3, [pc, #572]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003e96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e98:	b2da      	uxtb	r2, r3
 8003e9a:	4b8e      	ldr	r3, [pc, #568]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003e9c:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003e9e:	b2db      	uxtb	r3, r3
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	b2db      	uxtb	r3, r3
 8003ea4:	0019      	movs	r1, r3
 8003ea6:	f7ff feb1 	bl	8003c0c <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8003eaa:	4b8a      	ldr	r3, [pc, #552]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003eac:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 8003eae:	4b89      	ldr	r3, [pc, #548]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003eb0:	871a      	strh	r2, [r3, #56]	; 0x38
 8003eb2:	e013      	b.n	8003edc <SX1276OnDio0Irq+0x170>
                    SX1276ReadFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8003eb4:	4b87      	ldr	r3, [pc, #540]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003eb6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003eb8:	001a      	movs	r2, r3
 8003eba:	4b8b      	ldr	r3, [pc, #556]	; (80040e8 <SX1276OnDio0Irq+0x37c>)
 8003ebc:	18d0      	adds	r0, r2, r3
 8003ebe:	4b85      	ldr	r3, [pc, #532]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003ec0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ec2:	b2da      	uxtb	r2, r3
 8003ec4:	4b83      	ldr	r3, [pc, #524]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003ec6:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	b2db      	uxtb	r3, r3
 8003ece:	0019      	movs	r1, r3
 8003ed0:	f7ff fe9c 	bl	8003c0c <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8003ed4:	4b7f      	ldr	r3, [pc, #508]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003ed6:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 8003ed8:	4b7e      	ldr	r3, [pc, #504]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003eda:	871a      	strh	r2, [r3, #56]	; 0x38
                TimerStop( &RxTimeoutTimer );
 8003edc:	4b7e      	ldr	r3, [pc, #504]	; (80040d8 <SX1276OnDio0Irq+0x36c>)
 8003ede:	0018      	movs	r0, r3
 8003ee0:	f005 f818 	bl	8008f14 <TimerStop>
                if( SX1276.Settings.Fsk.RxContinuous == false )
 8003ee4:	4b7b      	ldr	r3, [pc, #492]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003ee6:	2226      	movs	r2, #38	; 0x26
 8003ee8:	5c9b      	ldrb	r3, [r3, r2]
 8003eea:	2201      	movs	r2, #1
 8003eec:	4053      	eors	r3, r2
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d007      	beq.n	8003f04 <SX1276OnDio0Irq+0x198>
                    SX1276.Settings.State = RF_IDLE;
 8003ef4:	4b77      	ldr	r3, [pc, #476]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	711a      	strb	r2, [r3, #4]
                    TimerStop( &RxTimeoutSyncWord );
 8003efa:	4b78      	ldr	r3, [pc, #480]	; (80040dc <SX1276OnDio0Irq+0x370>)
 8003efc:	0018      	movs	r0, r3
 8003efe:	f005 f809 	bl	8008f14 <TimerStop>
 8003f02:	e00f      	b.n	8003f24 <SX1276OnDio0Irq+0x1b8>
                    SX1276Write( REG_RXCONFIG, SX1276Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8003f04:	200d      	movs	r0, #13
 8003f06:	f7ff fdce 	bl	8003aa6 <SX1276Read>
 8003f0a:	0003      	movs	r3, r0
 8003f0c:	001a      	movs	r2, r3
 8003f0e:	2340      	movs	r3, #64	; 0x40
 8003f10:	4313      	orrs	r3, r2
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	0019      	movs	r1, r3
 8003f16:	200d      	movs	r0, #13
 8003f18:	f7ff fdb1 	bl	8003a7e <SX1276Write>
                    TimerStart( &RxTimeoutSyncWord );
 8003f1c:	4b6f      	ldr	r3, [pc, #444]	; (80040dc <SX1276OnDio0Irq+0x370>)
 8003f1e:	0018      	movs	r0, r3
 8003f20:	f004 fee2 	bl	8008ce8 <TimerStart>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8003f24:	4b6e      	ldr	r3, [pc, #440]	; (80040e0 <SX1276OnDio0Irq+0x374>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d010      	beq.n	8003f4e <SX1276OnDio0Irq+0x1e2>
 8003f2c:	4b6c      	ldr	r3, [pc, #432]	; (80040e0 <SX1276OnDio0Irq+0x374>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d00b      	beq.n	8003f4e <SX1276OnDio0Irq+0x1e2>
                    RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.FskPacketHandler.Size, SX1276.Settings.FskPacketHandler.RssiValue, 0 );
 8003f36:	4b6a      	ldr	r3, [pc, #424]	; (80040e0 <SX1276OnDio0Irq+0x374>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	689c      	ldr	r4, [r3, #8]
 8003f3c:	4b65      	ldr	r3, [pc, #404]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003f3e:	8ed9      	ldrh	r1, [r3, #54]	; 0x36
 8003f40:	4b64      	ldr	r3, [pc, #400]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003f42:	222e      	movs	r2, #46	; 0x2e
 8003f44:	569b      	ldrsb	r3, [r3, r2]
 8003f46:	b21a      	sxth	r2, r3
 8003f48:	4867      	ldr	r0, [pc, #412]	; (80040e8 <SX1276OnDio0Irq+0x37c>)
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	47a0      	blx	r4
                SX1276.Settings.FskPacketHandler.PreambleDetected = false;
 8003f4e:	4b61      	ldr	r3, [pc, #388]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003f50:	222c      	movs	r2, #44	; 0x2c
 8003f52:	2100      	movs	r1, #0
 8003f54:	5499      	strb	r1, [r3, r2]
                SX1276.Settings.FskPacketHandler.SyncWordDetected = false;
 8003f56:	4b5f      	ldr	r3, [pc, #380]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003f58:	222d      	movs	r2, #45	; 0x2d
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	5499      	strb	r1, [r3, r2]
                SX1276.Settings.FskPacketHandler.NbBytes = 0;
 8003f5e:	4b5d      	ldr	r3, [pc, #372]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	871a      	strh	r2, [r3, #56]	; 0x38
                SX1276.Settings.FskPacketHandler.Size = 0;
 8003f64:	4b5b      	ldr	r3, [pc, #364]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003f66:	2200      	movs	r2, #0
 8003f68:	86da      	strh	r2, [r3, #54]	; 0x36
                break;
 8003f6a:	e10d      	b.n	8004188 <SX1276OnDio0Irq+0x41c>
                    int8_t snr = 0;
 8003f6c:	1dfb      	adds	r3, r7, #7
 8003f6e:	2200      	movs	r2, #0
 8003f70:	701a      	strb	r2, [r3, #0]
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 8003f72:	2140      	movs	r1, #64	; 0x40
 8003f74:	2012      	movs	r0, #18
 8003f76:	f7ff fd82 	bl	8003a7e <SX1276Write>
                    irqFlags = SX1276Read( REG_LR_IRQFLAGS );
 8003f7a:	2012      	movs	r0, #18
 8003f7c:	f7ff fd93 	bl	8003aa6 <SX1276Read>
 8003f80:	0003      	movs	r3, r0
 8003f82:	001a      	movs	r2, r3
 8003f84:	1cfb      	adds	r3, r7, #3
 8003f86:	701a      	strb	r2, [r3, #0]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8003f88:	1cfb      	adds	r3, r7, #3
 8003f8a:	781b      	ldrb	r3, [r3, #0]
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	001a      	movs	r2, r3
 8003f90:	2320      	movs	r3, #32
 8003f92:	4013      	ands	r3, r2
 8003f94:	2b20      	cmp	r3, #32
 8003f96:	d122      	bne.n	8003fde <SX1276OnDio0Irq+0x272>
                        SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 8003f98:	2120      	movs	r1, #32
 8003f9a:	2012      	movs	r0, #18
 8003f9c:	f7ff fd6f 	bl	8003a7e <SX1276Write>
                        if( SX1276.Settings.LoRa.RxContinuous == false )
 8003fa0:	4b4c      	ldr	r3, [pc, #304]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003fa2:	2252      	movs	r2, #82	; 0x52
 8003fa4:	5c9b      	ldrb	r3, [r3, r2]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	4053      	eors	r3, r2
 8003faa:	b2db      	uxtb	r3, r3
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d002      	beq.n	8003fb6 <SX1276OnDio0Irq+0x24a>
                            SX1276.Settings.State = RF_IDLE;
 8003fb0:	4b48      	ldr	r3, [pc, #288]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	711a      	strb	r2, [r3, #4]
                        TimerStop( &RxTimeoutTimer );
 8003fb6:	4b48      	ldr	r3, [pc, #288]	; (80040d8 <SX1276OnDio0Irq+0x36c>)
 8003fb8:	0018      	movs	r0, r3
 8003fba:	f004 ffab 	bl	8008f14 <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8003fbe:	4b48      	ldr	r3, [pc, #288]	; (80040e0 <SX1276OnDio0Irq+0x374>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d100      	bne.n	8003fc8 <SX1276OnDio0Irq+0x25c>
 8003fc6:	e0dc      	b.n	8004182 <SX1276OnDio0Irq+0x416>
 8003fc8:	4b45      	ldr	r3, [pc, #276]	; (80040e0 <SX1276OnDio0Irq+0x374>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d100      	bne.n	8003fd4 <SX1276OnDio0Irq+0x268>
 8003fd2:	e0d6      	b.n	8004182 <SX1276OnDio0Irq+0x416>
                            RadioEvents->RxError( );
 8003fd4:	4b42      	ldr	r3, [pc, #264]	; (80040e0 <SX1276OnDio0Irq+0x374>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	4798      	blx	r3
                        break;
 8003fdc:	e0d1      	b.n	8004182 <SX1276OnDio0Irq+0x416>
                    SX1276.Settings.LoRaPacketHandler.SnrValue = SX1276Read( REG_LR_PKTSNRVALUE );
 8003fde:	2019      	movs	r0, #25
 8003fe0:	f7ff fd61 	bl	8003aa6 <SX1276Read>
 8003fe4:	0003      	movs	r3, r0
 8003fe6:	b259      	sxtb	r1, r3
 8003fe8:	4b3a      	ldr	r3, [pc, #232]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003fea:	2258      	movs	r2, #88	; 0x58
 8003fec:	5499      	strb	r1, [r3, r2]
                    if( SX1276.Settings.LoRaPacketHandler.SnrValue & 0x80 ) // The SNR sign bit is 1
 8003fee:	4b39      	ldr	r3, [pc, #228]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003ff0:	2258      	movs	r2, #88	; 0x58
 8003ff2:	569b      	ldrsb	r3, [r3, r2]
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	da10      	bge.n	800401a <SX1276OnDio0Irq+0x2ae>
                        snr = ( ( ~SX1276.Settings.LoRaPacketHandler.SnrValue + 1 ) & 0xFF ) >> 2;
 8003ff8:	4b36      	ldr	r3, [pc, #216]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8003ffa:	2258      	movs	r2, #88	; 0x58
 8003ffc:	569b      	ldrsb	r3, [r3, r2]
 8003ffe:	425b      	negs	r3, r3
 8004000:	109b      	asrs	r3, r3, #2
 8004002:	b25a      	sxtb	r2, r3
 8004004:	1dfb      	adds	r3, r7, #7
 8004006:	213f      	movs	r1, #63	; 0x3f
 8004008:	400a      	ands	r2, r1
 800400a:	701a      	strb	r2, [r3, #0]
                        snr = -snr;
 800400c:	1dfb      	adds	r3, r7, #7
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	425b      	negs	r3, r3
 8004012:	b2da      	uxtb	r2, r3
 8004014:	1dfb      	adds	r3, r7, #7
 8004016:	701a      	strb	r2, [r3, #0]
 8004018:	e008      	b.n	800402c <SX1276OnDio0Irq+0x2c0>
                        snr = ( SX1276.Settings.LoRaPacketHandler.SnrValue & 0xFF ) >> 2;
 800401a:	4b2e      	ldr	r3, [pc, #184]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 800401c:	2258      	movs	r2, #88	; 0x58
 800401e:	569b      	ldrsb	r3, [r3, r2]
 8004020:	109b      	asrs	r3, r3, #2
 8004022:	b25a      	sxtb	r2, r3
 8004024:	1dfb      	adds	r3, r7, #7
 8004026:	213f      	movs	r1, #63	; 0x3f
 8004028:	400a      	ands	r2, r1
 800402a:	701a      	strb	r2, [r3, #0]
                    int16_t rssi = SX1276Read( REG_LR_PKTRSSIVALUE );
 800402c:	201a      	movs	r0, #26
 800402e:	f7ff fd3a 	bl	8003aa6 <SX1276Read>
 8004032:	0003      	movs	r3, r0
 8004034:	001a      	movs	r2, r3
 8004036:	1d3b      	adds	r3, r7, #4
 8004038:	801a      	strh	r2, [r3, #0]
                    if( snr < 0 )
 800403a:	1dfb      	adds	r3, r7, #7
 800403c:	781b      	ldrb	r3, [r3, #0]
 800403e:	2b7f      	cmp	r3, #127	; 0x7f
 8004040:	d932      	bls.n	80040a8 <SX1276OnDio0Irq+0x33c>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 8004042:	4b24      	ldr	r3, [pc, #144]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8004044:	689b      	ldr	r3, [r3, #8]
 8004046:	4a29      	ldr	r2, [pc, #164]	; (80040ec <SX1276OnDio0Irq+0x380>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d916      	bls.n	800407a <SX1276OnDio0Irq+0x30e>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 ) +
 800404c:	1d3b      	adds	r3, r7, #4
 800404e:	2200      	movs	r2, #0
 8004050:	5e9b      	ldrsh	r3, [r3, r2]
 8004052:	111b      	asrs	r3, r3, #4
 8004054:	b21b      	sxth	r3, r3
 8004056:	b29a      	uxth	r2, r3
 8004058:	1d3b      	adds	r3, r7, #4
 800405a:	881b      	ldrh	r3, [r3, #0]
 800405c:	18d3      	adds	r3, r2, r3
 800405e:	b29a      	uxth	r2, r3
 8004060:	1dfb      	adds	r3, r7, #7
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	b25b      	sxtb	r3, r3
 8004066:	b29b      	uxth	r3, r3
 8004068:	18d3      	adds	r3, r2, r3
 800406a:	b29b      	uxth	r3, r3
 800406c:	3b9d      	subs	r3, #157	; 0x9d
 800406e:	b29b      	uxth	r3, r3
 8004070:	b219      	sxth	r1, r3
 8004072:	4b18      	ldr	r3, [pc, #96]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 8004074:	225a      	movs	r2, #90	; 0x5a
 8004076:	5299      	strh	r1, [r3, r2]
 8004078:	e04a      	b.n	8004110 <SX1276OnDio0Irq+0x3a4>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 ) +
 800407a:	1d3b      	adds	r3, r7, #4
 800407c:	2200      	movs	r2, #0
 800407e:	5e9b      	ldrsh	r3, [r3, r2]
 8004080:	111b      	asrs	r3, r3, #4
 8004082:	b21b      	sxth	r3, r3
 8004084:	b29a      	uxth	r2, r3
 8004086:	1d3b      	adds	r3, r7, #4
 8004088:	881b      	ldrh	r3, [r3, #0]
 800408a:	18d3      	adds	r3, r2, r3
 800408c:	b29a      	uxth	r2, r3
 800408e:	1dfb      	adds	r3, r7, #7
 8004090:	781b      	ldrb	r3, [r3, #0]
 8004092:	b25b      	sxtb	r3, r3
 8004094:	b29b      	uxth	r3, r3
 8004096:	18d3      	adds	r3, r2, r3
 8004098:	b29b      	uxth	r3, r3
 800409a:	3ba4      	subs	r3, #164	; 0xa4
 800409c:	b29b      	uxth	r3, r3
 800409e:	b219      	sxth	r1, r3
 80040a0:	4b0c      	ldr	r3, [pc, #48]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 80040a2:	225a      	movs	r2, #90	; 0x5a
 80040a4:	5299      	strh	r1, [r3, r2]
 80040a6:	e033      	b.n	8004110 <SX1276OnDio0Irq+0x3a4>
                        if( SX1276.Settings.Channel > RF_MID_BAND_THRESH )
 80040a8:	4b0a      	ldr	r3, [pc, #40]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	4a0f      	ldr	r2, [pc, #60]	; (80040ec <SX1276OnDio0Irq+0x380>)
 80040ae:	4293      	cmp	r3, r2
 80040b0:	d91e      	bls.n	80040f0 <SX1276OnDio0Irq+0x384>
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + ( rssi >> 4 );
 80040b2:	1d3b      	adds	r3, r7, #4
 80040b4:	2200      	movs	r2, #0
 80040b6:	5e9b      	ldrsh	r3, [r3, r2]
 80040b8:	111b      	asrs	r3, r3, #4
 80040ba:	b21b      	sxth	r3, r3
 80040bc:	b29a      	uxth	r2, r3
 80040be:	1d3b      	adds	r3, r7, #4
 80040c0:	881b      	ldrh	r3, [r3, #0]
 80040c2:	18d3      	adds	r3, r2, r3
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	3b9d      	subs	r3, #157	; 0x9d
 80040c8:	b29b      	uxth	r3, r3
 80040ca:	b219      	sxth	r1, r3
 80040cc:	4b01      	ldr	r3, [pc, #4]	; (80040d4 <SX1276OnDio0Irq+0x368>)
 80040ce:	225a      	movs	r2, #90	; 0x5a
 80040d0:	5299      	strh	r1, [r3, r2]
 80040d2:	e01d      	b.n	8004110 <SX1276OnDio0Irq+0x3a4>
 80040d4:	20000558 	.word	0x20000558
 80040d8:	200005b8 	.word	0x200005b8
 80040dc:	20000544 	.word	0x20000544
 80040e0:	20000104 	.word	0x20000104
 80040e4:	2000058e 	.word	0x2000058e
 80040e8:	20000108 	.word	0x20000108
 80040ec:	1f4add40 	.word	0x1f4add40
                            SX1276.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + ( rssi >> 4 );
 80040f0:	1d3b      	adds	r3, r7, #4
 80040f2:	2200      	movs	r2, #0
 80040f4:	5e9b      	ldrsh	r3, [r3, r2]
 80040f6:	111b      	asrs	r3, r3, #4
 80040f8:	b21b      	sxth	r3, r3
 80040fa:	b29a      	uxth	r2, r3
 80040fc:	1d3b      	adds	r3, r7, #4
 80040fe:	881b      	ldrh	r3, [r3, #0]
 8004100:	18d3      	adds	r3, r2, r3
 8004102:	b29b      	uxth	r3, r3
 8004104:	3ba4      	subs	r3, #164	; 0xa4
 8004106:	b29b      	uxth	r3, r3
 8004108:	b219      	sxth	r1, r3
 800410a:	4b31      	ldr	r3, [pc, #196]	; (80041d0 <SX1276OnDio0Irq+0x464>)
 800410c:	225a      	movs	r2, #90	; 0x5a
 800410e:	5299      	strh	r1, [r3, r2]
                    SX1276.Settings.LoRaPacketHandler.Size = SX1276Read( REG_LR_RXNBBYTES );
 8004110:	2013      	movs	r0, #19
 8004112:	f7ff fcc8 	bl	8003aa6 <SX1276Read>
 8004116:	0003      	movs	r3, r0
 8004118:	0019      	movs	r1, r3
 800411a:	4b2d      	ldr	r3, [pc, #180]	; (80041d0 <SX1276OnDio0Irq+0x464>)
 800411c:	225c      	movs	r2, #92	; 0x5c
 800411e:	5499      	strb	r1, [r3, r2]
                    SX1276ReadFifo( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size );
 8004120:	4b2b      	ldr	r3, [pc, #172]	; (80041d0 <SX1276OnDio0Irq+0x464>)
 8004122:	225c      	movs	r2, #92	; 0x5c
 8004124:	5c9a      	ldrb	r2, [r3, r2]
 8004126:	4b2b      	ldr	r3, [pc, #172]	; (80041d4 <SX1276OnDio0Irq+0x468>)
 8004128:	0011      	movs	r1, r2
 800412a:	0018      	movs	r0, r3
 800412c:	f7ff fd6e 	bl	8003c0c <SX1276ReadFifo>
                    if( SX1276.Settings.LoRa.RxContinuous == false )
 8004130:	4b27      	ldr	r3, [pc, #156]	; (80041d0 <SX1276OnDio0Irq+0x464>)
 8004132:	2252      	movs	r2, #82	; 0x52
 8004134:	5c9b      	ldrb	r3, [r3, r2]
 8004136:	2201      	movs	r2, #1
 8004138:	4053      	eors	r3, r2
 800413a:	b2db      	uxtb	r3, r3
 800413c:	2b00      	cmp	r3, #0
 800413e:	d002      	beq.n	8004146 <SX1276OnDio0Irq+0x3da>
                        SX1276.Settings.State = RF_IDLE;
 8004140:	4b23      	ldr	r3, [pc, #140]	; (80041d0 <SX1276OnDio0Irq+0x464>)
 8004142:	2200      	movs	r2, #0
 8004144:	711a      	strb	r2, [r3, #4]
                    TimerStop( &RxTimeoutTimer );
 8004146:	4b24      	ldr	r3, [pc, #144]	; (80041d8 <SX1276OnDio0Irq+0x46c>)
 8004148:	0018      	movs	r0, r3
 800414a:	f004 fee3 	bl	8008f14 <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 800414e:	4b23      	ldr	r3, [pc, #140]	; (80041dc <SX1276OnDio0Irq+0x470>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d017      	beq.n	8004186 <SX1276OnDio0Irq+0x41a>
 8004156:	4b21      	ldr	r3, [pc, #132]	; (80041dc <SX1276OnDio0Irq+0x470>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d012      	beq.n	8004186 <SX1276OnDio0Irq+0x41a>
                        RadioEvents->RxDone( RxTxBuffer, SX1276.Settings.LoRaPacketHandler.Size, SX1276.Settings.LoRaPacketHandler.RssiValue, SX1276.Settings.LoRaPacketHandler.SnrValue );
 8004160:	4b1e      	ldr	r3, [pc, #120]	; (80041dc <SX1276OnDio0Irq+0x470>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	689c      	ldr	r4, [r3, #8]
 8004166:	4b1a      	ldr	r3, [pc, #104]	; (80041d0 <SX1276OnDio0Irq+0x464>)
 8004168:	225c      	movs	r2, #92	; 0x5c
 800416a:	5c9b      	ldrb	r3, [r3, r2]
 800416c:	b299      	uxth	r1, r3
 800416e:	4b18      	ldr	r3, [pc, #96]	; (80041d0 <SX1276OnDio0Irq+0x464>)
 8004170:	225a      	movs	r2, #90	; 0x5a
 8004172:	5e9d      	ldrsh	r5, [r3, r2]
 8004174:	4b16      	ldr	r3, [pc, #88]	; (80041d0 <SX1276OnDio0Irq+0x464>)
 8004176:	2258      	movs	r2, #88	; 0x58
 8004178:	569b      	ldrsb	r3, [r3, r2]
 800417a:	4816      	ldr	r0, [pc, #88]	; (80041d4 <SX1276OnDio0Irq+0x468>)
 800417c:	002a      	movs	r2, r5
 800417e:	47a0      	blx	r4
                break;
 8004180:	e001      	b.n	8004186 <SX1276OnDio0Irq+0x41a>
                        break;
 8004182:	46c0      	nop			; (mov r8, r8)
 8004184:	e01f      	b.n	80041c6 <SX1276OnDio0Irq+0x45a>
                break;
 8004186:	46c0      	nop			; (mov r8, r8)
            break;
 8004188:	e01d      	b.n	80041c6 <SX1276OnDio0Irq+0x45a>
            TimerStop( &TxTimeoutTimer );
 800418a:	4b15      	ldr	r3, [pc, #84]	; (80041e0 <SX1276OnDio0Irq+0x474>)
 800418c:	0018      	movs	r0, r3
 800418e:	f004 fec1 	bl	8008f14 <TimerStop>
            switch( SX1276.Settings.Modem )
 8004192:	4b0f      	ldr	r3, [pc, #60]	; (80041d0 <SX1276OnDio0Irq+0x464>)
 8004194:	795b      	ldrb	r3, [r3, #5]
 8004196:	2b01      	cmp	r3, #1
 8004198:	d103      	bne.n	80041a2 <SX1276OnDio0Irq+0x436>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 800419a:	2108      	movs	r1, #8
 800419c:	2012      	movs	r0, #18
 800419e:	f7ff fc6e 	bl	8003a7e <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 80041a2:	4b0b      	ldr	r3, [pc, #44]	; (80041d0 <SX1276OnDio0Irq+0x464>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	711a      	strb	r2, [r3, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80041a8:	4b0c      	ldr	r3, [pc, #48]	; (80041dc <SX1276OnDio0Irq+0x470>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d008      	beq.n	80041c2 <SX1276OnDio0Irq+0x456>
 80041b0:	4b0a      	ldr	r3, [pc, #40]	; (80041dc <SX1276OnDio0Irq+0x470>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d003      	beq.n	80041c2 <SX1276OnDio0Irq+0x456>
                    RadioEvents->TxDone( );
 80041ba:	4b08      	ldr	r3, [pc, #32]	; (80041dc <SX1276OnDio0Irq+0x470>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4798      	blx	r3
                break;
 80041c2:	46c0      	nop			; (mov r8, r8)
            break;
 80041c4:	46c0      	nop			; (mov r8, r8)
    }
}
 80041c6:	46c0      	nop			; (mov r8, r8)
 80041c8:	46bd      	mov	sp, r7
 80041ca:	b002      	add	sp, #8
 80041cc:	bdb0      	pop	{r4, r5, r7, pc}
 80041ce:	46c0      	nop			; (mov r8, r8)
 80041d0:	20000558 	.word	0x20000558
 80041d4:	20000108 	.word	0x20000108
 80041d8:	200005b8 	.word	0x200005b8
 80041dc:	20000104 	.word	0x20000104
 80041e0:	20000530 	.word	0x20000530

080041e4 <SX1276OnDio1Irq>:

void SX1276OnDio1Irq( void )
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.State )
 80041e8:	4b60      	ldr	r3, [pc, #384]	; (800436c <SX1276OnDio1Irq+0x188>)
 80041ea:	791b      	ldrb	r3, [r3, #4]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d003      	beq.n	80041f8 <SX1276OnDio1Irq+0x14>
 80041f0:	2b02      	cmp	r3, #2
 80041f2:	d100      	bne.n	80041f6 <SX1276OnDio1Irq+0x12>
 80041f4:	e078      	b.n	80042e8 <SX1276OnDio1Irq+0x104>
            default:
                break;
            }
            break;
        default:
            break;
 80041f6:	e0b6      	b.n	8004366 <SX1276OnDio1Irq+0x182>
            switch( SX1276.Settings.Modem )
 80041f8:	4b5c      	ldr	r3, [pc, #368]	; (800436c <SX1276OnDio1Irq+0x188>)
 80041fa:	795b      	ldrb	r3, [r3, #5]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d002      	beq.n	8004206 <SX1276OnDio1Irq+0x22>
 8004200:	2b01      	cmp	r3, #1
 8004202:	d053      	beq.n	80042ac <SX1276OnDio1Irq+0xc8>
                break;
 8004204:	e06f      	b.n	80042e6 <SX1276OnDio1Irq+0x102>
                if( ( SX1276.Settings.FskPacketHandler.Size == 0 ) && ( SX1276.Settings.FskPacketHandler.NbBytes == 0 ) )
 8004206:	4b59      	ldr	r3, [pc, #356]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004208:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800420a:	2b00      	cmp	r3, #0
 800420c:	d118      	bne.n	8004240 <SX1276OnDio1Irq+0x5c>
 800420e:	4b57      	ldr	r3, [pc, #348]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004210:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004212:	2b00      	cmp	r3, #0
 8004214:	d114      	bne.n	8004240 <SX1276OnDio1Irq+0x5c>
                    if( SX1276.Settings.Fsk.FixLen == false )
 8004216:	4b55      	ldr	r3, [pc, #340]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004218:	2222      	movs	r2, #34	; 0x22
 800421a:	5c9b      	ldrb	r3, [r3, r2]
 800421c:	2201      	movs	r2, #1
 800421e:	4053      	eors	r3, r2
 8004220:	b2db      	uxtb	r3, r3
 8004222:	2b00      	cmp	r3, #0
 8004224:	d005      	beq.n	8004232 <SX1276OnDio1Irq+0x4e>
                        SX1276ReadFifo( ( uint8_t* )&SX1276.Settings.FskPacketHandler.Size, 1 );
 8004226:	4b52      	ldr	r3, [pc, #328]	; (8004370 <SX1276OnDio1Irq+0x18c>)
 8004228:	2101      	movs	r1, #1
 800422a:	0018      	movs	r0, r3
 800422c:	f7ff fcee 	bl	8003c0c <SX1276ReadFifo>
 8004230:	e006      	b.n	8004240 <SX1276OnDio1Irq+0x5c>
                        SX1276.Settings.FskPacketHandler.Size = SX1276Read( REG_PAYLOADLENGTH );
 8004232:	2032      	movs	r0, #50	; 0x32
 8004234:	f7ff fc37 	bl	8003aa6 <SX1276Read>
 8004238:	0003      	movs	r3, r0
 800423a:	b29a      	uxth	r2, r3
 800423c:	4b4b      	ldr	r3, [pc, #300]	; (800436c <SX1276OnDio1Irq+0x188>)
 800423e:	86da      	strh	r2, [r3, #54]	; 0x36
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.FifoThresh )
 8004240:	4b4a      	ldr	r3, [pc, #296]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004242:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004244:	001a      	movs	r2, r3
 8004246:	4b49      	ldr	r3, [pc, #292]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004248:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	4a47      	ldr	r2, [pc, #284]	; (800436c <SX1276OnDio1Irq+0x188>)
 800424e:	213a      	movs	r1, #58	; 0x3a
 8004250:	5c52      	ldrb	r2, [r2, r1]
 8004252:	4293      	cmp	r3, r2
 8004254:	dd15      	ble.n	8004282 <SX1276OnDio1Irq+0x9e>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.FifoThresh );
 8004256:	4b45      	ldr	r3, [pc, #276]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004258:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800425a:	001a      	movs	r2, r3
 800425c:	4b45      	ldr	r3, [pc, #276]	; (8004374 <SX1276OnDio1Irq+0x190>)
 800425e:	18d0      	adds	r0, r2, r3
 8004260:	4b42      	ldr	r3, [pc, #264]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004262:	223a      	movs	r2, #58	; 0x3a
 8004264:	5c9b      	ldrb	r3, [r3, r2]
 8004266:	0019      	movs	r1, r3
 8004268:	f7ff fcd0 	bl	8003c0c <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.FifoThresh;
 800426c:	4b3f      	ldr	r3, [pc, #252]	; (800436c <SX1276OnDio1Irq+0x188>)
 800426e:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 8004270:	4b3e      	ldr	r3, [pc, #248]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004272:	213a      	movs	r1, #58	; 0x3a
 8004274:	5c5b      	ldrb	r3, [r3, r1]
 8004276:	b29b      	uxth	r3, r3
 8004278:	18d3      	adds	r3, r2, r3
 800427a:	b29a      	uxth	r2, r3
 800427c:	4b3b      	ldr	r3, [pc, #236]	; (800436c <SX1276OnDio1Irq+0x188>)
 800427e:	871a      	strh	r2, [r3, #56]	; 0x38
                break;
 8004280:	e031      	b.n	80042e6 <SX1276OnDio1Irq+0x102>
                    SX1276ReadFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8004282:	4b3a      	ldr	r3, [pc, #232]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004284:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004286:	001a      	movs	r2, r3
 8004288:	4b3a      	ldr	r3, [pc, #232]	; (8004374 <SX1276OnDio1Irq+0x190>)
 800428a:	18d0      	adds	r0, r2, r3
 800428c:	4b37      	ldr	r3, [pc, #220]	; (800436c <SX1276OnDio1Irq+0x188>)
 800428e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004290:	b2da      	uxtb	r2, r3
 8004292:	4b36      	ldr	r3, [pc, #216]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004294:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004296:	b2db      	uxtb	r3, r3
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	b2db      	uxtb	r3, r3
 800429c:	0019      	movs	r1, r3
 800429e:	f7ff fcb5 	bl	8003c0c <SX1276ReadFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 80042a2:	4b32      	ldr	r3, [pc, #200]	; (800436c <SX1276OnDio1Irq+0x188>)
 80042a4:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 80042a6:	4b31      	ldr	r3, [pc, #196]	; (800436c <SX1276OnDio1Irq+0x188>)
 80042a8:	871a      	strh	r2, [r3, #56]	; 0x38
                break;
 80042aa:	e01c      	b.n	80042e6 <SX1276OnDio1Irq+0x102>
                TimerStop( &RxTimeoutTimer );
 80042ac:	4b32      	ldr	r3, [pc, #200]	; (8004378 <SX1276OnDio1Irq+0x194>)
 80042ae:	0018      	movs	r0, r3
 80042b0:	f004 fe30 	bl	8008f14 <TimerStop>
                SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 80042b4:	2180      	movs	r1, #128	; 0x80
 80042b6:	2012      	movs	r0, #18
 80042b8:	f7ff fbe1 	bl	8003a7e <SX1276Write>
                SX1276.Settings.State = RF_IDLE;
 80042bc:	4b2b      	ldr	r3, [pc, #172]	; (800436c <SX1276OnDio1Irq+0x188>)
 80042be:	2200      	movs	r2, #0
 80042c0:	711a      	strb	r2, [r3, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80042c2:	4b2e      	ldr	r3, [pc, #184]	; (800437c <SX1276OnDio1Irq+0x198>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00c      	beq.n	80042e4 <SX1276OnDio1Irq+0x100>
 80042ca:	4b2c      	ldr	r3, [pc, #176]	; (800437c <SX1276OnDio1Irq+0x198>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	68db      	ldr	r3, [r3, #12]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d007      	beq.n	80042e4 <SX1276OnDio1Irq+0x100>
                    RadioEvents->RxTimeout( );
 80042d4:	4b29      	ldr	r3, [pc, #164]	; (800437c <SX1276OnDio1Irq+0x198>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	68db      	ldr	r3, [r3, #12]
 80042da:	4798      	blx	r3
                    PRINTF("rxTimeOut\n\r");
 80042dc:	4b28      	ldr	r3, [pc, #160]	; (8004380 <SX1276OnDio1Irq+0x19c>)
 80042de:	0018      	movs	r0, r3
 80042e0:	f006 fcb2 	bl	800ac48 <vcom_Send>
                break;
 80042e4:	46c0      	nop			; (mov r8, r8)
            break;
 80042e6:	e03e      	b.n	8004366 <SX1276OnDio1Irq+0x182>
            switch( SX1276.Settings.Modem )
 80042e8:	4b20      	ldr	r3, [pc, #128]	; (800436c <SX1276OnDio1Irq+0x188>)
 80042ea:	795b      	ldrb	r3, [r3, #5]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d002      	beq.n	80042f6 <SX1276OnDio1Irq+0x112>
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d036      	beq.n	8004362 <SX1276OnDio1Irq+0x17e>
                break;
 80042f4:	e036      	b.n	8004364 <SX1276OnDio1Irq+0x180>
                if( ( SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes ) > SX1276.Settings.FskPacketHandler.ChunkSize )
 80042f6:	4b1d      	ldr	r3, [pc, #116]	; (800436c <SX1276OnDio1Irq+0x188>)
 80042f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042fa:	001a      	movs	r2, r3
 80042fc:	4b1b      	ldr	r3, [pc, #108]	; (800436c <SX1276OnDio1Irq+0x188>)
 80042fe:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	4a1a      	ldr	r2, [pc, #104]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004304:	213b      	movs	r1, #59	; 0x3b
 8004306:	5c52      	ldrb	r2, [r2, r1]
 8004308:	4293      	cmp	r3, r2
 800430a:	dd15      	ble.n	8004338 <SX1276OnDio1Irq+0x154>
                    SX1276WriteFifo( ( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes ), SX1276.Settings.FskPacketHandler.ChunkSize );
 800430c:	4b17      	ldr	r3, [pc, #92]	; (800436c <SX1276OnDio1Irq+0x188>)
 800430e:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 8004310:	001a      	movs	r2, r3
 8004312:	4b18      	ldr	r3, [pc, #96]	; (8004374 <SX1276OnDio1Irq+0x190>)
 8004314:	18d0      	adds	r0, r2, r3
 8004316:	4b15      	ldr	r3, [pc, #84]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004318:	223b      	movs	r2, #59	; 0x3b
 800431a:	5c9b      	ldrb	r3, [r3, r2]
 800431c:	0019      	movs	r1, r3
 800431e:	f7ff fc63 	bl	8003be8 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.ChunkSize;
 8004322:	4b12      	ldr	r3, [pc, #72]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004324:	8f1a      	ldrh	r2, [r3, #56]	; 0x38
 8004326:	4b11      	ldr	r3, [pc, #68]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004328:	213b      	movs	r1, #59	; 0x3b
 800432a:	5c5b      	ldrb	r3, [r3, r1]
 800432c:	b29b      	uxth	r3, r3
 800432e:	18d3      	adds	r3, r2, r3
 8004330:	b29a      	uxth	r2, r3
 8004332:	4b0e      	ldr	r3, [pc, #56]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004334:	871a      	strh	r2, [r3, #56]	; 0x38
                break;
 8004336:	e015      	b.n	8004364 <SX1276OnDio1Irq+0x180>
                    SX1276WriteFifo( RxTxBuffer + SX1276.Settings.FskPacketHandler.NbBytes, SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes );
 8004338:	4b0c      	ldr	r3, [pc, #48]	; (800436c <SX1276OnDio1Irq+0x188>)
 800433a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800433c:	001a      	movs	r2, r3
 800433e:	4b0d      	ldr	r3, [pc, #52]	; (8004374 <SX1276OnDio1Irq+0x190>)
 8004340:	18d0      	adds	r0, r2, r3
 8004342:	4b0a      	ldr	r3, [pc, #40]	; (800436c <SX1276OnDio1Irq+0x188>)
 8004344:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004346:	b2da      	uxtb	r2, r3
 8004348:	4b08      	ldr	r3, [pc, #32]	; (800436c <SX1276OnDio1Irq+0x188>)
 800434a:	8f1b      	ldrh	r3, [r3, #56]	; 0x38
 800434c:	b2db      	uxtb	r3, r3
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	b2db      	uxtb	r3, r3
 8004352:	0019      	movs	r1, r3
 8004354:	f7ff fc48 	bl	8003be8 <SX1276WriteFifo>
                    SX1276.Settings.FskPacketHandler.NbBytes += SX1276.Settings.FskPacketHandler.Size - SX1276.Settings.FskPacketHandler.NbBytes;
 8004358:	4b04      	ldr	r3, [pc, #16]	; (800436c <SX1276OnDio1Irq+0x188>)
 800435a:	8eda      	ldrh	r2, [r3, #54]	; 0x36
 800435c:	4b03      	ldr	r3, [pc, #12]	; (800436c <SX1276OnDio1Irq+0x188>)
 800435e:	871a      	strh	r2, [r3, #56]	; 0x38
                break;
 8004360:	e000      	b.n	8004364 <SX1276OnDio1Irq+0x180>
                break;
 8004362:	46c0      	nop			; (mov r8, r8)
            break;
 8004364:	46c0      	nop			; (mov r8, r8)
    }
}
 8004366:	46c0      	nop			; (mov r8, r8)
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}
 800436c:	20000558 	.word	0x20000558
 8004370:	2000058e 	.word	0x2000058e
 8004374:	20000108 	.word	0x20000108
 8004378:	200005b8 	.word	0x200005b8
 800437c:	20000104 	.word	0x20000104
 8004380:	0800ba44 	.word	0x0800ba44

08004384 <SX1276OnDio2Irq>:

void SX1276OnDio2Irq( void )
{
 8004384:	b590      	push	{r4, r7, lr}
 8004386:	b085      	sub	sp, #20
 8004388:	af00      	add	r7, sp, #0
    uint32_t afcChannel = 0;
 800438a:	2300      	movs	r3, #0
 800438c:	60fb      	str	r3, [r7, #12]
    
    switch( SX1276.Settings.State )
 800438e:	4b58      	ldr	r3, [pc, #352]	; (80044f0 <SX1276OnDio2Irq+0x16c>)
 8004390:	791b      	ldrb	r3, [r3, #4]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d003      	beq.n	800439e <SX1276OnDio2Irq+0x1a>
 8004396:	2b02      	cmp	r3, #2
 8004398:	d100      	bne.n	800439c <SX1276OnDio2Irq+0x18>
 800439a:	e079      	b.n	8004490 <SX1276OnDio2Irq+0x10c>
            default:
                break;
            }
            break;
        default:
            break;
 800439c:	e0a3      	b.n	80044e6 <SX1276OnDio2Irq+0x162>
            switch( SX1276.Settings.Modem )
 800439e:	4b54      	ldr	r3, [pc, #336]	; (80044f0 <SX1276OnDio2Irq+0x16c>)
 80043a0:	795b      	ldrb	r3, [r3, #5]
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d002      	beq.n	80043ac <SX1276OnDio2Irq+0x28>
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d04e      	beq.n	8004448 <SX1276OnDio2Irq+0xc4>
                break;
 80043aa:	e070      	b.n	800448e <SX1276OnDio2Irq+0x10a>
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 80043ac:	4b50      	ldr	r3, [pc, #320]	; (80044f0 <SX1276OnDio2Irq+0x16c>)
 80043ae:	222c      	movs	r2, #44	; 0x2c
 80043b0:	2101      	movs	r1, #1
 80043b2:	5499      	strb	r1, [r3, r2]
                if( ( SX1276.Settings.FskPacketHandler.PreambleDetected == true ) && ( SX1276.Settings.FskPacketHandler.SyncWordDetected == false ) )
 80043b4:	4b4e      	ldr	r3, [pc, #312]	; (80044f0 <SX1276OnDio2Irq+0x16c>)
 80043b6:	222c      	movs	r2, #44	; 0x2c
 80043b8:	5c9b      	ldrb	r3, [r3, r2]
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	d164      	bne.n	8004488 <SX1276OnDio2Irq+0x104>
 80043be:	4b4c      	ldr	r3, [pc, #304]	; (80044f0 <SX1276OnDio2Irq+0x16c>)
 80043c0:	222d      	movs	r2, #45	; 0x2d
 80043c2:	5c9b      	ldrb	r3, [r3, r2]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d15f      	bne.n	8004488 <SX1276OnDio2Irq+0x104>
                    TimerStop( &RxTimeoutSyncWord );
 80043c8:	4b4a      	ldr	r3, [pc, #296]	; (80044f4 <SX1276OnDio2Irq+0x170>)
 80043ca:	0018      	movs	r0, r3
 80043cc:	f004 fda2 	bl	8008f14 <TimerStop>
                    SX1276.Settings.FskPacketHandler.SyncWordDetected = true;
 80043d0:	4b47      	ldr	r3, [pc, #284]	; (80044f0 <SX1276OnDio2Irq+0x16c>)
 80043d2:	222d      	movs	r2, #45	; 0x2d
 80043d4:	2101      	movs	r1, #1
 80043d6:	5499      	strb	r1, [r3, r2]
                    SX1276.Settings.FskPacketHandler.RssiValue = -( SX1276Read( REG_RSSIVALUE ) >> 1 );
 80043d8:	2011      	movs	r0, #17
 80043da:	f7ff fb64 	bl	8003aa6 <SX1276Read>
 80043de:	0003      	movs	r3, r0
 80043e0:	085b      	lsrs	r3, r3, #1
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	425b      	negs	r3, r3
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	b259      	sxtb	r1, r3
 80043ea:	4b41      	ldr	r3, [pc, #260]	; (80044f0 <SX1276OnDio2Irq+0x16c>)
 80043ec:	222e      	movs	r2, #46	; 0x2e
 80043ee:	5499      	strb	r1, [r3, r2]
                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 80043f0:	201b      	movs	r0, #27
 80043f2:	f7ff fb58 	bl	8003aa6 <SX1276Read>
 80043f6:	0003      	movs	r3, r0
 80043f8:	021c      	lsls	r4, r3, #8
                                     ( uint16_t )SX1276Read( REG_AFCLSB ) );
 80043fa:	201c      	movs	r0, #28
 80043fc:	f7ff fb53 	bl	8003aa6 <SX1276Read>
 8004400:	0003      	movs	r3, r0
                    afcChannel = ( ( ( uint16_t )SX1276Read( REG_AFCMSB ) << 8 ) |
 8004402:	4323      	orrs	r3, r4
 8004404:	60fb      	str	r3, [r7, #12]
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1276.Settings.FskPacketHandler.AfcValue);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	0a1b      	lsrs	r3, r3, #8
 800440a:	60bb      	str	r3, [r7, #8]
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	021b      	lsls	r3, r3, #8
 8004410:	68fa      	ldr	r2, [r7, #12]
 8004412:	1ad3      	subs	r3, r2, r3
 8004414:	607b      	str	r3, [r7, #4]
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	4a37      	ldr	r2, [pc, #220]	; (80044f8 <SX1276OnDio2Irq+0x174>)
 800441a:	435a      	muls	r2, r3
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	4936      	ldr	r1, [pc, #216]	; (80044f8 <SX1276OnDio2Irq+0x174>)
 8004420:	434b      	muls	r3, r1
 8004422:	3380      	adds	r3, #128	; 0x80
 8004424:	0a1b      	lsrs	r3, r3, #8
 8004426:	18d3      	adds	r3, r2, r3
 8004428:	001a      	movs	r2, r3
 800442a:	4b31      	ldr	r3, [pc, #196]	; (80044f0 <SX1276OnDio2Irq+0x16c>)
 800442c:	631a      	str	r2, [r3, #48]	; 0x30
                    SX1276.Settings.FskPacketHandler.RxGain = ( SX1276Read( REG_LNA ) >> 5 ) & 0x07;
 800442e:	200c      	movs	r0, #12
 8004430:	f7ff fb39 	bl	8003aa6 <SX1276Read>
 8004434:	0003      	movs	r3, r0
 8004436:	095b      	lsrs	r3, r3, #5
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2207      	movs	r2, #7
 800443c:	4013      	ands	r3, r2
 800443e:	b2d9      	uxtb	r1, r3
 8004440:	4b2b      	ldr	r3, [pc, #172]	; (80044f0 <SX1276OnDio2Irq+0x16c>)
 8004442:	2234      	movs	r2, #52	; 0x34
 8004444:	5499      	strb	r1, [r3, r2]
                break;
 8004446:	e01f      	b.n	8004488 <SX1276OnDio2Irq+0x104>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 8004448:	4b29      	ldr	r3, [pc, #164]	; (80044f0 <SX1276OnDio2Irq+0x16c>)
 800444a:	224f      	movs	r2, #79	; 0x4f
 800444c:	5c9b      	ldrb	r3, [r3, r2]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d01c      	beq.n	800448c <SX1276OnDio2Irq+0x108>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8004452:	2102      	movs	r1, #2
 8004454:	2012      	movs	r0, #18
 8004456:	f7ff fb12 	bl	8003a7e <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 800445a:	4b28      	ldr	r3, [pc, #160]	; (80044fc <SX1276OnDio2Irq+0x178>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d014      	beq.n	800448c <SX1276OnDio2Irq+0x108>
 8004462:	4b26      	ldr	r3, [pc, #152]	; (80044fc <SX1276OnDio2Irq+0x178>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	695b      	ldr	r3, [r3, #20]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d00f      	beq.n	800448c <SX1276OnDio2Irq+0x108>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 800446c:	4b23      	ldr	r3, [pc, #140]	; (80044fc <SX1276OnDio2Irq+0x178>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	695c      	ldr	r4, [r3, #20]
 8004472:	201c      	movs	r0, #28
 8004474:	f7ff fb17 	bl	8003aa6 <SX1276Read>
 8004478:	0003      	movs	r3, r0
 800447a:	001a      	movs	r2, r3
 800447c:	233f      	movs	r3, #63	; 0x3f
 800447e:	4013      	ands	r3, r2
 8004480:	b2db      	uxtb	r3, r3
 8004482:	0018      	movs	r0, r3
 8004484:	47a0      	blx	r4
                break;
 8004486:	e001      	b.n	800448c <SX1276OnDio2Irq+0x108>
                break;
 8004488:	46c0      	nop			; (mov r8, r8)
 800448a:	e02c      	b.n	80044e6 <SX1276OnDio2Irq+0x162>
                break;
 800448c:	46c0      	nop			; (mov r8, r8)
            break;
 800448e:	e02a      	b.n	80044e6 <SX1276OnDio2Irq+0x162>
            switch( SX1276.Settings.Modem )
 8004490:	4b17      	ldr	r3, [pc, #92]	; (80044f0 <SX1276OnDio2Irq+0x16c>)
 8004492:	795b      	ldrb	r3, [r3, #5]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d022      	beq.n	80044de <SX1276OnDio2Irq+0x15a>
 8004498:	2b01      	cmp	r3, #1
 800449a:	d000      	beq.n	800449e <SX1276OnDio2Irq+0x11a>
                break;
 800449c:	e022      	b.n	80044e4 <SX1276OnDio2Irq+0x160>
                if( SX1276.Settings.LoRa.FreqHopOn == true )
 800449e:	4b14      	ldr	r3, [pc, #80]	; (80044f0 <SX1276OnDio2Irq+0x16c>)
 80044a0:	224f      	movs	r2, #79	; 0x4f
 80044a2:	5c9b      	ldrb	r3, [r3, r2]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d01c      	beq.n	80044e2 <SX1276OnDio2Irq+0x15e>
                    SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 80044a8:	2102      	movs	r1, #2
 80044aa:	2012      	movs	r0, #18
 80044ac:	f7ff fae7 	bl	8003a7e <SX1276Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 80044b0:	4b12      	ldr	r3, [pc, #72]	; (80044fc <SX1276OnDio2Irq+0x178>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d014      	beq.n	80044e2 <SX1276OnDio2Irq+0x15e>
 80044b8:	4b10      	ldr	r3, [pc, #64]	; (80044fc <SX1276OnDio2Irq+0x178>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00f      	beq.n	80044e2 <SX1276OnDio2Irq+0x15e>
                        RadioEvents->FhssChangeChannel( ( SX1276Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 80044c2:	4b0e      	ldr	r3, [pc, #56]	; (80044fc <SX1276OnDio2Irq+0x178>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	695c      	ldr	r4, [r3, #20]
 80044c8:	201c      	movs	r0, #28
 80044ca:	f7ff faec 	bl	8003aa6 <SX1276Read>
 80044ce:	0003      	movs	r3, r0
 80044d0:	001a      	movs	r2, r3
 80044d2:	233f      	movs	r3, #63	; 0x3f
 80044d4:	4013      	ands	r3, r2
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	0018      	movs	r0, r3
 80044da:	47a0      	blx	r4
                break;
 80044dc:	e001      	b.n	80044e2 <SX1276OnDio2Irq+0x15e>
                break;
 80044de:	46c0      	nop			; (mov r8, r8)
 80044e0:	e000      	b.n	80044e4 <SX1276OnDio2Irq+0x160>
                break;
 80044e2:	46c0      	nop			; (mov r8, r8)
            break;
 80044e4:	46c0      	nop			; (mov r8, r8)
    }
}
 80044e6:	46c0      	nop			; (mov r8, r8)
 80044e8:	46bd      	mov	sp, r7
 80044ea:	b005      	add	sp, #20
 80044ec:	bd90      	pop	{r4, r7, pc}
 80044ee:	46c0      	nop			; (mov r8, r8)
 80044f0:	20000558 	.word	0x20000558
 80044f4:	20000544 	.word	0x20000544
 80044f8:	00003d09 	.word	0x00003d09
 80044fc:	20000104 	.word	0x20000104

08004500 <SX1276OnDio3Irq>:

void SX1276OnDio3Irq( void )
{
 8004500:	b580      	push	{r7, lr}
 8004502:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.Modem )
 8004504:	4b1d      	ldr	r3, [pc, #116]	; (800457c <SX1276OnDio3Irq+0x7c>)
 8004506:	795b      	ldrb	r3, [r3, #5]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d031      	beq.n	8004570 <SX1276OnDio3Irq+0x70>
 800450c:	2b01      	cmp	r3, #1
 800450e:	d000      	beq.n	8004512 <SX1276OnDio3Irq+0x12>
                RadioEvents->CadDone( false );
            }
        }
        break;
    default:
        break;
 8004510:	e031      	b.n	8004576 <SX1276OnDio3Irq+0x76>
        if( ( SX1276Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 8004512:	2012      	movs	r0, #18
 8004514:	f7ff fac7 	bl	8003aa6 <SX1276Read>
 8004518:	0003      	movs	r3, r0
 800451a:	001a      	movs	r2, r3
 800451c:	2301      	movs	r3, #1
 800451e:	4013      	ands	r3, r2
 8004520:	2b01      	cmp	r3, #1
 8004522:	d112      	bne.n	800454a <SX1276OnDio3Irq+0x4a>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 8004524:	2105      	movs	r1, #5
 8004526:	2012      	movs	r0, #18
 8004528:	f7ff faa9 	bl	8003a7e <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 800452c:	4b14      	ldr	r3, [pc, #80]	; (8004580 <SX1276OnDio3Irq+0x80>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d01f      	beq.n	8004574 <SX1276OnDio3Irq+0x74>
 8004534:	4b12      	ldr	r3, [pc, #72]	; (8004580 <SX1276OnDio3Irq+0x80>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d01a      	beq.n	8004574 <SX1276OnDio3Irq+0x74>
                RadioEvents->CadDone( true );
 800453e:	4b10      	ldr	r3, [pc, #64]	; (8004580 <SX1276OnDio3Irq+0x80>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	699b      	ldr	r3, [r3, #24]
 8004544:	2001      	movs	r0, #1
 8004546:	4798      	blx	r3
        break;
 8004548:	e014      	b.n	8004574 <SX1276OnDio3Irq+0x74>
            SX1276Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 800454a:	2104      	movs	r1, #4
 800454c:	2012      	movs	r0, #18
 800454e:	f7ff fa96 	bl	8003a7e <SX1276Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8004552:	4b0b      	ldr	r3, [pc, #44]	; (8004580 <SX1276OnDio3Irq+0x80>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d00c      	beq.n	8004574 <SX1276OnDio3Irq+0x74>
 800455a:	4b09      	ldr	r3, [pc, #36]	; (8004580 <SX1276OnDio3Irq+0x80>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d007      	beq.n	8004574 <SX1276OnDio3Irq+0x74>
                RadioEvents->CadDone( false );
 8004564:	4b06      	ldr	r3, [pc, #24]	; (8004580 <SX1276OnDio3Irq+0x80>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	2000      	movs	r0, #0
 800456c:	4798      	blx	r3
        break;
 800456e:	e001      	b.n	8004574 <SX1276OnDio3Irq+0x74>
        break;
 8004570:	46c0      	nop			; (mov r8, r8)
 8004572:	e000      	b.n	8004576 <SX1276OnDio3Irq+0x76>
        break;
 8004574:	46c0      	nop			; (mov r8, r8)
    }
}
 8004576:	46c0      	nop			; (mov r8, r8)
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	20000558 	.word	0x20000558
 8004580:	20000104 	.word	0x20000104

08004584 <SX1276OnDio4Irq>:

void SX1276OnDio4Irq( void )
{
 8004584:	b580      	push	{r7, lr}
 8004586:	af00      	add	r7, sp, #0
    switch( SX1276.Settings.Modem )
 8004588:	4b0b      	ldr	r3, [pc, #44]	; (80045b8 <SX1276OnDio4Irq+0x34>)
 800458a:	795b      	ldrb	r3, [r3, #5]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d002      	beq.n	8004596 <SX1276OnDio4Irq+0x12>
 8004590:	2b01      	cmp	r3, #1
 8004592:	d00a      	beq.n	80045aa <SX1276OnDio4Irq+0x26>
        }
        break;
    case MODEM_LORA:
        break;
    default:
        break;
 8004594:	e00c      	b.n	80045b0 <SX1276OnDio4Irq+0x2c>
            if( SX1276.Settings.FskPacketHandler.PreambleDetected == false )
 8004596:	4b08      	ldr	r3, [pc, #32]	; (80045b8 <SX1276OnDio4Irq+0x34>)
 8004598:	222c      	movs	r2, #44	; 0x2c
 800459a:	5c9b      	ldrb	r3, [r3, r2]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d106      	bne.n	80045ae <SX1276OnDio4Irq+0x2a>
                SX1276.Settings.FskPacketHandler.PreambleDetected = true;
 80045a0:	4b05      	ldr	r3, [pc, #20]	; (80045b8 <SX1276OnDio4Irq+0x34>)
 80045a2:	222c      	movs	r2, #44	; 0x2c
 80045a4:	2101      	movs	r1, #1
 80045a6:	5499      	strb	r1, [r3, r2]
        break;
 80045a8:	e001      	b.n	80045ae <SX1276OnDio4Irq+0x2a>
        break;
 80045aa:	46c0      	nop			; (mov r8, r8)
 80045ac:	e000      	b.n	80045b0 <SX1276OnDio4Irq+0x2c>
        break;
 80045ae:	46c0      	nop			; (mov r8, r8)
    }
}
 80045b0:	46c0      	nop			; (mov r8, r8)
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
 80045b6:	46c0      	nop			; (mov r8, r8)
 80045b8:	20000558 	.word	0x20000558

080045bc <SX1276IoInit>:
  SX1276SetMaxPayloadLength
};


void SX1276IoInit( void )
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b086      	sub	sp, #24
 80045c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 80045c2:	1d3b      	adds	r3, r7, #4
 80045c4:	0018      	movs	r0, r3
 80045c6:	2314      	movs	r3, #20
 80045c8:	001a      	movs	r2, r3
 80045ca:	2100      	movs	r1, #0
 80045cc:	f006 fcb1 	bl	800af32 <memset>
  
  initStruct.Mode =GPIO_MODE_IT_RISING;
 80045d0:	1d3b      	adds	r3, r7, #4
 80045d2:	4a19      	ldr	r2, [pc, #100]	; (8004638 <SX1276IoInit+0x7c>)
 80045d4:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_PULLUP;
 80045d6:	1d3b      	adds	r3, r7, #4
 80045d8:	2201      	movs	r2, #1
 80045da:	609a      	str	r2, [r3, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 80045dc:	1d3b      	adds	r3, r7, #4
 80045de:	2203      	movs	r2, #3
 80045e0:	60da      	str	r2, [r3, #12]

  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 80045e2:	1d3b      	adds	r3, r7, #4
 80045e4:	4815      	ldr	r0, [pc, #84]	; (800463c <SX1276IoInit+0x80>)
 80045e6:	001a      	movs	r2, r3
 80045e8:	2110      	movs	r1, #16
 80045ea:	f005 f813 	bl	8009614 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 80045ee:	1d3b      	adds	r3, r7, #4
 80045f0:	4812      	ldr	r0, [pc, #72]	; (800463c <SX1276IoInit+0x80>)
 80045f2:	001a      	movs	r2, r3
 80045f4:	2102      	movs	r1, #2
 80045f6:	f005 f80d 	bl	8009614 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 80045fa:	1d3b      	adds	r3, r7, #4
 80045fc:	480f      	ldr	r0, [pc, #60]	; (800463c <SX1276IoInit+0x80>)
 80045fe:	001a      	movs	r2, r3
 8004600:	2101      	movs	r1, #1
 8004602:	f005 f807 	bl	8009614 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 8004606:	1d3a      	adds	r2, r7, #4
 8004608:	2380      	movs	r3, #128	; 0x80
 800460a:	019b      	lsls	r3, r3, #6
 800460c:	480c      	ldr	r0, [pc, #48]	; (8004640 <SX1276IoInit+0x84>)
 800460e:	0019      	movs	r1, r3
 8004610:	f005 f800 	bl	8009614 <HW_GPIO_Init>
  
  initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 8004614:	1d3b      	adds	r3, r7, #4
 8004616:	2201      	movs	r2, #1
 8004618:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_NOPULL;  
 800461a:	1d3b      	adds	r3, r7, #4
 800461c:	2200      	movs	r2, #0
 800461e:	609a      	str	r2, [r3, #8]
  HW_GPIO_Init( RADIO_TCXO_VCC_PORT, RADIO_TCXO_VCC_PIN, &initStruct );
 8004620:	1d3a      	adds	r2, r7, #4
 8004622:	2380      	movs	r3, #128	; 0x80
 8004624:	0159      	lsls	r1, r3, #5
 8004626:	23a0      	movs	r3, #160	; 0xa0
 8004628:	05db      	lsls	r3, r3, #23
 800462a:	0018      	movs	r0, r3
 800462c:	f004 fff2 	bl	8009614 <HW_GPIO_Init>
}
 8004630:	46c0      	nop			; (mov r8, r8)
 8004632:	46bd      	mov	sp, r7
 8004634:	b006      	add	sp, #24
 8004636:	bd80      	pop	{r7, pc}
 8004638:	10110000 	.word	0x10110000
 800463c:	50000400 	.word	0x50000400
 8004640:	50000800 	.word	0x50000800

08004644 <SX1276IoIrqInit>:

void SX1276IoIrqInit( DioIrqHandler **irqHandlers )
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b082      	sub	sp, #8
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  HW_GPIO_SetIrq( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, IRQ_HIGH_PRIORITY, irqHandlers[0] );
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4811      	ldr	r0, [pc, #68]	; (8004698 <SX1276IoIrqInit+0x54>)
 8004652:	2200      	movs	r2, #0
 8004654:	2110      	movs	r1, #16
 8004656:	f005 f851 	bl	80096fc <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, IRQ_HIGH_PRIORITY, irqHandlers[1] );
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	3304      	adds	r3, #4
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	480d      	ldr	r0, [pc, #52]	; (8004698 <SX1276IoIrqInit+0x54>)
 8004662:	2200      	movs	r2, #0
 8004664:	2102      	movs	r1, #2
 8004666:	f005 f849 	bl	80096fc <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, IRQ_HIGH_PRIORITY, irqHandlers[2] );
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	3308      	adds	r3, #8
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	4809      	ldr	r0, [pc, #36]	; (8004698 <SX1276IoIrqInit+0x54>)
 8004672:	2200      	movs	r2, #0
 8004674:	2101      	movs	r1, #1
 8004676:	f005 f841 	bl	80096fc <HW_GPIO_SetIrq>
  HW_GPIO_SetIrq( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, IRQ_HIGH_PRIORITY, irqHandlers[3] );
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	330c      	adds	r3, #12
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	2380      	movs	r3, #128	; 0x80
 8004682:	0199      	lsls	r1, r3, #6
 8004684:	4805      	ldr	r0, [pc, #20]	; (800469c <SX1276IoIrqInit+0x58>)
 8004686:	0013      	movs	r3, r2
 8004688:	2200      	movs	r2, #0
 800468a:	f005 f837 	bl	80096fc <HW_GPIO_SetIrq>
}
 800468e:	46c0      	nop			; (mov r8, r8)
 8004690:	46bd      	mov	sp, r7
 8004692:	b002      	add	sp, #8
 8004694:	bd80      	pop	{r7, pc}
 8004696:	46c0      	nop			; (mov r8, r8)
 8004698:	50000400 	.word	0x50000400
 800469c:	50000800 	.word	0x50000800

080046a0 <SX1276IoDeInit>:


void SX1276IoDeInit( void )
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b086      	sub	sp, #24
 80046a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 80046a6:	1d3b      	adds	r3, r7, #4
 80046a8:	0018      	movs	r0, r3
 80046aa:	2314      	movs	r3, #20
 80046ac:	001a      	movs	r2, r3
 80046ae:	2100      	movs	r1, #0
 80046b0:	f006 fc3f 	bl	800af32 <memset>

  initStruct.Mode = GPIO_MODE_IT_RISING ; //GPIO_MODE_ANALOG;
 80046b4:	1d3b      	adds	r3, r7, #4
 80046b6:	4a11      	ldr	r2, [pc, #68]	; (80046fc <SX1276IoDeInit+0x5c>)
 80046b8:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_PULLDOWN;
 80046ba:	1d3b      	adds	r3, r7, #4
 80046bc:	2202      	movs	r2, #2
 80046be:	609a      	str	r2, [r3, #8]
  
  HW_GPIO_Init( RADIO_DIO_0_PORT, RADIO_DIO_0_PIN, &initStruct );
 80046c0:	1d3b      	adds	r3, r7, #4
 80046c2:	480f      	ldr	r0, [pc, #60]	; (8004700 <SX1276IoDeInit+0x60>)
 80046c4:	001a      	movs	r2, r3
 80046c6:	2110      	movs	r1, #16
 80046c8:	f004 ffa4 	bl	8009614 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_1_PORT, RADIO_DIO_1_PIN, &initStruct );
 80046cc:	1d3b      	adds	r3, r7, #4
 80046ce:	480c      	ldr	r0, [pc, #48]	; (8004700 <SX1276IoDeInit+0x60>)
 80046d0:	001a      	movs	r2, r3
 80046d2:	2102      	movs	r1, #2
 80046d4:	f004 ff9e 	bl	8009614 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_2_PORT, RADIO_DIO_2_PIN, &initStruct );
 80046d8:	1d3b      	adds	r3, r7, #4
 80046da:	4809      	ldr	r0, [pc, #36]	; (8004700 <SX1276IoDeInit+0x60>)
 80046dc:	001a      	movs	r2, r3
 80046de:	2101      	movs	r1, #1
 80046e0:	f004 ff98 	bl	8009614 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_DIO_3_PORT, RADIO_DIO_3_PIN, &initStruct );
 80046e4:	1d3a      	adds	r2, r7, #4
 80046e6:	2380      	movs	r3, #128	; 0x80
 80046e8:	019b      	lsls	r3, r3, #6
 80046ea:	4806      	ldr	r0, [pc, #24]	; (8004704 <SX1276IoDeInit+0x64>)
 80046ec:	0019      	movs	r1, r3
 80046ee:	f004 ff91 	bl	8009614 <HW_GPIO_Init>
}
 80046f2:	46c0      	nop			; (mov r8, r8)
 80046f4:	46bd      	mov	sp, r7
 80046f6:	b006      	add	sp, #24
 80046f8:	bd80      	pop	{r7, pc}
 80046fa:	46c0      	nop			; (mov r8, r8)
 80046fc:	10110000 	.word	0x10110000
 8004700:	50000400 	.word	0x50000400
 8004704:	50000800 	.word	0x50000800

08004708 <SX1276SetRfTxPower>:

void SX1276SetRfTxPower( int8_t power )
{
 8004708:	b590      	push	{r4, r7, lr}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	0002      	movs	r2, r0
 8004710:	1dfb      	adds	r3, r7, #7
 8004712:	701a      	strb	r2, [r3, #0]
    uint8_t paConfig = 0;
 8004714:	230f      	movs	r3, #15
 8004716:	18fb      	adds	r3, r7, r3
 8004718:	2200      	movs	r2, #0
 800471a:	701a      	strb	r2, [r3, #0]
    uint8_t paDac = 0;
 800471c:	230e      	movs	r3, #14
 800471e:	18fb      	adds	r3, r7, r3
 8004720:	2200      	movs	r2, #0
 8004722:	701a      	strb	r2, [r3, #0]

    paConfig = SX1276Read( REG_PACONFIG );
 8004724:	230f      	movs	r3, #15
 8004726:	18fc      	adds	r4, r7, r3
 8004728:	2009      	movs	r0, #9
 800472a:	f7ff f9bc 	bl	8003aa6 <SX1276Read>
 800472e:	0003      	movs	r3, r0
 8004730:	7023      	strb	r3, [r4, #0]
    paDac = SX1276Read( REG_PADAC );
 8004732:	230e      	movs	r3, #14
 8004734:	18fc      	adds	r4, r7, r3
 8004736:	204d      	movs	r0, #77	; 0x4d
 8004738:	f7ff f9b5 	bl	8003aa6 <SX1276Read>
 800473c:	0003      	movs	r3, r0
 800473e:	7023      	strb	r3, [r4, #0]

    paConfig = ( paConfig & RF_PACONFIG_PASELECT_MASK ) | SX1276GetPaSelect( SX1276.Settings.Channel );
 8004740:	230f      	movs	r3, #15
 8004742:	18fb      	adds	r3, r7, r3
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	b25b      	sxtb	r3, r3
 8004748:	227f      	movs	r2, #127	; 0x7f
 800474a:	4013      	ands	r3, r2
 800474c:	b25c      	sxtb	r4, r3
 800474e:	4b5e      	ldr	r3, [pc, #376]	; (80048c8 <SX1276SetRfTxPower+0x1c0>)
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	0018      	movs	r0, r3
 8004754:	f000 f8ba 	bl	80048cc <SX1276GetPaSelect>
 8004758:	0003      	movs	r3, r0
 800475a:	b25b      	sxtb	r3, r3
 800475c:	4323      	orrs	r3, r4
 800475e:	b25a      	sxtb	r2, r3
 8004760:	230f      	movs	r3, #15
 8004762:	18fb      	adds	r3, r7, r3
 8004764:	701a      	strb	r2, [r3, #0]
    paConfig = ( paConfig & RF_PACONFIG_MAX_POWER_MASK ) | 0x70;
 8004766:	230f      	movs	r3, #15
 8004768:	18fb      	adds	r3, r7, r3
 800476a:	220f      	movs	r2, #15
 800476c:	18ba      	adds	r2, r7, r2
 800476e:	7812      	ldrb	r2, [r2, #0]
 8004770:	2170      	movs	r1, #112	; 0x70
 8004772:	430a      	orrs	r2, r1
 8004774:	701a      	strb	r2, [r3, #0]

    if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 8004776:	230f      	movs	r3, #15
 8004778:	18fb      	adds	r3, r7, r3
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	b25b      	sxtb	r3, r3
 800477e:	2b00      	cmp	r3, #0
 8004780:	da6b      	bge.n	800485a <SX1276SetRfTxPower+0x152>
    {
        if( power > 17 )
 8004782:	1dfb      	adds	r3, r7, #7
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	b25b      	sxtb	r3, r3
 8004788:	2b11      	cmp	r3, #17
 800478a:	dd08      	ble.n	800479e <SX1276SetRfTxPower+0x96>
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_ON;
 800478c:	230e      	movs	r3, #14
 800478e:	18fb      	adds	r3, r7, r3
 8004790:	220e      	movs	r2, #14
 8004792:	18ba      	adds	r2, r7, r2
 8004794:	7812      	ldrb	r2, [r2, #0]
 8004796:	2107      	movs	r1, #7
 8004798:	430a      	orrs	r2, r1
 800479a:	701a      	strb	r2, [r3, #0]
 800479c:	e00c      	b.n	80047b8 <SX1276SetRfTxPower+0xb0>
        }
        else
        {
            paDac = ( paDac & RF_PADAC_20DBM_MASK ) | RF_PADAC_20DBM_OFF;
 800479e:	230e      	movs	r3, #14
 80047a0:	18fb      	adds	r3, r7, r3
 80047a2:	781b      	ldrb	r3, [r3, #0]
 80047a4:	b25b      	sxtb	r3, r3
 80047a6:	2207      	movs	r2, #7
 80047a8:	4393      	bics	r3, r2
 80047aa:	b25b      	sxtb	r3, r3
 80047ac:	2204      	movs	r2, #4
 80047ae:	4313      	orrs	r3, r2
 80047b0:	b25a      	sxtb	r2, r3
 80047b2:	230e      	movs	r3, #14
 80047b4:	18fb      	adds	r3, r7, r3
 80047b6:	701a      	strb	r2, [r3, #0]
        }
        if( ( paDac & RF_PADAC_20DBM_ON ) == RF_PADAC_20DBM_ON )
 80047b8:	230e      	movs	r3, #14
 80047ba:	18fb      	adds	r3, r7, r3
 80047bc:	781b      	ldrb	r3, [r3, #0]
 80047be:	2207      	movs	r2, #7
 80047c0:	4013      	ands	r3, r2
 80047c2:	2b07      	cmp	r3, #7
 80047c4:	d124      	bne.n	8004810 <SX1276SetRfTxPower+0x108>
        {
            if( power < 5 )
 80047c6:	1dfb      	adds	r3, r7, #7
 80047c8:	781b      	ldrb	r3, [r3, #0]
 80047ca:	b25b      	sxtb	r3, r3
 80047cc:	2b04      	cmp	r3, #4
 80047ce:	dc02      	bgt.n	80047d6 <SX1276SetRfTxPower+0xce>
            {
                power = 5;
 80047d0:	1dfb      	adds	r3, r7, #7
 80047d2:	2205      	movs	r2, #5
 80047d4:	701a      	strb	r2, [r3, #0]
            }
            if( power > 20 )
 80047d6:	1dfb      	adds	r3, r7, #7
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	b25b      	sxtb	r3, r3
 80047dc:	2b14      	cmp	r3, #20
 80047de:	dd02      	ble.n	80047e6 <SX1276SetRfTxPower+0xde>
            {
                power = 20;
 80047e0:	1dfb      	adds	r3, r7, #7
 80047e2:	2214      	movs	r2, #20
 80047e4:	701a      	strb	r2, [r3, #0]
            }
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 5 ) & 0x0F );
 80047e6:	230f      	movs	r3, #15
 80047e8:	18fb      	adds	r3, r7, r3
 80047ea:	781b      	ldrb	r3, [r3, #0]
 80047ec:	b25b      	sxtb	r3, r3
 80047ee:	220f      	movs	r2, #15
 80047f0:	4393      	bics	r3, r2
 80047f2:	b25a      	sxtb	r2, r3
 80047f4:	1dfb      	adds	r3, r7, #7
 80047f6:	781b      	ldrb	r3, [r3, #0]
 80047f8:	3b05      	subs	r3, #5
 80047fa:	b2db      	uxtb	r3, r3
 80047fc:	b25b      	sxtb	r3, r3
 80047fe:	210f      	movs	r1, #15
 8004800:	400b      	ands	r3, r1
 8004802:	b25b      	sxtb	r3, r3
 8004804:	4313      	orrs	r3, r2
 8004806:	b25a      	sxtb	r2, r3
 8004808:	230f      	movs	r3, #15
 800480a:	18fb      	adds	r3, r7, r3
 800480c:	701a      	strb	r2, [r3, #0]
 800480e:	e048      	b.n	80048a2 <SX1276SetRfTxPower+0x19a>
        }
        else
        {
            if( power < 2 )
 8004810:	1dfb      	adds	r3, r7, #7
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	b25b      	sxtb	r3, r3
 8004816:	2b01      	cmp	r3, #1
 8004818:	dc02      	bgt.n	8004820 <SX1276SetRfTxPower+0x118>
            {
                power = 2;
 800481a:	1dfb      	adds	r3, r7, #7
 800481c:	2202      	movs	r2, #2
 800481e:	701a      	strb	r2, [r3, #0]
            }
            if( power > 17 )
 8004820:	1dfb      	adds	r3, r7, #7
 8004822:	781b      	ldrb	r3, [r3, #0]
 8004824:	b25b      	sxtb	r3, r3
 8004826:	2b11      	cmp	r3, #17
 8004828:	dd02      	ble.n	8004830 <SX1276SetRfTxPower+0x128>
            {
                power = 17;
 800482a:	1dfb      	adds	r3, r7, #7
 800482c:	2211      	movs	r2, #17
 800482e:	701a      	strb	r2, [r3, #0]
            }
            paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power - 2 ) & 0x0F );
 8004830:	230f      	movs	r3, #15
 8004832:	18fb      	adds	r3, r7, r3
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	b25b      	sxtb	r3, r3
 8004838:	220f      	movs	r2, #15
 800483a:	4393      	bics	r3, r2
 800483c:	b25a      	sxtb	r2, r3
 800483e:	1dfb      	adds	r3, r7, #7
 8004840:	781b      	ldrb	r3, [r3, #0]
 8004842:	3b02      	subs	r3, #2
 8004844:	b2db      	uxtb	r3, r3
 8004846:	b25b      	sxtb	r3, r3
 8004848:	210f      	movs	r1, #15
 800484a:	400b      	ands	r3, r1
 800484c:	b25b      	sxtb	r3, r3
 800484e:	4313      	orrs	r3, r2
 8004850:	b25a      	sxtb	r2, r3
 8004852:	230f      	movs	r3, #15
 8004854:	18fb      	adds	r3, r7, r3
 8004856:	701a      	strb	r2, [r3, #0]
 8004858:	e023      	b.n	80048a2 <SX1276SetRfTxPower+0x19a>
        }
    }
    else
    {
        if( power < -1 )
 800485a:	1dfb      	adds	r3, r7, #7
 800485c:	781b      	ldrb	r3, [r3, #0]
 800485e:	b25b      	sxtb	r3, r3
 8004860:	3301      	adds	r3, #1
 8004862:	da02      	bge.n	800486a <SX1276SetRfTxPower+0x162>
        {
            power = -1;
 8004864:	1dfb      	adds	r3, r7, #7
 8004866:	22ff      	movs	r2, #255	; 0xff
 8004868:	701a      	strb	r2, [r3, #0]
        }
        if( power > 14 )
 800486a:	1dfb      	adds	r3, r7, #7
 800486c:	781b      	ldrb	r3, [r3, #0]
 800486e:	b25b      	sxtb	r3, r3
 8004870:	2b0e      	cmp	r3, #14
 8004872:	dd02      	ble.n	800487a <SX1276SetRfTxPower+0x172>
        {
            power = 14;
 8004874:	1dfb      	adds	r3, r7, #7
 8004876:	220e      	movs	r2, #14
 8004878:	701a      	strb	r2, [r3, #0]
        }
        paConfig = ( paConfig & RF_PACONFIG_OUTPUTPOWER_MASK ) | ( uint8_t )( ( uint16_t )( power + 1 ) & 0x0F );
 800487a:	230f      	movs	r3, #15
 800487c:	18fb      	adds	r3, r7, r3
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	b25b      	sxtb	r3, r3
 8004882:	220f      	movs	r2, #15
 8004884:	4393      	bics	r3, r2
 8004886:	b25a      	sxtb	r2, r3
 8004888:	1dfb      	adds	r3, r7, #7
 800488a:	781b      	ldrb	r3, [r3, #0]
 800488c:	3301      	adds	r3, #1
 800488e:	b2db      	uxtb	r3, r3
 8004890:	b25b      	sxtb	r3, r3
 8004892:	210f      	movs	r1, #15
 8004894:	400b      	ands	r3, r1
 8004896:	b25b      	sxtb	r3, r3
 8004898:	4313      	orrs	r3, r2
 800489a:	b25a      	sxtb	r2, r3
 800489c:	230f      	movs	r3, #15
 800489e:	18fb      	adds	r3, r7, r3
 80048a0:	701a      	strb	r2, [r3, #0]
    }
    SX1276Write( REG_PACONFIG, paConfig );
 80048a2:	230f      	movs	r3, #15
 80048a4:	18fb      	adds	r3, r7, r3
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	0019      	movs	r1, r3
 80048aa:	2009      	movs	r0, #9
 80048ac:	f7ff f8e7 	bl	8003a7e <SX1276Write>
    SX1276Write( REG_PADAC, paDac );
 80048b0:	230e      	movs	r3, #14
 80048b2:	18fb      	adds	r3, r7, r3
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	0019      	movs	r1, r3
 80048b8:	204d      	movs	r0, #77	; 0x4d
 80048ba:	f7ff f8e0 	bl	8003a7e <SX1276Write>
}
 80048be:	46c0      	nop			; (mov r8, r8)
 80048c0:	46bd      	mov	sp, r7
 80048c2:	b005      	add	sp, #20
 80048c4:	bd90      	pop	{r4, r7, pc}
 80048c6:	46c0      	nop			; (mov r8, r8)
 80048c8:	20000558 	.word	0x20000558

080048cc <SX1276GetPaSelect>:
uint8_t SX1276GetPaSelect( uint32_t channel )
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b082      	sub	sp, #8
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
    return RF_PACONFIG_PASELECT_RFO;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	0018      	movs	r0, r3
 80048d8:	46bd      	mov	sp, r7
 80048da:	b002      	add	sp, #8
 80048dc:	bd80      	pop	{r7, pc}
	...

080048e0 <SX1276SetAntSwLowPower>:



void SX1276SetAntSwLowPower( bool status )
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	b082      	sub	sp, #8
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	0002      	movs	r2, r0
 80048e8:	1dfb      	adds	r3, r7, #7
 80048ea:	701a      	strb	r2, [r3, #0]
  if( RadioIsActive != status )
 80048ec:	4b1b      	ldr	r3, [pc, #108]	; (800495c <SX1276SetAntSwLowPower+0x7c>)
 80048ee:	781b      	ldrb	r3, [r3, #0]
 80048f0:	1dfa      	adds	r2, r7, #7
 80048f2:	7812      	ldrb	r2, [r2, #0]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d02d      	beq.n	8004954 <SX1276SetAntSwLowPower+0x74>
  {
    RadioIsActive = status;
 80048f8:	4b18      	ldr	r3, [pc, #96]	; (800495c <SX1276SetAntSwLowPower+0x7c>)
 80048fa:	1dfa      	adds	r2, r7, #7
 80048fc:	7812      	ldrb	r2, [r2, #0]
 80048fe:	701a      	strb	r2, [r3, #0]
    
    if( status == false )
 8004900:	1dfb      	adds	r3, r7, #7
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	2201      	movs	r2, #1
 8004906:	4053      	eors	r3, r2
 8004908:	b2db      	uxtb	r3, r3
 800490a:	2b00      	cmp	r3, #0
 800490c:	d011      	beq.n	8004932 <SX1276SetAntSwLowPower+0x52>
    {
      TimerStop( &TcxoStopTimer );
 800490e:	4b14      	ldr	r3, [pc, #80]	; (8004960 <SX1276SetAntSwLowPower+0x80>)
 8004910:	0018      	movs	r0, r3
 8004912:	f004 faff 	bl	8008f14 <TimerStop>
      
      MLM_TCXO_ON();  //TCXO ON
 8004916:	2380      	movs	r3, #128	; 0x80
 8004918:	0159      	lsls	r1, r3, #5
 800491a:	23a0      	movs	r3, #160	; 0xa0
 800491c:	05db      	lsls	r3, r3, #23
 800491e:	2201      	movs	r2, #1
 8004920:	0018      	movs	r0, r3
 8004922:	f004 ff43 	bl	80097ac <HW_GPIO_Write>
      
      DelayMs( BOARD_WAKEUP_TIME ); //start up time of TCXO
 8004926:	2003      	movs	r0, #3
 8004928:	f004 f972 	bl	8008c10 <DelayMs>
      
      SX1276AntSwInit( );
 800492c:	f000 f81c 	bl	8004968 <SX1276AntSwInit>
      TimerSetValue( &TcxoStopTimer, TCXO_OFF_DELAY);
      
      TimerStart( &TcxoStopTimer );
    }
  }
}
 8004930:	e010      	b.n	8004954 <SX1276SetAntSwLowPower+0x74>
      SX1276AntSwDeInit( );
 8004932:	f000 f859 	bl	80049e8 <SX1276AntSwDeInit>
      TimerInit( &TcxoStopTimer, OnTcxoStopTimerEvent );
 8004936:	4a0b      	ldr	r2, [pc, #44]	; (8004964 <SX1276SetAntSwLowPower+0x84>)
 8004938:	4b09      	ldr	r3, [pc, #36]	; (8004960 <SX1276SetAntSwLowPower+0x80>)
 800493a:	0011      	movs	r1, r2
 800493c:	0018      	movs	r0, r3
 800493e:	f004 f9bb 	bl	8008cb8 <TimerInit>
      TimerSetValue( &TcxoStopTimer, TCXO_OFF_DELAY);
 8004942:	4b07      	ldr	r3, [pc, #28]	; (8004960 <SX1276SetAntSwLowPower+0x80>)
 8004944:	2102      	movs	r1, #2
 8004946:	0018      	movs	r0, r3
 8004948:	f004 fb78 	bl	800903c <TimerSetValue>
      TimerStart( &TcxoStopTimer );
 800494c:	4b04      	ldr	r3, [pc, #16]	; (8004960 <SX1276SetAntSwLowPower+0x80>)
 800494e:	0018      	movs	r0, r3
 8004950:	f004 f9ca 	bl	8008ce8 <TimerStart>
}
 8004954:	46c0      	nop			; (mov r8, r8)
 8004956:	46bd      	mov	sp, r7
 8004958:	b002      	add	sp, #8
 800495a:	bd80      	pop	{r7, pc}
 800495c:	2000021c 	.word	0x2000021c
 8004960:	20000208 	.word	0x20000208
 8004964:	08004ae1 	.word	0x08004ae1

08004968 <SX1276AntSwInit>:

static void SX1276AntSwInit( void )
{
 8004968:	b580      	push	{r7, lr}
 800496a:	b086      	sub	sp, #24
 800496c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 800496e:	1d3b      	adds	r3, r7, #4
 8004970:	0018      	movs	r0, r3
 8004972:	2314      	movs	r3, #20
 8004974:	001a      	movs	r2, r3
 8004976:	2100      	movs	r1, #0
 8004978:	f006 fadb 	bl	800af32 <memset>

  initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 800497c:	1d3b      	adds	r3, r7, #4
 800497e:	2201      	movs	r2, #1
 8004980:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_NOPULL; //GPIO_PULLUP;
 8004982:	1d3b      	adds	r3, r7, #4
 8004984:	2200      	movs	r2, #0
 8004986:	609a      	str	r2, [r3, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 8004988:	1d3b      	adds	r3, r7, #4
 800498a:	2203      	movs	r2, #3
 800498c:	60da      	str	r2, [r3, #12]
  
  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, &initStruct  ); 
 800498e:	1d3a      	adds	r2, r7, #4
 8004990:	23a0      	movs	r3, #160	; 0xa0
 8004992:	05db      	lsls	r3, r3, #23
 8004994:	2102      	movs	r1, #2
 8004996:	0018      	movs	r0, r3
 8004998:	f004 fe3c 	bl	8009614 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, 0);
 800499c:	23a0      	movs	r3, #160	; 0xa0
 800499e:	05db      	lsls	r3, r3, #23
 80049a0:	2200      	movs	r2, #0
 80049a2:	2102      	movs	r1, #2
 80049a4:	0018      	movs	r0, r3
 80049a6:	f004 ff01 	bl	80097ac <HW_GPIO_Write>
  
  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, &initStruct  ); 
 80049aa:	1d3b      	adds	r3, r7, #4
 80049ac:	480d      	ldr	r0, [pc, #52]	; (80049e4 <SX1276AntSwInit+0x7c>)
 80049ae:	001a      	movs	r2, r3
 80049b0:	2102      	movs	r1, #2
 80049b2:	f004 fe2f 	bl	8009614 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, 0);
 80049b6:	4b0b      	ldr	r3, [pc, #44]	; (80049e4 <SX1276AntSwInit+0x7c>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	2102      	movs	r1, #2
 80049bc:	0018      	movs	r0, r3
 80049be:	f004 fef5 	bl	80097ac <HW_GPIO_Write>
  
  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, &initStruct  ); 
 80049c2:	1d3b      	adds	r3, r7, #4
 80049c4:	4807      	ldr	r0, [pc, #28]	; (80049e4 <SX1276AntSwInit+0x7c>)
 80049c6:	001a      	movs	r2, r3
 80049c8:	2104      	movs	r1, #4
 80049ca:	f004 fe23 	bl	8009614 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, 0);
 80049ce:	4b05      	ldr	r3, [pc, #20]	; (80049e4 <SX1276AntSwInit+0x7c>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	2104      	movs	r1, #4
 80049d4:	0018      	movs	r0, r3
 80049d6:	f004 fee9 	bl	80097ac <HW_GPIO_Write>
}
 80049da:	46c0      	nop			; (mov r8, r8)
 80049dc:	46bd      	mov	sp, r7
 80049de:	b006      	add	sp, #24
 80049e0:	bd80      	pop	{r7, pc}
 80049e2:	46c0      	nop			; (mov r8, r8)
 80049e4:	50000800 	.word	0x50000800

080049e8 <SX1276AntSwDeInit>:

static void SX1276AntSwDeInit( void )
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b086      	sub	sp, #24
 80049ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 80049ee:	1d3b      	adds	r3, r7, #4
 80049f0:	0018      	movs	r0, r3
 80049f2:	2314      	movs	r3, #20
 80049f4:	001a      	movs	r2, r3
 80049f6:	2100      	movs	r1, #0
 80049f8:	f006 fa9b 	bl	800af32 <memset>

  initStruct.Mode = GPIO_MODE_ANALOG ;
 80049fc:	1d3b      	adds	r3, r7, #4
 80049fe:	2203      	movs	r2, #3
 8004a00:	605a      	str	r2, [r3, #4]
  
  initStruct.Pull = GPIO_NOPULL;
 8004a02:	1d3b      	adds	r3, r7, #4
 8004a04:	2200      	movs	r2, #0
 8004a06:	609a      	str	r2, [r3, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 8004a08:	1d3b      	adds	r3, r7, #4
 8004a0a:	2203      	movs	r2, #3
 8004a0c:	60da      	str	r2, [r3, #12]

  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, &initStruct  ); 
 8004a0e:	1d3a      	adds	r2, r7, #4
 8004a10:	23a0      	movs	r3, #160	; 0xa0
 8004a12:	05db      	lsls	r3, r3, #23
 8004a14:	2102      	movs	r1, #2
 8004a16:	0018      	movs	r0, r3
 8004a18:	f004 fdfc 	bl	8009614 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, 0);
 8004a1c:	23a0      	movs	r3, #160	; 0xa0
 8004a1e:	05db      	lsls	r3, r3, #23
 8004a20:	2200      	movs	r2, #0
 8004a22:	2102      	movs	r1, #2
 8004a24:	0018      	movs	r0, r3
 8004a26:	f004 fec1 	bl	80097ac <HW_GPIO_Write>
  
  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, &initStruct  ); 
 8004a2a:	1d3b      	adds	r3, r7, #4
 8004a2c:	480d      	ldr	r0, [pc, #52]	; (8004a64 <SX1276AntSwDeInit+0x7c>)
 8004a2e:	001a      	movs	r2, r3
 8004a30:	2102      	movs	r1, #2
 8004a32:	f004 fdef 	bl	8009614 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, 0);
 8004a36:	4b0b      	ldr	r3, [pc, #44]	; (8004a64 <SX1276AntSwDeInit+0x7c>)
 8004a38:	2200      	movs	r2, #0
 8004a3a:	2102      	movs	r1, #2
 8004a3c:	0018      	movs	r0, r3
 8004a3e:	f004 feb5 	bl	80097ac <HW_GPIO_Write>
  
  HW_GPIO_Init( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, &initStruct  ); 
 8004a42:	1d3b      	adds	r3, r7, #4
 8004a44:	4807      	ldr	r0, [pc, #28]	; (8004a64 <SX1276AntSwDeInit+0x7c>)
 8004a46:	001a      	movs	r2, r3
 8004a48:	2104      	movs	r1, #4
 8004a4a:	f004 fde3 	bl	8009614 <HW_GPIO_Init>
  HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, 0);
 8004a4e:	4b05      	ldr	r3, [pc, #20]	; (8004a64 <SX1276AntSwDeInit+0x7c>)
 8004a50:	2200      	movs	r2, #0
 8004a52:	2104      	movs	r1, #4
 8004a54:	0018      	movs	r0, r3
 8004a56:	f004 fea9 	bl	80097ac <HW_GPIO_Write>
}
 8004a5a:	46c0      	nop			; (mov r8, r8)
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	b006      	add	sp, #24
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	46c0      	nop			; (mov r8, r8)
 8004a64:	50000800 	.word	0x50000800

08004a68 <SX1276SetAntSw>:

void SX1276SetAntSw( uint8_t opMode )
{
 8004a68:	b590      	push	{r4, r7, lr}
 8004a6a:	b085      	sub	sp, #20
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	0002      	movs	r2, r0
 8004a70:	1dfb      	adds	r3, r7, #7
 8004a72:	701a      	strb	r2, [r3, #0]
 uint8_t paConfig =  SX1276Read( REG_PACONFIG );
 8004a74:	230f      	movs	r3, #15
 8004a76:	18fc      	adds	r4, r7, r3
 8004a78:	2009      	movs	r0, #9
 8004a7a:	f7ff f814 	bl	8003aa6 <SX1276Read>
 8004a7e:	0003      	movs	r3, r0
 8004a80:	7023      	strb	r3, [r4, #0]
      switch( opMode )
 8004a82:	1dfb      	adds	r3, r7, #7
 8004a84:	781b      	ldrb	r3, [r3, #0]
 8004a86:	2b03      	cmp	r3, #3
 8004a88:	d116      	bne.n	8004ab8 <SX1276SetAntSw+0x50>
    {
    case RFLR_OPMODE_TRANSMITTER:
      if( ( paConfig & RF_PACONFIG_PASELECT_PABOOST ) == RF_PACONFIG_PASELECT_PABOOST )
 8004a8a:	230f      	movs	r3, #15
 8004a8c:	18fb      	adds	r3, r7, r3
 8004a8e:	781b      	ldrb	r3, [r3, #0]
 8004a90:	b25b      	sxtb	r3, r3
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	da06      	bge.n	8004aa4 <SX1276SetAntSw+0x3c>
      {
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_BOOST, RADIO_ANT_SWITCH_PIN_TX_BOOST, 1 );
 8004a96:	4b10      	ldr	r3, [pc, #64]	; (8004ad8 <SX1276SetAntSw+0x70>)
 8004a98:	2201      	movs	r2, #1
 8004a9a:	2102      	movs	r1, #2
 8004a9c:	0018      	movs	r0, r3
 8004a9e:	f004 fe85 	bl	80097ac <HW_GPIO_Write>
 8004aa2:	e005      	b.n	8004ab0 <SX1276SetAntSw+0x48>
      }
      else
      {
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_TX_RFO, RADIO_ANT_SWITCH_PIN_TX_RFO, 1 );
 8004aa4:	4b0c      	ldr	r3, [pc, #48]	; (8004ad8 <SX1276SetAntSw+0x70>)
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	2104      	movs	r1, #4
 8004aaa:	0018      	movs	r0, r3
 8004aac:	f004 fe7e 	bl	80097ac <HW_GPIO_Write>
      }
      SX1276.RxTx = 1;
 8004ab0:	4b0a      	ldr	r3, [pc, #40]	; (8004adc <SX1276SetAntSw+0x74>)
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	701a      	strb	r2, [r3, #0]
	  break;
 8004ab6:	e00a      	b.n	8004ace <SX1276SetAntSw+0x66>
    case RFLR_OPMODE_RECEIVER:
    case RFLR_OPMODE_RECEIVER_SINGLE:
    case RFLR_OPMODE_CAD:
    default:
    	SX1276.RxTx = 0;
 8004ab8:	4b08      	ldr	r3, [pc, #32]	; (8004adc <SX1276SetAntSw+0x74>)
 8004aba:	2200      	movs	r2, #0
 8004abc:	701a      	strb	r2, [r3, #0]
        HW_GPIO_Write( RADIO_ANT_SWITCH_PORT_RX, RADIO_ANT_SWITCH_PIN_RX, 1 );
 8004abe:	23a0      	movs	r3, #160	; 0xa0
 8004ac0:	05db      	lsls	r3, r3, #23
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	2102      	movs	r1, #2
 8004ac6:	0018      	movs	r0, r3
 8004ac8:	f004 fe70 	bl	80097ac <HW_GPIO_Write>
        break;
 8004acc:	46c0      	nop			; (mov r8, r8)
    }
  
}
 8004ace:	46c0      	nop			; (mov r8, r8)
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	b005      	add	sp, #20
 8004ad4:	bd90      	pop	{r4, r7, pc}
 8004ad6:	46c0      	nop			; (mov r8, r8)
 8004ad8:	50000800 	.word	0x50000800
 8004adc:	20000558 	.word	0x20000558

08004ae0 <OnTcxoStopTimerEvent>:

static void OnTcxoStopTimerEvent( void )
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	af00      	add	r7, sp, #0
  TimerStop( &TcxoStopTimer );
 8004ae4:	4b07      	ldr	r3, [pc, #28]	; (8004b04 <OnTcxoStopTimerEvent+0x24>)
 8004ae6:	0018      	movs	r0, r3
 8004ae8:	f004 fa14 	bl	8008f14 <TimerStop>

  MLM_TCXO_OFF();  //TCXO OFF
 8004aec:	2380      	movs	r3, #128	; 0x80
 8004aee:	0159      	lsls	r1, r3, #5
 8004af0:	23a0      	movs	r3, #160	; 0xa0
 8004af2:	05db      	lsls	r3, r3, #23
 8004af4:	2200      	movs	r2, #0
 8004af6:	0018      	movs	r0, r3
 8004af8:	f004 fe58 	bl	80097ac <HW_GPIO_Write>
}
 8004afc:	46c0      	nop			; (mov r8, r8)
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	46c0      	nop			; (mov r8, r8)
 8004b04:	20000208 	.word	0x20000208

08004b08 <SX1276CheckRfFrequency>:



bool SX1276CheckRfFrequency( uint32_t frequency )
{
 8004b08:	b580      	push	{r7, lr}
 8004b0a:	b082      	sub	sp, #8
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
    // Implement check. Currently all frequencies are supported
    return true;
 8004b10:	2301      	movs	r3, #1
}
 8004b12:	0018      	movs	r0, r3
 8004b14:	46bd      	mov	sp, r7
 8004b16:	b002      	add	sp, #8
 8004b18:	bd80      	pop	{r7, pc}
	...

08004b1c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	af00      	add	r7, sp, #0
#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
#endif /* PREREAD_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004b20:	4b07      	ldr	r3, [pc, #28]	; (8004b40 <HAL_Init+0x24>)
 8004b22:	4a07      	ldr	r2, [pc, #28]	; (8004b40 <HAL_Init+0x24>)
 8004b24:	6812      	ldr	r2, [r2, #0]
 8004b26:	2102      	movs	r1, #2
 8004b28:	430a      	orrs	r2, r1
 8004b2a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8004b2c:	2003      	movs	r0, #3
 8004b2e:	f005 fd0c 	bl	800a54a <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004b32:	f005 fd1f 	bl	800a574 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	0018      	movs	r0, r3
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	46c0      	nop			; (mov r8, r8)
 8004b40:	40022000 	.word	0x40022000

08004b44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	af00      	add	r7, sp, #0
  uwTick++;
 8004b48:	4b03      	ldr	r3, [pc, #12]	; (8004b58 <HAL_IncTick+0x14>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	1c5a      	adds	r2, r3, #1
 8004b4e:	4b02      	ldr	r3, [pc, #8]	; (8004b58 <HAL_IncTick+0x14>)
 8004b50:	601a      	str	r2, [r3, #0]
}
 8004b52:	46c0      	nop			; (mov r8, r8)
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bd80      	pop	{r7, pc}
 8004b58:	200005cc 	.word	0x200005cc

08004b5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	af00      	add	r7, sp, #0
  return uwTick;
 8004b60:	4b02      	ldr	r3, [pc, #8]	; (8004b6c <HAL_GetTick+0x10>)
 8004b62:	681b      	ldr	r3, [r3, #0]
}
 8004b64:	0018      	movs	r0, r3
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
 8004b6a:	46c0      	nop			; (mov r8, r8)
 8004b6c:	200005cc 	.word	0x200005cc

08004b70 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disables the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8004b74:	4b04      	ldr	r3, [pc, #16]	; (8004b88 <HAL_DBGMCU_DisableDBGSleepMode+0x18>)
 8004b76:	4a04      	ldr	r2, [pc, #16]	; (8004b88 <HAL_DBGMCU_DisableDBGSleepMode+0x18>)
 8004b78:	6852      	ldr	r2, [r2, #4]
 8004b7a:	2101      	movs	r1, #1
 8004b7c:	438a      	bics	r2, r1
 8004b7e:	605a      	str	r2, [r3, #4]
}
 8004b80:	46c0      	nop			; (mov r8, r8)
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	46c0      	nop			; (mov r8, r8)
 8004b88:	40015800 	.word	0x40015800

08004b8c <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disables the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8004b90:	4b04      	ldr	r3, [pc, #16]	; (8004ba4 <HAL_DBGMCU_DisableDBGStopMode+0x18>)
 8004b92:	4a04      	ldr	r2, [pc, #16]	; (8004ba4 <HAL_DBGMCU_DisableDBGStopMode+0x18>)
 8004b94:	6852      	ldr	r2, [r2, #4]
 8004b96:	2102      	movs	r1, #2
 8004b98:	438a      	bics	r2, r1
 8004b9a:	605a      	str	r2, [r3, #4]
}
 8004b9c:	46c0      	nop			; (mov r8, r8)
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	46c0      	nop			; (mov r8, r8)
 8004ba4:	40015800 	.word	0x40015800

08004ba8 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disables the Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8004bac:	4b04      	ldr	r3, [pc, #16]	; (8004bc0 <HAL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8004bae:	4a04      	ldr	r2, [pc, #16]	; (8004bc0 <HAL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8004bb0:	6852      	ldr	r2, [r2, #4]
 8004bb2:	2104      	movs	r1, #4
 8004bb4:	438a      	bics	r2, r1
 8004bb6:	605a      	str	r2, [r3, #4]
}
 8004bb8:	46c0      	nop			; (mov r8, r8)
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	46c0      	nop			; (mov r8, r8)
 8004bc0:	40015800 	.word	0x40015800

08004bc4 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b082      	sub	sp, #8
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d101      	bne.n	8004bd6 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e153      	b.n	8004e7e <HAL_ADC_Init+0x2ba>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d10a      	bne.n	8004bf4 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	65da      	str	r2, [r3, #92]	; 0x5c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2254      	movs	r2, #84	; 0x54
 8004be8:	2100      	movs	r1, #0
 8004bea:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	0018      	movs	r0, r3
 8004bf0:	f000 f956 	bl	8004ea0 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bf8:	2210      	movs	r2, #16
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	d105      	bne.n	8004c0a <HAL_ADC_Init+0x46>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	2204      	movs	r2, #4
 8004c06:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8004c08:	d00b      	beq.n	8004c22 <HAL_ADC_Init+0x5e>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c0e:	2210      	movs	r2, #16
 8004c10:	431a      	orrs	r2, r3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	659a      	str	r2, [r3, #88]	; 0x58
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2254      	movs	r2, #84	; 0x54
 8004c1a:	2100      	movs	r1, #0
 8004c1c:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e12d      	b.n	8004e7e <HAL_ADC_Init+0x2ba>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c26:	4a98      	ldr	r2, [pc, #608]	; (8004e88 <HAL_ADC_Init+0x2c4>)
 8004c28:	4013      	ands	r3, r2
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	431a      	orrs	r2, r3
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	659a      	str	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	2203      	movs	r2, #3
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d108      	bne.n	8004c52 <HAL_ADC_Init+0x8e>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2201      	movs	r2, #1
 8004c48:	4013      	ands	r3, r2
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d101      	bne.n	8004c52 <HAL_ADC_Init+0x8e>
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e000      	b.n	8004c54 <HAL_ADC_Init+0x90>
 8004c52:	2300      	movs	r3, #0
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d149      	bne.n	8004cec <HAL_ADC_Init+0x128>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	685a      	ldr	r2, [r3, #4]
 8004c5c:	23c0      	movs	r3, #192	; 0xc0
 8004c5e:	061b      	lsls	r3, r3, #24
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d00b      	beq.n	8004c7c <HAL_ADC_Init+0xb8>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	685a      	ldr	r2, [r3, #4]
 8004c68:	2380      	movs	r3, #128	; 0x80
 8004c6a:	05db      	lsls	r3, r3, #23
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	d005      	beq.n	8004c7c <HAL_ADC_Init+0xb8>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	685a      	ldr	r2, [r3, #4]
 8004c74:	2380      	movs	r3, #128	; 0x80
 8004c76:	061b      	lsls	r3, r3, #24
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d111      	bne.n	8004ca0 <HAL_ADC_Init+0xdc>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	6812      	ldr	r2, [r2, #0]
 8004c84:	6912      	ldr	r2, [r2, #16]
 8004c86:	0092      	lsls	r2, r2, #2
 8004c88:	0892      	lsrs	r2, r2, #2
 8004c8a:	611a      	str	r2, [r3, #16]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	687a      	ldr	r2, [r7, #4]
 8004c92:	6812      	ldr	r2, [r2, #0]
 8004c94:	6911      	ldr	r1, [r2, #16]
 8004c96:	687a      	ldr	r2, [r7, #4]
 8004c98:	6852      	ldr	r2, [r2, #4]
 8004c9a:	430a      	orrs	r2, r1
 8004c9c:	611a      	str	r2, [r3, #16]
 8004c9e:	e014      	b.n	8004cca <HAL_ADC_Init+0x106>
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	6812      	ldr	r2, [r2, #0]
 8004ca8:	6912      	ldr	r2, [r2, #16]
 8004caa:	0092      	lsls	r2, r2, #2
 8004cac:	0892      	lsrs	r2, r2, #2
 8004cae:	611a      	str	r2, [r3, #16]
 8004cb0:	4b76      	ldr	r3, [pc, #472]	; (8004e8c <HAL_ADC_Init+0x2c8>)
 8004cb2:	4a76      	ldr	r2, [pc, #472]	; (8004e8c <HAL_ADC_Init+0x2c8>)
 8004cb4:	6812      	ldr	r2, [r2, #0]
 8004cb6:	4976      	ldr	r1, [pc, #472]	; (8004e90 <HAL_ADC_Init+0x2cc>)
 8004cb8:	400a      	ands	r2, r1
 8004cba:	601a      	str	r2, [r3, #0]
 8004cbc:	4a73      	ldr	r2, [pc, #460]	; (8004e8c <HAL_ADC_Init+0x2c8>)
 8004cbe:	4b73      	ldr	r3, [pc, #460]	; (8004e8c <HAL_ADC_Init+0x2c8>)
 8004cc0:	6819      	ldr	r1, [r3, #0]
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	430b      	orrs	r3, r1
 8004cc8:	6013      	str	r3, [r2, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	6812      	ldr	r2, [r2, #0]
 8004cd2:	68d2      	ldr	r2, [r2, #12]
 8004cd4:	2118      	movs	r1, #24
 8004cd6:	438a      	bics	r2, r1
 8004cd8:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	6812      	ldr	r2, [r2, #0]
 8004ce2:	68d1      	ldr	r1, [r2, #12]
 8004ce4:	687a      	ldr	r2, [r7, #4]
 8004ce6:	6892      	ldr	r2, [r2, #8]
 8004ce8:	430a      	orrs	r2, r1
 8004cea:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8004cec:	4b67      	ldr	r3, [pc, #412]	; (8004e8c <HAL_ADC_Init+0x2c8>)
 8004cee:	4a67      	ldr	r2, [pc, #412]	; (8004e8c <HAL_ADC_Init+0x2c8>)
 8004cf0:	6812      	ldr	r2, [r2, #0]
 8004cf2:	4968      	ldr	r1, [pc, #416]	; (8004e94 <HAL_ADC_Init+0x2d0>)
 8004cf4:	400a      	ands	r2, r1
 8004cf6:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8004cf8:	4a64      	ldr	r2, [pc, #400]	; (8004e8c <HAL_ADC_Init+0x2c8>)
 8004cfa:	4b64      	ldr	r3, [pc, #400]	; (8004e8c <HAL_ADC_Init+0x2c8>)
 8004cfc:	6819      	ldr	r1, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d02:	065b      	lsls	r3, r3, #25
 8004d04:	430b      	orrs	r3, r1
 8004d06:	6013      	str	r3, [r2, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	689a      	ldr	r2, [r3, #8]
 8004d0e:	2380      	movs	r3, #128	; 0x80
 8004d10:	055b      	lsls	r3, r3, #21
 8004d12:	4013      	ands	r3, r2
 8004d14:	d108      	bne.n	8004d28 <HAL_ADC_Init+0x164>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	687a      	ldr	r2, [r7, #4]
 8004d1c:	6812      	ldr	r2, [r2, #0]
 8004d1e:	6892      	ldr	r2, [r2, #8]
 8004d20:	2180      	movs	r1, #128	; 0x80
 8004d22:	0549      	lsls	r1, r1, #21
 8004d24:	430a      	orrs	r2, r1
 8004d26:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	687a      	ldr	r2, [r7, #4]
 8004d2e:	6812      	ldr	r2, [r2, #0]
 8004d30:	68d2      	ldr	r2, [r2, #12]
 8004d32:	4959      	ldr	r1, [pc, #356]	; (8004e98 <HAL_ADC_Init+0x2d4>)
 8004d34:	400a      	ands	r2, r1
 8004d36:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	687a      	ldr	r2, [r7, #4]
 8004d3e:	6812      	ldr	r2, [r2, #0]
 8004d40:	68d1      	ldr	r1, [r2, #12]
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	68d0      	ldr	r0, [r2, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	6912      	ldr	r2, [r2, #16]
 8004d4a:	2a02      	cmp	r2, #2
 8004d4c:	d101      	bne.n	8004d52 <HAL_ADC_Init+0x18e>
 8004d4e:	2204      	movs	r2, #4
 8004d50:	e000      	b.n	8004d54 <HAL_ADC_Init+0x190>
 8004d52:	2200      	movs	r2, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004d54:	4310      	orrs	r0, r2
                            ADC_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	6a12      	ldr	r2, [r2, #32]
 8004d5a:	0352      	lsls	r2, r2, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8004d5c:	4310      	orrs	r0, r2
                            ADC_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004d62:	0052      	lsls	r2, r2, #1
                            ADC_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8004d64:	4310      	orrs	r0, r2
                            hadc->Init.Overrun                               |
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	6b52      	ldr	r2, [r2, #52]	; 0x34
                            ADC_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
 8004d6a:	4310      	orrs	r0, r2
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004d6c:	687a      	ldr	r2, [r7, #4]
 8004d6e:	6992      	ldr	r2, [r2, #24]
 8004d70:	0392      	lsls	r2, r2, #14
                            hadc->Init.Overrun                               |
 8004d72:	4310      	orrs	r0, r2
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	69d2      	ldr	r2, [r2, #28]
 8004d78:	03d2      	lsls	r2, r2, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8004d7a:	4302      	orrs	r2, r0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8004d7c:	430a      	orrs	r2, r1
 8004d7e:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004d84:	23c2      	movs	r3, #194	; 0xc2
 8004d86:	33ff      	adds	r3, #255	; 0xff
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d00b      	beq.n	8004da4 <HAL_ADC_Init+0x1e0>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	687a      	ldr	r2, [r7, #4]
 8004d92:	6812      	ldr	r2, [r2, #0]
 8004d94:	68d1      	ldr	r1, [r2, #12]
 8004d96:	687a      	ldr	r2, [r7, #4]
 8004d98:	6a90      	ldr	r0, [r2, #40]	; 0x28
                             hadc->Init.ExternalTrigConvEdge;
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8004d9e:	4302      	orrs	r2, r0
 8004da0:	430a      	orrs	r2, r1
 8004da2:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004da8:	2b01      	cmp	r3, #1
 8004daa:	d119      	bne.n	8004de0 <HAL_ADC_Init+0x21c>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6a1b      	ldr	r3, [r3, #32]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d109      	bne.n	8004dc8 <HAL_ADC_Init+0x204>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	6812      	ldr	r2, [r2, #0]
 8004dbc:	68d2      	ldr	r2, [r2, #12]
 8004dbe:	2180      	movs	r1, #128	; 0x80
 8004dc0:	0249      	lsls	r1, r1, #9
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	60da      	str	r2, [r3, #12]
 8004dc6:	e00b      	b.n	8004de0 <HAL_ADC_Init+0x21c>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dcc:	2220      	movs	r2, #32
 8004dce:	431a      	orrs	r2, r3
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dd8:	2201      	movs	r2, #1
 8004dda:	431a      	orrs	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	65da      	str	r2, [r3, #92]	; 0x5c
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de4:	2b01      	cmp	r3, #1
 8004de6:	d11f      	bne.n	8004e28 <HAL_ADC_Init+0x264>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	687a      	ldr	r2, [r7, #4]
 8004dee:	6812      	ldr	r2, [r2, #0]
 8004df0:	6912      	ldr	r2, [r2, #16]
 8004df2:	492a      	ldr	r1, [pc, #168]	; (8004e9c <HAL_ADC_Init+0x2d8>)
 8004df4:	400a      	ands	r2, r1
 8004df6:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	6812      	ldr	r2, [r2, #0]
 8004e00:	6911      	ldr	r1, [r2, #16]
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	6c50      	ldr	r0, [r2, #68]	; 0x44
                               hadc->Init.Oversample.RightBitShift             |
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	6c92      	ldr	r2, [r2, #72]	; 0x48
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8004e0a:	4310      	orrs	r0, r2
                               hadc->Init.Oversample.TriggeredMode );
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
                               hadc->Init.Oversample.RightBitShift             |
 8004e10:	4302      	orrs	r2, r0
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8004e12:	430a      	orrs	r2, r1
 8004e14:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	687a      	ldr	r2, [r7, #4]
 8004e1c:	6812      	ldr	r2, [r2, #0]
 8004e1e:	6912      	ldr	r2, [r2, #16]
 8004e20:	2101      	movs	r1, #1
 8004e22:	430a      	orrs	r2, r1
 8004e24:	611a      	str	r2, [r3, #16]
 8004e26:	e00d      	b.n	8004e44 <HAL_ADC_Init+0x280>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	4013      	ands	r3, r2
 8004e32:	d007      	beq.n	8004e44 <HAL_ADC_Init+0x280>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	6812      	ldr	r2, [r2, #0]
 8004e3c:	6912      	ldr	r2, [r2, #16]
 8004e3e:	2101      	movs	r1, #1
 8004e40:	438a      	bics	r2, r1
 8004e42:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	6812      	ldr	r2, [r2, #0]
 8004e4c:	6952      	ldr	r2, [r2, #20]
 8004e4e:	2107      	movs	r1, #7
 8004e50:	438a      	bics	r2, r1
 8004e52:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	687a      	ldr	r2, [r7, #4]
 8004e5a:	6812      	ldr	r2, [r2, #0]
 8004e5c:	6951      	ldr	r1, [r2, #20]
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004e62:	430a      	orrs	r2, r1
 8004e64:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e70:	2203      	movs	r2, #3
 8004e72:	4393      	bics	r3, r2
 8004e74:	2201      	movs	r2, #1
 8004e76:	431a      	orrs	r2, r3
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	659a      	str	r2, [r3, #88]	; 0x58
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8004e7c:	2300      	movs	r3, #0
}
 8004e7e:	0018      	movs	r0, r3
 8004e80:	46bd      	mov	sp, r7
 8004e82:	b002      	add	sp, #8
 8004e84:	bd80      	pop	{r7, pc}
 8004e86:	46c0      	nop			; (mov r8, r8)
 8004e88:	fffffefd 	.word	0xfffffefd
 8004e8c:	40012708 	.word	0x40012708
 8004e90:	ffc3ffff 	.word	0xffc3ffff
 8004e94:	fdffffff 	.word	0xfdffffff
 8004e98:	fffe0219 	.word	0xfffe0219
 8004e9c:	fffffc03 	.word	0xfffffc03

08004ea0 <HAL_ADC_MspInit>:
  * @brief  Initialize the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
 8004ea8:	46c0      	nop			; (mov r8, r8)
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	b002      	add	sp, #8
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b082      	sub	sp, #8
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	0002      	movs	r2, r0
 8004eb8:	1dfb      	adds	r3, r7, #7
 8004eba:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 8004ebc:	4b06      	ldr	r3, [pc, #24]	; (8004ed8 <NVIC_EnableIRQ+0x28>)
 8004ebe:	1dfa      	adds	r2, r7, #7
 8004ec0:	7812      	ldrb	r2, [r2, #0]
 8004ec2:	0011      	movs	r1, r2
 8004ec4:	221f      	movs	r2, #31
 8004ec6:	400a      	ands	r2, r1
 8004ec8:	2101      	movs	r1, #1
 8004eca:	4091      	lsls	r1, r2
 8004ecc:	000a      	movs	r2, r1
 8004ece:	601a      	str	r2, [r3, #0]
}
 8004ed0:	46c0      	nop			; (mov r8, r8)
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	b002      	add	sp, #8
 8004ed6:	bd80      	pop	{r7, pc}
 8004ed8:	e000e100 	.word	0xe000e100

08004edc <NVIC_SetPendingIRQ>:
    The function sets the pending bit of an external interrupt.

    \param [in]      IRQn  Interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	0002      	movs	r2, r0
 8004ee4:	1dfb      	adds	r3, r7, #7
 8004ee6:	701a      	strb	r2, [r3, #0]
  NVIC->ISPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
 8004ee8:	4a08      	ldr	r2, [pc, #32]	; (8004f0c <NVIC_SetPendingIRQ+0x30>)
 8004eea:	1dfb      	adds	r3, r7, #7
 8004eec:	781b      	ldrb	r3, [r3, #0]
 8004eee:	0019      	movs	r1, r3
 8004ef0:	231f      	movs	r3, #31
 8004ef2:	400b      	ands	r3, r1
 8004ef4:	2101      	movs	r1, #1
 8004ef6:	4099      	lsls	r1, r3
 8004ef8:	000b      	movs	r3, r1
 8004efa:	0019      	movs	r1, r3
 8004efc:	2380      	movs	r3, #128	; 0x80
 8004efe:	005b      	lsls	r3, r3, #1
 8004f00:	50d1      	str	r1, [r2, r3]
}
 8004f02:	46c0      	nop			; (mov r8, r8)
 8004f04:	46bd      	mov	sp, r7
 8004f06:	b002      	add	sp, #8
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	46c0      	nop			; (mov r8, r8)
 8004f0c:	e000e100 	.word	0xe000e100

08004f10 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	0002      	movs	r2, r0
 8004f18:	1dfb      	adds	r3, r7, #7
 8004f1a:	701a      	strb	r2, [r3, #0]
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8004f1c:	4a08      	ldr	r2, [pc, #32]	; (8004f40 <NVIC_ClearPendingIRQ+0x30>)
 8004f1e:	1dfb      	adds	r3, r7, #7
 8004f20:	781b      	ldrb	r3, [r3, #0]
 8004f22:	0019      	movs	r1, r3
 8004f24:	231f      	movs	r3, #31
 8004f26:	400b      	ands	r3, r1
 8004f28:	2101      	movs	r1, #1
 8004f2a:	4099      	lsls	r1, r3
 8004f2c:	000b      	movs	r3, r1
 8004f2e:	0019      	movs	r1, r3
 8004f30:	23c0      	movs	r3, #192	; 0xc0
 8004f32:	005b      	lsls	r3, r3, #1
 8004f34:	50d1      	str	r1, [r2, r3]
}
 8004f36:	46c0      	nop			; (mov r8, r8)
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	b002      	add	sp, #8
 8004f3c:	bd80      	pop	{r7, pc}
 8004f3e:	46c0      	nop			; (mov r8, r8)
 8004f40:	e000e100 	.word	0xe000e100

08004f44 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004f44:	b5b0      	push	{r4, r5, r7, lr}
 8004f46:	b082      	sub	sp, #8
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	0002      	movs	r2, r0
 8004f4c:	6039      	str	r1, [r7, #0]
 8004f4e:	1dfb      	adds	r3, r7, #7
 8004f50:	701a      	strb	r2, [r3, #0]
  if(IRQn < 0) {
 8004f52:	1dfb      	adds	r3, r7, #7
 8004f54:	781b      	ldrb	r3, [r3, #0]
 8004f56:	2b7f      	cmp	r3, #127	; 0x7f
 8004f58:	d932      	bls.n	8004fc0 <NVIC_SetPriority+0x7c>
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8004f5a:	4c2f      	ldr	r4, [pc, #188]	; (8005018 <NVIC_SetPriority+0xd4>)
 8004f5c:	1dfb      	adds	r3, r7, #7
 8004f5e:	781b      	ldrb	r3, [r3, #0]
 8004f60:	001a      	movs	r2, r3
 8004f62:	230f      	movs	r3, #15
 8004f64:	4013      	ands	r3, r2
 8004f66:	3b08      	subs	r3, #8
 8004f68:	0899      	lsrs	r1, r3, #2
 8004f6a:	4a2b      	ldr	r2, [pc, #172]	; (8005018 <NVIC_SetPriority+0xd4>)
 8004f6c:	1dfb      	adds	r3, r7, #7
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	0018      	movs	r0, r3
 8004f72:	230f      	movs	r3, #15
 8004f74:	4003      	ands	r3, r0
 8004f76:	3b08      	subs	r3, #8
 8004f78:	089b      	lsrs	r3, r3, #2
 8004f7a:	3306      	adds	r3, #6
 8004f7c:	009b      	lsls	r3, r3, #2
 8004f7e:	18d3      	adds	r3, r2, r3
 8004f80:	3304      	adds	r3, #4
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	1dfa      	adds	r2, r7, #7
 8004f86:	7812      	ldrb	r2, [r2, #0]
 8004f88:	0010      	movs	r0, r2
 8004f8a:	2203      	movs	r2, #3
 8004f8c:	4002      	ands	r2, r0
 8004f8e:	00d2      	lsls	r2, r2, #3
 8004f90:	20ff      	movs	r0, #255	; 0xff
 8004f92:	4090      	lsls	r0, r2
 8004f94:	0002      	movs	r2, r0
 8004f96:	43d2      	mvns	r2, r2
 8004f98:	401a      	ands	r2, r3
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	019b      	lsls	r3, r3, #6
 8004f9e:	20ff      	movs	r0, #255	; 0xff
 8004fa0:	4018      	ands	r0, r3
 8004fa2:	1dfb      	adds	r3, r7, #7
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	001d      	movs	r5, r3
 8004fa8:	2303      	movs	r3, #3
 8004faa:	402b      	ands	r3, r5
 8004fac:	00db      	lsls	r3, r3, #3
 8004fae:	4098      	lsls	r0, r3
 8004fb0:	0003      	movs	r3, r0
    SCB->SHP[_SHP_IDX(IRQn)] = (SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	1d8b      	adds	r3, r1, #6
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	18e3      	adds	r3, r4, r3
 8004fba:	3304      	adds	r3, #4
 8004fbc:	601a      	str	r2, [r3, #0]
  else {
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
}
 8004fbe:	e027      	b.n	8005010 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8004fc0:	4c16      	ldr	r4, [pc, #88]	; (800501c <NVIC_SetPriority+0xd8>)
 8004fc2:	1dfb      	adds	r3, r7, #7
 8004fc4:	781b      	ldrb	r3, [r3, #0]
 8004fc6:	b25b      	sxtb	r3, r3
 8004fc8:	089b      	lsrs	r3, r3, #2
 8004fca:	4914      	ldr	r1, [pc, #80]	; (800501c <NVIC_SetPriority+0xd8>)
 8004fcc:	1dfa      	adds	r2, r7, #7
 8004fce:	7812      	ldrb	r2, [r2, #0]
 8004fd0:	b252      	sxtb	r2, r2
 8004fd2:	0892      	lsrs	r2, r2, #2
 8004fd4:	32c0      	adds	r2, #192	; 0xc0
 8004fd6:	0092      	lsls	r2, r2, #2
 8004fd8:	5852      	ldr	r2, [r2, r1]
 8004fda:	1df9      	adds	r1, r7, #7
 8004fdc:	7809      	ldrb	r1, [r1, #0]
 8004fde:	0008      	movs	r0, r1
 8004fe0:	2103      	movs	r1, #3
 8004fe2:	4001      	ands	r1, r0
 8004fe4:	00c9      	lsls	r1, r1, #3
 8004fe6:	20ff      	movs	r0, #255	; 0xff
 8004fe8:	4088      	lsls	r0, r1
 8004fea:	0001      	movs	r1, r0
 8004fec:	43c9      	mvns	r1, r1
 8004fee:	4011      	ands	r1, r2
        (((priority << (8 - __NVIC_PRIO_BITS)) & 0xFF) << _BIT_SHIFT(IRQn)); }
 8004ff0:	683a      	ldr	r2, [r7, #0]
 8004ff2:	0192      	lsls	r2, r2, #6
 8004ff4:	20ff      	movs	r0, #255	; 0xff
 8004ff6:	4010      	ands	r0, r2
 8004ff8:	1dfa      	adds	r2, r7, #7
 8004ffa:	7812      	ldrb	r2, [r2, #0]
 8004ffc:	0015      	movs	r5, r2
 8004ffe:	2203      	movs	r2, #3
 8005000:	402a      	ands	r2, r5
 8005002:	00d2      	lsls	r2, r2, #3
 8005004:	4090      	lsls	r0, r2
 8005006:	0002      	movs	r2, r0
    NVIC->IP[_IP_IDX(IRQn)] = (NVIC->IP[_IP_IDX(IRQn)] & ~(0xFF << _BIT_SHIFT(IRQn))) |
 8005008:	430a      	orrs	r2, r1
 800500a:	33c0      	adds	r3, #192	; 0xc0
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	511a      	str	r2, [r3, r4]
}
 8005010:	46c0      	nop			; (mov r8, r8)
 8005012:	46bd      	mov	sp, r7
 8005014:	b002      	add	sp, #8
 8005016:	bdb0      	pop	{r4, r5, r7, pc}
 8005018:	e000ed00 	.word	0xe000ed00
 800501c:	e000e100 	.word	0xe000e100

08005020 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	60b9      	str	r1, [r7, #8]
 8005028:	607a      	str	r2, [r7, #4]
 800502a:	230f      	movs	r3, #15
 800502c:	18fb      	adds	r3, r7, r3
 800502e:	1c02      	adds	r2, r0, #0
 8005030:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8005032:	68ba      	ldr	r2, [r7, #8]
 8005034:	230f      	movs	r3, #15
 8005036:	18fb      	adds	r3, r7, r3
 8005038:	781b      	ldrb	r3, [r3, #0]
 800503a:	b25b      	sxtb	r3, r3
 800503c:	0011      	movs	r1, r2
 800503e:	0018      	movs	r0, r3
 8005040:	f7ff ff80 	bl	8004f44 <NVIC_SetPriority>
}
 8005044:	46c0      	nop			; (mov r8, r8)
 8005046:	46bd      	mov	sp, r7
 8005048:	b004      	add	sp, #16
 800504a:	bd80      	pop	{r7, pc}

0800504c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b082      	sub	sp, #8
 8005050:	af00      	add	r7, sp, #0
 8005052:	0002      	movs	r2, r0
 8005054:	1dfb      	adds	r3, r7, #7
 8005056:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005058:	1dfb      	adds	r3, r7, #7
 800505a:	781b      	ldrb	r3, [r3, #0]
 800505c:	b25b      	sxtb	r3, r3
 800505e:	0018      	movs	r0, r3
 8005060:	f7ff ff26 	bl	8004eb0 <NVIC_EnableIRQ>
}
 8005064:	46c0      	nop			; (mov r8, r8)
 8005066:	46bd      	mov	sp, r7
 8005068:	b002      	add	sp, #8
 800506a:	bd80      	pop	{r7, pc}

0800506c <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{ 
 800506c:	b580      	push	{r7, lr}
 800506e:	b082      	sub	sp, #8
 8005070:	af00      	add	r7, sp, #0
 8005072:	0002      	movs	r2, r0
 8005074:	1dfb      	adds	r3, r7, #7
 8005076:	701a      	strb	r2, [r3, #0]
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8005078:	1dfb      	adds	r3, r7, #7
 800507a:	781b      	ldrb	r3, [r3, #0]
 800507c:	b25b      	sxtb	r3, r3
 800507e:	0018      	movs	r0, r3
 8005080:	f7ff ff2c 	bl	8004edc <NVIC_SetPendingIRQ>
}
 8005084:	46c0      	nop			; (mov r8, r8)
 8005086:	46bd      	mov	sp, r7
 8005088:	b002      	add	sp, #8
 800508a:	bd80      	pop	{r7, pc}

0800508c <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{ 
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	0002      	movs	r2, r0
 8005094:	1dfb      	adds	r3, r7, #7
 8005096:	701a      	strb	r2, [r3, #0]
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8005098:	1dfb      	adds	r3, r7, #7
 800509a:	781b      	ldrb	r3, [r3, #0]
 800509c:	b25b      	sxtb	r3, r3
 800509e:	0018      	movs	r0, r3
 80050a0:	f7ff ff36 	bl	8004f10 <NVIC_ClearPendingIRQ>
}
 80050a4:	46c0      	nop			; (mov r8, r8)
 80050a6:	46bd      	mov	sp, r7
 80050a8:	b002      	add	sp, #8
 80050aa:	bd80      	pop	{r7, pc}

080050ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b086      	sub	sp, #24
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80050b6:	2300      	movs	r3, #0
 80050b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80050ba:	2300      	movs	r3, #0
 80050bc:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80050be:	2300      	movs	r3, #0
 80050c0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80050c2:	e155      	b.n	8005370 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2101      	movs	r1, #1
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	4091      	lsls	r1, r2
 80050ce:	000a      	movs	r2, r1
 80050d0:	4013      	ands	r3, r2
 80050d2:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d100      	bne.n	80050dc <HAL_GPIO_Init+0x30>
 80050da:	e146      	b.n	800536a <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	2b02      	cmp	r3, #2
 80050e2:	d003      	beq.n	80050ec <HAL_GPIO_Init+0x40>
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	2b12      	cmp	r3, #18
 80050ea:	d123      	bne.n	8005134 <HAL_GPIO_Init+0x88>
      {
        /* Check if the Alternate function is compliant with the GPIO in use */
        assert_param(IS_GPIO_AF_AVAILABLE(GPIOx,(GPIO_Init->Alternate)));
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	08da      	lsrs	r2, r3, #3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	3208      	adds	r2, #8
 80050f4:	0092      	lsls	r2, r2, #2
 80050f6:	58d3      	ldr	r3, [r2, r3]
 80050f8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80050fa:	697b      	ldr	r3, [r7, #20]
 80050fc:	2207      	movs	r2, #7
 80050fe:	4013      	ands	r3, r2
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	220f      	movs	r2, #15
 8005104:	409a      	lsls	r2, r3
 8005106:	0013      	movs	r3, r2
 8005108:	43da      	mvns	r2, r3
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	4013      	ands	r3, r2
 800510e:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	691a      	ldr	r2, [r3, #16]
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	2107      	movs	r1, #7
 8005118:	400b      	ands	r3, r1
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	409a      	lsls	r2, r3
 800511e:	0013      	movs	r3, r2
 8005120:	693a      	ldr	r2, [r7, #16]
 8005122:	4313      	orrs	r3, r2
 8005124:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	08da      	lsrs	r2, r3, #3
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	3208      	adds	r2, #8
 800512e:	0092      	lsls	r2, r2, #2
 8005130:	6939      	ldr	r1, [r7, #16]
 8005132:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	2b01      	cmp	r3, #1
 800513a:	d00b      	beq.n	8005154 <HAL_GPIO_Init+0xa8>
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	2b02      	cmp	r3, #2
 8005142:	d007      	beq.n	8005154 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005148:	2b11      	cmp	r3, #17
 800514a:	d003      	beq.n	8005154 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	2b12      	cmp	r3, #18
 8005152:	d130      	bne.n	80051b6 <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	005b      	lsls	r3, r3, #1
 800515e:	2203      	movs	r2, #3
 8005160:	409a      	lsls	r2, r3
 8005162:	0013      	movs	r3, r2
 8005164:	43da      	mvns	r2, r3
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	4013      	ands	r3, r2
 800516a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	68da      	ldr	r2, [r3, #12]
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	005b      	lsls	r3, r3, #1
 8005174:	409a      	lsls	r2, r3
 8005176:	0013      	movs	r3, r2
 8005178:	693a      	ldr	r2, [r7, #16]
 800517a:	4313      	orrs	r3, r2
 800517c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	693a      	ldr	r2, [r7, #16]
 8005182:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800518a:	2201      	movs	r2, #1
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	409a      	lsls	r2, r3
 8005190:	0013      	movs	r3, r2
 8005192:	43da      	mvns	r2, r3
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	4013      	ands	r3, r2
 8005198:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	091b      	lsrs	r3, r3, #4
 80051a0:	2201      	movs	r2, #1
 80051a2:	401a      	ands	r2, r3
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	409a      	lsls	r2, r3
 80051a8:	0013      	movs	r3, r2
 80051aa:	693a      	ldr	r2, [r7, #16]
 80051ac:	4313      	orrs	r3, r2
 80051ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	693a      	ldr	r2, [r7, #16]
 80051b4:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	005b      	lsls	r3, r3, #1
 80051c0:	2203      	movs	r2, #3
 80051c2:	409a      	lsls	r2, r3
 80051c4:	0013      	movs	r3, r2
 80051c6:	43da      	mvns	r2, r3
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	4013      	ands	r3, r2
 80051cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	2203      	movs	r2, #3
 80051d4:	401a      	ands	r2, r3
 80051d6:	697b      	ldr	r3, [r7, #20]
 80051d8:	005b      	lsls	r3, r3, #1
 80051da:	409a      	lsls	r2, r3
 80051dc:	0013      	movs	r3, r2
 80051de:	693a      	ldr	r2, [r7, #16]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	693a      	ldr	r2, [r7, #16]
 80051e8:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	005b      	lsls	r3, r3, #1
 80051f4:	2203      	movs	r2, #3
 80051f6:	409a      	lsls	r2, r3
 80051f8:	0013      	movs	r3, r2
 80051fa:	43da      	mvns	r2, r3
 80051fc:	693b      	ldr	r3, [r7, #16]
 80051fe:	4013      	ands	r3, r2
 8005200:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	689a      	ldr	r2, [r3, #8]
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	005b      	lsls	r3, r3, #1
 800520a:	409a      	lsls	r2, r3
 800520c:	0013      	movs	r3, r2
 800520e:	693a      	ldr	r2, [r7, #16]
 8005210:	4313      	orrs	r3, r2
 8005212:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	693a      	ldr	r2, [r7, #16]
 8005218:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	685a      	ldr	r2, [r3, #4]
 800521e:	2380      	movs	r3, #128	; 0x80
 8005220:	055b      	lsls	r3, r3, #21
 8005222:	4013      	ands	r3, r2
 8005224:	d100      	bne.n	8005228 <HAL_GPIO_Init+0x17c>
 8005226:	e0a0      	b.n	800536a <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005228:	4b57      	ldr	r3, [pc, #348]	; (8005388 <HAL_GPIO_Init+0x2dc>)
 800522a:	4a57      	ldr	r2, [pc, #348]	; (8005388 <HAL_GPIO_Init+0x2dc>)
 800522c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800522e:	2101      	movs	r1, #1
 8005230:	430a      	orrs	r2, r1
 8005232:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8005234:	4a55      	ldr	r2, [pc, #340]	; (800538c <HAL_GPIO_Init+0x2e0>)
 8005236:	697b      	ldr	r3, [r7, #20]
 8005238:	089b      	lsrs	r3, r3, #2
 800523a:	3302      	adds	r3, #2
 800523c:	009b      	lsls	r3, r3, #2
 800523e:	589b      	ldr	r3, [r3, r2]
 8005240:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	2203      	movs	r2, #3
 8005246:	4013      	ands	r3, r2
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	220f      	movs	r2, #15
 800524c:	409a      	lsls	r2, r3
 800524e:	0013      	movs	r3, r2
 8005250:	43da      	mvns	r2, r3
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	4013      	ands	r3, r2
 8005256:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8005258:	687a      	ldr	r2, [r7, #4]
 800525a:	23a0      	movs	r3, #160	; 0xa0
 800525c:	05db      	lsls	r3, r3, #23
 800525e:	429a      	cmp	r2, r3
 8005260:	d01f      	beq.n	80052a2 <HAL_GPIO_Init+0x1f6>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a4a      	ldr	r2, [pc, #296]	; (8005390 <HAL_GPIO_Init+0x2e4>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d019      	beq.n	800529e <HAL_GPIO_Init+0x1f2>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a49      	ldr	r2, [pc, #292]	; (8005394 <HAL_GPIO_Init+0x2e8>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d013      	beq.n	800529a <HAL_GPIO_Init+0x1ee>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	4a48      	ldr	r2, [pc, #288]	; (8005398 <HAL_GPIO_Init+0x2ec>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d00d      	beq.n	8005296 <HAL_GPIO_Init+0x1ea>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a47      	ldr	r2, [pc, #284]	; (800539c <HAL_GPIO_Init+0x2f0>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d007      	beq.n	8005292 <HAL_GPIO_Init+0x1e6>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	4a46      	ldr	r2, [pc, #280]	; (80053a0 <HAL_GPIO_Init+0x2f4>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d101      	bne.n	800528e <HAL_GPIO_Init+0x1e2>
 800528a:	2305      	movs	r3, #5
 800528c:	e00a      	b.n	80052a4 <HAL_GPIO_Init+0x1f8>
 800528e:	2306      	movs	r3, #6
 8005290:	e008      	b.n	80052a4 <HAL_GPIO_Init+0x1f8>
 8005292:	2304      	movs	r3, #4
 8005294:	e006      	b.n	80052a4 <HAL_GPIO_Init+0x1f8>
 8005296:	2303      	movs	r3, #3
 8005298:	e004      	b.n	80052a4 <HAL_GPIO_Init+0x1f8>
 800529a:	2302      	movs	r3, #2
 800529c:	e002      	b.n	80052a4 <HAL_GPIO_Init+0x1f8>
 800529e:	2301      	movs	r3, #1
 80052a0:	e000      	b.n	80052a4 <HAL_GPIO_Init+0x1f8>
 80052a2:	2300      	movs	r3, #0
 80052a4:	697a      	ldr	r2, [r7, #20]
 80052a6:	2103      	movs	r1, #3
 80052a8:	400a      	ands	r2, r1
 80052aa:	0092      	lsls	r2, r2, #2
 80052ac:	4093      	lsls	r3, r2
 80052ae:	693a      	ldr	r2, [r7, #16]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80052b4:	4935      	ldr	r1, [pc, #212]	; (800538c <HAL_GPIO_Init+0x2e0>)
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	089b      	lsrs	r3, r3, #2
 80052ba:	3302      	adds	r3, #2
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	693a      	ldr	r2, [r7, #16]
 80052c0:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80052c2:	4b38      	ldr	r3, [pc, #224]	; (80053a4 <HAL_GPIO_Init+0x2f8>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	43da      	mvns	r2, r3
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	4013      	ands	r3, r2
 80052d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	685a      	ldr	r2, [r3, #4]
 80052d6:	2380      	movs	r3, #128	; 0x80
 80052d8:	025b      	lsls	r3, r3, #9
 80052da:	4013      	ands	r3, r2
 80052dc:	d003      	beq.n	80052e6 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80052e6:	4b2f      	ldr	r3, [pc, #188]	; (80053a4 <HAL_GPIO_Init+0x2f8>)
 80052e8:	693a      	ldr	r2, [r7, #16]
 80052ea:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80052ec:	4b2d      	ldr	r3, [pc, #180]	; (80053a4 <HAL_GPIO_Init+0x2f8>)
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	43da      	mvns	r2, r3
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	4013      	ands	r3, r2
 80052fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	685a      	ldr	r2, [r3, #4]
 8005300:	2380      	movs	r3, #128	; 0x80
 8005302:	029b      	lsls	r3, r3, #10
 8005304:	4013      	ands	r3, r2
 8005306:	d003      	beq.n	8005310 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8005308:	693a      	ldr	r2, [r7, #16]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	4313      	orrs	r3, r2
 800530e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8005310:	4b24      	ldr	r3, [pc, #144]	; (80053a4 <HAL_GPIO_Init+0x2f8>)
 8005312:	693a      	ldr	r2, [r7, #16]
 8005314:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005316:	4b23      	ldr	r3, [pc, #140]	; (80053a4 <HAL_GPIO_Init+0x2f8>)
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	43da      	mvns	r2, r3
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	4013      	ands	r3, r2
 8005324:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	685a      	ldr	r2, [r3, #4]
 800532a:	2380      	movs	r3, #128	; 0x80
 800532c:	035b      	lsls	r3, r3, #13
 800532e:	4013      	ands	r3, r2
 8005330:	d003      	beq.n	800533a <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 8005332:	693a      	ldr	r2, [r7, #16]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	4313      	orrs	r3, r2
 8005338:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800533a:	4b1a      	ldr	r3, [pc, #104]	; (80053a4 <HAL_GPIO_Init+0x2f8>)
 800533c:	693a      	ldr	r2, [r7, #16]
 800533e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005340:	4b18      	ldr	r3, [pc, #96]	; (80053a4 <HAL_GPIO_Init+0x2f8>)
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	43da      	mvns	r2, r3
 800534a:	693b      	ldr	r3, [r7, #16]
 800534c:	4013      	ands	r3, r2
 800534e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	685a      	ldr	r2, [r3, #4]
 8005354:	2380      	movs	r3, #128	; 0x80
 8005356:	039b      	lsls	r3, r3, #14
 8005358:	4013      	ands	r3, r2
 800535a:	d003      	beq.n	8005364 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 800535c:	693a      	ldr	r2, [r7, #16]
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	4313      	orrs	r3, r2
 8005362:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8005364:	4b0f      	ldr	r3, [pc, #60]	; (80053a4 <HAL_GPIO_Init+0x2f8>)
 8005366:	693a      	ldr	r2, [r7, #16]
 8005368:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	3301      	adds	r3, #1
 800536e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	697b      	ldr	r3, [r7, #20]
 8005376:	40da      	lsrs	r2, r3
 8005378:	1e13      	subs	r3, r2, #0
 800537a:	d000      	beq.n	800537e <HAL_GPIO_Init+0x2d2>
 800537c:	e6a2      	b.n	80050c4 <HAL_GPIO_Init+0x18>
  }
}
 800537e:	46c0      	nop			; (mov r8, r8)
 8005380:	46bd      	mov	sp, r7
 8005382:	b006      	add	sp, #24
 8005384:	bd80      	pop	{r7, pc}
 8005386:	46c0      	nop			; (mov r8, r8)
 8005388:	40021000 	.word	0x40021000
 800538c:	40010000 	.word	0x40010000
 8005390:	50000400 	.word	0x50000400
 8005394:	50000800 	.word	0x50000800
 8005398:	50000c00 	.word	0x50000c00
 800539c:	50001000 	.word	0x50001000
 80053a0:	50001c00 	.word	0x50001c00
 80053a4:	40010400 	.word	0x40010400

080053a8 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	0008      	movs	r0, r1
 80053b2:	0011      	movs	r1, r2
 80053b4:	1cbb      	adds	r3, r7, #2
 80053b6:	1c02      	adds	r2, r0, #0
 80053b8:	801a      	strh	r2, [r3, #0]
 80053ba:	1c7b      	adds	r3, r7, #1
 80053bc:	1c0a      	adds	r2, r1, #0
 80053be:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80053c0:	1c7b      	adds	r3, r7, #1
 80053c2:	781b      	ldrb	r3, [r3, #0]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d004      	beq.n	80053d2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80053c8:	1cbb      	adds	r3, r7, #2
 80053ca:	881a      	ldrh	r2, [r3, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80053d0:	e003      	b.n	80053da <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80053d2:	1cbb      	adds	r3, r7, #2
 80053d4:	881a      	ldrh	r2, [r3, #0]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	629a      	str	r2, [r3, #40]	; 0x28
}
 80053da:	46c0      	nop			; (mov r8, r8)
 80053dc:	46bd      	mov	sp, r7
 80053de:	b002      	add	sp, #8
 80053e0:	bd80      	pop	{r7, pc}
	...

080053e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b082      	sub	sp, #8
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	0002      	movs	r2, r0
 80053ec:	1dbb      	adds	r3, r7, #6
 80053ee:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 80053f0:	4b09      	ldr	r3, [pc, #36]	; (8005418 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80053f2:	695b      	ldr	r3, [r3, #20]
 80053f4:	1dba      	adds	r2, r7, #6
 80053f6:	8812      	ldrh	r2, [r2, #0]
 80053f8:	4013      	ands	r3, r2
 80053fa:	d008      	beq.n	800540e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80053fc:	4b06      	ldr	r3, [pc, #24]	; (8005418 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80053fe:	1dba      	adds	r2, r7, #6
 8005400:	8812      	ldrh	r2, [r2, #0]
 8005402:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005404:	1dbb      	adds	r3, r7, #6
 8005406:	881b      	ldrh	r3, [r3, #0]
 8005408:	0018      	movs	r0, r3
 800540a:	f005 f913 	bl	800a634 <HAL_GPIO_EXTI_Callback>
  }
}
 800540e:	46c0      	nop			; (mov r8, r8)
 8005410:	46bd      	mov	sp, r7
 8005412:	b002      	add	sp, #8
 8005414:	bd80      	pop	{r7, pc}
 8005416:	46c0      	nop			; (mov r8, r8)
 8005418:	40010400 	.word	0x40010400

0800541c <HAL_PWR_DisablePVD>:
/**
  * @brief Disables the Power Voltage Detector(PVD).
  * @retval None
  */
void HAL_PWR_DisablePVD(void)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	af00      	add	r7, sp, #0
  /* Disable the power voltage detector */
  CLEAR_BIT(PWR->CR, PWR_CR_PVDE);
 8005420:	4b04      	ldr	r3, [pc, #16]	; (8005434 <HAL_PWR_DisablePVD+0x18>)
 8005422:	4a04      	ldr	r2, [pc, #16]	; (8005434 <HAL_PWR_DisablePVD+0x18>)
 8005424:	6812      	ldr	r2, [r2, #0]
 8005426:	2110      	movs	r1, #16
 8005428:	438a      	bics	r2, r1
 800542a:	601a      	str	r2, [r3, #0]
}
 800542c:	46c0      	nop			; (mov r8, r8)
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
 8005432:	46c0      	nop			; (mov r8, r8)
 8005434:	40007000 	.word	0x40007000

08005438 <HAL_PWREx_EnableFastWakeUp>:
  *        Means, when ULP = 1 and FWU = 1 :VREFINT startup time is ignored when 
  *        exiting from low power mode.
  * @retval None
  */
void HAL_PWREx_EnableFastWakeUp(void)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	af00      	add	r7, sp, #0
  /* Enable the fast wake up */
  SET_BIT(PWR->CR, PWR_CR_FWU);
 800543c:	4b04      	ldr	r3, [pc, #16]	; (8005450 <HAL_PWREx_EnableFastWakeUp+0x18>)
 800543e:	4a04      	ldr	r2, [pc, #16]	; (8005450 <HAL_PWREx_EnableFastWakeUp+0x18>)
 8005440:	6812      	ldr	r2, [r2, #0]
 8005442:	2180      	movs	r1, #128	; 0x80
 8005444:	00c9      	lsls	r1, r1, #3
 8005446:	430a      	orrs	r2, r1
 8005448:	601a      	str	r2, [r3, #0]
}
 800544a:	46c0      	nop			; (mov r8, r8)
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}
 8005450:	40007000 	.word	0x40007000

08005454 <HAL_PWREx_EnableUltraLowPower>:
/**
  * @brief  Enables the Ultra Low Power mode
  * @retval None
  */
void HAL_PWREx_EnableUltraLowPower(void)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	af00      	add	r7, sp, #0
  /* Enable the Ultra Low Power mode */
  SET_BIT(PWR->CR, PWR_CR_ULP);
 8005458:	4b04      	ldr	r3, [pc, #16]	; (800546c <HAL_PWREx_EnableUltraLowPower+0x18>)
 800545a:	4a04      	ldr	r2, [pc, #16]	; (800546c <HAL_PWREx_EnableUltraLowPower+0x18>)
 800545c:	6812      	ldr	r2, [r2, #0]
 800545e:	2180      	movs	r1, #128	; 0x80
 8005460:	0089      	lsls	r1, r1, #2
 8005462:	430a      	orrs	r2, r1
 8005464:	601a      	str	r2, [r3, #0]
}
 8005466:	46c0      	nop			; (mov r8, r8)
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}
 800546c:	40007000 	.word	0x40007000

08005470 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8005478:	2300      	movs	r3, #0
 800547a:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	2201      	movs	r2, #1
 8005482:	4013      	ands	r3, r2
 8005484:	d100      	bne.n	8005488 <HAL_RCC_OscConfig+0x18>
 8005486:	e08a      	b.n	800559e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005488:	4bc2      	ldr	r3, [pc, #776]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 800548a:	68db      	ldr	r3, [r3, #12]
 800548c:	220c      	movs	r2, #12
 800548e:	4013      	ands	r3, r2
 8005490:	2b08      	cmp	r3, #8
 8005492:	d00e      	beq.n	80054b2 <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005494:	4bbf      	ldr	r3, [pc, #764]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	220c      	movs	r2, #12
 800549a:	4013      	ands	r3, r2
 800549c:	2b0c      	cmp	r3, #12
 800549e:	d117      	bne.n	80054d0 <HAL_RCC_OscConfig+0x60>
 80054a0:	4bbc      	ldr	r3, [pc, #752]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80054a2:	68da      	ldr	r2, [r3, #12]
 80054a4:	2380      	movs	r3, #128	; 0x80
 80054a6:	025b      	lsls	r3, r3, #9
 80054a8:	401a      	ands	r2, r3
 80054aa:	2380      	movs	r3, #128	; 0x80
 80054ac:	025b      	lsls	r3, r3, #9
 80054ae:	429a      	cmp	r2, r3
 80054b0:	d10e      	bne.n	80054d0 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054b2:	4bb8      	ldr	r3, [pc, #736]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	2380      	movs	r3, #128	; 0x80
 80054b8:	029b      	lsls	r3, r3, #10
 80054ba:	4013      	ands	r3, r2
 80054bc:	d100      	bne.n	80054c0 <HAL_RCC_OscConfig+0x50>
 80054be:	e06d      	b.n	800559c <HAL_RCC_OscConfig+0x12c>
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d000      	beq.n	80054ca <HAL_RCC_OscConfig+0x5a>
 80054c8:	e068      	b.n	800559c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80054ca:	2301      	movs	r3, #1
 80054cc:	f000 fb6e 	bl	8005bac <HAL_RCC_OscConfig+0x73c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	685a      	ldr	r2, [r3, #4]
 80054d4:	2380      	movs	r3, #128	; 0x80
 80054d6:	025b      	lsls	r3, r3, #9
 80054d8:	429a      	cmp	r2, r3
 80054da:	d107      	bne.n	80054ec <HAL_RCC_OscConfig+0x7c>
 80054dc:	4bad      	ldr	r3, [pc, #692]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80054de:	4aad      	ldr	r2, [pc, #692]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80054e0:	6812      	ldr	r2, [r2, #0]
 80054e2:	2180      	movs	r1, #128	; 0x80
 80054e4:	0249      	lsls	r1, r1, #9
 80054e6:	430a      	orrs	r2, r1
 80054e8:	601a      	str	r2, [r3, #0]
 80054ea:	e027      	b.n	800553c <HAL_RCC_OscConfig+0xcc>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	685a      	ldr	r2, [r3, #4]
 80054f0:	23a0      	movs	r3, #160	; 0xa0
 80054f2:	02db      	lsls	r3, r3, #11
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d10e      	bne.n	8005516 <HAL_RCC_OscConfig+0xa6>
 80054f8:	4ba6      	ldr	r3, [pc, #664]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80054fa:	4aa6      	ldr	r2, [pc, #664]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80054fc:	6812      	ldr	r2, [r2, #0]
 80054fe:	2180      	movs	r1, #128	; 0x80
 8005500:	02c9      	lsls	r1, r1, #11
 8005502:	430a      	orrs	r2, r1
 8005504:	601a      	str	r2, [r3, #0]
 8005506:	4ba3      	ldr	r3, [pc, #652]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005508:	4aa2      	ldr	r2, [pc, #648]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 800550a:	6812      	ldr	r2, [r2, #0]
 800550c:	2180      	movs	r1, #128	; 0x80
 800550e:	0249      	lsls	r1, r1, #9
 8005510:	430a      	orrs	r2, r1
 8005512:	601a      	str	r2, [r3, #0]
 8005514:	e012      	b.n	800553c <HAL_RCC_OscConfig+0xcc>
 8005516:	4b9f      	ldr	r3, [pc, #636]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005518:	4a9e      	ldr	r2, [pc, #632]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 800551a:	6812      	ldr	r2, [r2, #0]
 800551c:	499e      	ldr	r1, [pc, #632]	; (8005798 <HAL_RCC_OscConfig+0x328>)
 800551e:	400a      	ands	r2, r1
 8005520:	601a      	str	r2, [r3, #0]
 8005522:	4b9c      	ldr	r3, [pc, #624]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005524:	681a      	ldr	r2, [r3, #0]
 8005526:	2380      	movs	r3, #128	; 0x80
 8005528:	025b      	lsls	r3, r3, #9
 800552a:	4013      	ands	r3, r2
 800552c:	60fb      	str	r3, [r7, #12]
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	4b98      	ldr	r3, [pc, #608]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005532:	4a98      	ldr	r2, [pc, #608]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005534:	6812      	ldr	r2, [r2, #0]
 8005536:	4999      	ldr	r1, [pc, #612]	; (800579c <HAL_RCC_OscConfig+0x32c>)
 8005538:	400a      	ands	r2, r1
 800553a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d015      	beq.n	8005570 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005544:	f7ff fb0a 	bl	8004b5c <HAL_GetTick>
 8005548:	0003      	movs	r3, r0
 800554a:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800554c:	e009      	b.n	8005562 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800554e:	f7ff fb05 	bl	8004b5c <HAL_GetTick>
 8005552:	0002      	movs	r2, r0
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	1ad3      	subs	r3, r2, r3
 8005558:	4a91      	ldr	r2, [pc, #580]	; (80057a0 <HAL_RCC_OscConfig+0x330>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d901      	bls.n	8005562 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 800555e:	2303      	movs	r3, #3
 8005560:	e324      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005562:	4b8c      	ldr	r3, [pc, #560]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	2380      	movs	r3, #128	; 0x80
 8005568:	029b      	lsls	r3, r3, #10
 800556a:	4013      	ands	r3, r2
 800556c:	d0ef      	beq.n	800554e <HAL_RCC_OscConfig+0xde>
 800556e:	e016      	b.n	800559e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005570:	f7ff faf4 	bl	8004b5c <HAL_GetTick>
 8005574:	0003      	movs	r3, r0
 8005576:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005578:	e009      	b.n	800558e <HAL_RCC_OscConfig+0x11e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800557a:	f7ff faef 	bl	8004b5c <HAL_GetTick>
 800557e:	0002      	movs	r2, r0
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	1ad3      	subs	r3, r2, r3
 8005584:	4a86      	ldr	r2, [pc, #536]	; (80057a0 <HAL_RCC_OscConfig+0x330>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d901      	bls.n	800558e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800558a:	2303      	movs	r3, #3
 800558c:	e30e      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800558e:	4b81      	ldr	r3, [pc, #516]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	2380      	movs	r3, #128	; 0x80
 8005594:	029b      	lsls	r3, r3, #10
 8005596:	4013      	ands	r3, r2
 8005598:	d1ef      	bne.n	800557a <HAL_RCC_OscConfig+0x10a>
 800559a:	e000      	b.n	800559e <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800559c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	2202      	movs	r2, #2
 80055a4:	4013      	ands	r3, r2
 80055a6:	d100      	bne.n	80055aa <HAL_RCC_OscConfig+0x13a>
 80055a8:	e06c      	b.n	8005684 <HAL_RCC_OscConfig+0x214>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80055aa:	4b7a      	ldr	r3, [pc, #488]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	220c      	movs	r2, #12
 80055b0:	4013      	ands	r3, r2
 80055b2:	2b04      	cmp	r3, #4
 80055b4:	d00b      	beq.n	80055ce <HAL_RCC_OscConfig+0x15e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80055b6:	4b77      	ldr	r3, [pc, #476]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80055b8:	68db      	ldr	r3, [r3, #12]
 80055ba:	220c      	movs	r2, #12
 80055bc:	4013      	ands	r3, r2
 80055be:	2b0c      	cmp	r3, #12
 80055c0:	d11b      	bne.n	80055fa <HAL_RCC_OscConfig+0x18a>
 80055c2:	4b74      	ldr	r3, [pc, #464]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80055c4:	68da      	ldr	r2, [r3, #12]
 80055c6:	2380      	movs	r3, #128	; 0x80
 80055c8:	025b      	lsls	r3, r3, #9
 80055ca:	4013      	ands	r3, r2
 80055cc:	d115      	bne.n	80055fa <HAL_RCC_OscConfig+0x18a>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055ce:	4b71      	ldr	r3, [pc, #452]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	2204      	movs	r2, #4
 80055d4:	4013      	ands	r3, r2
 80055d6:	d005      	beq.n	80055e4 <HAL_RCC_OscConfig+0x174>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	68db      	ldr	r3, [r3, #12]
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d001      	beq.n	80055e4 <HAL_RCC_OscConfig+0x174>
      {
        return HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	e2e3      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055e4:	4a6b      	ldr	r2, [pc, #428]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80055e6:	4b6b      	ldr	r3, [pc, #428]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80055e8:	685b      	ldr	r3, [r3, #4]
 80055ea:	496e      	ldr	r1, [pc, #440]	; (80057a4 <HAL_RCC_OscConfig+0x334>)
 80055ec:	4019      	ands	r1, r3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	691b      	ldr	r3, [r3, #16]
 80055f2:	021b      	lsls	r3, r3, #8
 80055f4:	430b      	orrs	r3, r1
 80055f6:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055f8:	e044      	b.n	8005684 <HAL_RCC_OscConfig+0x214>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	68db      	ldr	r3, [r3, #12]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d027      	beq.n	8005652 <HAL_RCC_OscConfig+0x1e2>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005602:	4a64      	ldr	r2, [pc, #400]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005604:	4b63      	ldr	r3, [pc, #396]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2109      	movs	r1, #9
 800560a:	438b      	bics	r3, r1
 800560c:	0019      	movs	r1, r3
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	430b      	orrs	r3, r1
 8005614:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005616:	f7ff faa1 	bl	8004b5c <HAL_GetTick>
 800561a:	0003      	movs	r3, r0
 800561c:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800561e:	e008      	b.n	8005632 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005620:	f7ff fa9c 	bl	8004b5c <HAL_GetTick>
 8005624:	0002      	movs	r2, r0
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	1ad3      	subs	r3, r2, r3
 800562a:	2b02      	cmp	r3, #2
 800562c:	d901      	bls.n	8005632 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e2bc      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005632:	4b58      	ldr	r3, [pc, #352]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	2204      	movs	r2, #4
 8005638:	4013      	ands	r3, r2
 800563a:	d0f1      	beq.n	8005620 <HAL_RCC_OscConfig+0x1b0>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800563c:	4a55      	ldr	r2, [pc, #340]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 800563e:	4b55      	ldr	r3, [pc, #340]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	4958      	ldr	r1, [pc, #352]	; (80057a4 <HAL_RCC_OscConfig+0x334>)
 8005644:	4019      	ands	r1, r3
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	691b      	ldr	r3, [r3, #16]
 800564a:	021b      	lsls	r3, r3, #8
 800564c:	430b      	orrs	r3, r1
 800564e:	6053      	str	r3, [r2, #4]
 8005650:	e018      	b.n	8005684 <HAL_RCC_OscConfig+0x214>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005652:	4b50      	ldr	r3, [pc, #320]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005654:	4a4f      	ldr	r2, [pc, #316]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005656:	6812      	ldr	r2, [r2, #0]
 8005658:	2101      	movs	r1, #1
 800565a:	438a      	bics	r2, r1
 800565c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800565e:	f7ff fa7d 	bl	8004b5c <HAL_GetTick>
 8005662:	0003      	movs	r3, r0
 8005664:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005666:	e008      	b.n	800567a <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005668:	f7ff fa78 	bl	8004b5c <HAL_GetTick>
 800566c:	0002      	movs	r2, r0
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	1ad3      	subs	r3, r2, r3
 8005672:	2b02      	cmp	r3, #2
 8005674:	d901      	bls.n	800567a <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e298      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800567a:	4b46      	ldr	r3, [pc, #280]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2204      	movs	r2, #4
 8005680:	4013      	ands	r3, r2
 8005682:	d1f1      	bne.n	8005668 <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	2210      	movs	r2, #16
 800568a:	4013      	ands	r3, r2
 800568c:	d100      	bne.n	8005690 <HAL_RCC_OscConfig+0x220>
 800568e:	e0c5      	b.n	800581c <HAL_RCC_OscConfig+0x3ac>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8005690:	4b40      	ldr	r3, [pc, #256]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	220c      	movs	r2, #12
 8005696:	4013      	ands	r3, r2
 8005698:	d162      	bne.n	8005760 <HAL_RCC_OscConfig+0x2f0>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800569a:	4b3e      	ldr	r3, [pc, #248]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	2380      	movs	r3, #128	; 0x80
 80056a0:	009b      	lsls	r3, r3, #2
 80056a2:	4013      	ands	r3, r2
 80056a4:	d005      	beq.n	80056b2 <HAL_RCC_OscConfig+0x242>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	69db      	ldr	r3, [r3, #28]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d101      	bne.n	80056b2 <HAL_RCC_OscConfig+0x242>
      {
        return HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e27c      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056b6:	4b37      	ldr	r3, [pc, #220]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80056b8:	6859      	ldr	r1, [r3, #4]
 80056ba:	23e0      	movs	r3, #224	; 0xe0
 80056bc:	021b      	lsls	r3, r3, #8
 80056be:	400b      	ands	r3, r1
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d91c      	bls.n	80056fe <HAL_RCC_OscConfig+0x28e>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c8:	0018      	movs	r0, r3
 80056ca:	f000 fc47 	bl	8005f5c <RCC_SetFlashLatencyFromMSIRange>
 80056ce:	1e03      	subs	r3, r0, #0
 80056d0:	d001      	beq.n	80056d6 <HAL_RCC_OscConfig+0x266>
          {
            return HAL_ERROR;
 80056d2:	2301      	movs	r3, #1
 80056d4:	e26a      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80056d6:	4a2f      	ldr	r2, [pc, #188]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80056d8:	4b2e      	ldr	r3, [pc, #184]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	4932      	ldr	r1, [pc, #200]	; (80057a8 <HAL_RCC_OscConfig+0x338>)
 80056de:	4019      	ands	r1, r3
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e4:	430b      	orrs	r3, r1
 80056e6:	6053      	str	r3, [r2, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80056e8:	4a2a      	ldr	r2, [pc, #168]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80056ea:	4b2a      	ldr	r3, [pc, #168]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	021b      	lsls	r3, r3, #8
 80056f0:	0a19      	lsrs	r1, r3, #8
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6a1b      	ldr	r3, [r3, #32]
 80056f6:	061b      	lsls	r3, r3, #24
 80056f8:	430b      	orrs	r3, r1
 80056fa:	6053      	str	r3, [r2, #4]
 80056fc:	e01b      	b.n	8005736 <HAL_RCC_OscConfig+0x2c6>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80056fe:	4a25      	ldr	r2, [pc, #148]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005700:	4b24      	ldr	r3, [pc, #144]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	4928      	ldr	r1, [pc, #160]	; (80057a8 <HAL_RCC_OscConfig+0x338>)
 8005706:	4019      	ands	r1, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570c:	430b      	orrs	r3, r1
 800570e:	6053      	str	r3, [r2, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005710:	4a20      	ldr	r2, [pc, #128]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005712:	4b20      	ldr	r3, [pc, #128]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	021b      	lsls	r3, r3, #8
 8005718:	0a19      	lsrs	r1, r3, #8
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	061b      	lsls	r3, r3, #24
 8005720:	430b      	orrs	r3, r1
 8005722:	6053      	str	r3, [r2, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005728:	0018      	movs	r0, r3
 800572a:	f000 fc17 	bl	8005f5c <RCC_SetFlashLatencyFromMSIRange>
 800572e:	1e03      	subs	r3, r0, #0
 8005730:	d001      	beq.n	8005736 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_ERROR;
 8005732:	2301      	movs	r3, #1
 8005734:	e23a      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
          }          
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800573a:	0b5b      	lsrs	r3, r3, #13
 800573c:	3301      	adds	r3, #1
 800573e:	2280      	movs	r2, #128	; 0x80
 8005740:	0212      	lsls	r2, r2, #8
 8005742:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 8005744:	4b13      	ldr	r3, [pc, #76]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	091b      	lsrs	r3, r3, #4
 800574a:	210f      	movs	r1, #15
 800574c:	400b      	ands	r3, r1
 800574e:	4917      	ldr	r1, [pc, #92]	; (80057ac <HAL_RCC_OscConfig+0x33c>)
 8005750:	5ccb      	ldrb	r3, [r1, r3]
 8005752:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8005754:	4b16      	ldr	r3, [pc, #88]	; (80057b0 <HAL_RCC_OscConfig+0x340>)
 8005756:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        HAL_InitTick (TICK_INT_PRIORITY);
 8005758:	2003      	movs	r0, #3
 800575a:	f004 fef6 	bl	800a54a <HAL_InitTick>
 800575e:	e05d      	b.n	800581c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	69db      	ldr	r3, [r3, #28]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d03f      	beq.n	80057e8 <HAL_RCC_OscConfig+0x378>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005768:	4b0a      	ldr	r3, [pc, #40]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 800576a:	4a0a      	ldr	r2, [pc, #40]	; (8005794 <HAL_RCC_OscConfig+0x324>)
 800576c:	6812      	ldr	r2, [r2, #0]
 800576e:	2180      	movs	r1, #128	; 0x80
 8005770:	0049      	lsls	r1, r1, #1
 8005772:	430a      	orrs	r2, r1
 8005774:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005776:	f7ff f9f1 	bl	8004b5c <HAL_GetTick>
 800577a:	0003      	movs	r3, r0
 800577c:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 800577e:	e019      	b.n	80057b4 <HAL_RCC_OscConfig+0x344>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005780:	f7ff f9ec 	bl	8004b5c <HAL_GetTick>
 8005784:	0002      	movs	r2, r0
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	1ad3      	subs	r3, r2, r3
 800578a:	2b02      	cmp	r3, #2
 800578c:	d912      	bls.n	80057b4 <HAL_RCC_OscConfig+0x344>
          {
            return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e20c      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
 8005792:	46c0      	nop			; (mov r8, r8)
 8005794:	40021000 	.word	0x40021000
 8005798:	fffeffff 	.word	0xfffeffff
 800579c:	fffbffff 	.word	0xfffbffff
 80057a0:	00001388 	.word	0x00001388
 80057a4:	ffffe0ff 	.word	0xffffe0ff
 80057a8:	ffff1fff 	.word	0xffff1fff
 80057ac:	0800bcc8 	.word	0x0800bcc8
 80057b0:	20000080 	.word	0x20000080
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 80057b4:	4bc7      	ldr	r3, [pc, #796]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	2380      	movs	r3, #128	; 0x80
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	4013      	ands	r3, r2
 80057be:	d0df      	beq.n	8005780 <HAL_RCC_OscConfig+0x310>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80057c0:	4ac4      	ldr	r2, [pc, #784]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 80057c2:	4bc4      	ldr	r3, [pc, #784]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	49c4      	ldr	r1, [pc, #784]	; (8005ad8 <HAL_RCC_OscConfig+0x668>)
 80057c8:	4019      	ands	r1, r3
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057ce:	430b      	orrs	r3, r1
 80057d0:	6053      	str	r3, [r2, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80057d2:	4ac0      	ldr	r2, [pc, #768]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 80057d4:	4bbf      	ldr	r3, [pc, #764]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	021b      	lsls	r3, r3, #8
 80057da:	0a19      	lsrs	r1, r3, #8
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6a1b      	ldr	r3, [r3, #32]
 80057e0:	061b      	lsls	r3, r3, #24
 80057e2:	430b      	orrs	r3, r1
 80057e4:	6053      	str	r3, [r2, #4]
 80057e6:	e019      	b.n	800581c <HAL_RCC_OscConfig+0x3ac>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80057e8:	4bba      	ldr	r3, [pc, #744]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 80057ea:	4aba      	ldr	r2, [pc, #744]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 80057ec:	6812      	ldr	r2, [r2, #0]
 80057ee:	49bb      	ldr	r1, [pc, #748]	; (8005adc <HAL_RCC_OscConfig+0x66c>)
 80057f0:	400a      	ands	r2, r1
 80057f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057f4:	f7ff f9b2 	bl	8004b5c <HAL_GetTick>
 80057f8:	0003      	movs	r3, r0
 80057fa:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 80057fc:	e008      	b.n	8005810 <HAL_RCC_OscConfig+0x3a0>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80057fe:	f7ff f9ad 	bl	8004b5c <HAL_GetTick>
 8005802:	0002      	movs	r2, r0
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	2b02      	cmp	r3, #2
 800580a:	d901      	bls.n	8005810 <HAL_RCC_OscConfig+0x3a0>
          {
            return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e1cd      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 8005810:	4bb0      	ldr	r3, [pc, #704]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	2380      	movs	r3, #128	; 0x80
 8005816:	009b      	lsls	r3, r3, #2
 8005818:	4013      	ands	r3, r2
 800581a:	d1f0      	bne.n	80057fe <HAL_RCC_OscConfig+0x38e>
        }
      }
    }
  }  
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2208      	movs	r2, #8
 8005822:	4013      	ands	r3, r2
 8005824:	d036      	beq.n	8005894 <HAL_RCC_OscConfig+0x424>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	695b      	ldr	r3, [r3, #20]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d019      	beq.n	8005862 <HAL_RCC_OscConfig+0x3f2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800582e:	4ba9      	ldr	r3, [pc, #676]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005830:	4aa8      	ldr	r2, [pc, #672]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005832:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005834:	2101      	movs	r1, #1
 8005836:	430a      	orrs	r2, r1
 8005838:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800583a:	f7ff f98f 	bl	8004b5c <HAL_GetTick>
 800583e:	0003      	movs	r3, r0
 8005840:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005842:	e008      	b.n	8005856 <HAL_RCC_OscConfig+0x3e6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005844:	f7ff f98a 	bl	8004b5c <HAL_GetTick>
 8005848:	0002      	movs	r2, r0
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	1ad3      	subs	r3, r2, r3
 800584e:	2b02      	cmp	r3, #2
 8005850:	d901      	bls.n	8005856 <HAL_RCC_OscConfig+0x3e6>
        {
          return HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	e1aa      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005856:	4b9f      	ldr	r3, [pc, #636]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005858:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800585a:	2202      	movs	r2, #2
 800585c:	4013      	ands	r3, r2
 800585e:	d0f1      	beq.n	8005844 <HAL_RCC_OscConfig+0x3d4>
 8005860:	e018      	b.n	8005894 <HAL_RCC_OscConfig+0x424>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005862:	4b9c      	ldr	r3, [pc, #624]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005864:	4a9b      	ldr	r2, [pc, #620]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005866:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005868:	2101      	movs	r1, #1
 800586a:	438a      	bics	r2, r1
 800586c:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800586e:	f7ff f975 	bl	8004b5c <HAL_GetTick>
 8005872:	0003      	movs	r3, r0
 8005874:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005876:	e008      	b.n	800588a <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005878:	f7ff f970 	bl	8004b5c <HAL_GetTick>
 800587c:	0002      	movs	r2, r0
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	2b02      	cmp	r3, #2
 8005884:	d901      	bls.n	800588a <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 8005886:	2303      	movs	r3, #3
 8005888:	e190      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800588a:	4b92      	ldr	r3, [pc, #584]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 800588c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800588e:	2202      	movs	r2, #2
 8005890:	4013      	ands	r3, r2
 8005892:	d1f1      	bne.n	8005878 <HAL_RCC_OscConfig+0x408>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	2204      	movs	r2, #4
 800589a:	4013      	ands	r3, r2
 800589c:	d100      	bne.n	80058a0 <HAL_RCC_OscConfig+0x430>
 800589e:	e0af      	b.n	8005a00 <HAL_RCC_OscConfig+0x590>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058a0:	2317      	movs	r3, #23
 80058a2:	18fb      	adds	r3, r7, r3
 80058a4:	2200      	movs	r2, #0
 80058a6:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058a8:	4b8a      	ldr	r3, [pc, #552]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 80058aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058ac:	2380      	movs	r3, #128	; 0x80
 80058ae:	055b      	lsls	r3, r3, #21
 80058b0:	4013      	ands	r3, r2
 80058b2:	d10a      	bne.n	80058ca <HAL_RCC_OscConfig+0x45a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058b4:	4b87      	ldr	r3, [pc, #540]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 80058b6:	4a87      	ldr	r2, [pc, #540]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 80058b8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80058ba:	2180      	movs	r1, #128	; 0x80
 80058bc:	0549      	lsls	r1, r1, #21
 80058be:	430a      	orrs	r2, r1
 80058c0:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80058c2:	2317      	movs	r3, #23
 80058c4:	18fb      	adds	r3, r7, r3
 80058c6:	2201      	movs	r2, #1
 80058c8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058ca:	4b85      	ldr	r3, [pc, #532]	; (8005ae0 <HAL_RCC_OscConfig+0x670>)
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	2380      	movs	r3, #128	; 0x80
 80058d0:	005b      	lsls	r3, r3, #1
 80058d2:	4013      	ands	r3, r2
 80058d4:	d11a      	bne.n	800590c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80058d6:	4b82      	ldr	r3, [pc, #520]	; (8005ae0 <HAL_RCC_OscConfig+0x670>)
 80058d8:	4a81      	ldr	r2, [pc, #516]	; (8005ae0 <HAL_RCC_OscConfig+0x670>)
 80058da:	6812      	ldr	r2, [r2, #0]
 80058dc:	2180      	movs	r1, #128	; 0x80
 80058de:	0049      	lsls	r1, r1, #1
 80058e0:	430a      	orrs	r2, r1
 80058e2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058e4:	f7ff f93a 	bl	8004b5c <HAL_GetTick>
 80058e8:	0003      	movs	r3, r0
 80058ea:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058ec:	e008      	b.n	8005900 <HAL_RCC_OscConfig+0x490>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058ee:	f7ff f935 	bl	8004b5c <HAL_GetTick>
 80058f2:	0002      	movs	r2, r0
 80058f4:	693b      	ldr	r3, [r7, #16]
 80058f6:	1ad3      	subs	r3, r2, r3
 80058f8:	2b64      	cmp	r3, #100	; 0x64
 80058fa:	d901      	bls.n	8005900 <HAL_RCC_OscConfig+0x490>
        {
          return HAL_TIMEOUT;
 80058fc:	2303      	movs	r3, #3
 80058fe:	e155      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005900:	4b77      	ldr	r3, [pc, #476]	; (8005ae0 <HAL_RCC_OscConfig+0x670>)
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	2380      	movs	r3, #128	; 0x80
 8005906:	005b      	lsls	r3, r3, #1
 8005908:	4013      	ands	r3, r2
 800590a:	d0f0      	beq.n	80058ee <HAL_RCC_OscConfig+0x47e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	689a      	ldr	r2, [r3, #8]
 8005910:	2380      	movs	r3, #128	; 0x80
 8005912:	005b      	lsls	r3, r3, #1
 8005914:	429a      	cmp	r2, r3
 8005916:	d107      	bne.n	8005928 <HAL_RCC_OscConfig+0x4b8>
 8005918:	4b6e      	ldr	r3, [pc, #440]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 800591a:	4a6e      	ldr	r2, [pc, #440]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 800591c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800591e:	2180      	movs	r1, #128	; 0x80
 8005920:	0049      	lsls	r1, r1, #1
 8005922:	430a      	orrs	r2, r1
 8005924:	651a      	str	r2, [r3, #80]	; 0x50
 8005926:	e031      	b.n	800598c <HAL_RCC_OscConfig+0x51c>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	689b      	ldr	r3, [r3, #8]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d10c      	bne.n	800594a <HAL_RCC_OscConfig+0x4da>
 8005930:	4b68      	ldr	r3, [pc, #416]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005932:	4a68      	ldr	r2, [pc, #416]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005934:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005936:	4969      	ldr	r1, [pc, #420]	; (8005adc <HAL_RCC_OscConfig+0x66c>)
 8005938:	400a      	ands	r2, r1
 800593a:	651a      	str	r2, [r3, #80]	; 0x50
 800593c:	4b65      	ldr	r3, [pc, #404]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 800593e:	4a65      	ldr	r2, [pc, #404]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005940:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005942:	4968      	ldr	r1, [pc, #416]	; (8005ae4 <HAL_RCC_OscConfig+0x674>)
 8005944:	400a      	ands	r2, r1
 8005946:	651a      	str	r2, [r3, #80]	; 0x50
 8005948:	e020      	b.n	800598c <HAL_RCC_OscConfig+0x51c>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	689a      	ldr	r2, [r3, #8]
 800594e:	23a0      	movs	r3, #160	; 0xa0
 8005950:	00db      	lsls	r3, r3, #3
 8005952:	429a      	cmp	r2, r3
 8005954:	d10e      	bne.n	8005974 <HAL_RCC_OscConfig+0x504>
 8005956:	4b5f      	ldr	r3, [pc, #380]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005958:	4a5e      	ldr	r2, [pc, #376]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 800595a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800595c:	2180      	movs	r1, #128	; 0x80
 800595e:	00c9      	lsls	r1, r1, #3
 8005960:	430a      	orrs	r2, r1
 8005962:	651a      	str	r2, [r3, #80]	; 0x50
 8005964:	4b5b      	ldr	r3, [pc, #364]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005966:	4a5b      	ldr	r2, [pc, #364]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005968:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800596a:	2180      	movs	r1, #128	; 0x80
 800596c:	0049      	lsls	r1, r1, #1
 800596e:	430a      	orrs	r2, r1
 8005970:	651a      	str	r2, [r3, #80]	; 0x50
 8005972:	e00b      	b.n	800598c <HAL_RCC_OscConfig+0x51c>
 8005974:	4b57      	ldr	r3, [pc, #348]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005976:	4a57      	ldr	r2, [pc, #348]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005978:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800597a:	4958      	ldr	r1, [pc, #352]	; (8005adc <HAL_RCC_OscConfig+0x66c>)
 800597c:	400a      	ands	r2, r1
 800597e:	651a      	str	r2, [r3, #80]	; 0x50
 8005980:	4b54      	ldr	r3, [pc, #336]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005982:	4a54      	ldr	r2, [pc, #336]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005984:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005986:	4957      	ldr	r1, [pc, #348]	; (8005ae4 <HAL_RCC_OscConfig+0x674>)
 8005988:	400a      	ands	r2, r1
 800598a:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d015      	beq.n	80059c0 <HAL_RCC_OscConfig+0x550>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005994:	f7ff f8e2 	bl	8004b5c <HAL_GetTick>
 8005998:	0003      	movs	r3, r0
 800599a:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800599c:	e009      	b.n	80059b2 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800599e:	f7ff f8dd 	bl	8004b5c <HAL_GetTick>
 80059a2:	0002      	movs	r2, r0
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	4a4f      	ldr	r2, [pc, #316]	; (8005ae8 <HAL_RCC_OscConfig+0x678>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d901      	bls.n	80059b2 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	e0fc      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059b2:	4b48      	ldr	r3, [pc, #288]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 80059b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80059b6:	2380      	movs	r3, #128	; 0x80
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	4013      	ands	r3, r2
 80059bc:	d0ef      	beq.n	800599e <HAL_RCC_OscConfig+0x52e>
 80059be:	e014      	b.n	80059ea <HAL_RCC_OscConfig+0x57a>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059c0:	f7ff f8cc 	bl	8004b5c <HAL_GetTick>
 80059c4:	0003      	movs	r3, r0
 80059c6:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059c8:	e009      	b.n	80059de <HAL_RCC_OscConfig+0x56e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059ca:	f7ff f8c7 	bl	8004b5c <HAL_GetTick>
 80059ce:	0002      	movs	r2, r0
 80059d0:	693b      	ldr	r3, [r7, #16]
 80059d2:	1ad3      	subs	r3, r2, r3
 80059d4:	4a44      	ldr	r2, [pc, #272]	; (8005ae8 <HAL_RCC_OscConfig+0x678>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d901      	bls.n	80059de <HAL_RCC_OscConfig+0x56e>
        {
          return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e0e6      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059de:	4b3d      	ldr	r3, [pc, #244]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 80059e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80059e2:	2380      	movs	r3, #128	; 0x80
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	4013      	ands	r3, r2
 80059e8:	d1ef      	bne.n	80059ca <HAL_RCC_OscConfig+0x55a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80059ea:	2317      	movs	r3, #23
 80059ec:	18fb      	adds	r3, r7, r3
 80059ee:	781b      	ldrb	r3, [r3, #0]
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d105      	bne.n	8005a00 <HAL_RCC_OscConfig+0x590>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059f4:	4b37      	ldr	r3, [pc, #220]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 80059f6:	4a37      	ldr	r2, [pc, #220]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 80059f8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80059fa:	493c      	ldr	r1, [pc, #240]	; (8005aec <HAL_RCC_OscConfig+0x67c>)
 80059fc:	400a      	ands	r2, r1
 80059fe:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	2220      	movs	r2, #32
 8005a06:	4013      	ands	r3, r2
 8005a08:	d049      	beq.n	8005a9e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	699b      	ldr	r3, [r3, #24]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d026      	beq.n	8005a60 <HAL_RCC_OscConfig+0x5f0>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8005a12:	4b30      	ldr	r3, [pc, #192]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005a14:	4a2f      	ldr	r2, [pc, #188]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005a16:	6892      	ldr	r2, [r2, #8]
 8005a18:	2101      	movs	r1, #1
 8005a1a:	430a      	orrs	r2, r1
 8005a1c:	609a      	str	r2, [r3, #8]
 8005a1e:	4b2d      	ldr	r3, [pc, #180]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005a20:	4a2c      	ldr	r2, [pc, #176]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005a22:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005a24:	2101      	movs	r1, #1
 8005a26:	430a      	orrs	r2, r1
 8005a28:	635a      	str	r2, [r3, #52]	; 0x34
 8005a2a:	4b31      	ldr	r3, [pc, #196]	; (8005af0 <HAL_RCC_OscConfig+0x680>)
 8005a2c:	4a30      	ldr	r2, [pc, #192]	; (8005af0 <HAL_RCC_OscConfig+0x680>)
 8005a2e:	6a12      	ldr	r2, [r2, #32]
 8005a30:	2180      	movs	r1, #128	; 0x80
 8005a32:	0189      	lsls	r1, r1, #6
 8005a34:	430a      	orrs	r2, r1
 8005a36:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a38:	f7ff f890 	bl	8004b5c <HAL_GetTick>
 8005a3c:	0003      	movs	r3, r0
 8005a3e:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005a40:	e008      	b.n	8005a54 <HAL_RCC_OscConfig+0x5e4>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a42:	f7ff f88b 	bl	8004b5c <HAL_GetTick>
 8005a46:	0002      	movs	r2, r0
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	1ad3      	subs	r3, r2, r3
 8005a4c:	2b02      	cmp	r3, #2
 8005a4e:	d901      	bls.n	8005a54 <HAL_RCC_OscConfig+0x5e4>
          {
            return HAL_TIMEOUT;
 8005a50:	2303      	movs	r3, #3
 8005a52:	e0ab      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005a54:	4b1f      	ldr	r3, [pc, #124]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	2202      	movs	r2, #2
 8005a5a:	4013      	ands	r3, r2
 8005a5c:	d0f1      	beq.n	8005a42 <HAL_RCC_OscConfig+0x5d2>
 8005a5e:	e01e      	b.n	8005a9e <HAL_RCC_OscConfig+0x62e>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8005a60:	4b1c      	ldr	r3, [pc, #112]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005a62:	4a1c      	ldr	r2, [pc, #112]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005a64:	6892      	ldr	r2, [r2, #8]
 8005a66:	2101      	movs	r1, #1
 8005a68:	438a      	bics	r2, r1
 8005a6a:	609a      	str	r2, [r3, #8]
 8005a6c:	4b20      	ldr	r3, [pc, #128]	; (8005af0 <HAL_RCC_OscConfig+0x680>)
 8005a6e:	4a20      	ldr	r2, [pc, #128]	; (8005af0 <HAL_RCC_OscConfig+0x680>)
 8005a70:	6a12      	ldr	r2, [r2, #32]
 8005a72:	4920      	ldr	r1, [pc, #128]	; (8005af4 <HAL_RCC_OscConfig+0x684>)
 8005a74:	400a      	ands	r2, r1
 8005a76:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a78:	f7ff f870 	bl	8004b5c <HAL_GetTick>
 8005a7c:	0003      	movs	r3, r0
 8005a7e:	613b      	str	r3, [r7, #16]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8005a80:	e008      	b.n	8005a94 <HAL_RCC_OscConfig+0x624>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005a82:	f7ff f86b 	bl	8004b5c <HAL_GetTick>
 8005a86:	0002      	movs	r2, r0
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	1ad3      	subs	r3, r2, r3
 8005a8c:	2b02      	cmp	r3, #2
 8005a8e:	d901      	bls.n	8005a94 <HAL_RCC_OscConfig+0x624>
          {
            return HAL_TIMEOUT;
 8005a90:	2303      	movs	r3, #3
 8005a92:	e08b      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8005a94:	4b0f      	ldr	r3, [pc, #60]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	2202      	movs	r2, #2
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	d1f1      	bne.n	8005a82 <HAL_RCC_OscConfig+0x612>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d100      	bne.n	8005aa8 <HAL_RCC_OscConfig+0x638>
 8005aa6:	e080      	b.n	8005baa <HAL_RCC_OscConfig+0x73a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005aa8:	4b0a      	ldr	r3, [pc, #40]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005aaa:	68db      	ldr	r3, [r3, #12]
 8005aac:	220c      	movs	r2, #12
 8005aae:	4013      	ands	r3, r2
 8005ab0:	2b0c      	cmp	r3, #12
 8005ab2:	d100      	bne.n	8005ab6 <HAL_RCC_OscConfig+0x646>
 8005ab4:	e077      	b.n	8005ba6 <HAL_RCC_OscConfig+0x736>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d158      	bne.n	8005b70 <HAL_RCC_OscConfig+0x700>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005abe:	4b05      	ldr	r3, [pc, #20]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005ac0:	4a04      	ldr	r2, [pc, #16]	; (8005ad4 <HAL_RCC_OscConfig+0x664>)
 8005ac2:	6812      	ldr	r2, [r2, #0]
 8005ac4:	490c      	ldr	r1, [pc, #48]	; (8005af8 <HAL_RCC_OscConfig+0x688>)
 8005ac6:	400a      	ands	r2, r1
 8005ac8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aca:	f7ff f847 	bl	8004b5c <HAL_GetTick>
 8005ace:	0003      	movs	r3, r0
 8005ad0:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ad2:	e01c      	b.n	8005b0e <HAL_RCC_OscConfig+0x69e>
 8005ad4:	40021000 	.word	0x40021000
 8005ad8:	ffff1fff 	.word	0xffff1fff
 8005adc:	fffffeff 	.word	0xfffffeff
 8005ae0:	40007000 	.word	0x40007000
 8005ae4:	fffffbff 	.word	0xfffffbff
 8005ae8:	00001388 	.word	0x00001388
 8005aec:	efffffff 	.word	0xefffffff
 8005af0:	40010000 	.word	0x40010000
 8005af4:	ffffdfff 	.word	0xffffdfff
 8005af8:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005afc:	f7ff f82e 	bl	8004b5c <HAL_GetTick>
 8005b00:	0002      	movs	r2, r0
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	1ad3      	subs	r3, r2, r3
 8005b06:	2b02      	cmp	r3, #2
 8005b08:	d901      	bls.n	8005b0e <HAL_RCC_OscConfig+0x69e>
          {
            return HAL_TIMEOUT;
 8005b0a:	2303      	movs	r3, #3
 8005b0c:	e04e      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b0e:	4b29      	ldr	r3, [pc, #164]	; (8005bb4 <HAL_RCC_OscConfig+0x744>)
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	2380      	movs	r3, #128	; 0x80
 8005b14:	049b      	lsls	r3, r3, #18
 8005b16:	4013      	ands	r3, r2
 8005b18:	d1f0      	bne.n	8005afc <HAL_RCC_OscConfig+0x68c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005b1a:	4a26      	ldr	r2, [pc, #152]	; (8005bb4 <HAL_RCC_OscConfig+0x744>)
 8005b1c:	4b25      	ldr	r3, [pc, #148]	; (8005bb4 <HAL_RCC_OscConfig+0x744>)
 8005b1e:	68db      	ldr	r3, [r3, #12]
 8005b20:	4925      	ldr	r1, [pc, #148]	; (8005bb8 <HAL_RCC_OscConfig+0x748>)
 8005b22:	4019      	ands	r1, r3
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b2c:	4318      	orrs	r0, r3
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b32:	4303      	orrs	r3, r0
 8005b34:	430b      	orrs	r3, r1
 8005b36:	60d3      	str	r3, [r2, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005b38:	4b1e      	ldr	r3, [pc, #120]	; (8005bb4 <HAL_RCC_OscConfig+0x744>)
 8005b3a:	4a1e      	ldr	r2, [pc, #120]	; (8005bb4 <HAL_RCC_OscConfig+0x744>)
 8005b3c:	6812      	ldr	r2, [r2, #0]
 8005b3e:	2180      	movs	r1, #128	; 0x80
 8005b40:	0449      	lsls	r1, r1, #17
 8005b42:	430a      	orrs	r2, r1
 8005b44:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b46:	f7ff f809 	bl	8004b5c <HAL_GetTick>
 8005b4a:	0003      	movs	r3, r0
 8005b4c:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b4e:	e008      	b.n	8005b62 <HAL_RCC_OscConfig+0x6f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b50:	f7ff f804 	bl	8004b5c <HAL_GetTick>
 8005b54:	0002      	movs	r2, r0
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	1ad3      	subs	r3, r2, r3
 8005b5a:	2b02      	cmp	r3, #2
 8005b5c:	d901      	bls.n	8005b62 <HAL_RCC_OscConfig+0x6f2>
          {
            return HAL_TIMEOUT;
 8005b5e:	2303      	movs	r3, #3
 8005b60:	e024      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005b62:	4b14      	ldr	r3, [pc, #80]	; (8005bb4 <HAL_RCC_OscConfig+0x744>)
 8005b64:	681a      	ldr	r2, [r3, #0]
 8005b66:	2380      	movs	r3, #128	; 0x80
 8005b68:	049b      	lsls	r3, r3, #18
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	d0f0      	beq.n	8005b50 <HAL_RCC_OscConfig+0x6e0>
 8005b6e:	e01c      	b.n	8005baa <HAL_RCC_OscConfig+0x73a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b70:	4b10      	ldr	r3, [pc, #64]	; (8005bb4 <HAL_RCC_OscConfig+0x744>)
 8005b72:	4a10      	ldr	r2, [pc, #64]	; (8005bb4 <HAL_RCC_OscConfig+0x744>)
 8005b74:	6812      	ldr	r2, [r2, #0]
 8005b76:	4911      	ldr	r1, [pc, #68]	; (8005bbc <HAL_RCC_OscConfig+0x74c>)
 8005b78:	400a      	ands	r2, r1
 8005b7a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b7c:	f7fe ffee 	bl	8004b5c <HAL_GetTick>
 8005b80:	0003      	movs	r3, r0
 8005b82:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b84:	e008      	b.n	8005b98 <HAL_RCC_OscConfig+0x728>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b86:	f7fe ffe9 	bl	8004b5c <HAL_GetTick>
 8005b8a:	0002      	movs	r2, r0
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	1ad3      	subs	r3, r2, r3
 8005b90:	2b02      	cmp	r3, #2
 8005b92:	d901      	bls.n	8005b98 <HAL_RCC_OscConfig+0x728>
          {
            return HAL_TIMEOUT;
 8005b94:	2303      	movs	r3, #3
 8005b96:	e009      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b98:	4b06      	ldr	r3, [pc, #24]	; (8005bb4 <HAL_RCC_OscConfig+0x744>)
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	2380      	movs	r3, #128	; 0x80
 8005b9e:	049b      	lsls	r3, r3, #18
 8005ba0:	4013      	ands	r3, r2
 8005ba2:	d1f0      	bne.n	8005b86 <HAL_RCC_OscConfig+0x716>
 8005ba4:	e001      	b.n	8005baa <HAL_RCC_OscConfig+0x73a>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e000      	b.n	8005bac <HAL_RCC_OscConfig+0x73c>
    }
  }
  
  return HAL_OK;
 8005baa:	2300      	movs	r3, #0
}
 8005bac:	0018      	movs	r0, r3
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	b006      	add	sp, #24
 8005bb2:	bd80      	pop	{r7, pc}
 8005bb4:	40021000 	.word	0x40021000
 8005bb8:	ff02ffff 	.word	0xff02ffff
 8005bbc:	feffffff 	.word	0xfeffffff

08005bc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b084      	sub	sp, #16
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005bca:	2300      	movs	r3, #0
 8005bcc:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8005bce:	4b82      	ldr	r3, [pc, #520]	; (8005dd8 <HAL_RCC_ClockConfig+0x218>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	401a      	ands	r2, r3
 8005bd6:	683b      	ldr	r3, [r7, #0]
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d211      	bcs.n	8005c00 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bdc:	4b7e      	ldr	r3, [pc, #504]	; (8005dd8 <HAL_RCC_ClockConfig+0x218>)
 8005bde:	4a7e      	ldr	r2, [pc, #504]	; (8005dd8 <HAL_RCC_ClockConfig+0x218>)
 8005be0:	6812      	ldr	r2, [r2, #0]
 8005be2:	2101      	movs	r1, #1
 8005be4:	438a      	bics	r2, r1
 8005be6:	0011      	movs	r1, r2
 8005be8:	683a      	ldr	r2, [r7, #0]
 8005bea:	430a      	orrs	r2, r1
 8005bec:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005bee:	4b7a      	ldr	r3, [pc, #488]	; (8005dd8 <HAL_RCC_ClockConfig+0x218>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	401a      	ands	r2, r3
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d001      	beq.n	8005c00 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8005bfc:	2301      	movs	r3, #1
 8005bfe:	e0e6      	b.n	8005dce <HAL_RCC_ClockConfig+0x20e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	2202      	movs	r2, #2
 8005c06:	4013      	ands	r3, r2
 8005c08:	d009      	beq.n	8005c1e <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c0a:	4a74      	ldr	r2, [pc, #464]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005c0c:	4b73      	ldr	r3, [pc, #460]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005c0e:	68db      	ldr	r3, [r3, #12]
 8005c10:	21f0      	movs	r1, #240	; 0xf0
 8005c12:	438b      	bics	r3, r1
 8005c14:	0019      	movs	r1, r3
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	430b      	orrs	r3, r1
 8005c1c:	60d3      	str	r3, [r2, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	2201      	movs	r2, #1
 8005c24:	4013      	ands	r3, r2
 8005c26:	d100      	bne.n	8005c2a <HAL_RCC_ClockConfig+0x6a>
 8005c28:	e089      	b.n	8005d3e <HAL_RCC_ClockConfig+0x17e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	2b02      	cmp	r3, #2
 8005c30:	d107      	bne.n	8005c42 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c32:	4b6a      	ldr	r3, [pc, #424]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	2380      	movs	r3, #128	; 0x80
 8005c38:	029b      	lsls	r3, r3, #10
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	d120      	bne.n	8005c80 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	e0c5      	b.n	8005dce <HAL_RCC_ClockConfig+0x20e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	685b      	ldr	r3, [r3, #4]
 8005c46:	2b03      	cmp	r3, #3
 8005c48:	d107      	bne.n	8005c5a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c4a:	4b64      	ldr	r3, [pc, #400]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005c4c:	681a      	ldr	r2, [r3, #0]
 8005c4e:	2380      	movs	r3, #128	; 0x80
 8005c50:	049b      	lsls	r3, r3, #18
 8005c52:	4013      	ands	r3, r2
 8005c54:	d114      	bne.n	8005c80 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e0b9      	b.n	8005dce <HAL_RCC_ClockConfig+0x20e>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d106      	bne.n	8005c70 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c62:	4b5e      	ldr	r3, [pc, #376]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	2204      	movs	r2, #4
 8005c68:	4013      	ands	r3, r2
 8005c6a:	d109      	bne.n	8005c80 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e0ae      	b.n	8005dce <HAL_RCC_ClockConfig+0x20e>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8005c70:	4b5a      	ldr	r3, [pc, #360]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005c72:	681a      	ldr	r2, [r3, #0]
 8005c74:	2380      	movs	r3, #128	; 0x80
 8005c76:	009b      	lsls	r3, r3, #2
 8005c78:	4013      	ands	r3, r2
 8005c7a:	d101      	bne.n	8005c80 <HAL_RCC_ClockConfig+0xc0>
      {
        return HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e0a6      	b.n	8005dce <HAL_RCC_ClockConfig+0x20e>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c80:	4a56      	ldr	r2, [pc, #344]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005c82:	4b56      	ldr	r3, [pc, #344]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	2103      	movs	r1, #3
 8005c88:	438b      	bics	r3, r1
 8005c8a:	0019      	movs	r1, r3
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	430b      	orrs	r3, r1
 8005c92:	60d3      	str	r3, [r2, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c94:	f7fe ff62 	bl	8004b5c <HAL_GetTick>
 8005c98:	0003      	movs	r3, r0
 8005c9a:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	685b      	ldr	r3, [r3, #4]
 8005ca0:	2b02      	cmp	r3, #2
 8005ca2:	d111      	bne.n	8005cc8 <HAL_RCC_ClockConfig+0x108>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005ca4:	e009      	b.n	8005cba <HAL_RCC_ClockConfig+0xfa>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ca6:	f7fe ff59 	bl	8004b5c <HAL_GetTick>
 8005caa:	0002      	movs	r2, r0
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	1ad3      	subs	r3, r2, r3
 8005cb0:	4a4b      	ldr	r2, [pc, #300]	; (8005de0 <HAL_RCC_ClockConfig+0x220>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d901      	bls.n	8005cba <HAL_RCC_ClockConfig+0xfa>
        {
          return HAL_TIMEOUT;
 8005cb6:	2303      	movs	r3, #3
 8005cb8:	e089      	b.n	8005dce <HAL_RCC_ClockConfig+0x20e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005cba:	4b48      	ldr	r3, [pc, #288]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	220c      	movs	r2, #12
 8005cc0:	4013      	ands	r3, r2
 8005cc2:	2b08      	cmp	r3, #8
 8005cc4:	d1ef      	bne.n	8005ca6 <HAL_RCC_ClockConfig+0xe6>
 8005cc6:	e03a      	b.n	8005d3e <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	2b03      	cmp	r3, #3
 8005cce:	d111      	bne.n	8005cf4 <HAL_RCC_ClockConfig+0x134>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005cd0:	e009      	b.n	8005ce6 <HAL_RCC_ClockConfig+0x126>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cd2:	f7fe ff43 	bl	8004b5c <HAL_GetTick>
 8005cd6:	0002      	movs	r2, r0
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	1ad3      	subs	r3, r2, r3
 8005cdc:	4a40      	ldr	r2, [pc, #256]	; (8005de0 <HAL_RCC_ClockConfig+0x220>)
 8005cde:	4293      	cmp	r3, r2
 8005ce0:	d901      	bls.n	8005ce6 <HAL_RCC_ClockConfig+0x126>
        {
          return HAL_TIMEOUT;
 8005ce2:	2303      	movs	r3, #3
 8005ce4:	e073      	b.n	8005dce <HAL_RCC_ClockConfig+0x20e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005ce6:	4b3d      	ldr	r3, [pc, #244]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	220c      	movs	r2, #12
 8005cec:	4013      	ands	r3, r2
 8005cee:	2b0c      	cmp	r3, #12
 8005cf0:	d1ef      	bne.n	8005cd2 <HAL_RCC_ClockConfig+0x112>
 8005cf2:	e024      	b.n	8005d3e <HAL_RCC_ClockConfig+0x17e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	2b01      	cmp	r3, #1
 8005cfa:	d11b      	bne.n	8005d34 <HAL_RCC_ClockConfig+0x174>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005cfc:	e009      	b.n	8005d12 <HAL_RCC_ClockConfig+0x152>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cfe:	f7fe ff2d 	bl	8004b5c <HAL_GetTick>
 8005d02:	0002      	movs	r2, r0
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	1ad3      	subs	r3, r2, r3
 8005d08:	4a35      	ldr	r2, [pc, #212]	; (8005de0 <HAL_RCC_ClockConfig+0x220>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d901      	bls.n	8005d12 <HAL_RCC_ClockConfig+0x152>
        {
          return HAL_TIMEOUT;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e05d      	b.n	8005dce <HAL_RCC_ClockConfig+0x20e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005d12:	4b32      	ldr	r3, [pc, #200]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005d14:	68db      	ldr	r3, [r3, #12]
 8005d16:	220c      	movs	r2, #12
 8005d18:	4013      	ands	r3, r2
 8005d1a:	2b04      	cmp	r3, #4
 8005d1c:	d1ef      	bne.n	8005cfe <HAL_RCC_ClockConfig+0x13e>
 8005d1e:	e00e      	b.n	8005d3e <HAL_RCC_ClockConfig+0x17e>
    }      
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d20:	f7fe ff1c 	bl	8004b5c <HAL_GetTick>
 8005d24:	0002      	movs	r2, r0
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	1ad3      	subs	r3, r2, r3
 8005d2a:	4a2d      	ldr	r2, [pc, #180]	; (8005de0 <HAL_RCC_ClockConfig+0x220>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d901      	bls.n	8005d34 <HAL_RCC_ClockConfig+0x174>
        {
          return HAL_TIMEOUT;
 8005d30:	2303      	movs	r3, #3
 8005d32:	e04c      	b.n	8005dce <HAL_RCC_ClockConfig+0x20e>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005d34:	4b29      	ldr	r3, [pc, #164]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005d36:	68db      	ldr	r3, [r3, #12]
 8005d38:	220c      	movs	r2, #12
 8005d3a:	4013      	ands	r3, r2
 8005d3c:	d1f0      	bne.n	8005d20 <HAL_RCC_ClockConfig+0x160>
        }
      }
    }
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8005d3e:	4b26      	ldr	r3, [pc, #152]	; (8005dd8 <HAL_RCC_ClockConfig+0x218>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	2201      	movs	r2, #1
 8005d44:	401a      	ands	r2, r3
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	429a      	cmp	r2, r3
 8005d4a:	d911      	bls.n	8005d70 <HAL_RCC_ClockConfig+0x1b0>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d4c:	4b22      	ldr	r3, [pc, #136]	; (8005dd8 <HAL_RCC_ClockConfig+0x218>)
 8005d4e:	4a22      	ldr	r2, [pc, #136]	; (8005dd8 <HAL_RCC_ClockConfig+0x218>)
 8005d50:	6812      	ldr	r2, [r2, #0]
 8005d52:	2101      	movs	r1, #1
 8005d54:	438a      	bics	r2, r1
 8005d56:	0011      	movs	r1, r2
 8005d58:	683a      	ldr	r2, [r7, #0]
 8005d5a:	430a      	orrs	r2, r1
 8005d5c:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005d5e:	4b1e      	ldr	r3, [pc, #120]	; (8005dd8 <HAL_RCC_ClockConfig+0x218>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	2201      	movs	r2, #1
 8005d64:	401a      	ands	r2, r3
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	429a      	cmp	r2, r3
 8005d6a:	d001      	beq.n	8005d70 <HAL_RCC_ClockConfig+0x1b0>
    {
      return HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	e02e      	b.n	8005dce <HAL_RCC_ClockConfig+0x20e>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2204      	movs	r2, #4
 8005d76:	4013      	ands	r3, r2
 8005d78:	d008      	beq.n	8005d8c <HAL_RCC_ClockConfig+0x1cc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d7a:	4a18      	ldr	r2, [pc, #96]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005d7c:	4b17      	ldr	r3, [pc, #92]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005d7e:	68db      	ldr	r3, [r3, #12]
 8005d80:	4918      	ldr	r1, [pc, #96]	; (8005de4 <HAL_RCC_ClockConfig+0x224>)
 8005d82:	4019      	ands	r1, r3
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	68db      	ldr	r3, [r3, #12]
 8005d88:	430b      	orrs	r3, r1
 8005d8a:	60d3      	str	r3, [r2, #12]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2208      	movs	r2, #8
 8005d92:	4013      	ands	r3, r2
 8005d94:	d009      	beq.n	8005daa <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005d96:	4a11      	ldr	r2, [pc, #68]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005d98:	4b10      	ldr	r3, [pc, #64]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005d9a:	68db      	ldr	r3, [r3, #12]
 8005d9c:	4912      	ldr	r1, [pc, #72]	; (8005de8 <HAL_RCC_ClockConfig+0x228>)
 8005d9e:	4019      	ands	r1, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	691b      	ldr	r3, [r3, #16]
 8005da4:	00db      	lsls	r3, r3, #3
 8005da6:	430b      	orrs	r3, r1
 8005da8:	60d3      	str	r3, [r2, #12]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005daa:	f000 f823 	bl	8005df4 <HAL_RCC_GetSysClockFreq>
 8005dae:	0001      	movs	r1, r0
 8005db0:	4b0a      	ldr	r3, [pc, #40]	; (8005ddc <HAL_RCC_ClockConfig+0x21c>)
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	091b      	lsrs	r3, r3, #4
 8005db6:	220f      	movs	r2, #15
 8005db8:	4013      	ands	r3, r2
 8005dba:	4a0c      	ldr	r2, [pc, #48]	; (8005dec <HAL_RCC_ClockConfig+0x22c>)
 8005dbc:	5cd3      	ldrb	r3, [r2, r3]
 8005dbe:	000a      	movs	r2, r1
 8005dc0:	40da      	lsrs	r2, r3
 8005dc2:	4b0b      	ldr	r3, [pc, #44]	; (8005df0 <HAL_RCC_ClockConfig+0x230>)
 8005dc4:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005dc6:	2003      	movs	r0, #3
 8005dc8:	f004 fbbf 	bl	800a54a <HAL_InitTick>
  
  return HAL_OK;
 8005dcc:	2300      	movs	r3, #0
}
 8005dce:	0018      	movs	r0, r3
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	b004      	add	sp, #16
 8005dd4:	bd80      	pop	{r7, pc}
 8005dd6:	46c0      	nop			; (mov r8, r8)
 8005dd8:	40022000 	.word	0x40022000
 8005ddc:	40021000 	.word	0x40021000
 8005de0:	00001388 	.word	0x00001388
 8005de4:	fffff8ff 	.word	0xfffff8ff
 8005de8:	ffffc7ff 	.word	0xffffc7ff
 8005dec:	0800bcc8 	.word	0x0800bcc8
 8005df0:	20000080 	.word	0x20000080

08005df4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005df4:	b580      	push	{r7, lr}
 8005df6:	b086      	sub	sp, #24
 8005df8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0, pllm = 0, plld = 0, pllvco = 0, msiclkrange = 0;
 8005dfa:	2300      	movs	r3, #0
 8005dfc:	60fb      	str	r3, [r7, #12]
 8005dfe:	2300      	movs	r3, #0
 8005e00:	60bb      	str	r3, [r7, #8]
 8005e02:	2300      	movs	r3, #0
 8005e04:	607b      	str	r3, [r7, #4]
 8005e06:	2300      	movs	r3, #0
 8005e08:	617b      	str	r3, [r7, #20]
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8005e0e:	2300      	movs	r3, #0
 8005e10:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005e12:	4b32      	ldr	r3, [pc, #200]	; (8005edc <HAL_RCC_GetSysClockFreq+0xe8>)
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	220c      	movs	r2, #12
 8005e1c:	4013      	ands	r3, r2
 8005e1e:	2b08      	cmp	r3, #8
 8005e20:	d00e      	beq.n	8005e40 <HAL_RCC_GetSysClockFreq+0x4c>
 8005e22:	2b0c      	cmp	r3, #12
 8005e24:	d00f      	beq.n	8005e46 <HAL_RCC_GetSysClockFreq+0x52>
 8005e26:	2b04      	cmp	r3, #4
 8005e28:	d145      	bne.n	8005eb6 <HAL_RCC_GetSysClockFreq+0xc2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0)
 8005e2a:	4b2c      	ldr	r3, [pc, #176]	; (8005edc <HAL_RCC_GetSysClockFreq+0xe8>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	2210      	movs	r2, #16
 8005e30:	4013      	ands	r3, r2
 8005e32:	d002      	beq.n	8005e3a <HAL_RCC_GetSysClockFreq+0x46>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8005e34:	4b2a      	ldr	r3, [pc, #168]	; (8005ee0 <HAL_RCC_GetSysClockFreq+0xec>)
 8005e36:	613b      	str	r3, [r7, #16]
      }
      else 
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8005e38:	e04b      	b.n	8005ed2 <HAL_RCC_GetSysClockFreq+0xde>
        sysclockfreq =  HSI_VALUE;
 8005e3a:	4b2a      	ldr	r3, [pc, #168]	; (8005ee4 <HAL_RCC_GetSysClockFreq+0xf0>)
 8005e3c:	613b      	str	r3, [r7, #16]
      break;
 8005e3e:	e048      	b.n	8005ed2 <HAL_RCC_GetSysClockFreq+0xde>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005e40:	4b29      	ldr	r3, [pc, #164]	; (8005ee8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8005e42:	613b      	str	r3, [r7, #16]
      break;
 8005e44:	e045      	b.n	8005ed2 <HAL_RCC_GetSysClockFreq+0xde>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	0c9b      	lsrs	r3, r3, #18
 8005e4a:	220f      	movs	r2, #15
 8005e4c:	4013      	ands	r3, r2
 8005e4e:	4a27      	ldr	r2, [pc, #156]	; (8005eec <HAL_RCC_GetSysClockFreq+0xf8>)
 8005e50:	5cd3      	ldrb	r3, [r2, r3]
 8005e52:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1;
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	0d9b      	lsrs	r3, r3, #22
 8005e58:	2203      	movs	r2, #3
 8005e5a:	4013      	ands	r3, r2
 8005e5c:	3301      	adds	r3, #1
 8005e5e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005e60:	4b1e      	ldr	r3, [pc, #120]	; (8005edc <HAL_RCC_GetSysClockFreq+0xe8>)
 8005e62:	68da      	ldr	r2, [r3, #12]
 8005e64:	2380      	movs	r3, #128	; 0x80
 8005e66:	025b      	lsls	r3, r3, #9
 8005e68:	4013      	ands	r3, r2
 8005e6a:	d009      	beq.n	8005e80 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8005e6c:	68bb      	ldr	r3, [r7, #8]
 8005e6e:	4a1e      	ldr	r2, [pc, #120]	; (8005ee8 <HAL_RCC_GetSysClockFreq+0xf4>)
 8005e70:	4353      	muls	r3, r2
 8005e72:	6879      	ldr	r1, [r7, #4]
 8005e74:	0018      	movs	r0, r3
 8005e76:	f7fa f947 	bl	8000108 <__udivsi3>
 8005e7a:	0003      	movs	r3, r0
 8005e7c:	617b      	str	r3, [r7, #20]
 8005e7e:	e017      	b.n	8005eb0 <HAL_RCC_GetSysClockFreq+0xbc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0)
 8005e80:	4b16      	ldr	r3, [pc, #88]	; (8005edc <HAL_RCC_GetSysClockFreq+0xe8>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	2210      	movs	r2, #16
 8005e86:	4013      	ands	r3, r2
 8005e88:	d009      	beq.n	8005e9e <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	4a14      	ldr	r2, [pc, #80]	; (8005ee0 <HAL_RCC_GetSysClockFreq+0xec>)
 8005e8e:	4353      	muls	r3, r2
 8005e90:	6879      	ldr	r1, [r7, #4]
 8005e92:	0018      	movs	r0, r3
 8005e94:	f7fa f938 	bl	8000108 <__udivsi3>
 8005e98:	0003      	movs	r3, r0
 8005e9a:	617b      	str	r3, [r7, #20]
 8005e9c:	e008      	b.n	8005eb0 <HAL_RCC_GetSysClockFreq+0xbc>
        }
        else 
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	4a10      	ldr	r2, [pc, #64]	; (8005ee4 <HAL_RCC_GetSysClockFreq+0xf0>)
 8005ea2:	4353      	muls	r3, r2
 8005ea4:	6879      	ldr	r1, [r7, #4]
 8005ea6:	0018      	movs	r0, r3
 8005ea8:	f7fa f92e 	bl	8000108 <__udivsi3>
 8005eac:	0003      	movs	r3, r0
 8005eae:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	613b      	str	r3, [r7, #16]
      break;
 8005eb4:	e00d      	b.n	8005ed2 <HAL_RCC_GetSysClockFreq+0xde>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 8005eb6:	4b09      	ldr	r3, [pc, #36]	; (8005edc <HAL_RCC_GetSysClockFreq+0xe8>)
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	0b5b      	lsrs	r3, r3, #13
 8005ebc:	2207      	movs	r2, #7
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768 * (1 << (msiclkrange + 1)));
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	3301      	adds	r3, #1
 8005ec6:	2280      	movs	r2, #128	; 0x80
 8005ec8:	0212      	lsls	r2, r2, #8
 8005eca:	409a      	lsls	r2, r3
 8005ecc:	0013      	movs	r3, r2
 8005ece:	613b      	str	r3, [r7, #16]
      break;
 8005ed0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005ed2:	693b      	ldr	r3, [r7, #16]
}
 8005ed4:	0018      	movs	r0, r3
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	b006      	add	sp, #24
 8005eda:	bd80      	pop	{r7, pc}
 8005edc:	40021000 	.word	0x40021000
 8005ee0:	003d0900 	.word	0x003d0900
 8005ee4:	00f42400 	.word	0x00f42400
 8005ee8:	007a1200 	.word	0x007a1200
 8005eec:	0800bce0 	.word	0x0800bce0

08005ef0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ef4:	4b02      	ldr	r3, [pc, #8]	; (8005f00 <HAL_RCC_GetHCLKFreq+0x10>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
}
 8005ef8:	0018      	movs	r0, r3
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}
 8005efe:	46c0      	nop			; (mov r8, r8)
 8005f00:	20000080 	.word	0x20000080

08005f04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8005f08:	f7ff fff2 	bl	8005ef0 <HAL_RCC_GetHCLKFreq>
 8005f0c:	0001      	movs	r1, r0
 8005f0e:	4b06      	ldr	r3, [pc, #24]	; (8005f28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	0a1b      	lsrs	r3, r3, #8
 8005f14:	2207      	movs	r2, #7
 8005f16:	4013      	ands	r3, r2
 8005f18:	4a04      	ldr	r2, [pc, #16]	; (8005f2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8005f1a:	5cd3      	ldrb	r3, [r2, r3]
 8005f1c:	40d9      	lsrs	r1, r3
 8005f1e:	000b      	movs	r3, r1
}    
 8005f20:	0018      	movs	r0, r3
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	46c0      	nop			; (mov r8, r8)
 8005f28:	40021000 	.word	0x40021000
 8005f2c:	0800bcd8 	.word	0x0800bcd8

08005f30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8005f34:	f7ff ffdc 	bl	8005ef0 <HAL_RCC_GetHCLKFreq>
 8005f38:	0001      	movs	r1, r0
 8005f3a:	4b06      	ldr	r3, [pc, #24]	; (8005f54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f3c:	68db      	ldr	r3, [r3, #12]
 8005f3e:	0adb      	lsrs	r3, r3, #11
 8005f40:	2207      	movs	r2, #7
 8005f42:	4013      	ands	r3, r2
 8005f44:	4a04      	ldr	r2, [pc, #16]	; (8005f58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005f46:	5cd3      	ldrb	r3, [r2, r3]
 8005f48:	40d9      	lsrs	r1, r3
 8005f4a:	000b      	movs	r3, r1
} 
 8005f4c:	0018      	movs	r0, r3
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	bd80      	pop	{r7, pc}
 8005f52:	46c0      	nop			; (mov r8, r8)
 8005f54:	40021000 	.word	0x40021000
 8005f58:	0800bcd8 	.word	0x0800bcd8

08005f5c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  uint32_t vos = 0;
 8005f64:	2300      	movs	r3, #0
 8005f66:	60fb      	str	r3, [r7, #12]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005f68:	2300      	movs	r3, #0
 8005f6a:	60bb      	str	r3, [r7, #8]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005f6c:	4b23      	ldr	r3, [pc, #140]	; (8005ffc <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8005f6e:	68db      	ldr	r3, [r3, #12]
 8005f70:	22f0      	movs	r2, #240	; 0xf0
 8005f72:	4013      	ands	r3, r2
 8005f74:	d12b      	bne.n	8005fce <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005f76:	4b21      	ldr	r3, [pc, #132]	; (8005ffc <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8005f78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005f7a:	2380      	movs	r3, #128	; 0x80
 8005f7c:	055b      	lsls	r3, r3, #21
 8005f7e:	4013      	ands	r3, r2
 8005f80:	d006      	beq.n	8005f90 <RCC_SetFlashLatencyFromMSIRange+0x34>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005f82:	4b1f      	ldr	r3, [pc, #124]	; (8006000 <RCC_SetFlashLatencyFromMSIRange+0xa4>)
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	23c0      	movs	r3, #192	; 0xc0
 8005f88:	015b      	lsls	r3, r3, #5
 8005f8a:	4013      	ands	r3, r2
 8005f8c:	60fb      	str	r3, [r7, #12]
 8005f8e:	e012      	b.n	8005fb6 <RCC_SetFlashLatencyFromMSIRange+0x5a>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f90:	4b1a      	ldr	r3, [pc, #104]	; (8005ffc <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8005f92:	4a1a      	ldr	r2, [pc, #104]	; (8005ffc <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8005f94:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f96:	2180      	movs	r1, #128	; 0x80
 8005f98:	0549      	lsls	r1, r1, #21
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	639a      	str	r2, [r3, #56]	; 0x38
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8005f9e:	4b18      	ldr	r3, [pc, #96]	; (8006000 <RCC_SetFlashLatencyFromMSIRange+0xa4>)
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	23c0      	movs	r3, #192	; 0xc0
 8005fa4:	015b      	lsls	r3, r3, #5
 8005fa6:	4013      	ands	r3, r2
 8005fa8:	60fb      	str	r3, [r7, #12]
      __HAL_RCC_PWR_CLK_DISABLE();
 8005faa:	4b14      	ldr	r3, [pc, #80]	; (8005ffc <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8005fac:	4a13      	ldr	r2, [pc, #76]	; (8005ffc <RCC_SetFlashLatencyFromMSIRange+0xa0>)
 8005fae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005fb0:	4914      	ldr	r1, [pc, #80]	; (8006004 <RCC_SetFlashLatencyFromMSIRange+0xa8>)
 8005fb2:	400a      	ands	r2, r1
 8005fb4:	639a      	str	r2, [r3, #56]	; 0x38
    }
    
    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	23c0      	movs	r3, #192	; 0xc0
 8005fba:	015b      	lsls	r3, r3, #5
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d106      	bne.n	8005fce <RCC_SetFlashLatencyFromMSIRange+0x72>
 8005fc0:	687a      	ldr	r2, [r7, #4]
 8005fc2:	23c0      	movs	r3, #192	; 0xc0
 8005fc4:	021b      	lsls	r3, r3, #8
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	d101      	bne.n	8005fce <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8005fca:	2301      	movs	r3, #1
 8005fcc:	60bb      	str	r3, [r7, #8]
    }
  }
  
  __HAL_FLASH_SET_LATENCY(latency);
 8005fce:	4b0e      	ldr	r3, [pc, #56]	; (8006008 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005fd0:	4a0d      	ldr	r2, [pc, #52]	; (8006008 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005fd2:	6812      	ldr	r2, [r2, #0]
 8005fd4:	2101      	movs	r1, #1
 8005fd6:	438a      	bics	r2, r1
 8005fd8:	0011      	movs	r1, r2
 8005fda:	68ba      	ldr	r2, [r7, #8]
 8005fdc:	430a      	orrs	r2, r1
 8005fde:	601a      	str	r2, [r3, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8005fe0:	4b09      	ldr	r3, [pc, #36]	; (8006008 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	401a      	ands	r2, r3
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d001      	beq.n	8005ff2 <RCC_SetFlashLatencyFromMSIRange+0x96>
  {
    return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e000      	b.n	8005ff4 <RCC_SetFlashLatencyFromMSIRange+0x98>
  }
  
  return HAL_OK;
 8005ff2:	2300      	movs	r3, #0
}
 8005ff4:	0018      	movs	r0, r3
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	b004      	add	sp, #16
 8005ffa:	bd80      	pop	{r7, pc}
 8005ffc:	40021000 	.word	0x40021000
 8006000:	40007000 	.word	0x40007000
 8006004:	efffffff 	.word	0xefffffff
 8006008:	40022000 	.word	0x40022000

0800600c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b086      	sub	sp, #24
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006014:	2300      	movs	r3, #0
 8006016:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8006018:	2300      	movs	r3, #0
 800601a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) 
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	2220      	movs	r2, #32
 8006022:	4013      	ands	r3, r2
 8006024:	d100      	bne.n	8006028 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8006026:	e0c3      	b.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 8006028:	2317      	movs	r3, #23
 800602a:	18fb      	adds	r3, r7, r3
 800602c:	2200      	movs	r2, #0
 800602e:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006030:	4b94      	ldr	r3, [pc, #592]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006032:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006034:	2380      	movs	r3, #128	; 0x80
 8006036:	055b      	lsls	r3, r3, #21
 8006038:	4013      	ands	r3, r2
 800603a:	d10a      	bne.n	8006052 <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800603c:	4b91      	ldr	r3, [pc, #580]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800603e:	4a91      	ldr	r2, [pc, #580]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006040:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006042:	2180      	movs	r1, #128	; 0x80
 8006044:	0549      	lsls	r1, r1, #21
 8006046:	430a      	orrs	r2, r1
 8006048:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800604a:	2317      	movs	r3, #23
 800604c:	18fb      	adds	r3, r7, r3
 800604e:	2201      	movs	r2, #1
 8006050:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006052:	4b8d      	ldr	r3, [pc, #564]	; (8006288 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	2380      	movs	r3, #128	; 0x80
 8006058:	005b      	lsls	r3, r3, #1
 800605a:	4013      	ands	r3, r2
 800605c:	d11a      	bne.n	8006094 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800605e:	4b8a      	ldr	r3, [pc, #552]	; (8006288 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006060:	4a89      	ldr	r2, [pc, #548]	; (8006288 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8006062:	6812      	ldr	r2, [r2, #0]
 8006064:	2180      	movs	r1, #128	; 0x80
 8006066:	0049      	lsls	r1, r1, #1
 8006068:	430a      	orrs	r2, r1
 800606a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800606c:	f7fe fd76 	bl	8004b5c <HAL_GetTick>
 8006070:	0003      	movs	r3, r0
 8006072:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006074:	e008      	b.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006076:	f7fe fd71 	bl	8004b5c <HAL_GetTick>
 800607a:	0002      	movs	r2, r0
 800607c:	693b      	ldr	r3, [r7, #16]
 800607e:	1ad3      	subs	r3, r2, r3
 8006080:	2b64      	cmp	r3, #100	; 0x64
 8006082:	d901      	bls.n	8006088 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        {
          return HAL_TIMEOUT;
 8006084:	2303      	movs	r3, #3
 8006086:	e0f9      	b.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x270>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006088:	4b7f      	ldr	r3, [pc, #508]	; (8006288 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	2380      	movs	r3, #128	; 0x80
 800608e:	005b      	lsls	r3, r3, #1
 8006090:	4013      	ands	r3, r2
 8006092:	d0f0      	beq.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0x6a>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */ 
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8006094:	4b7b      	ldr	r3, [pc, #492]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	23c0      	movs	r3, #192	; 0xc0
 800609a:	039b      	lsls	r3, r3, #14
 800609c:	4013      	ands	r3, r2
 800609e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	685a      	ldr	r2, [r3, #4]
 80060a4:	23c0      	movs	r3, #192	; 0xc0
 80060a6:	039b      	lsls	r3, r3, #14
 80060a8:	401a      	ands	r2, r3
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d010      	beq.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if (((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE) && HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	685a      	ldr	r2, [r3, #4]
 80060b4:	23c0      	movs	r3, #192	; 0xc0
 80060b6:	029b      	lsls	r3, r3, #10
 80060b8:	401a      	ands	r2, r3
 80060ba:	23c0      	movs	r3, #192	; 0xc0
 80060bc:	029b      	lsls	r3, r3, #10
 80060be:	429a      	cmp	r2, r3
 80060c0:	d107      	bne.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
 80060c2:	4b70      	ldr	r3, [pc, #448]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	2380      	movs	r3, #128	; 0x80
 80060c8:	029b      	lsls	r3, r3, #10
 80060ca:	4013      	ands	r3, r2
 80060cc:	d001      	beq.n	80060d2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
      {
        /* To update HSE divider, first switch-OFF HSE clock oscillator*/
        return HAL_ERROR; 
 80060ce:	2301      	movs	r3, #1
 80060d0:	e0d4      	b.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x270>
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80060d2:	4b6c      	ldr	r3, [pc, #432]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80060d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80060d6:	23c0      	movs	r3, #192	; 0xc0
 80060d8:	029b      	lsls	r3, r3, #10
 80060da:	4013      	ands	r3, r2
 80060dc:	60fb      	str	r3, [r7, #12]
    
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d03b      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x150>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	685a      	ldr	r2, [r3, #4]
 80060e8:	23c0      	movs	r3, #192	; 0xc0
 80060ea:	029b      	lsls	r3, r3, #10
 80060ec:	401a      	ands	r2, r3
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	429a      	cmp	r2, r3
 80060f2:	d033      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x150>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2220      	movs	r2, #32
 80060fa:	4013      	ands	r3, r2
 80060fc:	d02e      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x150>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80060fe:	4b61      	ldr	r3, [pc, #388]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006100:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006102:	4a62      	ldr	r2, [pc, #392]	; (800628c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006104:	4013      	ands	r3, r2
 8006106:	60fb      	str	r3, [r7, #12]
      
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006108:	4b5e      	ldr	r3, [pc, #376]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800610a:	4a5e      	ldr	r2, [pc, #376]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800610c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800610e:	2180      	movs	r1, #128	; 0x80
 8006110:	0309      	lsls	r1, r1, #12
 8006112:	430a      	orrs	r2, r1
 8006114:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006116:	4b5b      	ldr	r3, [pc, #364]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006118:	4a5a      	ldr	r2, [pc, #360]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800611a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800611c:	495c      	ldr	r1, [pc, #368]	; (8006290 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800611e:	400a      	ands	r2, r1
 8006120:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8006122:	4b58      	ldr	r3, [pc, #352]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006124:	68fa      	ldr	r2, [r7, #12]
 8006126:	651a      	str	r2, [r3, #80]	; 0x50
      
       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	2380      	movs	r3, #128	; 0x80
 800612c:	005b      	lsls	r3, r3, #1
 800612e:	4013      	ands	r3, r2
 8006130:	d014      	beq.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006132:	f7fe fd13 	bl	8004b5c <HAL_GetTick>
 8006136:	0003      	movs	r3, r0
 8006138:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800613a:	e009      	b.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x144>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800613c:	f7fe fd0e 	bl	8004b5c <HAL_GetTick>
 8006140:	0002      	movs	r2, r0
 8006142:	693b      	ldr	r3, [r7, #16]
 8006144:	1ad3      	subs	r3, r2, r3
 8006146:	4a53      	ldr	r2, [pc, #332]	; (8006294 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006148:	4293      	cmp	r3, r2
 800614a:	d901      	bls.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x144>
          {
            return HAL_TIMEOUT;
 800614c:	2303      	movs	r3, #3
 800614e:	e095      	b.n	800627c <HAL_RCCEx_PeriphCLKConfig+0x270>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006150:	4b4c      	ldr	r3, [pc, #304]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006152:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006154:	2380      	movs	r3, #128	; 0x80
 8006156:	009b      	lsls	r3, r3, #2
 8006158:	4013      	ands	r3, r2
 800615a:	d0ef      	beq.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x130>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	685a      	ldr	r2, [r3, #4]
 8006160:	23c0      	movs	r3, #192	; 0xc0
 8006162:	029b      	lsls	r3, r3, #10
 8006164:	401a      	ands	r2, r3
 8006166:	23c0      	movs	r3, #192	; 0xc0
 8006168:	029b      	lsls	r3, r3, #10
 800616a:	429a      	cmp	r2, r3
 800616c:	d10b      	bne.n	8006186 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800616e:	4a45      	ldr	r2, [pc, #276]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006170:	4b44      	ldr	r3, [pc, #272]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	4948      	ldr	r1, [pc, #288]	; (8006298 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8006176:	4019      	ands	r1, r3
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6858      	ldr	r0, [r3, #4]
 800617c:	23c0      	movs	r3, #192	; 0xc0
 800617e:	039b      	lsls	r3, r3, #14
 8006180:	4003      	ands	r3, r0
 8006182:	430b      	orrs	r3, r1
 8006184:	6013      	str	r3, [r2, #0]
 8006186:	4a3f      	ldr	r2, [pc, #252]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006188:	4b3e      	ldr	r3, [pc, #248]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800618a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6858      	ldr	r0, [r3, #4]
 8006190:	23c0      	movs	r3, #192	; 0xc0
 8006192:	029b      	lsls	r3, r3, #10
 8006194:	4003      	ands	r3, r0
 8006196:	430b      	orrs	r3, r1
 8006198:	6513      	str	r3, [r2, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800619a:	2317      	movs	r3, #23
 800619c:	18fb      	adds	r3, r7, r3
 800619e:	781b      	ldrb	r3, [r3, #0]
 80061a0:	2b01      	cmp	r3, #1
 80061a2:	d105      	bne.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061a4:	4b37      	ldr	r3, [pc, #220]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80061a6:	4a37      	ldr	r2, [pc, #220]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80061a8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80061aa:	493c      	ldr	r1, [pc, #240]	; (800629c <HAL_RCCEx_PeriphCLKConfig+0x290>)
 80061ac:	400a      	ands	r2, r1
 80061ae:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }
  
#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	2201      	movs	r2, #1
 80061b6:	4013      	ands	r3, r2
 80061b8:	d009      	beq.n	80061ce <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80061ba:	4a32      	ldr	r2, [pc, #200]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80061bc:	4b31      	ldr	r3, [pc, #196]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80061be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061c0:	2103      	movs	r1, #3
 80061c2:	438b      	bics	r3, r1
 80061c4:	0019      	movs	r1, r3
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	689b      	ldr	r3, [r3, #8]
 80061ca:	430b      	orrs	r3, r1
 80061cc:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */
  
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2202      	movs	r2, #2
 80061d4:	4013      	ands	r3, r2
 80061d6:	d009      	beq.n	80061ec <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80061d8:	4a2a      	ldr	r2, [pc, #168]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80061da:	4b2a      	ldr	r3, [pc, #168]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80061dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061de:	210c      	movs	r1, #12
 80061e0:	438b      	bics	r3, r1
 80061e2:	0019      	movs	r1, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	430b      	orrs	r3, r1
 80061ea:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
  
  /*------------------------------ LPUART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2204      	movs	r2, #4
 80061f2:	4013      	ands	r3, r2
 80061f4:	d008      	beq.n	8006208 <HAL_RCCEx_PeriphCLKConfig+0x1fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
    
    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80061f6:	4a23      	ldr	r2, [pc, #140]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80061f8:	4b22      	ldr	r3, [pc, #136]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 80061fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80061fc:	4928      	ldr	r1, [pc, #160]	; (80062a0 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 80061fe:	4019      	ands	r1, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	691b      	ldr	r3, [r3, #16]
 8006204:	430b      	orrs	r3, r1
 8006206:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	2208      	movs	r2, #8
 800620e:	4013      	ands	r3, r2
 8006210:	d008      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006212:	4a1c      	ldr	r2, [pc, #112]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006214:	4b1b      	ldr	r3, [pc, #108]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006216:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006218:	4922      	ldr	r1, [pc, #136]	; (80062a4 <HAL_RCCEx_PeriphCLKConfig+0x298>)
 800621a:	4019      	ands	r1, r3
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	695b      	ldr	r3, [r3, #20]
 8006220:	430b      	orrs	r3, r1
 8006222:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	2380      	movs	r3, #128	; 0x80
 800622a:	005b      	lsls	r3, r3, #1
 800622c:	4013      	ands	r3, r2
 800622e:	d008      	beq.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006230:	4a14      	ldr	r2, [pc, #80]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006232:	4b14      	ldr	r3, [pc, #80]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006236:	4915      	ldr	r1, [pc, #84]	; (800628c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006238:	4019      	ands	r1, r3
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	699b      	ldr	r3, [r3, #24]
 800623e:	430b      	orrs	r3, r1
 8006240:	64d3      	str	r3, [r2, #76]	; 0x4c
  }  
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	2240      	movs	r2, #64	; 0x40
 8006248:	4013      	ands	r3, r2
 800624a:	d008      	beq.n	800625e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800624c:	4a0d      	ldr	r2, [pc, #52]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800624e:	4b0d      	ldr	r3, [pc, #52]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 8006250:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006252:	4915      	ldr	r1, [pc, #84]	; (80062a8 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8006254:	4019      	ands	r1, r3
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6a1b      	ldr	r3, [r3, #32]
 800625a:	430b      	orrs	r3, r1
 800625c:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* USB */
  
  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	2280      	movs	r2, #128	; 0x80
 8006264:	4013      	ands	r3, r2
 8006266:	d008      	beq.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8006268:	4a06      	ldr	r2, [pc, #24]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800626a:	4b06      	ldr	r3, [pc, #24]	; (8006284 <HAL_RCCEx_PeriphCLKConfig+0x278>)
 800626c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800626e:	490f      	ldr	r1, [pc, #60]	; (80062ac <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8006270:	4019      	ands	r1, r3
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	69db      	ldr	r3, [r3, #28]
 8006276:	430b      	orrs	r3, r1
 8006278:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  return HAL_OK;
 800627a:	2300      	movs	r3, #0
}
 800627c:	0018      	movs	r0, r3
 800627e:	46bd      	mov	sp, r7
 8006280:	b006      	add	sp, #24
 8006282:	bd80      	pop	{r7, pc}
 8006284:	40021000 	.word	0x40021000
 8006288:	40007000 	.word	0x40007000
 800628c:	fffcffff 	.word	0xfffcffff
 8006290:	fff7ffff 	.word	0xfff7ffff
 8006294:	00001388 	.word	0x00001388
 8006298:	ffcfffff 	.word	0xffcfffff
 800629c:	efffffff 	.word	0xefffffff
 80062a0:	fffff3ff 	.word	0xfffff3ff
 80062a4:	ffffcfff 	.word	0xffffcfff
 80062a8:	fbffffff 	.word	0xfbffffff
 80062ac:	fff3ffff 	.word	0xfff3ffff

080062b0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_I2C3     I2C3 peripheral clock (*)
  * @note   (*) means that this peripheral is not present on all the devices
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80062b0:	b580      	push	{r7, lr}
 80062b2:	b08a      	sub	sp, #40	; 0x28
 80062b4:	af00      	add	r7, sp, #0
 80062b6:	6078      	str	r0, [r7, #4]
  uint32_t temp_reg = 0U, clkprediv = 0U, frequency = 0U;
 80062b8:	2300      	movs	r3, #0
 80062ba:	61fb      	str	r3, [r7, #28]
 80062bc:	2300      	movs	r3, #0
 80062be:	61bb      	str	r3, [r7, #24]
 80062c0:	2300      	movs	r3, #0
 80062c2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t srcclk = 0U;
 80062c4:	2300      	movs	r3, #0
 80062c6:	617b      	str	r3, [r7, #20]
#if defined(USB)
    uint32_t pllmul = 0U, plldiv = 0U, pllvco = 0U;
 80062c8:	2300      	movs	r3, #0
 80062ca:	613b      	str	r3, [r7, #16]
 80062cc:	2300      	movs	r3, #0
 80062ce:	60fb      	str	r3, [r7, #12]
 80062d0:	2300      	movs	r3, #0
 80062d2:	623b      	str	r3, [r7, #32]
#endif /* USB */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2b08      	cmp	r3, #8
 80062d8:	d100      	bne.n	80062dc <HAL_RCCEx_GetPeriphCLKFreq+0x2c>
 80062da:	e159      	b.n	8006590 <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
 80062dc:	d809      	bhi.n	80062f2 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80062de:	2b02      	cmp	r3, #2
 80062e0:	d100      	bne.n	80062e4 <HAL_RCCEx_GetPeriphCLKFreq+0x34>
 80062e2:	e0ec      	b.n	80064be <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80062e4:	2b04      	cmp	r3, #4
 80062e6:	d100      	bne.n	80062ea <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 80062e8:	e11a      	b.n	8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x270>
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d100      	bne.n	80062f0 <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 80062ee:	e0b5      	b.n	800645c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      break;
    } 
#endif /* RCC_CCIPR_I2C3SEL */
  default: 
    {
      break;
 80062f0:	e1c4      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
  switch (PeriphClk)
 80062f2:	2b20      	cmp	r3, #32
 80062f4:	d00c      	beq.n	8006310 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
 80062f6:	d803      	bhi.n	8006300 <HAL_RCCEx_GetPeriphCLKFreq+0x50>
 80062f8:	2b10      	cmp	r3, #16
 80062fa:	d100      	bne.n	80062fe <HAL_RCCEx_GetPeriphCLKFreq+0x4e>
 80062fc:	e170      	b.n	80065e0 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
      break;
 80062fe:	e1bd      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
  switch (PeriphClk)
 8006300:	2b40      	cmp	r3, #64	; 0x40
 8006302:	d058      	beq.n	80063b6 <HAL_RCCEx_GetPeriphCLKFreq+0x106>
 8006304:	2280      	movs	r2, #128	; 0x80
 8006306:	0052      	lsls	r2, r2, #1
 8006308:	4293      	cmp	r3, r2
 800630a:	d100      	bne.n	800630e <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 800630c:	e18e      	b.n	800662c <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
      break;
 800630e:	e1b5      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      temp_reg = RCC->CSR;
 8006310:	4bbc      	ldr	r3, [pc, #752]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8006312:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006314:	61fb      	str	r3, [r7, #28]
      srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8006316:	4bbb      	ldr	r3, [pc, #748]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8006318:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800631a:	23c0      	movs	r3, #192	; 0xc0
 800631c:	029b      	lsls	r3, r3, #10
 800631e:	4013      	ands	r3, r2
 8006320:	617b      	str	r3, [r7, #20]
      if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSERDY)))
 8006322:	697a      	ldr	r2, [r7, #20]
 8006324:	2380      	movs	r3, #128	; 0x80
 8006326:	025b      	lsls	r3, r3, #9
 8006328:	429a      	cmp	r2, r3
 800632a:	d108      	bne.n	800633e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
 800632c:	69fa      	ldr	r2, [r7, #28]
 800632e:	2380      	movs	r3, #128	; 0x80
 8006330:	009b      	lsls	r3, r3, #2
 8006332:	4013      	ands	r3, r2
 8006334:	d003      	beq.n	800633e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
        frequency = LSE_VALUE;
 8006336:	2380      	movs	r3, #128	; 0x80
 8006338:	021b      	lsls	r3, r3, #8
 800633a:	627b      	str	r3, [r7, #36]	; 0x24
 800633c:	e03a      	b.n	80063b4 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
      else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSIRDY)))
 800633e:	697a      	ldr	r2, [r7, #20]
 8006340:	2380      	movs	r3, #128	; 0x80
 8006342:	029b      	lsls	r3, r3, #10
 8006344:	429a      	cmp	r2, r3
 8006346:	d106      	bne.n	8006356 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8006348:	69fb      	ldr	r3, [r7, #28]
 800634a:	2202      	movs	r2, #2
 800634c:	4013      	ands	r3, r2
 800634e:	d002      	beq.n	8006356 <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
        frequency = LSI_VALUE;
 8006350:	4bad      	ldr	r3, [pc, #692]	; (8006608 <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8006352:	627b      	str	r3, [r7, #36]	; 0x24
 8006354:	e02e      	b.n	80063b4 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
      else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIVX) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8006356:	697a      	ldr	r2, [r7, #20]
 8006358:	23c0      	movs	r3, #192	; 0xc0
 800635a:	029b      	lsls	r3, r3, #10
 800635c:	429a      	cmp	r2, r3
 800635e:	d126      	bne.n	80063ae <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8006360:	4ba8      	ldr	r3, [pc, #672]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	2380      	movs	r3, #128	; 0x80
 8006366:	029b      	lsls	r3, r3, #10
 8006368:	4013      	ands	r3, r2
 800636a:	d020      	beq.n	80063ae <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
        clkprediv = __HAL_RCC_GET_RTC_HSE_PRESCALER();
 800636c:	4ba5      	ldr	r3, [pc, #660]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	23c0      	movs	r3, #192	; 0xc0
 8006372:	039b      	lsls	r3, r3, #14
 8006374:	4013      	ands	r3, r2
 8006376:	61bb      	str	r3, [r7, #24]
        switch (clkprediv)
 8006378:	69bb      	ldr	r3, [r7, #24]
 800637a:	2280      	movs	r2, #128	; 0x80
 800637c:	0392      	lsls	r2, r2, #14
 800637e:	4293      	cmp	r3, r2
 8006380:	d00b      	beq.n	800639a <HAL_RCCEx_GetPeriphCLKFreq+0xea>
 8006382:	22c0      	movs	r2, #192	; 0xc0
 8006384:	0392      	lsls	r2, r2, #14
 8006386:	4293      	cmp	r3, r2
 8006388:	d004      	beq.n	8006394 <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
 800638a:	2280      	movs	r2, #128	; 0x80
 800638c:	0352      	lsls	r2, r2, #13
 800638e:	4293      	cmp	r3, r2
 8006390:	d006      	beq.n	80063a0 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
 8006392:	e008      	b.n	80063a6 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
            frequency = HSE_VALUE / 16U;
 8006394:	4b9d      	ldr	r3, [pc, #628]	; (800660c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>)
 8006396:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8006398:	e008      	b.n	80063ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
            frequency = HSE_VALUE / 8U;
 800639a:	4b9d      	ldr	r3, [pc, #628]	; (8006610 <HAL_RCCEx_GetPeriphCLKFreq+0x360>)
 800639c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800639e:	e005      	b.n	80063ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
            frequency = HSE_VALUE / 4U;
 80063a0:	4b9c      	ldr	r3, [pc, #624]	; (8006614 <HAL_RCCEx_GetPeriphCLKFreq+0x364>)
 80063a2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80063a4:	e002      	b.n	80063ac <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
            frequency = HSE_VALUE / 2U;
 80063a6:	4b9c      	ldr	r3, [pc, #624]	; (8006618 <HAL_RCCEx_GetPeriphCLKFreq+0x368>)
 80063a8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80063aa:	46c0      	nop			; (mov r8, r8)
      }
 80063ac:	e002      	b.n	80063b4 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
        frequency = 0U;
 80063ae:	2300      	movs	r3, #0
 80063b0:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80063b2:	e163      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 80063b4:	e162      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 80063b6:	4b93      	ldr	r3, [pc, #588]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80063b8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80063ba:	2380      	movs	r3, #128	; 0x80
 80063bc:	04db      	lsls	r3, r3, #19
 80063be:	4013      	ands	r3, r2
 80063c0:	617b      	str	r3, [r7, #20]
        if((srcclk == RCC_USBCLKSOURCE_PLL) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d138      	bne.n	800643a <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
 80063c8:	4b8e      	ldr	r3, [pc, #568]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	2380      	movs	r3, #128	; 0x80
 80063ce:	049b      	lsls	r3, r3, #18
 80063d0:	4013      	ands	r3, r2
 80063d2:	d032      	beq.n	800643a <HAL_RCCEx_GetPeriphCLKFreq+0x18a>
            pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 80063d4:	4b8b      	ldr	r3, [pc, #556]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80063d6:	68da      	ldr	r2, [r3, #12]
 80063d8:	23f0      	movs	r3, #240	; 0xf0
 80063da:	039b      	lsls	r3, r3, #14
 80063dc:	4013      	ands	r3, r2
 80063de:	613b      	str	r3, [r7, #16]
            plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 80063e0:	4b88      	ldr	r3, [pc, #544]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80063e2:	68da      	ldr	r2, [r3, #12]
 80063e4:	23c0      	movs	r3, #192	; 0xc0
 80063e6:	041b      	lsls	r3, r3, #16
 80063e8:	4013      	ands	r3, r2
 80063ea:	60fb      	str	r3, [r7, #12]
            pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	0c9b      	lsrs	r3, r3, #18
 80063f0:	4a8a      	ldr	r2, [pc, #552]	; (800661c <HAL_RCCEx_GetPeriphCLKFreq+0x36c>)
 80063f2:	5cd3      	ldrb	r3, [r2, r3]
 80063f4:	613b      	str	r3, [r7, #16]
            plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;   
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	0d9b      	lsrs	r3, r3, #22
 80063fa:	3301      	adds	r3, #1
 80063fc:	60fb      	str	r3, [r7, #12]
            if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)
 80063fe:	4b81      	ldr	r3, [pc, #516]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8006400:	68da      	ldr	r2, [r3, #12]
 8006402:	2380      	movs	r3, #128	; 0x80
 8006404:	025b      	lsls	r3, r3, #9
 8006406:	4013      	ands	r3, r2
 8006408:	d10a      	bne.n	8006420 <HAL_RCCEx_GetPeriphCLKFreq+0x170>
                if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 800640a:	4b7e      	ldr	r3, [pc, #504]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2210      	movs	r2, #16
 8006410:	4013      	ands	r3, r2
 8006412:	d002      	beq.n	800641a <HAL_RCCEx_GetPeriphCLKFreq+0x16a>
                    pllvco =  (HSI_VALUE >> 2U);
 8006414:	4b80      	ldr	r3, [pc, #512]	; (8006618 <HAL_RCCEx_GetPeriphCLKFreq+0x368>)
 8006416:	623b      	str	r3, [r7, #32]
 8006418:	e004      	b.n	8006424 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
                    pllvco =  HSI_VALUE;
 800641a:	4b81      	ldr	r3, [pc, #516]	; (8006620 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 800641c:	623b      	str	r3, [r7, #32]
 800641e:	e001      	b.n	8006424 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
                pllvco = HSE_VALUE;
 8006420:	4b80      	ldr	r3, [pc, #512]	; (8006624 <HAL_RCCEx_GetPeriphCLKFreq+0x374>)
 8006422:	623b      	str	r3, [r7, #32]
            pllvco = (pllvco * pllmul);
 8006424:	6a3b      	ldr	r3, [r7, #32]
 8006426:	693a      	ldr	r2, [r7, #16]
 8006428:	4353      	muls	r3, r2
 800642a:	623b      	str	r3, [r7, #32]
            frequency = (pllvco/ plldiv);
 800642c:	68f9      	ldr	r1, [r7, #12]
 800642e:	6a38      	ldr	r0, [r7, #32]
 8006430:	f7f9 fe6a 	bl	8000108 <__udivsi3>
 8006434:	0003      	movs	r3, r0
 8006436:	627b      	str	r3, [r7, #36]	; 0x24
 8006438:	e00f      	b.n	800645a <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
        else if((srcclk == RCC_USBCLKSOURCE_HSI48) && (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)))
 800643a:	697a      	ldr	r2, [r7, #20]
 800643c:	2380      	movs	r3, #128	; 0x80
 800643e:	04db      	lsls	r3, r3, #19
 8006440:	429a      	cmp	r2, r3
 8006442:	d107      	bne.n	8006454 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 8006444:	4b6f      	ldr	r3, [pc, #444]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	2202      	movs	r2, #2
 800644a:	4013      	ands	r3, r2
 800644c:	d002      	beq.n	8006454 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
            frequency = HSI48_VALUE;
 800644e:	4b76      	ldr	r3, [pc, #472]	; (8006628 <HAL_RCCEx_GetPeriphCLKFreq+0x378>)
 8006450:	627b      	str	r3, [r7, #36]	; 0x24
 8006452:	e002      	b.n	800645a <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
            frequency = 0U;
 8006454:	2300      	movs	r3, #0
 8006456:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006458:	e110      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 800645a:	e10f      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800645c:	4b69      	ldr	r3, [pc, #420]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800645e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006460:	2203      	movs	r2, #3
 8006462:	4013      	ands	r3, r2
 8006464:	617b      	str	r3, [r7, #20]
      if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d104      	bne.n	8006476 <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
        frequency = HAL_RCC_GetPCLK2Freq();
 800646c:	f7ff fd60 	bl	8005f30 <HAL_RCC_GetPCLK2Freq>
 8006470:	0003      	movs	r3, r0
 8006472:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8006474:	e102      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if ((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	2b02      	cmp	r3, #2
 800647a:	d107      	bne.n	800648c <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
 800647c:	4b61      	ldr	r3, [pc, #388]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	2204      	movs	r2, #4
 8006482:	4013      	ands	r3, r2
 8006484:	d002      	beq.n	800648c <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
        frequency = HSI_VALUE;
 8006486:	4b66      	ldr	r3, [pc, #408]	; (8006620 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 8006488:	627b      	str	r3, [r7, #36]	; 0x24
 800648a:	e017      	b.n	80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
      else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	2b01      	cmp	r3, #1
 8006490:	d104      	bne.n	800649c <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
        frequency = HAL_RCC_GetSysClockFreq();
 8006492:	f7ff fcaf 	bl	8005df4 <HAL_RCC_GetSysClockFreq>
 8006496:	0003      	movs	r3, r0
 8006498:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800649a:	e0ef      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if ((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	2b03      	cmp	r3, #3
 80064a0:	d109      	bne.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 80064a2:	4b58      	ldr	r3, [pc, #352]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80064a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80064a6:	2380      	movs	r3, #128	; 0x80
 80064a8:	009b      	lsls	r3, r3, #2
 80064aa:	4013      	ands	r3, r2
 80064ac:	d003      	beq.n	80064b6 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        frequency = LSE_VALUE;
 80064ae:	2380      	movs	r3, #128	; 0x80
 80064b0:	021b      	lsls	r3, r3, #8
 80064b2:	627b      	str	r3, [r7, #36]	; 0x24
 80064b4:	e002      	b.n	80064bc <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
        frequency = 0U;
 80064b6:	2300      	movs	r3, #0
 80064b8:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80064ba:	e0df      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 80064bc:	e0de      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80064be:	4b51      	ldr	r3, [pc, #324]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80064c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064c2:	220c      	movs	r2, #12
 80064c4:	4013      	ands	r3, r2
 80064c6:	617b      	str	r3, [r7, #20]
      if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d104      	bne.n	80064d8 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
        frequency = HAL_RCC_GetPCLK1Freq();
 80064ce:	f7ff fd19 	bl	8005f04 <HAL_RCC_GetPCLK1Freq>
 80064d2:	0003      	movs	r3, r0
 80064d4:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80064d6:	e0d1      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if ((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80064d8:	697b      	ldr	r3, [r7, #20]
 80064da:	2b08      	cmp	r3, #8
 80064dc:	d107      	bne.n	80064ee <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80064de:	4b49      	ldr	r3, [pc, #292]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	2204      	movs	r2, #4
 80064e4:	4013      	ands	r3, r2
 80064e6:	d002      	beq.n	80064ee <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        frequency = HSI_VALUE;
 80064e8:	4b4d      	ldr	r3, [pc, #308]	; (8006620 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 80064ea:	627b      	str	r3, [r7, #36]	; 0x24
 80064ec:	e017      	b.n	800651e <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
      else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	2b04      	cmp	r3, #4
 80064f2:	d104      	bne.n	80064fe <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
        frequency = HAL_RCC_GetSysClockFreq();
 80064f4:	f7ff fc7e 	bl	8005df4 <HAL_RCC_GetSysClockFreq>
 80064f8:	0003      	movs	r3, r0
 80064fa:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80064fc:	e0be      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if ((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	2b0c      	cmp	r3, #12
 8006502:	d109      	bne.n	8006518 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 8006504:	4b3f      	ldr	r3, [pc, #252]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8006506:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006508:	2380      	movs	r3, #128	; 0x80
 800650a:	009b      	lsls	r3, r3, #2
 800650c:	4013      	ands	r3, r2
 800650e:	d003      	beq.n	8006518 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
        frequency = LSE_VALUE;
 8006510:	2380      	movs	r3, #128	; 0x80
 8006512:	021b      	lsls	r3, r3, #8
 8006514:	627b      	str	r3, [r7, #36]	; 0x24
 8006516:	e002      	b.n	800651e <HAL_RCCEx_GetPeriphCLKFreq+0x26e>
        frequency = 0U;
 8006518:	2300      	movs	r3, #0
 800651a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800651c:	e0ae      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 800651e:	e0ad      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006520:	4b38      	ldr	r3, [pc, #224]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8006522:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006524:	23c0      	movs	r3, #192	; 0xc0
 8006526:	011b      	lsls	r3, r3, #4
 8006528:	4013      	ands	r3, r2
 800652a:	617b      	str	r3, [r7, #20]
      if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 800652c:	697b      	ldr	r3, [r7, #20]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d104      	bne.n	800653c <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
        frequency = HAL_RCC_GetPCLK1Freq();
 8006532:	f7ff fce7 	bl	8005f04 <HAL_RCC_GetPCLK1Freq>
 8006536:	0003      	movs	r3, r0
 8006538:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800653a:	e09f      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if ((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800653c:	697a      	ldr	r2, [r7, #20]
 800653e:	2380      	movs	r3, #128	; 0x80
 8006540:	011b      	lsls	r3, r3, #4
 8006542:	429a      	cmp	r2, r3
 8006544:	d107      	bne.n	8006556 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8006546:	4b2f      	ldr	r3, [pc, #188]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2204      	movs	r2, #4
 800654c:	4013      	ands	r3, r2
 800654e:	d002      	beq.n	8006556 <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
        frequency = HSI_VALUE;
 8006550:	4b33      	ldr	r3, [pc, #204]	; (8006620 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 8006552:	627b      	str	r3, [r7, #36]	; 0x24
 8006554:	e01b      	b.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
      else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8006556:	697a      	ldr	r2, [r7, #20]
 8006558:	2380      	movs	r3, #128	; 0x80
 800655a:	00db      	lsls	r3, r3, #3
 800655c:	429a      	cmp	r2, r3
 800655e:	d104      	bne.n	800656a <HAL_RCCEx_GetPeriphCLKFreq+0x2ba>
        frequency = HAL_RCC_GetSysClockFreq();
 8006560:	f7ff fc48 	bl	8005df4 <HAL_RCC_GetSysClockFreq>
 8006564:	0003      	movs	r3, r0
 8006566:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8006568:	e088      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if ((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 800656a:	697a      	ldr	r2, [r7, #20]
 800656c:	23c0      	movs	r3, #192	; 0xc0
 800656e:	011b      	lsls	r3, r3, #4
 8006570:	429a      	cmp	r2, r3
 8006572:	d109      	bne.n	8006588 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
 8006574:	4b23      	ldr	r3, [pc, #140]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8006576:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006578:	2380      	movs	r3, #128	; 0x80
 800657a:	009b      	lsls	r3, r3, #2
 800657c:	4013      	ands	r3, r2
 800657e:	d003      	beq.n	8006588 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
        frequency = LSE_VALUE;
 8006580:	2380      	movs	r3, #128	; 0x80
 8006582:	021b      	lsls	r3, r3, #8
 8006584:	627b      	str	r3, [r7, #36]	; 0x24
 8006586:	e002      	b.n	800658e <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
        frequency = 0U;
 8006588:	2300      	movs	r3, #0
 800658a:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800658c:	e076      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 800658e:	e075      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8006590:	4b1c      	ldr	r3, [pc, #112]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8006592:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006594:	23c0      	movs	r3, #192	; 0xc0
 8006596:	019b      	lsls	r3, r3, #6
 8006598:	4013      	ands	r3, r2
 800659a:	617b      	str	r3, [r7, #20]
      if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800659c:	697b      	ldr	r3, [r7, #20]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d104      	bne.n	80065ac <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
        frequency = HAL_RCC_GetPCLK1Freq();
 80065a2:	f7ff fcaf 	bl	8005f04 <HAL_RCC_GetPCLK1Freq>
 80065a6:	0003      	movs	r3, r0
 80065a8:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80065aa:	e067      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if ((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 80065ac:	697a      	ldr	r2, [r7, #20]
 80065ae:	2380      	movs	r3, #128	; 0x80
 80065b0:	019b      	lsls	r3, r3, #6
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d107      	bne.n	80065c6 <HAL_RCCEx_GetPeriphCLKFreq+0x316>
 80065b6:	4b13      	ldr	r3, [pc, #76]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	2204      	movs	r2, #4
 80065bc:	4013      	ands	r3, r2
 80065be:	d002      	beq.n	80065c6 <HAL_RCCEx_GetPeriphCLKFreq+0x316>
        frequency = HSI_VALUE;
 80065c0:	4b17      	ldr	r3, [pc, #92]	; (8006620 <HAL_RCCEx_GetPeriphCLKFreq+0x370>)
 80065c2:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80065c4:	e05a      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 80065c6:	697a      	ldr	r2, [r7, #20]
 80065c8:	2380      	movs	r3, #128	; 0x80
 80065ca:	015b      	lsls	r3, r3, #5
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d104      	bne.n	80065da <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
        frequency = HAL_RCC_GetSysClockFreq();
 80065d0:	f7ff fc10 	bl	8005df4 <HAL_RCC_GetSysClockFreq>
 80065d4:	0003      	movs	r3, r0
 80065d6:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80065d8:	e050      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
        frequency = 0U;
 80065da:	2300      	movs	r3, #0
 80065dc:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80065de:	e04d      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
      if (READ_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C2EN))==RCC_APB1ENR_I2C2EN)
 80065e0:	4b08      	ldr	r3, [pc, #32]	; (8006604 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 80065e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065e4:	2380      	movs	r3, #128	; 0x80
 80065e6:	03db      	lsls	r3, r3, #15
 80065e8:	401a      	ands	r2, r3
 80065ea:	2380      	movs	r3, #128	; 0x80
 80065ec:	03db      	lsls	r3, r3, #15
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d104      	bne.n	80065fc <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
        frequency = HAL_RCC_GetPCLK1Freq();
 80065f2:	f7ff fc87 	bl	8005f04 <HAL_RCC_GetPCLK1Freq>
 80065f6:	0003      	movs	r3, r0
 80065f8:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 80065fa:	e03f      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
        frequency = 0U;
 80065fc:	2300      	movs	r3, #0
 80065fe:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8006600:	e03c      	b.n	800667c <HAL_RCCEx_GetPeriphCLKFreq+0x3cc>
 8006602:	46c0      	nop			; (mov r8, r8)
 8006604:	40021000 	.word	0x40021000
 8006608:	00009088 	.word	0x00009088
 800660c:	0007a120 	.word	0x0007a120
 8006610:	000f4240 	.word	0x000f4240
 8006614:	001e8480 	.word	0x001e8480
 8006618:	003d0900 	.word	0x003d0900
 800661c:	0800bce0 	.word	0x0800bce0
 8006620:	00f42400 	.word	0x00f42400
 8006624:	007a1200 	.word	0x007a1200
 8006628:	02dc6c00 	.word	0x02dc6c00
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800662c:	4b16      	ldr	r3, [pc, #88]	; (8006688 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>)
 800662e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006630:	23c0      	movs	r3, #192	; 0xc0
 8006632:	029b      	lsls	r3, r3, #10
 8006634:	4013      	ands	r3, r2
 8006636:	617b      	str	r3, [r7, #20]
      if (srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 8006638:	697b      	ldr	r3, [r7, #20]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d104      	bne.n	8006648 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        frequency = HAL_RCC_GetPCLK1Freq();
 800663e:	f7ff fc61 	bl	8005f04 <HAL_RCC_GetPCLK1Freq>
 8006642:	0003      	movs	r3, r0
 8006644:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8006646:	e018      	b.n	800667a <HAL_RCCEx_GetPeriphCLKFreq+0x3ca>
      else if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8006648:	697a      	ldr	r2, [r7, #20]
 800664a:	2380      	movs	r3, #128	; 0x80
 800664c:	029b      	lsls	r3, r3, #10
 800664e:	429a      	cmp	r2, r3
 8006650:	d107      	bne.n	8006662 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8006652:	4b0d      	ldr	r3, [pc, #52]	; (8006688 <HAL_RCCEx_GetPeriphCLKFreq+0x3d8>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	2204      	movs	r2, #4
 8006658:	4013      	ands	r3, r2
 800665a:	d002      	beq.n	8006662 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        frequency = HSI_VALUE;
 800665c:	4b0b      	ldr	r3, [pc, #44]	; (800668c <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>)
 800665e:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8006660:	e00b      	b.n	800667a <HAL_RCCEx_GetPeriphCLKFreq+0x3ca>
      else if (srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 8006662:	697a      	ldr	r2, [r7, #20]
 8006664:	2380      	movs	r3, #128	; 0x80
 8006666:	025b      	lsls	r3, r3, #9
 8006668:	429a      	cmp	r2, r3
 800666a:	d104      	bne.n	8006676 <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
        frequency = HAL_RCC_GetSysClockFreq();
 800666c:	f7ff fbc2 	bl	8005df4 <HAL_RCC_GetSysClockFreq>
 8006670:	0003      	movs	r3, r0
 8006672:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8006674:	e001      	b.n	800667a <HAL_RCCEx_GetPeriphCLKFreq+0x3ca>
        frequency = 0U;
 8006676:	2300      	movs	r3, #0
 8006678:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 800667a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return(frequency);
 800667c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800667e:	0018      	movs	r0, r3
 8006680:	46bd      	mov	sp, r7
 8006682:	b00a      	add	sp, #40	; 0x28
 8006684:	bd80      	pop	{r7, pc}
 8006686:	46c0      	nop			; (mov r8, r8)
 8006688:	40021000 	.word	0x40021000
 800668c:	00f42400 	.word	0x00f42400

08006690 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b082      	sub	sp, #8
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2b00      	cmp	r3, #0
 800669c:	d101      	bne.n	80066a2 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	e074      	b.n	800678c <HAL_RTC_Init+0xfc>
  assert_param(IS_RTC_OUTPUT(hrtc->Init.OutPut));
  assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
  assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
  assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
  
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2221      	movs	r2, #33	; 0x21
 80066a6:	5c9b      	ldrb	r3, [r3, r2]
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d107      	bne.n	80066be <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2220      	movs	r2, #32
 80066b2:	2100      	movs	r1, #0
 80066b4:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	0018      	movs	r0, r3
 80066ba:	f003 ff6f 	bl	800a59c <HAL_RTC_MspInit>
  }

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2221      	movs	r2, #33	; 0x21
 80066c2:	2102      	movs	r1, #2
 80066c4:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	22ca      	movs	r2, #202	; 0xca
 80066cc:	625a      	str	r2, [r3, #36]	; 0x24
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	2253      	movs	r2, #83	; 0x53
 80066d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	0018      	movs	r0, r3
 80066da:	f000 fd20 	bl	800711e <RTC_EnterInitMode>
 80066de:	1e03      	subs	r3, r0, #0
 80066e0:	d009      	beq.n	80066f6 <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	22ff      	movs	r2, #255	; 0xff
 80066e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2221      	movs	r2, #33	; 0x21
 80066ee:	2104      	movs	r1, #4
 80066f0:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	e04a      	b.n	800678c <HAL_RTC_Init+0xfc>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	687a      	ldr	r2, [r7, #4]
 80066fc:	6812      	ldr	r2, [r2, #0]
 80066fe:	6892      	ldr	r2, [r2, #8]
 8006700:	4924      	ldr	r1, [pc, #144]	; (8006794 <HAL_RTC_Init+0x104>)
 8006702:	400a      	ands	r2, r1
 8006704:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	687a      	ldr	r2, [r7, #4]
 800670c:	6812      	ldr	r2, [r2, #0]
 800670e:	6891      	ldr	r1, [r2, #8]
 8006710:	687a      	ldr	r2, [r7, #4]
 8006712:	6850      	ldr	r0, [r2, #4]
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	6912      	ldr	r2, [r2, #16]
 8006718:	4310      	orrs	r0, r2
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	6992      	ldr	r2, [r2, #24]
 800671e:	4302      	orrs	r2, r0
 8006720:	430a      	orrs	r2, r1
 8006722:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	68d2      	ldr	r2, [r2, #12]
 800672c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	687a      	ldr	r2, [r7, #4]
 8006734:	6812      	ldr	r2, [r2, #0]
 8006736:	6911      	ldr	r1, [r2, #16]
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	6892      	ldr	r2, [r2, #8]
 800673c:	0412      	lsls	r2, r2, #16
 800673e:	430a      	orrs	r2, r1
 8006740:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	6812      	ldr	r2, [r2, #0]
 800674a:	68d2      	ldr	r2, [r2, #12]
 800674c:	2180      	movs	r1, #128	; 0x80
 800674e:	438a      	bics	r2, r1
 8006750:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	6812      	ldr	r2, [r2, #0]
 800675a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800675c:	2103      	movs	r1, #3
 800675e:	438a      	bics	r2, r1
 8006760:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	687a      	ldr	r2, [r7, #4]
 8006768:	6812      	ldr	r2, [r2, #0]
 800676a:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 800676c:	687a      	ldr	r2, [r7, #4]
 800676e:	69d0      	ldr	r0, [r2, #28]
 8006770:	687a      	ldr	r2, [r7, #4]
 8006772:	6952      	ldr	r2, [r2, #20]
 8006774:	4302      	orrs	r2, r0
 8006776:	430a      	orrs	r2, r1
 8006778:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	22ff      	movs	r2, #255	; 0xff
 8006780:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	2221      	movs	r2, #33	; 0x21
 8006786:	2101      	movs	r1, #1
 8006788:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800678a:	2300      	movs	r3, #0
  }
}
 800678c:	0018      	movs	r0, r3
 800678e:	46bd      	mov	sp, r7
 8006790:	b002      	add	sp, #8
 8006792:	bd80      	pop	{r7, pc}
 8006794:	ff8fffbf 	.word	0xff8fffbf

08006798 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006798:	b590      	push	{r4, r7, lr}
 800679a:	b087      	sub	sp, #28
 800679c:	af00      	add	r7, sp, #0
 800679e:	60f8      	str	r0, [r7, #12]
 80067a0:	60b9      	str	r1, [r7, #8]
 80067a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80067a4:	2300      	movs	r3, #0
 80067a6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	2220      	movs	r2, #32
 80067ac:	5c9b      	ldrb	r3, [r3, r2]
 80067ae:	2b01      	cmp	r3, #1
 80067b0:	d101      	bne.n	80067b6 <HAL_RTC_SetTime+0x1e>
 80067b2:	2302      	movs	r3, #2
 80067b4:	e0b5      	b.n	8006922 <HAL_RTC_SetTime+0x18a>
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	2220      	movs	r2, #32
 80067ba:	2101      	movs	r1, #1
 80067bc:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2221      	movs	r2, #33	; 0x21
 80067c2:	2102      	movs	r1, #2
 80067c4:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d125      	bne.n	8006818 <HAL_RTC_SetTime+0x80>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	2240      	movs	r2, #64	; 0x40
 80067d4:	4013      	ands	r3, r2
 80067d6:	d102      	bne.n	80067de <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	2200      	movs	r2, #0
 80067dc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80067de:	68bb      	ldr	r3, [r7, #8]
 80067e0:	781b      	ldrb	r3, [r3, #0]
 80067e2:	0018      	movs	r0, r3
 80067e4:	f000 fcc7 	bl	8007176 <RTC_ByteToBcd2>
 80067e8:	0003      	movs	r3, r0
 80067ea:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	785b      	ldrb	r3, [r3, #1]
 80067f0:	0018      	movs	r0, r3
 80067f2:	f000 fcc0 	bl	8007176 <RTC_ByteToBcd2>
 80067f6:	0003      	movs	r3, r0
 80067f8:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 80067fa:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	789b      	ldrb	r3, [r3, #2]
 8006800:	0018      	movs	r0, r3
 8006802:	f000 fcb8 	bl	8007176 <RTC_ByteToBcd2>
 8006806:	0003      	movs	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8006808:	0022      	movs	r2, r4
 800680a:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	78db      	ldrb	r3, [r3, #3]
 8006810:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8006812:	4313      	orrs	r3, r2
 8006814:	617b      	str	r3, [r7, #20]
 8006816:	e01f      	b.n	8006858 <HAL_RTC_SetTime+0xc0>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	2240      	movs	r2, #64	; 0x40
 8006820:	4013      	ands	r3, r2
 8006822:	d007      	beq.n	8006834 <HAL_RTC_SetTime+0x9c>
    {
      tmpreg = RTC_Bcd2ToByte(sTime->Hours);
 8006824:	68bb      	ldr	r3, [r7, #8]
 8006826:	781b      	ldrb	r3, [r3, #0]
 8006828:	0018      	movs	r0, r3
 800682a:	f000 fcc5 	bl	80071b8 <RTC_Bcd2ToByte>
 800682e:	0003      	movs	r3, r0
 8006830:	617b      	str	r3, [r7, #20]
 8006832:	e002      	b.n	800683a <HAL_RTC_SetTime+0xa2>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	2200      	movs	r2, #0
 8006838:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	781b      	ldrb	r3, [r3, #0]
 800683e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	785b      	ldrb	r3, [r3, #1]
 8006844:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006846:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8006848:	68ba      	ldr	r2, [r7, #8]
 800684a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800684c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	78db      	ldrb	r3, [r3, #3]
 8006852:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8006854:	4313      	orrs	r3, r2
 8006856:	617b      	str	r3, [r7, #20]
  }
  UNUSED(tmpreg);
  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	22ca      	movs	r2, #202	; 0xca
 800685e:	625a      	str	r2, [r3, #36]	; 0x24
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	2253      	movs	r2, #83	; 0x53
 8006866:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	0018      	movs	r0, r3
 800686c:	f000 fc57 	bl	800711e <RTC_EnterInitMode>
 8006870:	1e03      	subs	r3, r0, #0
 8006872:	d00d      	beq.n	8006890 <HAL_RTC_SetTime+0xf8>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	22ff      	movs	r2, #255	; 0xff
 800687a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2221      	movs	r2, #33	; 0x21
 8006880:	2104      	movs	r1, #4
 8006882:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	2220      	movs	r2, #32
 8006888:	2100      	movs	r1, #0
 800688a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800688c:	2301      	movs	r3, #1
 800688e:	e048      	b.n	8006922 <HAL_RTC_SetTime+0x18a>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	697a      	ldr	r2, [r7, #20]
 8006896:	4925      	ldr	r1, [pc, #148]	; (800692c <HAL_RTC_SetTime+0x194>)
 8006898:	400a      	ands	r2, r1
 800689a:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68fa      	ldr	r2, [r7, #12]
 80068a2:	6812      	ldr	r2, [r2, #0]
 80068a4:	6892      	ldr	r2, [r2, #8]
 80068a6:	4922      	ldr	r1, [pc, #136]	; (8006930 <HAL_RTC_SetTime+0x198>)
 80068a8:	400a      	ands	r2, r1
 80068aa:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	68fa      	ldr	r2, [r7, #12]
 80068b2:	6812      	ldr	r2, [r2, #0]
 80068b4:	6891      	ldr	r1, [r2, #8]
 80068b6:	68ba      	ldr	r2, [r7, #8]
 80068b8:	68d0      	ldr	r0, [r2, #12]
 80068ba:	68ba      	ldr	r2, [r7, #8]
 80068bc:	6912      	ldr	r2, [r2, #16]
 80068be:	4302      	orrs	r2, r0
 80068c0:	430a      	orrs	r2, r1
 80068c2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	68fa      	ldr	r2, [r7, #12]
 80068ca:	6812      	ldr	r2, [r2, #0]
 80068cc:	68d2      	ldr	r2, [r2, #12]
 80068ce:	2180      	movs	r1, #128	; 0x80
 80068d0:	438a      	bics	r2, r1
 80068d2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	689b      	ldr	r3, [r3, #8]
 80068da:	2220      	movs	r2, #32
 80068dc:	4013      	ands	r3, r2
 80068de:	d113      	bne.n	8006908 <HAL_RTC_SetTime+0x170>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	0018      	movs	r0, r3
 80068e4:	f000 fbf2 	bl	80070cc <HAL_RTC_WaitForSynchro>
 80068e8:	1e03      	subs	r3, r0, #0
 80068ea:	d00d      	beq.n	8006908 <HAL_RTC_SetTime+0x170>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	22ff      	movs	r2, #255	; 0xff
 80068f2:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2221      	movs	r2, #33	; 0x21
 80068f8:	2104      	movs	r1, #4
 80068fa:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2220      	movs	r2, #32
 8006900:	2100      	movs	r1, #0
 8006902:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8006904:	2301      	movs	r3, #1
 8006906:	e00c      	b.n	8006922 <HAL_RTC_SetTime+0x18a>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	22ff      	movs	r2, #255	; 0xff
 800690e:	625a      	str	r2, [r3, #36]	; 0x24
    
   hrtc->State = HAL_RTC_STATE_READY;
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	2221      	movs	r2, #33	; 0x21
 8006914:	2101      	movs	r1, #1
 8006916:	5499      	strb	r1, [r3, r2]

   __HAL_UNLOCK(hrtc); 
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	2220      	movs	r2, #32
 800691c:	2100      	movs	r1, #0
 800691e:	5499      	strb	r1, [r3, r2]

   return HAL_OK;
 8006920:	2300      	movs	r3, #0
  }
}
 8006922:	0018      	movs	r0, r3
 8006924:	46bd      	mov	sp, r7
 8006926:	b007      	add	sp, #28
 8006928:	bd90      	pop	{r4, r7, pc}
 800692a:	46c0      	nop			; (mov r8, r8)
 800692c:	007f7f7f 	.word	0x007f7f7f
 8006930:	fffbffff 	.word	0xfffbffff

08006934 <HAL_RTC_GetTime>:
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read
  *        to ensure consistency between the time and date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b086      	sub	sp, #24
 8006938:	af00      	add	r7, sp, #0
 800693a:	60f8      	str	r0, [r7, #12]
 800693c:	60b9      	str	r1, [r7, #8]
 800693e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006940:	2300      	movs	r3, #0
 8006942:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800694a:	68bb      	ldr	r3, [r7, #8]
 800694c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	691b      	ldr	r3, [r3, #16]
 8006954:	045b      	lsls	r3, r3, #17
 8006956:	0c5a      	lsrs	r2, r3, #17
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	609a      	str	r2, [r3, #8]
  
  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a22      	ldr	r2, [pc, #136]	; (80069ec <HAL_RTC_GetTime+0xb8>)
 8006964:	4013      	ands	r3, r2
 8006966:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	0c1b      	lsrs	r3, r3, #16
 800696c:	b2db      	uxtb	r3, r3
 800696e:	223f      	movs	r2, #63	; 0x3f
 8006970:	4013      	ands	r3, r2
 8006972:	b2da      	uxtb	r2, r3
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 8006978:	697b      	ldr	r3, [r7, #20]
 800697a:	0a1b      	lsrs	r3, r3, #8
 800697c:	b2db      	uxtb	r3, r3
 800697e:	227f      	movs	r2, #127	; 0x7f
 8006980:	4013      	ands	r3, r2
 8006982:	b2da      	uxtb	r2, r3
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	b2db      	uxtb	r3, r3
 800698c:	227f      	movs	r2, #127	; 0x7f
 800698e:	4013      	ands	r3, r2
 8006990:	b2da      	uxtb	r2, r3
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	0c1b      	lsrs	r3, r3, #16
 800699a:	b2db      	uxtb	r3, r3
 800699c:	2240      	movs	r2, #64	; 0x40
 800699e:	4013      	ands	r3, r2
 80069a0:	b2da      	uxtb	r2, r3
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d11a      	bne.n	80069e2 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	781b      	ldrb	r3, [r3, #0]
 80069b0:	0018      	movs	r0, r3
 80069b2:	f000 fc01 	bl	80071b8 <RTC_Bcd2ToByte>
 80069b6:	0003      	movs	r3, r0
 80069b8:	001a      	movs	r2, r3
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	785b      	ldrb	r3, [r3, #1]
 80069c2:	0018      	movs	r0, r3
 80069c4:	f000 fbf8 	bl	80071b8 <RTC_Bcd2ToByte>
 80069c8:	0003      	movs	r3, r0
 80069ca:	001a      	movs	r2, r3
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	789b      	ldrb	r3, [r3, #2]
 80069d4:	0018      	movs	r0, r3
 80069d6:	f000 fbef 	bl	80071b8 <RTC_Bcd2ToByte>
 80069da:	0003      	movs	r3, r0
 80069dc:	001a      	movs	r2, r3
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80069e2:	2300      	movs	r3, #0
}
 80069e4:	0018      	movs	r0, r3
 80069e6:	46bd      	mov	sp, r7
 80069e8:	b006      	add	sp, #24
 80069ea:	bd80      	pop	{r7, pc}
 80069ec:	007f7f7f 	.word	0x007f7f7f

080069f0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format 
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80069f0:	b590      	push	{r4, r7, lr}
 80069f2:	b087      	sub	sp, #28
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	60f8      	str	r0, [r7, #12]
 80069f8:	60b9      	str	r1, [r7, #8]
 80069fa:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80069fc:	2300      	movs	r3, #0
 80069fe:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2220      	movs	r2, #32
 8006a04:	5c9b      	ldrb	r3, [r3, r2]
 8006a06:	2b01      	cmp	r3, #1
 8006a08:	d101      	bne.n	8006a0e <HAL_RTC_SetDate+0x1e>
 8006a0a:	2302      	movs	r3, #2
 8006a0c:	e0a7      	b.n	8006b5e <HAL_RTC_SetDate+0x16e>
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2220      	movs	r2, #32
 8006a12:	2101      	movs	r1, #1
 8006a14:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2221      	movs	r2, #33	; 0x21
 8006a1a:	2102      	movs	r1, #2
 8006a1c:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d10e      	bne.n	8006a42 <HAL_RTC_SetDate+0x52>
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	785b      	ldrb	r3, [r3, #1]
 8006a28:	001a      	movs	r2, r3
 8006a2a:	2310      	movs	r3, #16
 8006a2c:	4013      	ands	r3, r2
 8006a2e:	d008      	beq.n	8006a42 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	785b      	ldrb	r3, [r3, #1]
 8006a34:	2210      	movs	r2, #16
 8006a36:	4393      	bics	r3, r2
 8006a38:	b2db      	uxtb	r3, r3
 8006a3a:	330a      	adds	r3, #10
 8006a3c:	b2da      	uxtb	r2, r3
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d11c      	bne.n	8006a82 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	78db      	ldrb	r3, [r3, #3]
 8006a4c:	0018      	movs	r0, r3
 8006a4e:	f000 fb92 	bl	8007176 <RTC_ByteToBcd2>
 8006a52:	0003      	movs	r3, r0
 8006a54:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	785b      	ldrb	r3, [r3, #1]
 8006a5a:	0018      	movs	r0, r3
 8006a5c:	f000 fb8b 	bl	8007176 <RTC_ByteToBcd2>
 8006a60:	0003      	movs	r3, r0
 8006a62:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006a64:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8006a66:	68bb      	ldr	r3, [r7, #8]
 8006a68:	789b      	ldrb	r3, [r3, #2]
 8006a6a:	0018      	movs	r0, r3
 8006a6c:	f000 fb83 	bl	8007176 <RTC_ByteToBcd2>
 8006a70:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8006a72:	0022      	movs	r2, r4
 8006a74:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006a7c:	4313      	orrs	r3, r2
 8006a7e:	617b      	str	r3, [r7, #20]
 8006a80:	e01c      	b.n	8006abc <HAL_RTC_SetDate+0xcc>
  }
  else
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    datetmpreg = RTC_Bcd2ToByte(sDate->Month);
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	785b      	ldrb	r3, [r3, #1]
 8006a86:	0018      	movs	r0, r3
 8006a88:	f000 fb96 	bl	80071b8 <RTC_Bcd2ToByte>
 8006a8c:	0003      	movs	r3, r0
 8006a8e:	617b      	str	r3, [r7, #20]
    assert_param(IS_RTC_MONTH(datetmpreg));
    datetmpreg = RTC_Bcd2ToByte(sDate->Date);
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	789b      	ldrb	r3, [r3, #2]
 8006a94:	0018      	movs	r0, r3
 8006a96:	f000 fb8f 	bl	80071b8 <RTC_Bcd2ToByte>
 8006a9a:	0003      	movs	r3, r0
 8006a9c:	617b      	str	r3, [r7, #20]
    assert_param(IS_RTC_DATE(datetmpreg));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	78db      	ldrb	r3, [r3, #3]
 8006aa2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	785b      	ldrb	r3, [r3, #1]
 8006aa8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006aaa:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8006aac:	68ba      	ldr	r2, [r7, #8]
 8006aae:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 8006ab0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	781b      	ldrb	r3, [r3, #0]
 8006ab6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006ab8:	4313      	orrs	r3, r2
 8006aba:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	22ca      	movs	r2, #202	; 0xca
 8006ac2:	625a      	str	r2, [r3, #36]	; 0x24
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	2253      	movs	r2, #83	; 0x53
 8006aca:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	0018      	movs	r0, r3
 8006ad0:	f000 fb25 	bl	800711e <RTC_EnterInitMode>
 8006ad4:	1e03      	subs	r3, r0, #0
 8006ad6:	d00d      	beq.n	8006af4 <HAL_RTC_SetDate+0x104>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	22ff      	movs	r2, #255	; 0xff
 8006ade:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	2221      	movs	r2, #33	; 0x21
 8006ae4:	2104      	movs	r1, #4
 8006ae6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2220      	movs	r2, #32
 8006aec:	2100      	movs	r1, #0
 8006aee:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e034      	b.n	8006b5e <HAL_RTC_SetDate+0x16e>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	697a      	ldr	r2, [r7, #20]
 8006afa:	491b      	ldr	r1, [pc, #108]	; (8006b68 <HAL_RTC_SetDate+0x178>)
 8006afc:	400a      	ands	r2, r1
 8006afe:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68fa      	ldr	r2, [r7, #12]
 8006b06:	6812      	ldr	r2, [r2, #0]
 8006b08:	68d2      	ldr	r2, [r2, #12]
 8006b0a:	2180      	movs	r1, #128	; 0x80
 8006b0c:	438a      	bics	r2, r1
 8006b0e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	2220      	movs	r2, #32
 8006b18:	4013      	ands	r3, r2
 8006b1a:	d113      	bne.n	8006b44 <HAL_RTC_SetDate+0x154>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	0018      	movs	r0, r3
 8006b20:	f000 fad4 	bl	80070cc <HAL_RTC_WaitForSynchro>
 8006b24:	1e03      	subs	r3, r0, #0
 8006b26:	d00d      	beq.n	8006b44 <HAL_RTC_SetDate+0x154>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	22ff      	movs	r2, #255	; 0xff
 8006b2e:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	2221      	movs	r2, #33	; 0x21
 8006b34:	2104      	movs	r1, #4
 8006b36:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */ 
        __HAL_UNLOCK(hrtc);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2220      	movs	r2, #32
 8006b3c:	2100      	movs	r1, #0
 8006b3e:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	e00c      	b.n	8006b5e <HAL_RTC_SetDate+0x16e>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	22ff      	movs	r2, #255	; 0xff
 8006b4a:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	2221      	movs	r2, #33	; 0x21
 8006b50:	2101      	movs	r1, #1
 8006b52:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */ 
    __HAL_UNLOCK(hrtc);
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2220      	movs	r2, #32
 8006b58:	2100      	movs	r1, #0
 8006b5a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006b5c:	2300      	movs	r3, #0
  }
}
 8006b5e:	0018      	movs	r0, r3
 8006b60:	46bd      	mov	sp, r7
 8006b62:	b007      	add	sp, #28
 8006b64:	bd90      	pop	{r4, r7, pc}
 8006b66:	46c0      	nop			; (mov r8, r8)
 8006b68:	00ffff3f 	.word	0x00ffff3f

08006b6c <HAL_RTC_GetDate>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b086      	sub	sp, #24
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	60f8      	str	r0, [r7, #12]
 8006b74:	60b9      	str	r1, [r7, #8]
 8006b76:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006b78:	2300      	movs	r3, #0
 8006b7a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	4a21      	ldr	r2, [pc, #132]	; (8006c08 <HAL_RTC_GetDate+0x9c>)
 8006b84:	4013      	ands	r3, r2
 8006b86:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	0c1b      	lsrs	r3, r3, #16
 8006b8c:	b2da      	uxtb	r2, r3
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	0a1b      	lsrs	r3, r3, #8
 8006b96:	b2db      	uxtb	r3, r3
 8006b98:	221f      	movs	r2, #31
 8006b9a:	4013      	ands	r3, r2
 8006b9c:	b2da      	uxtb	r2, r3
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	223f      	movs	r2, #63	; 0x3f
 8006ba8:	4013      	ands	r3, r2
 8006baa:	b2da      	uxtb	r2, r3
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	0b5b      	lsrs	r3, r3, #13
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	2207      	movs	r2, #7
 8006bb8:	4013      	ands	r3, r2
 8006bba:	b2da      	uxtb	r2, r3
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d11a      	bne.n	8006bfc <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	78db      	ldrb	r3, [r3, #3]
 8006bca:	0018      	movs	r0, r3
 8006bcc:	f000 faf4 	bl	80071b8 <RTC_Bcd2ToByte>
 8006bd0:	0003      	movs	r3, r0
 8006bd2:	001a      	movs	r2, r3
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	785b      	ldrb	r3, [r3, #1]
 8006bdc:	0018      	movs	r0, r3
 8006bde:	f000 faeb 	bl	80071b8 <RTC_Bcd2ToByte>
 8006be2:	0003      	movs	r3, r0
 8006be4:	001a      	movs	r2, r3
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	789b      	ldrb	r3, [r3, #2]
 8006bee:	0018      	movs	r0, r3
 8006bf0:	f000 fae2 	bl	80071b8 <RTC_Bcd2ToByte>
 8006bf4:	0003      	movs	r3, r0
 8006bf6:	001a      	movs	r2, r3
 8006bf8:	68bb      	ldr	r3, [r7, #8]
 8006bfa:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	0018      	movs	r0, r3
 8006c00:	46bd      	mov	sp, r7
 8006c02:	b006      	add	sp, #24
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	46c0      	nop			; (mov r8, r8)
 8006c08:	00ffff3f 	.word	0x00ffff3f

08006c0c <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).   
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006c0c:	b590      	push	{r4, r7, lr}
 8006c0e:	b089      	sub	sp, #36	; 0x24
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	60f8      	str	r0, [r7, #12]
 8006c14:	60b9      	str	r1, [r7, #8]
 8006c16:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8006c18:	2300      	movs	r3, #0
 8006c1a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	61fb      	str	r3, [r7, #28]
 8006c20:	2300      	movs	r3, #0
 8006c22:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */ 
  __HAL_LOCK(hrtc);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2220      	movs	r2, #32
 8006c28:	5c9b      	ldrb	r3, [r3, r2]
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d101      	bne.n	8006c32 <HAL_RTC_SetAlarm_IT+0x26>
 8006c2e:	2302      	movs	r3, #2
 8006c30:	e14d      	b.n	8006ece <HAL_RTC_SetAlarm_IT+0x2c2>
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2220      	movs	r2, #32
 8006c36:	2101      	movs	r1, #1
 8006c38:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2221      	movs	r2, #33	; 0x21
 8006c3e:	2102      	movs	r1, #2
 8006c40:	5499      	strb	r1, [r3, r2]

  if(Format == RTC_FORMAT_BIN)
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d136      	bne.n	8006cb6 <HAL_RTC_SetAlarm_IT+0xaa>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	2240      	movs	r2, #64	; 0x40
 8006c50:	4013      	ands	r3, r2
 8006c52:	d102      	bne.n	8006c5a <HAL_RTC_SetAlarm_IT+0x4e>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	2200      	movs	r2, #0
 8006c58:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	781b      	ldrb	r3, [r3, #0]
 8006c5e:	0018      	movs	r0, r3
 8006c60:	f000 fa89 	bl	8007176 <RTC_ByteToBcd2>
 8006c64:	0003      	movs	r3, r0
 8006c66:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	785b      	ldrb	r3, [r3, #1]
 8006c6c:	0018      	movs	r0, r3
 8006c6e:	f000 fa82 	bl	8007176 <RTC_ByteToBcd2>
 8006c72:	0003      	movs	r3, r0
 8006c74:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8006c76:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	789b      	ldrb	r3, [r3, #2]
 8006c7c:	0018      	movs	r0, r3
 8006c7e:	f000 fa7a 	bl	8007176 <RTC_ByteToBcd2>
 8006c82:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8006c84:	0022      	movs	r2, r4
 8006c86:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	78db      	ldrb	r3, [r3, #3]
 8006c8c:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8006c8e:	431a      	orrs	r2, r3
 8006c90:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	2220      	movs	r2, #32
 8006c96:	5c9b      	ldrb	r3, [r3, r2]
 8006c98:	0018      	movs	r0, r3
 8006c9a:	f000 fa6c 	bl	8007176 <RTC_ByteToBcd2>
 8006c9e:	0003      	movs	r3, r0
 8006ca0:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8006ca2:	0022      	movs	r2, r4
 8006ca4:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 8006caa:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	61fb      	str	r3, [r7, #28]
 8006cb4:	e03f      	b.n	8006d36 <HAL_RTC_SetAlarm_IT+0x12a>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	2240      	movs	r2, #64	; 0x40
 8006cbe:	4013      	ands	r3, r2
 8006cc0:	d007      	beq.n	8006cd2 <HAL_RTC_SetAlarm_IT+0xc6>
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours);
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	781b      	ldrb	r3, [r3, #0]
 8006cc6:	0018      	movs	r0, r3
 8006cc8:	f000 fa76 	bl	80071b8 <RTC_Bcd2ToByte>
 8006ccc:	0003      	movs	r3, r0
 8006cce:	61fb      	str	r3, [r7, #28]
 8006cd0:	e002      	b.n	8006cd8 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    } 
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006cd2:	68bb      	ldr	r3, [r7, #8]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	70da      	strb	r2, [r3, #3]
    }

    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
    
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 8006cd8:	68bb      	ldr	r3, [r7, #8]
 8006cda:	69db      	ldr	r3, [r3, #28]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d108      	bne.n	8006cf2 <HAL_RTC_SetAlarm_IT+0xe6>
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8006ce0:	68bb      	ldr	r3, [r7, #8]
 8006ce2:	2220      	movs	r2, #32
 8006ce4:	5c9b      	ldrb	r3, [r3, r2]
 8006ce6:	0018      	movs	r0, r3
 8006ce8:	f000 fa66 	bl	80071b8 <RTC_Bcd2ToByte>
 8006cec:	0003      	movs	r3, r0
 8006cee:	61fb      	str	r3, [r7, #28]
 8006cf0:	e007      	b.n	8006d02 <HAL_RTC_SetAlarm_IT+0xf6>
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(tmpreg));
    }
    else
    {
      tmpreg = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay);
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	2220      	movs	r2, #32
 8006cf6:	5c9b      	ldrb	r3, [r3, r2]
 8006cf8:	0018      	movs	r0, r3
 8006cfa:	f000 fa5d 	bl	80071b8 <RTC_Bcd2ToByte>
 8006cfe:	0003      	movs	r3, r0
 8006d00:	61fb      	str	r3, [r7, #28]
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(tmpreg));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	781b      	ldrb	r3, [r3, #0]
 8006d06:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	785b      	ldrb	r3, [r3, #1]
 8006d0c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8006d0e:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8006d10:	68ba      	ldr	r2, [r7, #8]
 8006d12:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8006d14:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	78db      	ldrb	r3, [r3, #3]
 8006d1a:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8006d1c:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	2120      	movs	r1, #32
 8006d22:	5c5b      	ldrb	r3, [r3, r1]
 8006d24:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8006d26:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8006d2c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));     
 8006d2e:	68bb      	ldr	r3, [r7, #8]
 8006d30:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8006d32:	4313      	orrs	r3, r2
 8006d34:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	685a      	ldr	r2, [r3, #4]
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	699b      	ldr	r3, [r3, #24]
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	22ca      	movs	r2, #202	; 0xca
 8006d48:	625a      	str	r2, [r3, #36]	; 0x24
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	2253      	movs	r2, #83	; 0x53
 8006d50:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006d56:	2380      	movs	r3, #128	; 0x80
 8006d58:	005b      	lsls	r3, r3, #1
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d14e      	bne.n	8006dfc <HAL_RTC_SetAlarm_IT+0x1f0>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	68fa      	ldr	r2, [r7, #12]
 8006d64:	6812      	ldr	r2, [r2, #0]
 8006d66:	6892      	ldr	r2, [r2, #8]
 8006d68:	495b      	ldr	r1, [pc, #364]	; (8006ed8 <HAL_RTC_SetAlarm_IT+0x2cc>)
 8006d6a:	400a      	ands	r2, r1
 8006d6c:	609a      	str	r2, [r3, #8]
    
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	68fa      	ldr	r2, [r7, #12]
 8006d74:	6812      	ldr	r2, [r2, #0]
 8006d76:	68d2      	ldr	r2, [r2, #12]
 8006d78:	21ff      	movs	r1, #255	; 0xff
 8006d7a:	400a      	ands	r2, r1
 8006d7c:	4957      	ldr	r1, [pc, #348]	; (8006edc <HAL_RTC_SetAlarm_IT+0x2d0>)
 8006d7e:	430a      	orrs	r2, r1
 8006d80:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006d82:	f7fd feeb 	bl	8004b5c <HAL_GetTick>
 8006d86:	0003      	movs	r3, r0
 8006d88:	61bb      	str	r3, [r7, #24]
    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8006d8a:	e016      	b.n	8006dba <HAL_RTC_SetAlarm_IT+0x1ae>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006d8c:	f7fd fee6 	bl	8004b5c <HAL_GetTick>
 8006d90:	0002      	movs	r2, r0
 8006d92:	69bb      	ldr	r3, [r7, #24]
 8006d94:	1ad2      	subs	r2, r2, r3
 8006d96:	23fa      	movs	r3, #250	; 0xfa
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d90d      	bls.n	8006dba <HAL_RTC_SetAlarm_IT+0x1ae>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	22ff      	movs	r2, #255	; 0xff
 8006da4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT; 
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2221      	movs	r2, #33	; 0x21
 8006daa:	2103      	movs	r1, #3
 8006dac:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	2220      	movs	r2, #32
 8006db2:	2100      	movs	r1, #0
 8006db4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006db6:	2303      	movs	r3, #3
 8006db8:	e089      	b.n	8006ece <HAL_RTC_SetAlarm_IT+0x2c2>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	68db      	ldr	r3, [r3, #12]
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	4013      	ands	r3, r2
 8006dc4:	d0e2      	beq.n	8006d8c <HAL_RTC_SetAlarm_IT+0x180>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	69fa      	ldr	r2, [r7, #28]
 8006dcc:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	697a      	ldr	r2, [r7, #20]
 8006dd4:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	68fa      	ldr	r2, [r7, #12]
 8006ddc:	6812      	ldr	r2, [r2, #0]
 8006dde:	6892      	ldr	r2, [r2, #8]
 8006de0:	2180      	movs	r1, #128	; 0x80
 8006de2:	0049      	lsls	r1, r1, #1
 8006de4:	430a      	orrs	r2, r1
 8006de6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	68fa      	ldr	r2, [r7, #12]
 8006dee:	6812      	ldr	r2, [r2, #0]
 8006df0:	6892      	ldr	r2, [r2, #8]
 8006df2:	2180      	movs	r1, #128	; 0x80
 8006df4:	0149      	lsls	r1, r1, #5
 8006df6:	430a      	orrs	r2, r1
 8006df8:	609a      	str	r2, [r3, #8]
 8006dfa:	e04d      	b.n	8006e98 <HAL_RTC_SetAlarm_IT+0x28c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	68fa      	ldr	r2, [r7, #12]
 8006e02:	6812      	ldr	r2, [r2, #0]
 8006e04:	6892      	ldr	r2, [r2, #8]
 8006e06:	4936      	ldr	r1, [pc, #216]	; (8006ee0 <HAL_RTC_SetAlarm_IT+0x2d4>)
 8006e08:	400a      	ands	r2, r1
 8006e0a:	609a      	str	r2, [r3, #8]
    
    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68fa      	ldr	r2, [r7, #12]
 8006e12:	6812      	ldr	r2, [r2, #0]
 8006e14:	68d2      	ldr	r2, [r2, #12]
 8006e16:	21ff      	movs	r1, #255	; 0xff
 8006e18:	400a      	ands	r2, r1
 8006e1a:	4932      	ldr	r1, [pc, #200]	; (8006ee4 <HAL_RTC_SetAlarm_IT+0x2d8>)
 8006e1c:	430a      	orrs	r2, r1
 8006e1e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006e20:	f7fd fe9c 	bl	8004b5c <HAL_GetTick>
 8006e24:	0003      	movs	r3, r0
 8006e26:	61bb      	str	r3, [r7, #24]
    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8006e28:	e016      	b.n	8006e58 <HAL_RTC_SetAlarm_IT+0x24c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006e2a:	f7fd fe97 	bl	8004b5c <HAL_GetTick>
 8006e2e:	0002      	movs	r2, r0
 8006e30:	69bb      	ldr	r3, [r7, #24]
 8006e32:	1ad2      	subs	r2, r2, r3
 8006e34:	23fa      	movs	r3, #250	; 0xfa
 8006e36:	009b      	lsls	r3, r3, #2
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d90d      	bls.n	8006e58 <HAL_RTC_SetAlarm_IT+0x24c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	22ff      	movs	r2, #255	; 0xff
 8006e42:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	2221      	movs	r2, #33	; 0x21
 8006e48:	2103      	movs	r1, #3
 8006e4a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	2220      	movs	r2, #32
 8006e50:	2100      	movs	r1, #0
 8006e52:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006e54:	2303      	movs	r3, #3
 8006e56:	e03a      	b.n	8006ece <HAL_RTC_SetAlarm_IT+0x2c2>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	2202      	movs	r2, #2
 8006e60:	4013      	ands	r3, r2
 8006e62:	d0e2      	beq.n	8006e2a <HAL_RTC_SetAlarm_IT+0x21e>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	69fa      	ldr	r2, [r7, #28]
 8006e6a:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	697a      	ldr	r2, [r7, #20]
 8006e72:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	68fa      	ldr	r2, [r7, #12]
 8006e7a:	6812      	ldr	r2, [r2, #0]
 8006e7c:	6892      	ldr	r2, [r2, #8]
 8006e7e:	2180      	movs	r1, #128	; 0x80
 8006e80:	0089      	lsls	r1, r1, #2
 8006e82:	430a      	orrs	r2, r1
 8006e84:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	68fa      	ldr	r2, [r7, #12]
 8006e8c:	6812      	ldr	r2, [r2, #0]
 8006e8e:	6892      	ldr	r2, [r2, #8]
 8006e90:	2180      	movs	r1, #128	; 0x80
 8006e92:	0189      	lsls	r1, r1, #6
 8006e94:	430a      	orrs	r2, r1
 8006e96:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8006e98:	4b13      	ldr	r3, [pc, #76]	; (8006ee8 <HAL_RTC_SetAlarm_IT+0x2dc>)
 8006e9a:	4a13      	ldr	r2, [pc, #76]	; (8006ee8 <HAL_RTC_SetAlarm_IT+0x2dc>)
 8006e9c:	6812      	ldr	r2, [r2, #0]
 8006e9e:	2180      	movs	r1, #128	; 0x80
 8006ea0:	0289      	lsls	r1, r1, #10
 8006ea2:	430a      	orrs	r2, r1
 8006ea4:	601a      	str	r2, [r3, #0]

  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8006ea6:	4b10      	ldr	r3, [pc, #64]	; (8006ee8 <HAL_RTC_SetAlarm_IT+0x2dc>)
 8006ea8:	4a0f      	ldr	r2, [pc, #60]	; (8006ee8 <HAL_RTC_SetAlarm_IT+0x2dc>)
 8006eaa:	6892      	ldr	r2, [r2, #8]
 8006eac:	2180      	movs	r1, #128	; 0x80
 8006eae:	0289      	lsls	r1, r1, #10
 8006eb0:	430a      	orrs	r2, r1
 8006eb2:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	22ff      	movs	r2, #255	; 0xff
 8006eba:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY; 
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2221      	movs	r2, #33	; 0x21
 8006ec0:	2101      	movs	r1, #1
 8006ec2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2220      	movs	r2, #32
 8006ec8:	2100      	movs	r1, #0
 8006eca:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006ecc:	2300      	movs	r3, #0
}
 8006ece:	0018      	movs	r0, r3
 8006ed0:	46bd      	mov	sp, r7
 8006ed2:	b009      	add	sp, #36	; 0x24
 8006ed4:	bd90      	pop	{r4, r7, pc}
 8006ed6:	46c0      	nop			; (mov r8, r8)
 8006ed8:	fffffeff 	.word	0xfffffeff
 8006edc:	fffffe7f 	.word	0xfffffe7f
 8006ee0:	fffffdff 	.word	0xfffffdff
 8006ee4:	fffffd7f 	.word	0xfffffd7f
 8006ee8:	40010400 	.word	0x40010400

08006eec <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b084      	sub	sp, #16
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006ef6:	2300      	movs	r3, #0
 8006ef8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2220      	movs	r2, #32
 8006efe:	5c9b      	ldrb	r3, [r3, r2]
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	d101      	bne.n	8006f08 <HAL_RTC_DeactivateAlarm+0x1c>
 8006f04:	2302      	movs	r3, #2
 8006f06:	e086      	b.n	8007016 <HAL_RTC_DeactivateAlarm+0x12a>
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2220      	movs	r2, #32
 8006f0c:	2101      	movs	r1, #1
 8006f0e:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2221      	movs	r2, #33	; 0x21
 8006f14:	2102      	movs	r1, #2
 8006f16:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	22ca      	movs	r2, #202	; 0xca
 8006f1e:	625a      	str	r2, [r3, #36]	; 0x24
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	2253      	movs	r2, #83	; 0x53
 8006f26:	625a      	str	r2, [r3, #36]	; 0x24

  if(Alarm == RTC_ALARM_A)
 8006f28:	683a      	ldr	r2, [r7, #0]
 8006f2a:	2380      	movs	r3, #128	; 0x80
 8006f2c:	005b      	lsls	r3, r3, #1
 8006f2e:	429a      	cmp	r2, r3
 8006f30:	d132      	bne.n	8006f98 <HAL_RTC_DeactivateAlarm+0xac>
  {
    /* AlarmA */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	6812      	ldr	r2, [r2, #0]
 8006f3a:	6892      	ldr	r2, [r2, #8]
 8006f3c:	4938      	ldr	r1, [pc, #224]	; (8007020 <HAL_RTC_DeactivateAlarm+0x134>)
 8006f3e:	400a      	ands	r2, r1
 8006f40:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	6812      	ldr	r2, [r2, #0]
 8006f4a:	6892      	ldr	r2, [r2, #8]
 8006f4c:	4935      	ldr	r1, [pc, #212]	; (8007024 <HAL_RTC_DeactivateAlarm+0x138>)
 8006f4e:	400a      	ands	r2, r1
 8006f50:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8006f52:	f7fd fe03 	bl	8004b5c <HAL_GetTick>
 8006f56:	0003      	movs	r3, r0
 8006f58:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8006f5a:	e016      	b.n	8006f8a <HAL_RTC_DeactivateAlarm+0x9e>
    {
      if( (HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8006f5c:	f7fd fdfe 	bl	8004b5c <HAL_GetTick>
 8006f60:	0002      	movs	r2, r0
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	1ad2      	subs	r2, r2, r3
 8006f66:	23fa      	movs	r3, #250	; 0xfa
 8006f68:	009b      	lsls	r3, r3, #2
 8006f6a:	429a      	cmp	r2, r3
 8006f6c:	d90d      	bls.n	8006f8a <HAL_RTC_DeactivateAlarm+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	22ff      	movs	r2, #255	; 0xff
 8006f74:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2221      	movs	r2, #33	; 0x21
 8006f7a:	2103      	movs	r1, #3
 8006f7c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2220      	movs	r2, #32
 8006f82:	2100      	movs	r1, #0
 8006f84:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006f86:	2303      	movs	r3, #3
 8006f88:	e045      	b.n	8007016 <HAL_RTC_DeactivateAlarm+0x12a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	68db      	ldr	r3, [r3, #12]
 8006f90:	2201      	movs	r2, #1
 8006f92:	4013      	ands	r3, r2
 8006f94:	d0e2      	beq.n	8006f5c <HAL_RTC_DeactivateAlarm+0x70>
 8006f96:	e031      	b.n	8006ffc <HAL_RTC_DeactivateAlarm+0x110>
    }
  }
  else
  {
    /* AlarmB */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	687a      	ldr	r2, [r7, #4]
 8006f9e:	6812      	ldr	r2, [r2, #0]
 8006fa0:	6892      	ldr	r2, [r2, #8]
 8006fa2:	4921      	ldr	r1, [pc, #132]	; (8007028 <HAL_RTC_DeactivateAlarm+0x13c>)
 8006fa4:	400a      	ands	r2, r1
 8006fa6:	609a      	str	r2, [r3, #8]

    /* In case of interrupt mode is used, the interrupt source must disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	6812      	ldr	r2, [r2, #0]
 8006fb0:	6892      	ldr	r2, [r2, #8]
 8006fb2:	491e      	ldr	r1, [pc, #120]	; (800702c <HAL_RTC_DeactivateAlarm+0x140>)
 8006fb4:	400a      	ands	r2, r1
 8006fb6:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();
 8006fb8:	f7fd fdd0 	bl	8004b5c <HAL_GetTick>
 8006fbc:	0003      	movs	r3, r0
 8006fbe:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8006fc0:	e016      	b.n	8006ff0 <HAL_RTC_DeactivateAlarm+0x104>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006fc2:	f7fd fdcb 	bl	8004b5c <HAL_GetTick>
 8006fc6:	0002      	movs	r2, r0
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	1ad2      	subs	r2, r2, r3
 8006fcc:	23fa      	movs	r3, #250	; 0xfa
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	d90d      	bls.n	8006ff0 <HAL_RTC_DeactivateAlarm+0x104>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	22ff      	movs	r2, #255	; 0xff
 8006fda:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2221      	movs	r2, #33	; 0x21
 8006fe0:	2103      	movs	r1, #3
 8006fe2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2220      	movs	r2, #32
 8006fe8:	2100      	movs	r1, #0
 8006fea:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006fec:	2303      	movs	r3, #3
 8006fee:	e012      	b.n	8007016 <HAL_RTC_DeactivateAlarm+0x12a>
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	68db      	ldr	r3, [r3, #12]
 8006ff6:	2202      	movs	r2, #2
 8006ff8:	4013      	ands	r3, r2
 8006ffa:	d0e2      	beq.n	8006fc2 <HAL_RTC_DeactivateAlarm+0xd6>
      }
    }
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	22ff      	movs	r2, #255	; 0xff
 8007002:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2221      	movs	r2, #33	; 0x21
 8007008:	2101      	movs	r1, #1
 800700a:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2220      	movs	r2, #32
 8007010:	2100      	movs	r1, #0
 8007012:	5499      	strb	r1, [r3, r2]

  return HAL_OK; 
 8007014:	2300      	movs	r3, #0
}
 8007016:	0018      	movs	r0, r3
 8007018:	46bd      	mov	sp, r7
 800701a:	b004      	add	sp, #16
 800701c:	bd80      	pop	{r7, pc}
 800701e:	46c0      	nop			; (mov r8, r8)
 8007020:	fffffeff 	.word	0xfffffeff
 8007024:	ffffefff 	.word	0xffffefff
 8007028:	fffffdff 	.word	0xfffffdff
 800702c:	ffffdfff 	.word	0xffffdfff

08007030 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc: RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b082      	sub	sp, #8
 8007034:	af00      	add	r7, sp, #0
 8007036:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	689a      	ldr	r2, [r3, #8]
 800703e:	2380      	movs	r3, #128	; 0x80
 8007040:	015b      	lsls	r3, r3, #5
 8007042:	4013      	ands	r3, r2
 8007044:	d014      	beq.n	8007070 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	68da      	ldr	r2, [r3, #12]
 800704c:	2380      	movs	r3, #128	; 0x80
 800704e:	005b      	lsls	r3, r3, #1
 8007050:	4013      	ands	r3, r2
 8007052:	d00d      	beq.n	8007070 <HAL_RTC_AlarmIRQHandler+0x40>
    {
      /* AlarmA callback */
      HAL_RTC_AlarmAEventCallback(hrtc);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	0018      	movs	r0, r3
 8007058:	f003 fae2 	bl	800a620 <HAL_RTC_AlarmAEventCallback>

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	6812      	ldr	r2, [r2, #0]
 8007064:	68d2      	ldr	r2, [r2, #12]
 8007066:	21ff      	movs	r1, #255	; 0xff
 8007068:	400a      	ands	r2, r1
 800706a:	4915      	ldr	r1, [pc, #84]	; (80070c0 <HAL_RTC_AlarmIRQHandler+0x90>)
 800706c:	430a      	orrs	r2, r1
 800706e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != RESET)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	689a      	ldr	r2, [r3, #8]
 8007076:	2380      	movs	r3, #128	; 0x80
 8007078:	019b      	lsls	r3, r3, #6
 800707a:	4013      	ands	r3, r2
 800707c:	d014      	beq.n	80070a8 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != RESET)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	68da      	ldr	r2, [r3, #12]
 8007084:	2380      	movs	r3, #128	; 0x80
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	4013      	ands	r3, r2
 800708a:	d00d      	beq.n	80070a8 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* AlarmB callback */
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	0018      	movs	r0, r3
 8007090:	f000 f8e5 	bl	800725e <HAL_RTCEx_AlarmBEventCallback>

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	687a      	ldr	r2, [r7, #4]
 800709a:	6812      	ldr	r2, [r2, #0]
 800709c:	68d2      	ldr	r2, [r2, #12]
 800709e:	21ff      	movs	r1, #255	; 0xff
 80070a0:	400a      	ands	r2, r1
 80070a2:	4908      	ldr	r1, [pc, #32]	; (80070c4 <HAL_RTC_AlarmIRQHandler+0x94>)
 80070a4:	430a      	orrs	r2, r1
 80070a6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80070a8:	4b07      	ldr	r3, [pc, #28]	; (80070c8 <HAL_RTC_AlarmIRQHandler+0x98>)
 80070aa:	2280      	movs	r2, #128	; 0x80
 80070ac:	0292      	lsls	r2, r2, #10
 80070ae:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2221      	movs	r2, #33	; 0x21
 80070b4:	2101      	movs	r1, #1
 80070b6:	5499      	strb	r1, [r3, r2]
}
 80070b8:	46c0      	nop			; (mov r8, r8)
 80070ba:	46bd      	mov	sp, r7
 80070bc:	b002      	add	sp, #8
 80070be:	bd80      	pop	{r7, pc}
 80070c0:	fffffe7f 	.word	0xfffffe7f
 80070c4:	fffffd7f 	.word	0xfffffd7f
 80070c8:	40010400 	.word	0x40010400

080070cc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b084      	sub	sp, #16
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80070d4:	2300      	movs	r3, #0
 80070d6:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	6812      	ldr	r2, [r2, #0]
 80070e0:	68d2      	ldr	r2, [r2, #12]
 80070e2:	21a0      	movs	r1, #160	; 0xa0
 80070e4:	438a      	bics	r2, r1
 80070e6:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 80070e8:	f7fd fd38 	bl	8004b5c <HAL_GetTick>
 80070ec:	0003      	movs	r3, r0
 80070ee:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80070f0:	e00a      	b.n	8007108 <HAL_RTC_WaitForSynchro+0x3c>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80070f2:	f7fd fd33 	bl	8004b5c <HAL_GetTick>
 80070f6:	0002      	movs	r2, r0
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	1ad2      	subs	r2, r2, r3
 80070fc:	23fa      	movs	r3, #250	; 0xfa
 80070fe:	009b      	lsls	r3, r3, #2
 8007100:	429a      	cmp	r2, r3
 8007102:	d901      	bls.n	8007108 <HAL_RTC_WaitForSynchro+0x3c>
    {
      return HAL_TIMEOUT;
 8007104:	2303      	movs	r3, #3
 8007106:	e006      	b.n	8007116 <HAL_RTC_WaitForSynchro+0x4a>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	68db      	ldr	r3, [r3, #12]
 800710e:	2220      	movs	r2, #32
 8007110:	4013      	ands	r3, r2
 8007112:	d0ee      	beq.n	80070f2 <HAL_RTC_WaitForSynchro+0x26>
    }
  }

  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	0018      	movs	r0, r3
 8007118:	46bd      	mov	sp, r7
 800711a:	b004      	add	sp, #16
 800711c:	bd80      	pop	{r7, pc}

0800711e <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800711e:	b580      	push	{r7, lr}
 8007120:	b084      	sub	sp, #16
 8007122:	af00      	add	r7, sp, #0
 8007124:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007126:	2300      	movs	r3, #0
 8007128:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	68db      	ldr	r3, [r3, #12]
 8007130:	2240      	movs	r2, #64	; 0x40
 8007132:	4013      	ands	r3, r2
 8007134:	d11a      	bne.n	800716c <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	2201      	movs	r2, #1
 800713c:	4252      	negs	r2, r2
 800713e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8007140:	f7fd fd0c 	bl	8004b5c <HAL_GetTick>
 8007144:	0003      	movs	r3, r0
 8007146:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007148:	e00a      	b.n	8007160 <RTC_EnterInitMode+0x42>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800714a:	f7fd fd07 	bl	8004b5c <HAL_GetTick>
 800714e:	0002      	movs	r2, r0
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	1ad2      	subs	r2, r2, r3
 8007154:	23fa      	movs	r3, #250	; 0xfa
 8007156:	009b      	lsls	r3, r3, #2
 8007158:	429a      	cmp	r2, r3
 800715a:	d901      	bls.n	8007160 <RTC_EnterInitMode+0x42>
      {
        return HAL_TIMEOUT;
 800715c:	2303      	movs	r3, #3
 800715e:	e006      	b.n	800716e <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	2240      	movs	r2, #64	; 0x40
 8007168:	4013      	ands	r3, r2
 800716a:	d0ee      	beq.n	800714a <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800716c:	2300      	movs	r3, #0
}
 800716e:	0018      	movs	r0, r3
 8007170:	46bd      	mov	sp, r7
 8007172:	b004      	add	sp, #16
 8007174:	bd80      	pop	{r7, pc}

08007176 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007176:	b580      	push	{r7, lr}
 8007178:	b084      	sub	sp, #16
 800717a:	af00      	add	r7, sp, #0
 800717c:	0002      	movs	r2, r0
 800717e:	1dfb      	adds	r3, r7, #7
 8007180:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8007182:	2300      	movs	r3, #0
 8007184:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8007186:	e007      	b.n	8007198 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	3301      	adds	r3, #1
 800718c:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800718e:	1dfb      	adds	r3, r7, #7
 8007190:	1dfa      	adds	r2, r7, #7
 8007192:	7812      	ldrb	r2, [r2, #0]
 8007194:	3a0a      	subs	r2, #10
 8007196:	701a      	strb	r2, [r3, #0]
  while(Value >= 10U)
 8007198:	1dfb      	adds	r3, r7, #7
 800719a:	781b      	ldrb	r3, [r3, #0]
 800719c:	2b09      	cmp	r3, #9
 800719e:	d8f3      	bhi.n	8007188 <RTC_ByteToBcd2+0x12>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	011b      	lsls	r3, r3, #4
 80071a6:	b2da      	uxtb	r2, r3
 80071a8:	1dfb      	adds	r3, r7, #7
 80071aa:	781b      	ldrb	r3, [r3, #0]
 80071ac:	4313      	orrs	r3, r2
 80071ae:	b2db      	uxtb	r3, r3
}
 80071b0:	0018      	movs	r0, r3
 80071b2:	46bd      	mov	sp, r7
 80071b4:	b004      	add	sp, #16
 80071b6:	bd80      	pop	{r7, pc}

080071b8 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	b084      	sub	sp, #16
 80071bc:	af00      	add	r7, sp, #0
 80071be:	0002      	movs	r2, r0
 80071c0:	1dfb      	adds	r3, r7, #7
 80071c2:	701a      	strb	r2, [r3, #0]
  uint32_t tmp = 0U;
 80071c4:	2300      	movs	r3, #0
 80071c6:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 80071c8:	1dfb      	adds	r3, r7, #7
 80071ca:	781b      	ldrb	r3, [r3, #0]
 80071cc:	091b      	lsrs	r3, r3, #4
 80071ce:	b2db      	uxtb	r3, r3
 80071d0:	001a      	movs	r2, r3
 80071d2:	0013      	movs	r3, r2
 80071d4:	009b      	lsls	r3, r3, #2
 80071d6:	189b      	adds	r3, r3, r2
 80071d8:	005b      	lsls	r3, r3, #1
 80071da:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0FU));
 80071dc:	1dfb      	adds	r3, r7, #7
 80071de:	781b      	ldrb	r3, [r3, #0]
 80071e0:	220f      	movs	r2, #15
 80071e2:	4013      	ands	r3, r2
 80071e4:	b2da      	uxtb	r2, r3
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	b2db      	uxtb	r3, r3
 80071ea:	18d3      	adds	r3, r2, r3
 80071ec:	b2db      	uxtb	r3, r3
}
 80071ee:	0018      	movs	r0, r3
 80071f0:	46bd      	mov	sp, r7
 80071f2:	b004      	add	sp, #16
 80071f4:	bd80      	pop	{r7, pc}

080071f6 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc)
{
 80071f6:	b580      	push	{r7, lr}
 80071f8:	b082      	sub	sp, #8
 80071fa:	af00      	add	r7, sp, #0
 80071fc:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2220      	movs	r2, #32
 8007202:	5c9b      	ldrb	r3, [r3, r2]
 8007204:	2b01      	cmp	r3, #1
 8007206:	d101      	bne.n	800720c <HAL_RTCEx_EnableBypassShadow+0x16>
 8007208:	2302      	movs	r3, #2
 800720a:	e024      	b.n	8007256 <HAL_RTCEx_EnableBypassShadow+0x60>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2220      	movs	r2, #32
 8007210:	2101      	movs	r1, #1
 8007212:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2221      	movs	r2, #33	; 0x21
 8007218:	2102      	movs	r1, #2
 800721a:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	22ca      	movs	r2, #202	; 0xca
 8007222:	625a      	str	r2, [r3, #36]	; 0x24
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	2253      	movs	r2, #83	; 0x53
 800722a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	687a      	ldr	r2, [r7, #4]
 8007232:	6812      	ldr	r2, [r2, #0]
 8007234:	6892      	ldr	r2, [r2, #8]
 8007236:	2120      	movs	r1, #32
 8007238:	430a      	orrs	r2, r1
 800723a:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	22ff      	movs	r2, #255	; 0xff
 8007242:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2221      	movs	r2, #33	; 0x21
 8007248:	2101      	movs	r1, #1
 800724a:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2220      	movs	r2, #32
 8007250:	2100      	movs	r1, #0
 8007252:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007254:	2300      	movs	r3, #0
}
 8007256:	0018      	movs	r0, r3
 8007258:	46bd      	mov	sp, r7
 800725a:	b002      	add	sp, #8
 800725c:	bd80      	pop	{r7, pc}

0800725e <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc: RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800725e:	b580      	push	{r7, lr}
 8007260:	b082      	sub	sp, #8
 8007262:	af00      	add	r7, sp, #0
 8007264:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007266:	46c0      	nop			; (mov r8, r8)
 8007268:	46bd      	mov	sp, r7
 800726a:	b002      	add	sp, #8
 800726c:	bd80      	pop	{r7, pc}
	...

08007270 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b082      	sub	sp, #8
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d101      	bne.n	8007282 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	e059      	b.n	8007336 <HAL_SPI_Init+0xc6>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));

  if(hspi->State == HAL_SPI_STATE_RESET)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2251      	movs	r2, #81	; 0x51
 8007286:	5c9b      	ldrb	r3, [r3, r2]
 8007288:	b2db      	uxtb	r3, r3
 800728a:	2b00      	cmp	r3, #0
 800728c:	d107      	bne.n	800729e <HAL_SPI_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	2250      	movs	r2, #80	; 0x50
 8007292:	2100      	movs	r1, #0
 8007294:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	0018      	movs	r0, r3
 800729a:	f000 f853 	bl	8007344 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2251      	movs	r2, #81	; 0x51
 80072a2:	2102      	movs	r1, #2
 80072a4:	5499      	strb	r1, [r3, r2]

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	687a      	ldr	r2, [r7, #4]
 80072ac:	6812      	ldr	r2, [r2, #0]
 80072ae:	6812      	ldr	r2, [r2, #0]
 80072b0:	2140      	movs	r1, #64	; 0x40
 80072b2:	438a      	bics	r2, r1
 80072b4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	687a      	ldr	r2, [r7, #4]
 80072bc:	6851      	ldr	r1, [r2, #4]
 80072be:	687a      	ldr	r2, [r7, #4]
 80072c0:	6892      	ldr	r2, [r2, #8]
 80072c2:	4311      	orrs	r1, r2
 80072c4:	687a      	ldr	r2, [r7, #4]
 80072c6:	68d2      	ldr	r2, [r2, #12]
 80072c8:	4311      	orrs	r1, r2
 80072ca:	687a      	ldr	r2, [r7, #4]
 80072cc:	6912      	ldr	r2, [r2, #16]
 80072ce:	4311      	orrs	r1, r2
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	6952      	ldr	r2, [r2, #20]
 80072d4:	4311      	orrs	r1, r2
 80072d6:	687a      	ldr	r2, [r7, #4]
 80072d8:	6990      	ldr	r0, [r2, #24]
 80072da:	2280      	movs	r2, #128	; 0x80
 80072dc:	0092      	lsls	r2, r2, #2
 80072de:	4002      	ands	r2, r0
 80072e0:	4311      	orrs	r1, r2
 80072e2:	687a      	ldr	r2, [r7, #4]
 80072e4:	69d2      	ldr	r2, [r2, #28]
 80072e6:	4311      	orrs	r1, r2
 80072e8:	687a      	ldr	r2, [r7, #4]
 80072ea:	6a12      	ldr	r2, [r2, #32]
 80072ec:	4311      	orrs	r1, r2
 80072ee:	687a      	ldr	r2, [r7, #4]
 80072f0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80072f2:	430a      	orrs	r2, r1
 80072f4:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	6992      	ldr	r2, [r2, #24]
 80072fe:	0c12      	lsrs	r2, r2, #16
 8007300:	2104      	movs	r1, #4
 8007302:	4011      	ands	r1, r2
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007308:	430a      	orrs	r2, r1
 800730a:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	687a      	ldr	r2, [r7, #4]
 8007312:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007314:	611a      	str	r2, [r3, #16]
  
#if !defined(STM32L011xx) && !defined(STM32L021xx) && !defined(STM32L031xx) && !defined(STM32L041xx)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	6812      	ldr	r2, [r2, #0]
 800731e:	69d2      	ldr	r2, [r2, #28]
 8007320:	4907      	ldr	r1, [pc, #28]	; (8007340 <HAL_SPI_Init+0xd0>)
 8007322:	400a      	ands	r2, r1
 8007324:	61da      	str	r2, [r3, #28]
#endif
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2200      	movs	r2, #0
 800732a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2251      	movs	r2, #81	; 0x51
 8007330:	2101      	movs	r1, #1
 8007332:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8007334:	2300      	movs	r3, #0
}
 8007336:	0018      	movs	r0, r3
 8007338:	46bd      	mov	sp, r7
 800733a:	b002      	add	sp, #8
 800733c:	bd80      	pop	{r7, pc}
 800733e:	46c0      	nop			; (mov r8, r8)
 8007340:	fffff7ff 	.word	0xfffff7ff

08007344 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
 {
 8007344:	b580      	push	{r7, lr}
 8007346:	b082      	sub	sp, #8
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function Should not be modified, when the callback is needed,
             the HAL_SPI_MspInit could be implenetd in the user file
  */
}
 800734c:	46c0      	nop			; (mov r8, r8)
 800734e:	46bd      	mov	sp, r7
 8007350:	b002      	add	sp, #8
 8007352:	bd80      	pop	{r7, pc}

08007354 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b086      	sub	sp, #24
 8007358:	af00      	add	r7, sp, #0
 800735a:	60f8      	str	r0, [r7, #12]
 800735c:	60b9      	str	r1, [r7, #8]
 800735e:	603b      	str	r3, [r7, #0]
 8007360:	1dbb      	adds	r3, r7, #6
 8007362:	801a      	strh	r2, [r3, #0]

  if(hspi->State == HAL_SPI_STATE_READY)
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	2251      	movs	r2, #81	; 0x51
 8007368:	5c9b      	ldrb	r3, [r3, r2]
 800736a:	b2db      	uxtb	r3, r3
 800736c:	2b01      	cmp	r3, #1
 800736e:	d000      	beq.n	8007372 <HAL_SPI_Transmit+0x1e>
 8007370:	e139      	b.n	80075e6 <HAL_SPI_Transmit+0x292>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d003      	beq.n	8007380 <HAL_SPI_Transmit+0x2c>
 8007378:	1dbb      	adds	r3, r7, #6
 800737a:	881b      	ldrh	r3, [r3, #0]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d101      	bne.n	8007384 <HAL_SPI_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007380:	2301      	movs	r3, #1
 8007382:	e131      	b.n	80075e8 <HAL_SPI_Transmit+0x294>

    /* Check the parameters */
    assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

    /* Process Locked */
    __HAL_LOCK(hspi);
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	2250      	movs	r2, #80	; 0x50
 8007388:	5c9b      	ldrb	r3, [r3, r2]
 800738a:	2b01      	cmp	r3, #1
 800738c:	d101      	bne.n	8007392 <HAL_SPI_Transmit+0x3e>
 800738e:	2302      	movs	r3, #2
 8007390:	e12a      	b.n	80075e8 <HAL_SPI_Transmit+0x294>
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2250      	movs	r2, #80	; 0x50
 8007396:	2101      	movs	r1, #1
 8007398:	5499      	strb	r1, [r3, r2]

    /* Configure communication */
    hspi->State = HAL_SPI_STATE_BUSY_TX;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2251      	movs	r2, #81	; 0x51
 800739e:	2112      	movs	r1, #18
 80073a0:	5499      	strb	r1, [r3, r2]
    hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	2200      	movs	r2, #0
 80073a6:	655a      	str	r2, [r3, #84]	; 0x54

    hspi->pTxBuffPtr  = pData;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	68ba      	ldr	r2, [r7, #8]
 80073ac:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->TxXferSize  = Size;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	1dba      	adds	r2, r7, #6
 80073b2:	8812      	ldrh	r2, [r2, #0]
 80073b4:	869a      	strh	r2, [r3, #52]	; 0x34
    hspi->TxXferCount = Size;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	1dba      	adds	r2, r7, #6
 80073ba:	8812      	ldrh	r2, [r2, #0]
 80073bc:	86da      	strh	r2, [r3, #54]	; 0x36

    /*Init field not used in handle to zero */
    hspi->TxISR = 0U;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2200      	movs	r2, #0
 80073c2:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->RxISR = 0U;
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	2200      	movs	r2, #0
 80073c8:	649a      	str	r2, [r3, #72]	; 0x48
    hspi->pRxBuffPtr  = NULL;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2200      	movs	r2, #0
 80073ce:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->RxXferSize  = 0U;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2200      	movs	r2, #0
 80073d4:	879a      	strh	r2, [r3, #60]	; 0x3c
    hspi->RxXferCount = 0U;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	2200      	movs	r2, #0
 80073da:	87da      	strh	r2, [r3, #62]	; 0x3e

    /* Reset CRC Calculation */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80073e0:	2380      	movs	r3, #128	; 0x80
 80073e2:	019b      	lsls	r3, r3, #6
 80073e4:	429a      	cmp	r2, r3
 80073e6:	d110      	bne.n	800740a <HAL_SPI_Transmit+0xb6>
    {
      SPI_RESET_CRC(hspi);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	68fa      	ldr	r2, [r7, #12]
 80073ee:	6812      	ldr	r2, [r2, #0]
 80073f0:	6812      	ldr	r2, [r2, #0]
 80073f2:	497f      	ldr	r1, [pc, #508]	; (80075f0 <HAL_SPI_Transmit+0x29c>)
 80073f4:	400a      	ands	r2, r1
 80073f6:	601a      	str	r2, [r3, #0]
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	68fa      	ldr	r2, [r7, #12]
 80073fe:	6812      	ldr	r2, [r2, #0]
 8007400:	6812      	ldr	r2, [r2, #0]
 8007402:	2180      	movs	r1, #128	; 0x80
 8007404:	0189      	lsls	r1, r1, #6
 8007406:	430a      	orrs	r2, r1
 8007408:	601a      	str	r2, [r3, #0]
    }

    if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	689a      	ldr	r2, [r3, #8]
 800740e:	2380      	movs	r3, #128	; 0x80
 8007410:	021b      	lsls	r3, r3, #8
 8007412:	429a      	cmp	r2, r3
 8007414:	d108      	bne.n	8007428 <HAL_SPI_Transmit+0xd4>
    {
      /* Configure communication direction : 1Line */
      SPI_1LINE_TX(hspi);
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	68fa      	ldr	r2, [r7, #12]
 800741c:	6812      	ldr	r2, [r2, #0]
 800741e:	6812      	ldr	r2, [r2, #0]
 8007420:	2180      	movs	r1, #128	; 0x80
 8007422:	01c9      	lsls	r1, r1, #7
 8007424:	430a      	orrs	r2, r1
 8007426:	601a      	str	r2, [r3, #0]
    }

    /* Check if the SPI is already enabled */ 
    if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	681b      	ldr	r3, [r3, #0]
 800742e:	2240      	movs	r2, #64	; 0x40
 8007430:	4013      	ands	r3, r2
 8007432:	2b40      	cmp	r3, #64	; 0x40
 8007434:	d007      	beq.n	8007446 <HAL_SPI_Transmit+0xf2>
    {
      /* Enable SPI peripheral */
      __HAL_SPI_ENABLE(hspi);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68fa      	ldr	r2, [r7, #12]
 800743c:	6812      	ldr	r2, [r2, #0]
 800743e:	6812      	ldr	r2, [r2, #0]
 8007440:	2140      	movs	r1, #64	; 0x40
 8007442:	430a      	orrs	r2, r1
 8007444:	601a      	str	r2, [r3, #0]
    }

    /* Transmit data in 8 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d148      	bne.n	80074e0 <HAL_SPI_Transmit+0x18c>
    {
      if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01U))
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d004      	beq.n	8007460 <HAL_SPI_Transmit+0x10c>
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800745a:	b29b      	uxth	r3, r3
 800745c:	2b01      	cmp	r3, #1
 800745e:	d12a      	bne.n	80074b6 <HAL_SPI_Transmit+0x162>
      {
        hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	68fa      	ldr	r2, [r7, #12]
 8007466:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007468:	1c50      	adds	r0, r2, #1
 800746a:	68f9      	ldr	r1, [r7, #12]
 800746c:	6308      	str	r0, [r1, #48]	; 0x30
 800746e:	7812      	ldrb	r2, [r2, #0]
 8007470:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007476:	b29b      	uxth	r3, r3
 8007478:	3b01      	subs	r3, #1
 800747a:	b29a      	uxth	r2, r3
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	86da      	strh	r2, [r3, #54]	; 0x36
      }

      while(hspi->TxXferCount > 0U)
 8007480:	e019      	b.n	80074b6 <HAL_SPI_Transmit+0x162>
      {
        /* Wait until TXE flag is set to send data */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	68f8      	ldr	r0, [r7, #12]
 8007486:	2200      	movs	r2, #0
 8007488:	2102      	movs	r1, #2
 800748a:	f000 fd8d 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 800748e:	1e03      	subs	r3, r0, #0
 8007490:	d001      	beq.n	8007496 <HAL_SPI_Transmit+0x142>
        { 
          return HAL_TIMEOUT;
 8007492:	2303      	movs	r3, #3
 8007494:	e0a8      	b.n	80075e8 <HAL_SPI_Transmit+0x294>
        }
        hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	68fa      	ldr	r2, [r7, #12]
 800749c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800749e:	1c50      	adds	r0, r2, #1
 80074a0:	68f9      	ldr	r1, [r7, #12]
 80074a2:	6308      	str	r0, [r1, #48]	; 0x30
 80074a4:	7812      	ldrb	r2, [r2, #0]
 80074a6:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	3b01      	subs	r3, #1
 80074b0:	b29a      	uxth	r2, r3
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	86da      	strh	r2, [r3, #54]	; 0x36
      while(hspi->TxXferCount > 0U)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074ba:	b29b      	uxth	r3, r3
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d1e0      	bne.n	8007482 <HAL_SPI_Transmit+0x12e>
      }
      /* Enable CRC Transmission */
      if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) 
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80074c4:	2380      	movs	r3, #128	; 0x80
 80074c6:	019b      	lsls	r3, r3, #6
 80074c8:	429a      	cmp	r2, r3
 80074ca:	d155      	bne.n	8007578 <HAL_SPI_Transmit+0x224>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	6812      	ldr	r2, [r2, #0]
 80074d4:	6812      	ldr	r2, [r2, #0]
 80074d6:	2180      	movs	r1, #128	; 0x80
 80074d8:	0149      	lsls	r1, r1, #5
 80074da:	430a      	orrs	r2, r1
 80074dc:	601a      	str	r2, [r3, #0]
 80074de:	e04b      	b.n	8007578 <HAL_SPI_Transmit+0x224>
      }
    }
    /* Transmit data in 16 Bit mode */
    else
    {
      if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	685b      	ldr	r3, [r3, #4]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d004      	beq.n	80074f2 <HAL_SPI_Transmit+0x19e>
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	d12e      	bne.n	8007550 <HAL_SPI_Transmit+0x1fc>
      {
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	68fa      	ldr	r2, [r7, #12]
 80074f8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80074fa:	8812      	ldrh	r2, [r2, #0]
 80074fc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr+=2U;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007502:	1c9a      	adds	r2, r3, #2
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800750c:	b29b      	uxth	r3, r3
 800750e:	3b01      	subs	r3, #1
 8007510:	b29a      	uxth	r2, r3
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	86da      	strh	r2, [r3, #54]	; 0x36
      }

      while(hspi->TxXferCount > 0U)
 8007516:	e01b      	b.n	8007550 <HAL_SPI_Transmit+0x1fc>
      {
        /* Wait until TXE flag is set to send data */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	68f8      	ldr	r0, [r7, #12]
 800751c:	2200      	movs	r2, #0
 800751e:	2102      	movs	r1, #2
 8007520:	f000 fd42 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 8007524:	1e03      	subs	r3, r0, #0
 8007526:	d001      	beq.n	800752c <HAL_SPI_Transmit+0x1d8>
        { 
          return HAL_TIMEOUT;
 8007528:	2303      	movs	r3, #3
 800752a:	e05d      	b.n	80075e8 <HAL_SPI_Transmit+0x294>
        }
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	68fa      	ldr	r2, [r7, #12]
 8007532:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007534:	8812      	ldrh	r2, [r2, #0]
 8007536:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr+=2U;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800753c:	1c9a      	adds	r2, r3, #2
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007546:	b29b      	uxth	r3, r3
 8007548:	3b01      	subs	r3, #1
 800754a:	b29a      	uxth	r2, r3
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	86da      	strh	r2, [r3, #54]	; 0x36
      while(hspi->TxXferCount > 0U)
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007554:	b29b      	uxth	r3, r3
 8007556:	2b00      	cmp	r3, #0
 8007558:	d1de      	bne.n	8007518 <HAL_SPI_Transmit+0x1c4>
      }
      /* Enable CRC Transmission */
      if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) 
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800755e:	2380      	movs	r3, #128	; 0x80
 8007560:	019b      	lsls	r3, r3, #6
 8007562:	429a      	cmp	r2, r3
 8007564:	d108      	bne.n	8007578 <HAL_SPI_Transmit+0x224>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	68fa      	ldr	r2, [r7, #12]
 800756c:	6812      	ldr	r2, [r2, #0]
 800756e:	6812      	ldr	r2, [r2, #0]
 8007570:	2180      	movs	r1, #128	; 0x80
 8007572:	0149      	lsls	r1, r1, #5
 8007574:	430a      	orrs	r2, r1
 8007576:	601a      	str	r2, [r3, #0]
      }
    }

    /* Wait until TXE flag is set to send data */
    if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8007578:	683b      	ldr	r3, [r7, #0]
 800757a:	68f8      	ldr	r0, [r7, #12]
 800757c:	2200      	movs	r2, #0
 800757e:	2102      	movs	r1, #2
 8007580:	f000 fd12 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 8007584:	1e03      	subs	r3, r0, #0
 8007586:	d007      	beq.n	8007598 <HAL_SPI_Transmit+0x244>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800758c:	2220      	movs	r2, #32
 800758e:	431a      	orrs	r2, r3
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007594:	2303      	movs	r3, #3
 8007596:	e027      	b.n	80075e8 <HAL_SPI_Transmit+0x294>
    }

    /* Wait until Busy flag is reset before disabling SPI */
    if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout) != HAL_OK)
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	68f8      	ldr	r0, [r7, #12]
 800759c:	2201      	movs	r2, #1
 800759e:	2180      	movs	r1, #128	; 0x80
 80075a0:	f000 fd02 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 80075a4:	1e03      	subs	r3, r0, #0
 80075a6:	d007      	beq.n	80075b8 <HAL_SPI_Transmit+0x264>
    { 
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075ac:	2220      	movs	r2, #32
 80075ae:	431a      	orrs	r2, r3
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80075b4:	2303      	movs	r3, #3
 80075b6:	e017      	b.n	80075e8 <HAL_SPI_Transmit+0x294>
    }
 
    /* Clear OVERUN flag in 2 Lines communication mode because received is not read */
    if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d108      	bne.n	80075d2 <HAL_SPI_Transmit+0x27e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	68db      	ldr	r3, [r3, #12]
 80075c6:	617b      	str	r3, [r7, #20]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	617b      	str	r3, [r7, #20]
 80075d0:	697b      	ldr	r3, [r7, #20]
    }

    hspi->State = HAL_SPI_STATE_READY; 
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	2251      	movs	r2, #81	; 0x51
 80075d6:	2101      	movs	r1, #1
 80075d8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	2250      	movs	r2, #80	; 0x50
 80075de:	2100      	movs	r1, #0
 80075e0:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80075e2:	2300      	movs	r3, #0
 80075e4:	e000      	b.n	80075e8 <HAL_SPI_Transmit+0x294>
  }
  else
  {
    return HAL_BUSY;
 80075e6:	2302      	movs	r3, #2
  }
}
 80075e8:	0018      	movs	r0, r3
 80075ea:	46bd      	mov	sp, r7
 80075ec:	b006      	add	sp, #24
 80075ee:	bd80      	pop	{r7, pc}
 80075f0:	ffffdfff 	.word	0xffffdfff

080075f4 <HAL_SPI_Receive>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80075f4:	b590      	push	{r4, r7, lr}
 80075f6:	b089      	sub	sp, #36	; 0x24
 80075f8:	af02      	add	r7, sp, #8
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	60b9      	str	r1, [r7, #8]
 80075fe:	603b      	str	r3, [r7, #0]
 8007600:	1dbb      	adds	r3, r7, #6
 8007602:	801a      	strh	r2, [r3, #0]
  __IO uint16_t tmpreg = 0U;
 8007604:	2316      	movs	r3, #22
 8007606:	18fb      	adds	r3, r7, r3
 8007608:	2200      	movs	r2, #0
 800760a:	801a      	strh	r2, [r3, #0]

  if(hspi->State == HAL_SPI_STATE_READY)
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	2251      	movs	r2, #81	; 0x51
 8007610:	5c9b      	ldrb	r3, [r3, r2]
 8007612:	b2db      	uxtb	r3, r3
 8007614:	2b01      	cmp	r3, #1
 8007616:	d000      	beq.n	800761a <HAL_SPI_Receive+0x26>
 8007618:	e182      	b.n	8007920 <HAL_SPI_Receive+0x32c>
  {
    if((pData == NULL ) || (Size == 0U)) 
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d003      	beq.n	8007628 <HAL_SPI_Receive+0x34>
 8007620:	1dbb      	adds	r3, r7, #6
 8007622:	881b      	ldrh	r3, [r3, #0]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d101      	bne.n	800762c <HAL_SPI_Receive+0x38>
    {
      return  HAL_ERROR;
 8007628:	2301      	movs	r3, #1
 800762a:	e17a      	b.n	8007922 <HAL_SPI_Receive+0x32e>
    }

    /* Process Locked */
    __HAL_LOCK(hspi);
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	2250      	movs	r2, #80	; 0x50
 8007630:	5c9b      	ldrb	r3, [r3, r2]
 8007632:	2b01      	cmp	r3, #1
 8007634:	d101      	bne.n	800763a <HAL_SPI_Receive+0x46>
 8007636:	2302      	movs	r3, #2
 8007638:	e173      	b.n	8007922 <HAL_SPI_Receive+0x32e>
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2250      	movs	r2, #80	; 0x50
 800763e:	2101      	movs	r1, #1
 8007640:	5499      	strb	r1, [r3, r2]

    /* Configure communication */
    hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	2251      	movs	r2, #81	; 0x51
 8007646:	2122      	movs	r1, #34	; 0x22
 8007648:	5499      	strb	r1, [r3, r2]
    hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2200      	movs	r2, #0
 800764e:	655a      	str	r2, [r3, #84]	; 0x54

    hspi->pRxBuffPtr  = pData;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	68ba      	ldr	r2, [r7, #8]
 8007654:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->RxXferSize  = Size;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	1dba      	adds	r2, r7, #6
 800765a:	8812      	ldrh	r2, [r2, #0]
 800765c:	879a      	strh	r2, [r3, #60]	; 0x3c
    hspi->RxXferCount = Size;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	1dba      	adds	r2, r7, #6
 8007662:	8812      	ldrh	r2, [r2, #0]
 8007664:	87da      	strh	r2, [r3, #62]	; 0x3e

    /*Init field not used in handle to zero */
    hspi->RxISR = 0U;
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2200      	movs	r2, #0
 800766a:	649a      	str	r2, [r3, #72]	; 0x48
    hspi->TxISR = 0U;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2200      	movs	r2, #0
 8007670:	64da      	str	r2, [r3, #76]	; 0x4c
    hspi->pTxBuffPtr  = NULL;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	2200      	movs	r2, #0
 8007676:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->TxXferSize  = 0U;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	2200      	movs	r2, #0
 800767c:	869a      	strh	r2, [r3, #52]	; 0x34
    hspi->TxXferCount = 0U;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2200      	movs	r2, #0
 8007682:	86da      	strh	r2, [r3, #54]	; 0x36

    /* Configure communication direction : 1Line */
    if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	689a      	ldr	r2, [r3, #8]
 8007688:	2380      	movs	r3, #128	; 0x80
 800768a:	021b      	lsls	r3, r3, #8
 800768c:	429a      	cmp	r2, r3
 800768e:	d107      	bne.n	80076a0 <HAL_SPI_Receive+0xac>
    {
      SPI_1LINE_RX(hspi);
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	68fa      	ldr	r2, [r7, #12]
 8007696:	6812      	ldr	r2, [r2, #0]
 8007698:	6812      	ldr	r2, [r2, #0]
 800769a:	49a4      	ldr	r1, [pc, #656]	; (800792c <HAL_SPI_Receive+0x338>)
 800769c:	400a      	ands	r2, r1
 800769e:	601a      	str	r2, [r3, #0]
    }

    /* Reset CRC Calculation */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80076a4:	2380      	movs	r3, #128	; 0x80
 80076a6:	019b      	lsls	r3, r3, #6
 80076a8:	429a      	cmp	r2, r3
 80076aa:	d110      	bne.n	80076ce <HAL_SPI_Receive+0xda>
    {
      SPI_RESET_CRC(hspi);
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	68fa      	ldr	r2, [r7, #12]
 80076b2:	6812      	ldr	r2, [r2, #0]
 80076b4:	6812      	ldr	r2, [r2, #0]
 80076b6:	499e      	ldr	r1, [pc, #632]	; (8007930 <HAL_SPI_Receive+0x33c>)
 80076b8:	400a      	ands	r2, r1
 80076ba:	601a      	str	r2, [r3, #0]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	68fa      	ldr	r2, [r7, #12]
 80076c2:	6812      	ldr	r2, [r2, #0]
 80076c4:	6812      	ldr	r2, [r2, #0]
 80076c6:	2180      	movs	r1, #128	; 0x80
 80076c8:	0189      	lsls	r1, r1, #6
 80076ca:	430a      	orrs	r2, r1
 80076cc:	601a      	str	r2, [r3, #0]
    }
    
    if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	685a      	ldr	r2, [r3, #4]
 80076d2:	2382      	movs	r3, #130	; 0x82
 80076d4:	005b      	lsls	r3, r3, #1
 80076d6:	429a      	cmp	r2, r3
 80076d8:	d113      	bne.n	8007702 <HAL_SPI_Receive+0x10e>
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d10f      	bne.n	8007702 <HAL_SPI_Receive+0x10e>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hspi);
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2250      	movs	r2, #80	; 0x50
 80076e6:	2100      	movs	r1, #0
 80076e8:	5499      	strb	r1, [r3, r2]

      /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
      return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80076ea:	1dbb      	adds	r3, r7, #6
 80076ec:	881c      	ldrh	r4, [r3, #0]
 80076ee:	68ba      	ldr	r2, [r7, #8]
 80076f0:	68b9      	ldr	r1, [r7, #8]
 80076f2:	68f8      	ldr	r0, [r7, #12]
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	9300      	str	r3, [sp, #0]
 80076f8:	0023      	movs	r3, r4
 80076fa:	f000 f91b 	bl	8007934 <HAL_SPI_TransmitReceive>
 80076fe:	0003      	movs	r3, r0
 8007700:	e10f      	b.n	8007922 <HAL_SPI_Receive+0x32e>
    }

    /* Check if the SPI is already enabled */ 
    if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	2240      	movs	r2, #64	; 0x40
 800770a:	4013      	ands	r3, r2
 800770c:	2b40      	cmp	r3, #64	; 0x40
 800770e:	d007      	beq.n	8007720 <HAL_SPI_Receive+0x12c>
    {
      /* Enable SPI peripheral */
      __HAL_SPI_ENABLE(hspi);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	68fa      	ldr	r2, [r7, #12]
 8007716:	6812      	ldr	r2, [r2, #0]
 8007718:	6812      	ldr	r2, [r2, #0]
 800771a:	2140      	movs	r1, #64	; 0x40
 800771c:	430a      	orrs	r2, r1
 800771e:	601a      	str	r2, [r3, #0]
    }

    /* Receive data in 8 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	68db      	ldr	r3, [r3, #12]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d14d      	bne.n	80077c4 <HAL_SPI_Receive+0x1d0>
    {
      while(hspi->RxXferCount > 1U)
 8007728:	e01a      	b.n	8007760 <HAL_SPI_Receive+0x16c>
      {
        /* Wait until RXNE flag is set */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	68f8      	ldr	r0, [r7, #12]
 800772e:	2200      	movs	r2, #0
 8007730:	2101      	movs	r1, #1
 8007732:	f000 fc39 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 8007736:	1e03      	subs	r3, r0, #0
 8007738:	d001      	beq.n	800773e <HAL_SPI_Receive+0x14a>
        { 
          return HAL_TIMEOUT;
 800773a:	2303      	movs	r3, #3
 800773c:	e0f1      	b.n	8007922 <HAL_SPI_Receive+0x32e>
        }

        (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007742:	1c59      	adds	r1, r3, #1
 8007744:	68fa      	ldr	r2, [r7, #12]
 8007746:	6391      	str	r1, [r2, #56]	; 0x38
 8007748:	68fa      	ldr	r2, [r7, #12]
 800774a:	6812      	ldr	r2, [r2, #0]
 800774c:	68d2      	ldr	r2, [r2, #12]
 800774e:	b2d2      	uxtb	r2, r2
 8007750:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007756:	b29b      	uxth	r3, r3
 8007758:	3b01      	subs	r3, #1
 800775a:	b29a      	uxth	r2, r3
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	87da      	strh	r2, [r3, #62]	; 0x3e
      while(hspi->RxXferCount > 1U)
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007764:	b29b      	uxth	r3, r3
 8007766:	2b01      	cmp	r3, #1
 8007768:	d8df      	bhi.n	800772a <HAL_SPI_Receive+0x136>
      }
      /* Enable CRC Reception */
      if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) 
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800776e:	2380      	movs	r3, #128	; 0x80
 8007770:	019b      	lsls	r3, r3, #6
 8007772:	429a      	cmp	r2, r3
 8007774:	d13a      	bne.n	80077ec <HAL_SPI_Receive+0x1f8>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	68fa      	ldr	r2, [r7, #12]
 800777c:	6812      	ldr	r2, [r2, #0]
 800777e:	6812      	ldr	r2, [r2, #0]
 8007780:	2180      	movs	r1, #128	; 0x80
 8007782:	0149      	lsls	r1, r1, #5
 8007784:	430a      	orrs	r2, r1
 8007786:	601a      	str	r2, [r3, #0]
 8007788:	e030      	b.n	80077ec <HAL_SPI_Receive+0x1f8>
    else
    {
      while(hspi->RxXferCount > 1U)
      {
        /* Wait until RXNE flag is set to read data */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	68f8      	ldr	r0, [r7, #12]
 800778e:	2200      	movs	r2, #0
 8007790:	2101      	movs	r1, #1
 8007792:	f000 fc09 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 8007796:	1e03      	subs	r3, r0, #0
 8007798:	d001      	beq.n	800779e <HAL_SPI_Receive+0x1aa>
        { 
          return HAL_TIMEOUT;
 800779a:	2303      	movs	r3, #3
 800779c:	e0c1      	b.n	8007922 <HAL_SPI_Receive+0x32e>
        }

        *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	68db      	ldr	r3, [r3, #12]
 80077a8:	b29b      	uxth	r3, r3
 80077aa:	8013      	strh	r3, [r2, #0]
        hspi->pRxBuffPtr+=2U;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077b0:	1c9a      	adds	r2, r3, #2
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077ba:	b29b      	uxth	r3, r3
 80077bc:	3b01      	subs	r3, #1
 80077be:	b29a      	uxth	r2, r3
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	87da      	strh	r2, [r3, #62]	; 0x3e
      while(hspi->RxXferCount > 1U)
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d8dd      	bhi.n	800778a <HAL_SPI_Receive+0x196>
      }
      /* Enable CRC Reception */
      if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) 
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80077d2:	2380      	movs	r3, #128	; 0x80
 80077d4:	019b      	lsls	r3, r3, #6
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d108      	bne.n	80077ec <HAL_SPI_Receive+0x1f8>
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	68fa      	ldr	r2, [r7, #12]
 80077e0:	6812      	ldr	r2, [r2, #0]
 80077e2:	6812      	ldr	r2, [r2, #0]
 80077e4:	2180      	movs	r1, #128	; 0x80
 80077e6:	0149      	lsls	r1, r1, #5
 80077e8:	430a      	orrs	r2, r1
 80077ea:	601a      	str	r2, [r3, #0]
      }
    }

    /* Wait until RXNE flag is set */
    if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	68f8      	ldr	r0, [r7, #12]
 80077f0:	2200      	movs	r2, #0
 80077f2:	2101      	movs	r1, #1
 80077f4:	f000 fbd8 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 80077f8:	1e03      	subs	r3, r0, #0
 80077fa:	d001      	beq.n	8007800 <HAL_SPI_Receive+0x20c>
    { 
      return HAL_TIMEOUT;
 80077fc:	2303      	movs	r3, #3
 80077fe:	e090      	b.n	8007922 <HAL_SPI_Receive+0x32e>
    }

    /* Receive last data in 8 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	68db      	ldr	r3, [r3, #12]
 8007804:	2b00      	cmp	r3, #0
 8007806:	d10a      	bne.n	800781e <HAL_SPI_Receive+0x22a>
    {
      (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800780c:	1c59      	adds	r1, r3, #1
 800780e:	68fa      	ldr	r2, [r7, #12]
 8007810:	6391      	str	r1, [r2, #56]	; 0x38
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	6812      	ldr	r2, [r2, #0]
 8007816:	68d2      	ldr	r2, [r2, #12]
 8007818:	b2d2      	uxtb	r2, r2
 800781a:	701a      	strb	r2, [r3, #0]
 800781c:	e00b      	b.n	8007836 <HAL_SPI_Receive+0x242>
    }
    /* Receive last data in 16 Bit mode */
    else
    {
      *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	68db      	ldr	r3, [r3, #12]
 8007828:	b29b      	uxth	r3, r3
 800782a:	8013      	strh	r3, [r2, #0]
      hspi->pRxBuffPtr+=2U;
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007830:	1c9a      	adds	r2, r3, #2
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	639a      	str	r2, [r3, #56]	; 0x38
    }
    hspi->RxXferCount--;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800783a:	b29b      	uxth	r3, r3
 800783c:	3b01      	subs	r3, #1
 800783e:	b29a      	uxth	r2, r3
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	87da      	strh	r2, [r3, #62]	; 0x3e

    /* If CRC computation is enabled */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007848:	2380      	movs	r3, #128	; 0x80
 800784a:	019b      	lsls	r3, r3, #6
 800784c:	429a      	cmp	r2, r3
 800784e:	d119      	bne.n	8007884 <HAL_SPI_Receive+0x290>
    {
      /* Wait until RXNE flag is set: CRC Received */
      if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	68f8      	ldr	r0, [r7, #12]
 8007854:	2200      	movs	r2, #0
 8007856:	2101      	movs	r1, #1
 8007858:	f000 fba6 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 800785c:	1e03      	subs	r3, r0, #0
 800785e:	d007      	beq.n	8007870 <HAL_SPI_Receive+0x27c>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007864:	2202      	movs	r2, #2
 8007866:	431a      	orrs	r2, r3
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800786c:	2303      	movs	r3, #3
 800786e:	e058      	b.n	8007922 <HAL_SPI_Receive+0x32e>
      }

      /* Read CRC to clear RXNE flag */
      tmpreg = hspi->Instance->DR;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	b29a      	uxth	r2, r3
 8007878:	2316      	movs	r3, #22
 800787a:	18fb      	adds	r3, r7, r3
 800787c:	801a      	strh	r2, [r3, #0]
      UNUSED(tmpreg);		/* avoid warning on tmpreg affectation with stupid compiler */
 800787e:	2316      	movs	r3, #22
 8007880:	18fb      	adds	r3, r7, r3
 8007882:	881b      	ldrh	r3, [r3, #0]
    }
    
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	685a      	ldr	r2, [r3, #4]
 8007888:	2382      	movs	r3, #130	; 0x82
 800788a:	005b      	lsls	r3, r3, #1
 800788c:	429a      	cmp	r2, r3
 800788e:	d113      	bne.n	80078b8 <HAL_SPI_Receive+0x2c4>
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	689a      	ldr	r2, [r3, #8]
 8007894:	2380      	movs	r3, #128	; 0x80
 8007896:	021b      	lsls	r3, r3, #8
 8007898:	429a      	cmp	r2, r3
 800789a:	d005      	beq.n	80078a8 <HAL_SPI_Receive+0x2b4>
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	689a      	ldr	r2, [r3, #8]
 80078a0:	2380      	movs	r3, #128	; 0x80
 80078a2:	00db      	lsls	r3, r3, #3
 80078a4:	429a      	cmp	r2, r3
 80078a6:	d107      	bne.n	80078b8 <HAL_SPI_Receive+0x2c4>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	68fa      	ldr	r2, [r7, #12]
 80078ae:	6812      	ldr	r2, [r2, #0]
 80078b0:	6812      	ldr	r2, [r2, #0]
 80078b2:	2140      	movs	r1, #64	; 0x40
 80078b4:	438a      	bics	r2, r1
 80078b6:	601a      	str	r2, [r3, #0]
    }

    hspi->State = HAL_SPI_STATE_READY;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2251      	movs	r2, #81	; 0x51
 80078bc:	2101      	movs	r1, #1
 80078be:	5499      	strb	r1, [r3, r2]

    /* Check if CRC error occurred */
    if((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET))
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80078c4:	2380      	movs	r3, #128	; 0x80
 80078c6:	019b      	lsls	r3, r3, #6
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d123      	bne.n	8007914 <HAL_SPI_Receive+0x320>
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	2210      	movs	r2, #16
 80078d4:	4013      	ands	r3, r2
 80078d6:	2b10      	cmp	r3, #16
 80078d8:	d11c      	bne.n	8007914 <HAL_SPI_Receive+0x320>
    {  
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078de:	2202      	movs	r2, #2
 80078e0:	431a      	orrs	r2, r3
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Reset CRC Calculation */
      SPI_RESET_CRC(hspi);
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	68fa      	ldr	r2, [r7, #12]
 80078ec:	6812      	ldr	r2, [r2, #0]
 80078ee:	6812      	ldr	r2, [r2, #0]
 80078f0:	490f      	ldr	r1, [pc, #60]	; (8007930 <HAL_SPI_Receive+0x33c>)
 80078f2:	400a      	ands	r2, r1
 80078f4:	601a      	str	r2, [r3, #0]
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	68fa      	ldr	r2, [r7, #12]
 80078fc:	6812      	ldr	r2, [r2, #0]
 80078fe:	6812      	ldr	r2, [r2, #0]
 8007900:	2180      	movs	r1, #128	; 0x80
 8007902:	0189      	lsls	r1, r1, #6
 8007904:	430a      	orrs	r2, r1
 8007906:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hspi);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2250      	movs	r2, #80	; 0x50
 800790c:	2100      	movs	r1, #0
 800790e:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR; 
 8007910:	2301      	movs	r3, #1
 8007912:	e006      	b.n	8007922 <HAL_SPI_Receive+0x32e>
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	2250      	movs	r2, #80	; 0x50
 8007918:	2100      	movs	r1, #0
 800791a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800791c:	2300      	movs	r3, #0
 800791e:	e000      	b.n	8007922 <HAL_SPI_Receive+0x32e>
  }
  else
  {
    return HAL_BUSY;
 8007920:	2302      	movs	r3, #2
  }
}
 8007922:	0018      	movs	r0, r3
 8007924:	46bd      	mov	sp, r7
 8007926:	b007      	add	sp, #28
 8007928:	bd90      	pop	{r4, r7, pc}
 800792a:	46c0      	nop			; (mov r8, r8)
 800792c:	ffffbfff 	.word	0xffffbfff
 8007930:	ffffdfff 	.word	0xffffdfff

08007934 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b086      	sub	sp, #24
 8007938:	af00      	add	r7, sp, #0
 800793a:	60f8      	str	r0, [r7, #12]
 800793c:	60b9      	str	r1, [r7, #8]
 800793e:	607a      	str	r2, [r7, #4]
 8007940:	001a      	movs	r2, r3
 8007942:	1cbb      	adds	r3, r7, #2
 8007944:	801a      	strh	r2, [r3, #0]
  __IO uint16_t tmpreg = 0U;
 8007946:	2316      	movs	r3, #22
 8007948:	18fb      	adds	r3, r7, r3
 800794a:	2200      	movs	r2, #0
 800794c:	801a      	strh	r2, [r3, #0]

  if((hspi->State == HAL_SPI_STATE_READY) || (hspi->State == HAL_SPI_STATE_BUSY_RX))
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2251      	movs	r2, #81	; 0x51
 8007952:	5c9b      	ldrb	r3, [r3, r2]
 8007954:	b2db      	uxtb	r3, r3
 8007956:	2b01      	cmp	r3, #1
 8007958:	d006      	beq.n	8007968 <HAL_SPI_TransmitReceive+0x34>
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2251      	movs	r2, #81	; 0x51
 800795e:	5c9b      	ldrb	r3, [r3, r2]
 8007960:	b2db      	uxtb	r3, r3
 8007962:	2b22      	cmp	r3, #34	; 0x22
 8007964:	d000      	beq.n	8007968 <HAL_SPI_TransmitReceive+0x34>
 8007966:	e256      	b.n	8007e16 <HAL_SPI_TransmitReceive+0x4e2>
  {
    if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0U))
 8007968:	68bb      	ldr	r3, [r7, #8]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d006      	beq.n	800797c <HAL_SPI_TransmitReceive+0x48>
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2b00      	cmp	r3, #0
 8007972:	d003      	beq.n	800797c <HAL_SPI_TransmitReceive+0x48>
 8007974:	1cbb      	adds	r3, r7, #2
 8007976:	881b      	ldrh	r3, [r3, #0]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d101      	bne.n	8007980 <HAL_SPI_TransmitReceive+0x4c>
    {
      return  HAL_ERROR;
 800797c:	2301      	movs	r3, #1
 800797e:	e24b      	b.n	8007e18 <HAL_SPI_TransmitReceive+0x4e4>

    /* Check the parameters */
    assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

    /* Process Locked */
    __HAL_LOCK(hspi);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2250      	movs	r2, #80	; 0x50
 8007984:	5c9b      	ldrb	r3, [r3, r2]
 8007986:	2b01      	cmp	r3, #1
 8007988:	d101      	bne.n	800798e <HAL_SPI_TransmitReceive+0x5a>
 800798a:	2302      	movs	r3, #2
 800798c:	e244      	b.n	8007e18 <HAL_SPI_TransmitReceive+0x4e4>
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	2250      	movs	r2, #80	; 0x50
 8007992:	2101      	movs	r1, #1
 8007994:	5499      	strb	r1, [r3, r2]
 
    /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
    if(hspi->State == HAL_SPI_STATE_READY)
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2251      	movs	r2, #81	; 0x51
 800799a:	5c9b      	ldrb	r3, [r3, r2]
 800799c:	b2db      	uxtb	r3, r3
 800799e:	2b01      	cmp	r3, #1
 80079a0:	d103      	bne.n	80079aa <HAL_SPI_TransmitReceive+0x76>
    {
      hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2251      	movs	r2, #81	; 0x51
 80079a6:	2132      	movs	r1, #50	; 0x32
 80079a8:	5499      	strb	r1, [r3, r2]
    }

     /* Configure communication */   
    hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2200      	movs	r2, #0
 80079ae:	655a      	str	r2, [r3, #84]	; 0x54

    hspi->pRxBuffPtr  = pRxData;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	687a      	ldr	r2, [r7, #4]
 80079b4:	639a      	str	r2, [r3, #56]	; 0x38
    hspi->RxXferSize  = Size;
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	1cba      	adds	r2, r7, #2
 80079ba:	8812      	ldrh	r2, [r2, #0]
 80079bc:	879a      	strh	r2, [r3, #60]	; 0x3c
    hspi->RxXferCount = Size;  
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	1cba      	adds	r2, r7, #2
 80079c2:	8812      	ldrh	r2, [r2, #0]
 80079c4:	87da      	strh	r2, [r3, #62]	; 0x3e
    
    hspi->pTxBuffPtr  = pTxData;
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	68ba      	ldr	r2, [r7, #8]
 80079ca:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->TxXferSize  = Size; 
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	1cba      	adds	r2, r7, #2
 80079d0:	8812      	ldrh	r2, [r2, #0]
 80079d2:	869a      	strh	r2, [r3, #52]	; 0x34
    hspi->TxXferCount = Size;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	1cba      	adds	r2, r7, #2
 80079d8:	8812      	ldrh	r2, [r2, #0]
 80079da:	86da      	strh	r2, [r3, #54]	; 0x36

    /*Init field not used in handle to zero */
    hspi->RxISR = 0U;
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2200      	movs	r2, #0
 80079e0:	649a      	str	r2, [r3, #72]	; 0x48
    hspi->TxISR = 0U;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	2200      	movs	r2, #0
 80079e6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Reset CRC Calculation */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80079ec:	2380      	movs	r3, #128	; 0x80
 80079ee:	019b      	lsls	r3, r3, #6
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d110      	bne.n	8007a16 <HAL_SPI_TransmitReceive+0xe2>
    {
      SPI_RESET_CRC(hspi);
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	68fa      	ldr	r2, [r7, #12]
 80079fa:	6812      	ldr	r2, [r2, #0]
 80079fc:	6812      	ldr	r2, [r2, #0]
 80079fe:	49ca      	ldr	r1, [pc, #808]	; (8007d28 <HAL_SPI_TransmitReceive+0x3f4>)
 8007a00:	400a      	ands	r2, r1
 8007a02:	601a      	str	r2, [r3, #0]
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	68fa      	ldr	r2, [r7, #12]
 8007a0a:	6812      	ldr	r2, [r2, #0]
 8007a0c:	6812      	ldr	r2, [r2, #0]
 8007a0e:	2180      	movs	r1, #128	; 0x80
 8007a10:	0189      	lsls	r1, r1, #6
 8007a12:	430a      	orrs	r2, r1
 8007a14:	601a      	str	r2, [r3, #0]
    }

    /* Check if the SPI is already enabled */ 
    if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	2240      	movs	r2, #64	; 0x40
 8007a1e:	4013      	ands	r3, r2
 8007a20:	2b40      	cmp	r3, #64	; 0x40
 8007a22:	d007      	beq.n	8007a34 <HAL_SPI_TransmitReceive+0x100>
    {
      /* Enable SPI peripheral */
      __HAL_SPI_ENABLE(hspi);
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	68fa      	ldr	r2, [r7, #12]
 8007a2a:	6812      	ldr	r2, [r2, #0]
 8007a2c:	6812      	ldr	r2, [r2, #0]
 8007a2e:	2140      	movs	r1, #64	; 0x40
 8007a30:	430a      	orrs	r2, r1
 8007a32:	601a      	str	r2, [r3, #0]
    }

    /* Transmit and Receive data in 16 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	68da      	ldr	r2, [r3, #12]
 8007a38:	2380      	movs	r3, #128	; 0x80
 8007a3a:	011b      	lsls	r3, r3, #4
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d000      	beq.n	8007a42 <HAL_SPI_TransmitReceive+0x10e>
 8007a40:	e0c8      	b.n	8007bd4 <HAL_SPI_TransmitReceive+0x2a0>
    {
      if((hspi->Init.Mode == SPI_MODE_SLAVE) || ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->TxXferCount == 0x01U)))
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d00a      	beq.n	8007a60 <HAL_SPI_TransmitReceive+0x12c>
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	685a      	ldr	r2, [r3, #4]
 8007a4e:	2382      	movs	r3, #130	; 0x82
 8007a50:	005b      	lsls	r3, r3, #1
 8007a52:	429a      	cmp	r2, r3
 8007a54:	d116      	bne.n	8007a84 <HAL_SPI_TransmitReceive+0x150>
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d111      	bne.n	8007a84 <HAL_SPI_TransmitReceive+0x150>
      {
        hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	68fa      	ldr	r2, [r7, #12]
 8007a66:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007a68:	8812      	ldrh	r2, [r2, #0]
 8007a6a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr+=2U;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a70:	1c9a      	adds	r2, r3, #2
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a7a:	b29b      	uxth	r3, r3
 8007a7c:	3b01      	subs	r3, #1
 8007a7e:	b29a      	uxth	r2, r3
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	86da      	strh	r2, [r3, #54]	; 0x36
      }
      if(hspi->TxXferCount == 0U)
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a88:	b29b      	uxth	r3, r3
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d000      	beq.n	8007a90 <HAL_SPI_TransmitReceive+0x15c>
 8007a8e:	e079      	b.n	8007b84 <HAL_SPI_TransmitReceive+0x250>
      {
        /* Enable CRC Transmission */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a94:	2380      	movs	r3, #128	; 0x80
 8007a96:	019b      	lsls	r3, r3, #6
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d108      	bne.n	8007aae <HAL_SPI_TransmitReceive+0x17a>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	68fa      	ldr	r2, [r7, #12]
 8007aa2:	6812      	ldr	r2, [r2, #0]
 8007aa4:	6812      	ldr	r2, [r2, #0]
 8007aa6:	2180      	movs	r1, #128	; 0x80
 8007aa8:	0149      	lsls	r1, r1, #5
 8007aaa:	430a      	orrs	r2, r1
 8007aac:	601a      	str	r2, [r3, #0]
        }

        /* Wait until RXNE flag is set */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8007aae:	6a3b      	ldr	r3, [r7, #32]
 8007ab0:	68f8      	ldr	r0, [r7, #12]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	2101      	movs	r1, #1
 8007ab6:	f000 fa77 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 8007aba:	1e03      	subs	r3, r0, #0
 8007abc:	d001      	beq.n	8007ac2 <HAL_SPI_TransmitReceive+0x18e>
        { 
          return HAL_TIMEOUT;
 8007abe:	2303      	movs	r3, #3
 8007ac0:	e1aa      	b.n	8007e18 <HAL_SPI_TransmitReceive+0x4e4>
        }

        *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	68db      	ldr	r3, [r3, #12]
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	8013      	strh	r3, [r2, #0]
        hspi->pRxBuffPtr+=2U;
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ad4:	1c9a      	adds	r2, r3, #2
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	3b01      	subs	r3, #1
 8007ae2:	b29a      	uxth	r2, r3
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007ae8:	e131      	b.n	8007d4e <HAL_SPI_TransmitReceive+0x41a>
      else
      {
        while(hspi->TxXferCount > 0U)
        {
          /* Wait until TXE flag is set to send data */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8007aea:	6a3b      	ldr	r3, [r7, #32]
 8007aec:	68f8      	ldr	r0, [r7, #12]
 8007aee:	2200      	movs	r2, #0
 8007af0:	2102      	movs	r1, #2
 8007af2:	f000 fa59 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 8007af6:	1e03      	subs	r3, r0, #0
 8007af8:	d001      	beq.n	8007afe <HAL_SPI_TransmitReceive+0x1ca>
          { 
            return HAL_TIMEOUT;
 8007afa:	2303      	movs	r3, #3
 8007afc:	e18c      	b.n	8007e18 <HAL_SPI_TransmitReceive+0x4e4>
          }

          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	68fa      	ldr	r2, [r7, #12]
 8007b04:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007b06:	8812      	ldrh	r2, [r2, #0]
 8007b08:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr+=2U;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b0e:	1c9a      	adds	r2, r3, #2
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	631a      	str	r2, [r3, #48]	; 0x30
          hspi->TxXferCount--;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	3b01      	subs	r3, #1
 8007b1c:	b29a      	uxth	r2, r3
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	86da      	strh	r2, [r3, #54]	; 0x36

          /* Enable CRC Transmission */
          if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d10e      	bne.n	8007b4a <HAL_SPI_TransmitReceive+0x216>
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b30:	2380      	movs	r3, #128	; 0x80
 8007b32:	019b      	lsls	r3, r3, #6
 8007b34:	429a      	cmp	r2, r3
 8007b36:	d108      	bne.n	8007b4a <HAL_SPI_TransmitReceive+0x216>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	68fa      	ldr	r2, [r7, #12]
 8007b3e:	6812      	ldr	r2, [r2, #0]
 8007b40:	6812      	ldr	r2, [r2, #0]
 8007b42:	2180      	movs	r1, #128	; 0x80
 8007b44:	0149      	lsls	r1, r1, #5
 8007b46:	430a      	orrs	r2, r1
 8007b48:	601a      	str	r2, [r3, #0]
          }

          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8007b4a:	6a3b      	ldr	r3, [r7, #32]
 8007b4c:	68f8      	ldr	r0, [r7, #12]
 8007b4e:	2200      	movs	r2, #0
 8007b50:	2101      	movs	r1, #1
 8007b52:	f000 fa29 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 8007b56:	1e03      	subs	r3, r0, #0
 8007b58:	d001      	beq.n	8007b5e <HAL_SPI_TransmitReceive+0x22a>
          { 
            return HAL_TIMEOUT;
 8007b5a:	2303      	movs	r3, #3
 8007b5c:	e15c      	b.n	8007e18 <HAL_SPI_TransmitReceive+0x4e4>
          }

          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	68db      	ldr	r3, [r3, #12]
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	8013      	strh	r3, [r2, #0]
          hspi->pRxBuffPtr+=2U;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b70:	1c9a      	adds	r2, r3, #2
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->RxXferCount--;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b7a:	b29b      	uxth	r3, r3
 8007b7c:	3b01      	subs	r3, #1
 8007b7e:	b29a      	uxth	r2, r3
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	87da      	strh	r2, [r3, #62]	; 0x3e
        while(hspi->TxXferCount > 0U)
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d1ad      	bne.n	8007aea <HAL_SPI_TransmitReceive+0x1b6>
        }
        /* Receive the last byte */
        if(hspi->Init.Mode == SPI_MODE_SLAVE)
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	685b      	ldr	r3, [r3, #4]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d000      	beq.n	8007b98 <HAL_SPI_TransmitReceive+0x264>
 8007b96:	e0da      	b.n	8007d4e <HAL_SPI_TransmitReceive+0x41a>
        {
          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8007b98:	6a3b      	ldr	r3, [r7, #32]
 8007b9a:	68f8      	ldr	r0, [r7, #12]
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	2101      	movs	r1, #1
 8007ba0:	f000 fa02 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 8007ba4:	1e03      	subs	r3, r0, #0
 8007ba6:	d001      	beq.n	8007bac <HAL_SPI_TransmitReceive+0x278>
          {
            return HAL_TIMEOUT;
 8007ba8:	2303      	movs	r3, #3
 8007baa:	e135      	b.n	8007e18 <HAL_SPI_TransmitReceive+0x4e4>
          }
          
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	68db      	ldr	r3, [r3, #12]
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	8013      	strh	r3, [r2, #0]
          hspi->pRxBuffPtr+=2U;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bbe:	1c9a      	adds	r2, r3, #2
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->RxXferCount--;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	3b01      	subs	r3, #1
 8007bcc:	b29a      	uxth	r2, r3
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007bd2:	e0bc      	b.n	8007d4e <HAL_SPI_TransmitReceive+0x41a>
      }
    }
    /* Transmit and Receive data in 8 Bit mode */
    else
    {
      if((hspi->Init.Mode == SPI_MODE_SLAVE) || ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->TxXferCount == 0x01U)))
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	685b      	ldr	r3, [r3, #4]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d00a      	beq.n	8007bf2 <HAL_SPI_TransmitReceive+0x2be>
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	685a      	ldr	r2, [r3, #4]
 8007be0:	2382      	movs	r3, #130	; 0x82
 8007be2:	005b      	lsls	r3, r3, #1
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d114      	bne.n	8007c12 <HAL_SPI_TransmitReceive+0x2de>
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007bec:	b29b      	uxth	r3, r3
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d10f      	bne.n	8007c12 <HAL_SPI_TransmitReceive+0x2de>
      {
        hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	68fa      	ldr	r2, [r7, #12]
 8007bf8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007bfa:	1c50      	adds	r0, r2, #1
 8007bfc:	68f9      	ldr	r1, [r7, #12]
 8007bfe:	6308      	str	r0, [r1, #48]	; 0x30
 8007c00:	7812      	ldrb	r2, [r2, #0]
 8007c02:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	3b01      	subs	r3, #1
 8007c0c:	b29a      	uxth	r2, r3
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	86da      	strh	r2, [r3, #54]	; 0x36
      }
      if(hspi->TxXferCount == 0U)
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d000      	beq.n	8007c1e <HAL_SPI_TransmitReceive+0x2ea>
 8007c1c:	e070      	b.n	8007d00 <HAL_SPI_TransmitReceive+0x3cc>
      {
        /* Enable CRC Transmission */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007c22:	2380      	movs	r3, #128	; 0x80
 8007c24:	019b      	lsls	r3, r3, #6
 8007c26:	429a      	cmp	r2, r3
 8007c28:	d108      	bne.n	8007c3c <HAL_SPI_TransmitReceive+0x308>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	68fa      	ldr	r2, [r7, #12]
 8007c30:	6812      	ldr	r2, [r2, #0]
 8007c32:	6812      	ldr	r2, [r2, #0]
 8007c34:	2180      	movs	r1, #128	; 0x80
 8007c36:	0149      	lsls	r1, r1, #5
 8007c38:	430a      	orrs	r2, r1
 8007c3a:	601a      	str	r2, [r3, #0]
        }

        /* Wait until RXNE flag is set */
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8007c3c:	6a3b      	ldr	r3, [r7, #32]
 8007c3e:	68f8      	ldr	r0, [r7, #12]
 8007c40:	2200      	movs	r2, #0
 8007c42:	2101      	movs	r1, #1
 8007c44:	f000 f9b0 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 8007c48:	1e03      	subs	r3, r0, #0
 8007c4a:	d001      	beq.n	8007c50 <HAL_SPI_TransmitReceive+0x31c>
        {
          return HAL_TIMEOUT;
 8007c4c:	2303      	movs	r3, #3
 8007c4e:	e0e3      	b.n	8007e18 <HAL_SPI_TransmitReceive+0x4e4>
        }

        (*hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c62:	b29b      	uxth	r3, r3
 8007c64:	3b01      	subs	r3, #1
 8007c66:	b29a      	uxth	r2, r3
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007c6c:	e06f      	b.n	8007d4e <HAL_SPI_TransmitReceive+0x41a>
      else
      {
        while(hspi->TxXferCount > 0U)
        {
          /* Wait until TXE flag is set to send data */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8007c6e:	6a3b      	ldr	r3, [r7, #32]
 8007c70:	68f8      	ldr	r0, [r7, #12]
 8007c72:	2200      	movs	r2, #0
 8007c74:	2102      	movs	r1, #2
 8007c76:	f000 f997 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 8007c7a:	1e03      	subs	r3, r0, #0
 8007c7c:	d001      	beq.n	8007c82 <HAL_SPI_TransmitReceive+0x34e>
          {
            return HAL_TIMEOUT;
 8007c7e:	2303      	movs	r3, #3
 8007c80:	e0ca      	b.n	8007e18 <HAL_SPI_TransmitReceive+0x4e4>
          }

          hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	68fa      	ldr	r2, [r7, #12]
 8007c88:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007c8a:	1c50      	adds	r0, r2, #1
 8007c8c:	68f9      	ldr	r1, [r7, #12]
 8007c8e:	6308      	str	r0, [r1, #48]	; 0x30
 8007c90:	7812      	ldrb	r2, [r2, #0]
 8007c92:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	3b01      	subs	r3, #1
 8007c9c:	b29a      	uxth	r2, r3
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	86da      	strh	r2, [r3, #54]	; 0x36

          /* Enable CRC Transmission */
          if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ca6:	b29b      	uxth	r3, r3
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d10e      	bne.n	8007cca <HAL_SPI_TransmitReceive+0x396>
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007cb0:	2380      	movs	r3, #128	; 0x80
 8007cb2:	019b      	lsls	r3, r3, #6
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d108      	bne.n	8007cca <HAL_SPI_TransmitReceive+0x396>
          {
            SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	68fa      	ldr	r2, [r7, #12]
 8007cbe:	6812      	ldr	r2, [r2, #0]
 8007cc0:	6812      	ldr	r2, [r2, #0]
 8007cc2:	2180      	movs	r1, #128	; 0x80
 8007cc4:	0149      	lsls	r1, r1, #5
 8007cc6:	430a      	orrs	r2, r1
 8007cc8:	601a      	str	r2, [r3, #0]
          }

          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8007cca:	6a3b      	ldr	r3, [r7, #32]
 8007ccc:	68f8      	ldr	r0, [r7, #12]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	2101      	movs	r1, #1
 8007cd2:	f000 f969 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 8007cd6:	1e03      	subs	r3, r0, #0
 8007cd8:	d001      	beq.n	8007cde <HAL_SPI_TransmitReceive+0x3aa>
          {
            return HAL_TIMEOUT;
 8007cda:	2303      	movs	r3, #3
 8007cdc:	e09c      	b.n	8007e18 <HAL_SPI_TransmitReceive+0x4e4>
          }

          (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ce2:	1c59      	adds	r1, r3, #1
 8007ce4:	68fa      	ldr	r2, [r7, #12]
 8007ce6:	6391      	str	r1, [r2, #56]	; 0x38
 8007ce8:	68fa      	ldr	r2, [r7, #12]
 8007cea:	6812      	ldr	r2, [r2, #0]
 8007cec:	68d2      	ldr	r2, [r2, #12]
 8007cee:	b2d2      	uxtb	r2, r2
 8007cf0:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cf6:	b29b      	uxth	r3, r3
 8007cf8:	3b01      	subs	r3, #1
 8007cfa:	b29a      	uxth	r2, r3
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	87da      	strh	r2, [r3, #62]	; 0x3e
        while(hspi->TxXferCount > 0U)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d04:	b29b      	uxth	r3, r3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d1b1      	bne.n	8007c6e <HAL_SPI_TransmitReceive+0x33a>
        }
        if(hspi->Init.Mode == SPI_MODE_SLAVE)
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	685b      	ldr	r3, [r3, #4]
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d11d      	bne.n	8007d4e <HAL_SPI_TransmitReceive+0x41a>
        {
          /* Wait until RXNE flag is set */
          if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8007d12:	6a3b      	ldr	r3, [r7, #32]
 8007d14:	68f8      	ldr	r0, [r7, #12]
 8007d16:	2200      	movs	r2, #0
 8007d18:	2101      	movs	r1, #1
 8007d1a:	f000 f945 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 8007d1e:	1e03      	subs	r3, r0, #0
 8007d20:	d004      	beq.n	8007d2c <HAL_SPI_TransmitReceive+0x3f8>
          {
            return HAL_TIMEOUT;
 8007d22:	2303      	movs	r3, #3
 8007d24:	e078      	b.n	8007e18 <HAL_SPI_TransmitReceive+0x4e4>
 8007d26:	46c0      	nop			; (mov r8, r8)
 8007d28:	ffffdfff 	.word	0xffffdfff
          }
          
          (*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d30:	1c59      	adds	r1, r3, #1
 8007d32:	68fa      	ldr	r2, [r7, #12]
 8007d34:	6391      	str	r1, [r2, #56]	; 0x38
 8007d36:	68fa      	ldr	r2, [r7, #12]
 8007d38:	6812      	ldr	r2, [r2, #0]
 8007d3a:	68d2      	ldr	r2, [r2, #12]
 8007d3c:	b2d2      	uxtb	r2, r2
 8007d3e:	701a      	strb	r2, [r3, #0]
          hspi->RxXferCount--;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	3b01      	subs	r3, #1
 8007d48:	b29a      	uxth	r2, r3
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
      }
    }

    /* Read CRC from DR to close CRC calculation process */
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007d52:	2380      	movs	r3, #128	; 0x80
 8007d54:	019b      	lsls	r3, r3, #6
 8007d56:	429a      	cmp	r2, r3
 8007d58:	d119      	bne.n	8007d8e <HAL_SPI_TransmitReceive+0x45a>
    {
      /* Wait until RXNE flag is set */
      if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout) != HAL_OK)
 8007d5a:	6a3b      	ldr	r3, [r7, #32]
 8007d5c:	68f8      	ldr	r0, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	2101      	movs	r1, #1
 8007d62:	f000 f921 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 8007d66:	1e03      	subs	r3, r0, #0
 8007d68:	d007      	beq.n	8007d7a <HAL_SPI_TransmitReceive+0x446>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d6e:	2202      	movs	r2, #2
 8007d70:	431a      	orrs	r2, r3
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007d76:	2303      	movs	r3, #3
 8007d78:	e04e      	b.n	8007e18 <HAL_SPI_TransmitReceive+0x4e4>
      }
      /* Read CRC */
      tmpreg = hspi->Instance->DR;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	68db      	ldr	r3, [r3, #12]
 8007d80:	b29a      	uxth	r2, r3
 8007d82:	2316      	movs	r3, #22
 8007d84:	18fb      	adds	r3, r7, r3
 8007d86:	801a      	strh	r2, [r3, #0]
      UNUSED(tmpreg);		/* avoid warning on tmpreg affectation with stupid compiler */
 8007d88:	2316      	movs	r3, #22
 8007d8a:	18fb      	adds	r3, r7, r3
 8007d8c:	881b      	ldrh	r3, [r3, #0]
    }

    /* Wait until Busy flag is reset before disabling SPI */
    if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout) != HAL_OK)
 8007d8e:	6a3b      	ldr	r3, [r7, #32]
 8007d90:	68f8      	ldr	r0, [r7, #12]
 8007d92:	2201      	movs	r2, #1
 8007d94:	2180      	movs	r1, #128	; 0x80
 8007d96:	f000 f907 	bl	8007fa8 <SPI_WaitOnFlagUntilTimeout>
 8007d9a:	1e03      	subs	r3, r0, #0
 8007d9c:	d007      	beq.n	8007dae <HAL_SPI_TransmitReceive+0x47a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007da2:	2220      	movs	r2, #32
 8007da4:	431a      	orrs	r2, r3
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007daa:	2303      	movs	r3, #3
 8007dac:	e034      	b.n	8007e18 <HAL_SPI_TransmitReceive+0x4e4>
    }
    
    hspi->State = HAL_SPI_STATE_READY;
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2251      	movs	r2, #81	; 0x51
 8007db2:	2101      	movs	r1, #1
 8007db4:	5499      	strb	r1, [r3, r2]

    /* Check if CRC error occurred */
    if((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET))
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007dba:	2380      	movs	r3, #128	; 0x80
 8007dbc:	019b      	lsls	r3, r3, #6
 8007dbe:	429a      	cmp	r2, r3
 8007dc0:	d123      	bne.n	8007e0a <HAL_SPI_TransmitReceive+0x4d6>
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	689b      	ldr	r3, [r3, #8]
 8007dc8:	2210      	movs	r2, #16
 8007dca:	4013      	ands	r3, r2
 8007dcc:	2b10      	cmp	r3, #16
 8007dce:	d11c      	bne.n	8007e0a <HAL_SPI_TransmitReceive+0x4d6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007dd4:	2202      	movs	r2, #2
 8007dd6:	431a      	orrs	r2, r3
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	655a      	str	r2, [r3, #84]	; 0x54

      SPI_RESET_CRC(hspi);
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	68fa      	ldr	r2, [r7, #12]
 8007de2:	6812      	ldr	r2, [r2, #0]
 8007de4:	6812      	ldr	r2, [r2, #0]
 8007de6:	490e      	ldr	r1, [pc, #56]	; (8007e20 <HAL_SPI_TransmitReceive+0x4ec>)
 8007de8:	400a      	ands	r2, r1
 8007dea:	601a      	str	r2, [r3, #0]
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	68fa      	ldr	r2, [r7, #12]
 8007df2:	6812      	ldr	r2, [r2, #0]
 8007df4:	6812      	ldr	r2, [r2, #0]
 8007df6:	2180      	movs	r1, #128	; 0x80
 8007df8:	0189      	lsls	r1, r1, #6
 8007dfa:	430a      	orrs	r2, r1
 8007dfc:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hspi);
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	2250      	movs	r2, #80	; 0x50
 8007e02:	2100      	movs	r1, #0
 8007e04:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR; 
 8007e06:	2301      	movs	r3, #1
 8007e08:	e006      	b.n	8007e18 <HAL_SPI_TransmitReceive+0x4e4>
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2250      	movs	r2, #80	; 0x50
 8007e0e:	2100      	movs	r1, #0
 8007e10:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8007e12:	2300      	movs	r3, #0
 8007e14:	e000      	b.n	8007e18 <HAL_SPI_TransmitReceive+0x4e4>
  }
  else
  {
    return HAL_BUSY;
 8007e16:	2302      	movs	r3, #2
  }
}
 8007e18:	0018      	movs	r0, r3
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	b006      	add	sp, #24
 8007e1e:	bd80      	pop	{r7, pc}
 8007e20:	ffffdfff 	.word	0xffffdfff

08007e24 <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b086      	sub	sp, #24
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  /* SPI in mode Receiver and Overrun not occurred ---------------------------*/
  if((__HAL_SPI_GET_IT_SOURCE(hspi, SPI_IT_RXNE) != RESET) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE) != RESET) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_OVR) == RESET))
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	685b      	ldr	r3, [r3, #4]
 8007e32:	2240      	movs	r2, #64	; 0x40
 8007e34:	4013      	ands	r3, r2
 8007e36:	2b40      	cmp	r3, #64	; 0x40
 8007e38:	d113      	bne.n	8007e62 <HAL_SPI_IRQHandler+0x3e>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	689b      	ldr	r3, [r3, #8]
 8007e40:	2201      	movs	r2, #1
 8007e42:	4013      	ands	r3, r2
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d10c      	bne.n	8007e62 <HAL_SPI_IRQHandler+0x3e>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	689b      	ldr	r3, [r3, #8]
 8007e4e:	2240      	movs	r2, #64	; 0x40
 8007e50:	4013      	ands	r3, r2
 8007e52:	2b40      	cmp	r3, #64	; 0x40
 8007e54:	d005      	beq.n	8007e62 <HAL_SPI_IRQHandler+0x3e>
  {
    hspi->RxISR(hspi);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e5a:	687a      	ldr	r2, [r7, #4]
 8007e5c:	0010      	movs	r0, r2
 8007e5e:	4798      	blx	r3
    return;
 8007e60:	e08b      	b.n	8007f7a <HAL_SPI_IRQHandler+0x156>
  }

  /* SPI in mode Tramitter ---------------------------------------------------*/
  if((__HAL_SPI_GET_IT_SOURCE(hspi, SPI_IT_TXE) != RESET) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE) != RESET))
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	2280      	movs	r2, #128	; 0x80
 8007e6a:	4013      	ands	r3, r2
 8007e6c:	2b80      	cmp	r3, #128	; 0x80
 8007e6e:	d10c      	bne.n	8007e8a <HAL_SPI_IRQHandler+0x66>
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	2202      	movs	r2, #2
 8007e78:	4013      	ands	r3, r2
 8007e7a:	2b02      	cmp	r3, #2
 8007e7c:	d105      	bne.n	8007e8a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e82:	687a      	ldr	r2, [r7, #4]
 8007e84:	0010      	movs	r0, r2
 8007e86:	4798      	blx	r3
    return;
 8007e88:	e077      	b.n	8007f7a <HAL_SPI_IRQHandler+0x156>
  }

  if(__HAL_SPI_GET_IT_SOURCE(hspi, SPI_IT_ERR) != RESET)
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	2220      	movs	r2, #32
 8007e92:	4013      	ands	r3, r2
 8007e94:	2b20      	cmp	r3, #32
 8007e96:	d170      	bne.n	8007f7a <HAL_SPI_IRQHandler+0x156>
  {
    /* SPI CRC error interrupt occurred ---------------------------------------*/
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	689b      	ldr	r3, [r3, #8]
 8007e9e:	2210      	movs	r2, #16
 8007ea0:	4013      	ands	r3, r2
 8007ea2:	2b10      	cmp	r3, #16
 8007ea4:	d10a      	bne.n	8007ebc <HAL_SPI_IRQHandler+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007eaa:	2202      	movs	r2, #2
 8007eac:	431a      	orrs	r2, r3
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	2211      	movs	r2, #17
 8007eb8:	4252      	negs	r2, r2
 8007eba:	609a      	str	r2, [r3, #8]
    }
    /* SPI Mode Fault error interrupt occurred --------------------------------*/
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_MODF) != RESET)
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	689b      	ldr	r3, [r3, #8]
 8007ec2:	2220      	movs	r2, #32
 8007ec4:	4013      	ands	r3, r2
 8007ec6:	2b20      	cmp	r3, #32
 8007ec8:	d112      	bne.n	8007ef0 <HAL_SPI_IRQHandler+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ece:	2201      	movs	r2, #1
 8007ed0:	431a      	orrs	r2, r3
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	689b      	ldr	r3, [r3, #8]
 8007edc:	617b      	str	r3, [r7, #20]
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	687a      	ldr	r2, [r7, #4]
 8007ee4:	6812      	ldr	r2, [r2, #0]
 8007ee6:	6812      	ldr	r2, [r2, #0]
 8007ee8:	2140      	movs	r1, #64	; 0x40
 8007eea:	438a      	bics	r2, r1
 8007eec:	601a      	str	r2, [r3, #0]
 8007eee:	697b      	ldr	r3, [r7, #20]
    }
    
    /* SPI Overrun error interrupt occurred -----------------------------------*/
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_OVR) != RESET)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	689b      	ldr	r3, [r3, #8]
 8007ef6:	2240      	movs	r2, #64	; 0x40
 8007ef8:	4013      	ands	r3, r2
 8007efa:	2b40      	cmp	r3, #64	; 0x40
 8007efc:	d114      	bne.n	8007f28 <HAL_SPI_IRQHandler+0x104>
    {
      if(hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2251      	movs	r2, #81	; 0x51
 8007f02:	5c9b      	ldrb	r3, [r3, r2]
 8007f04:	b2db      	uxtb	r3, r3
 8007f06:	2b12      	cmp	r3, #18
 8007f08:	d00e      	beq.n	8007f28 <HAL_SPI_IRQHandler+0x104>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f0e:	2204      	movs	r2, #4
 8007f10:	431a      	orrs	r2, r3
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);      
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	68db      	ldr	r3, [r3, #12]
 8007f1c:	613b      	str	r3, [r7, #16]
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	613b      	str	r3, [r7, #16]
 8007f26:	693b      	ldr	r3, [r7, #16]
      }
    }

    /* SPI Frame error interrupt occurred -------------------------------------*/
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_FRE) != RESET)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	689a      	ldr	r2, [r3, #8]
 8007f2e:	2380      	movs	r3, #128	; 0x80
 8007f30:	005b      	lsls	r3, r3, #1
 8007f32:	401a      	ands	r2, r3
 8007f34:	2380      	movs	r3, #128	; 0x80
 8007f36:	005b      	lsls	r3, r3, #1
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	d10a      	bne.n	8007f52 <HAL_SPI_IRQHandler+0x12e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f40:	2208      	movs	r2, #8
 8007f42:	431a      	orrs	r2, r3
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	689b      	ldr	r3, [r3, #8]
 8007f4e:	60fb      	str	r3, [r7, #12]
 8007f50:	68fb      	ldr	r3, [r7, #12]
    }

    /* Call the Error call Back in case of Errors */
    if(hspi->ErrorCode!=HAL_SPI_ERROR_NONE)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d00f      	beq.n	8007f7a <HAL_SPI_IRQHandler+0x156>
    {
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	687a      	ldr	r2, [r7, #4]
 8007f60:	6812      	ldr	r2, [r2, #0]
 8007f62:	6852      	ldr	r2, [r2, #4]
 8007f64:	21e0      	movs	r1, #224	; 0xe0
 8007f66:	438a      	bics	r2, r1
 8007f68:	605a      	str	r2, [r3, #4]
      hspi->State = HAL_SPI_STATE_READY;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2251      	movs	r2, #81	; 0x51
 8007f6e:	2101      	movs	r1, #1
 8007f70:	5499      	strb	r1, [r3, r2]
      HAL_SPI_ErrorCallback(hspi);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	0018      	movs	r0, r3
 8007f76:	f000 f803 	bl	8007f80 <HAL_SPI_ErrorCallback>
    }
  }
}
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	b006      	add	sp, #24
 8007f7e:	bd80      	pop	{r7, pc}

08007f80 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval None
  */
 __weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b082      	sub	sp, #8
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function Should not be modified, when the callback is needed,
            the HAL_SPI_ErrorCallback() could be implenetd in the user file.
            - The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred.
   */
}
 8007f88:	46c0      	nop			; (mov r8, r8)
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	b002      	add	sp, #8
 8007f8e:	bd80      	pop	{r7, pc}

08007f90 <HAL_SPI_GetState>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b082      	sub	sp, #8
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
  return hspi->State;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2251      	movs	r2, #81	; 0x51
 8007f9c:	5c9b      	ldrb	r3, [r3, r2]
 8007f9e:	b2db      	uxtb	r3, r3
}
 8007fa0:	0018      	movs	r0, r3
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	b002      	add	sp, #8
 8007fa6:	bd80      	pop	{r7, pc}

08007fa8 <SPI_WaitOnFlagUntilTimeout>:
  * @param  Status: Flag status to check: RESET or set
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status, uint32_t Timeout)  
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b086      	sub	sp, #24
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	60f8      	str	r0, [r7, #12]
 8007fb0:	60b9      	str	r1, [r7, #8]
 8007fb2:	603b      	str	r3, [r7, #0]
 8007fb4:	1dfb      	adds	r3, r7, #7
 8007fb6:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	617b      	str	r3, [r7, #20]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8007fbc:	f7fc fdce 	bl	8004b5c <HAL_GetTick>
 8007fc0:	0003      	movs	r3, r0
 8007fc2:	617b      	str	r3, [r7, #20]

  /* Wait until flag is set */
  if(Status == RESET)
 8007fc4:	1dfb      	adds	r3, r7, #7
 8007fc6:	781b      	ldrb	r3, [r3, #0]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d000      	beq.n	8007fce <SPI_WaitOnFlagUntilTimeout+0x26>
 8007fcc:	e087      	b.n	80080de <SPI_WaitOnFlagUntilTimeout+0x136>
  {
    while(__HAL_SPI_GET_FLAG(hspi, Flag) == RESET)
 8007fce:	e03e      	b.n	800804e <SPI_WaitOnFlagUntilTimeout+0xa6>
    {
      if(Timeout != HAL_MAX_DELAY)
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	3301      	adds	r3, #1
 8007fd4:	d03b      	beq.n	800804e <SPI_WaitOnFlagUntilTimeout+0xa6>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d007      	beq.n	8007fec <SPI_WaitOnFlagUntilTimeout+0x44>
 8007fdc:	f7fc fdbe 	bl	8004b5c <HAL_GetTick>
 8007fe0:	0002      	movs	r2, r0
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	1ad2      	subs	r2, r2, r3
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	429a      	cmp	r2, r3
 8007fea:	d930      	bls.n	800804e <SPI_WaitOnFlagUntilTimeout+0xa6>
          /* Disable the SPI and reset the CRC: the CRC value should be cleared
             on both master and slave sides in order to resynchronize the master
             and slave for their respective CRC calculation */

          /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
          __HAL_SPI_DISABLE_IT(hspi, (uint32_t)(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	68fa      	ldr	r2, [r7, #12]
 8007ff2:	6812      	ldr	r2, [r2, #0]
 8007ff4:	6852      	ldr	r2, [r2, #4]
 8007ff6:	21e0      	movs	r1, #224	; 0xe0
 8007ff8:	438a      	bics	r2, r1
 8007ffa:	605a      	str	r2, [r3, #4]

          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	68fa      	ldr	r2, [r7, #12]
 8008002:	6812      	ldr	r2, [r2, #0]
 8008004:	6812      	ldr	r2, [r2, #0]
 8008006:	2140      	movs	r1, #64	; 0x40
 8008008:	438a      	bics	r2, r1
 800800a:	601a      	str	r2, [r3, #0]

          /* Reset CRC Calculation */
          if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008010:	2380      	movs	r3, #128	; 0x80
 8008012:	019b      	lsls	r3, r3, #6
 8008014:	429a      	cmp	r2, r3
 8008016:	d110      	bne.n	800803a <SPI_WaitOnFlagUntilTimeout+0x92>
          {
            SPI_RESET_CRC(hspi);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	68fa      	ldr	r2, [r7, #12]
 800801e:	6812      	ldr	r2, [r2, #0]
 8008020:	6812      	ldr	r2, [r2, #0]
 8008022:	4935      	ldr	r1, [pc, #212]	; (80080f8 <SPI_WaitOnFlagUntilTimeout+0x150>)
 8008024:	400a      	ands	r2, r1
 8008026:	601a      	str	r2, [r3, #0]
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	68fa      	ldr	r2, [r7, #12]
 800802e:	6812      	ldr	r2, [r2, #0]
 8008030:	6812      	ldr	r2, [r2, #0]
 8008032:	2180      	movs	r1, #128	; 0x80
 8008034:	0189      	lsls	r1, r1, #6
 8008036:	430a      	orrs	r2, r1
 8008038:	601a      	str	r2, [r3, #0]
          }

          hspi->State= HAL_SPI_STATE_READY;
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	2251      	movs	r2, #81	; 0x51
 800803e:	2101      	movs	r1, #1
 8008040:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2250      	movs	r2, #80	; 0x50
 8008046:	2100      	movs	r1, #0
 8008048:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800804a:	2303      	movs	r3, #3
 800804c:	e050      	b.n	80080f0 <SPI_WaitOnFlagUntilTimeout+0x148>
    while(__HAL_SPI_GET_FLAG(hspi, Flag) == RESET)
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	689b      	ldr	r3, [r3, #8]
 8008054:	68ba      	ldr	r2, [r7, #8]
 8008056:	401a      	ands	r2, r3
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	429a      	cmp	r2, r3
 800805c:	d1b8      	bne.n	8007fd0 <SPI_WaitOnFlagUntilTimeout+0x28>
 800805e:	e046      	b.n	80080ee <SPI_WaitOnFlagUntilTimeout+0x146>
  }
  else
  {
    while(__HAL_SPI_GET_FLAG(hspi, Flag) != RESET)
    {
      if(Timeout != HAL_MAX_DELAY)
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	3301      	adds	r3, #1
 8008064:	d03b      	beq.n	80080de <SPI_WaitOnFlagUntilTimeout+0x136>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d007      	beq.n	800807c <SPI_WaitOnFlagUntilTimeout+0xd4>
 800806c:	f7fc fd76 	bl	8004b5c <HAL_GetTick>
 8008070:	0002      	movs	r2, r0
 8008072:	697b      	ldr	r3, [r7, #20]
 8008074:	1ad2      	subs	r2, r2, r3
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	429a      	cmp	r2, r3
 800807a:	d930      	bls.n	80080de <SPI_WaitOnFlagUntilTimeout+0x136>
          /* Disable the SPI and reset the CRC: the CRC value should be cleared
             on both master and slave sides in order to resynchronize the master
             and slave for their respective CRC calculation */

          /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
          __HAL_SPI_DISABLE_IT(hspi, (uint32_t)(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	68fa      	ldr	r2, [r7, #12]
 8008082:	6812      	ldr	r2, [r2, #0]
 8008084:	6852      	ldr	r2, [r2, #4]
 8008086:	21e0      	movs	r1, #224	; 0xe0
 8008088:	438a      	bics	r2, r1
 800808a:	605a      	str	r2, [r3, #4]

          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	68fa      	ldr	r2, [r7, #12]
 8008092:	6812      	ldr	r2, [r2, #0]
 8008094:	6812      	ldr	r2, [r2, #0]
 8008096:	2140      	movs	r1, #64	; 0x40
 8008098:	438a      	bics	r2, r1
 800809a:	601a      	str	r2, [r3, #0]

          /* Reset CRC Calculation */
          if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80080a0:	2380      	movs	r3, #128	; 0x80
 80080a2:	019b      	lsls	r3, r3, #6
 80080a4:	429a      	cmp	r2, r3
 80080a6:	d110      	bne.n	80080ca <SPI_WaitOnFlagUntilTimeout+0x122>
          {
            SPI_RESET_CRC(hspi);
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	68fa      	ldr	r2, [r7, #12]
 80080ae:	6812      	ldr	r2, [r2, #0]
 80080b0:	6812      	ldr	r2, [r2, #0]
 80080b2:	4911      	ldr	r1, [pc, #68]	; (80080f8 <SPI_WaitOnFlagUntilTimeout+0x150>)
 80080b4:	400a      	ands	r2, r1
 80080b6:	601a      	str	r2, [r3, #0]
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	68fa      	ldr	r2, [r7, #12]
 80080be:	6812      	ldr	r2, [r2, #0]
 80080c0:	6812      	ldr	r2, [r2, #0]
 80080c2:	2180      	movs	r1, #128	; 0x80
 80080c4:	0189      	lsls	r1, r1, #6
 80080c6:	430a      	orrs	r2, r1
 80080c8:	601a      	str	r2, [r3, #0]
          }

          hspi->State= HAL_SPI_STATE_READY;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	2251      	movs	r2, #81	; 0x51
 80080ce:	2101      	movs	r1, #1
 80080d0:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2250      	movs	r2, #80	; 0x50
 80080d6:	2100      	movs	r1, #0
 80080d8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80080da:	2303      	movs	r3, #3
 80080dc:	e008      	b.n	80080f0 <SPI_WaitOnFlagUntilTimeout+0x148>
    while(__HAL_SPI_GET_FLAG(hspi, Flag) != RESET)
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	689b      	ldr	r3, [r3, #8]
 80080e4:	68ba      	ldr	r2, [r7, #8]
 80080e6:	401a      	ands	r2, r3
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d0b8      	beq.n	8008060 <SPI_WaitOnFlagUntilTimeout+0xb8>
        }
      }
    }
  }
  return HAL_OK;
 80080ee:	2300      	movs	r3, #0
}
 80080f0:	0018      	movs	r0, r3
 80080f2:	46bd      	mov	sp, r7
 80080f4:	b006      	add	sp, #24
 80080f6:	bd80      	pop	{r7, pc}
 80080f8:	ffffdfff 	.word	0xffffdfff

080080fc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b082      	sub	sp, #8
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d101      	bne.n	800810e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800810a:	2301      	movs	r3, #1
 800810c:	e047      	b.n	800819e <HAL_UART_Init+0xa2>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if(huart->gState == HAL_UART_STATE_RESET)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2269      	movs	r2, #105	; 0x69
 8008112:	5c9b      	ldrb	r3, [r3, r2]
 8008114:	b2db      	uxtb	r3, r3
 8008116:	2b00      	cmp	r3, #0
 8008118:	d107      	bne.n	800812a <HAL_UART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2268      	movs	r2, #104	; 0x68
 800811e:	2100      	movs	r1, #0
 8008120:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	0018      	movs	r0, r3
 8008126:	f002 fe6d 	bl	800ae04 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2269      	movs	r2, #105	; 0x69
 800812e:	2124      	movs	r1, #36	; 0x24
 8008130:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	687a      	ldr	r2, [r7, #4]
 8008138:	6812      	ldr	r2, [r2, #0]
 800813a:	6812      	ldr	r2, [r2, #0]
 800813c:	2101      	movs	r1, #1
 800813e:	438a      	bics	r2, r1
 8008140:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008146:	2b00      	cmp	r3, #0
 8008148:	d003      	beq.n	8008152 <HAL_UART_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	0018      	movs	r0, r3
 800814e:	f000 fc1d 	bl	800898c <UART_AdvFeatureConfig>
  }

  if (UART_SetConfig(huart) == HAL_ERROR)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	0018      	movs	r0, r3
 8008156:	f000 f8cb 	bl	80082f0 <UART_SetConfig>
 800815a:	0003      	movs	r3, r0
 800815c:	2b01      	cmp	r3, #1
 800815e:	d101      	bne.n	8008164 <HAL_UART_Init+0x68>
  {
    return HAL_ERROR;
 8008160:	2301      	movs	r3, #1
 8008162:	e01c      	b.n	800819e <HAL_UART_Init+0xa2>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	687a      	ldr	r2, [r7, #4]
 800816a:	6812      	ldr	r2, [r2, #0]
 800816c:	6852      	ldr	r2, [r2, #4]
 800816e:	490e      	ldr	r1, [pc, #56]	; (80081a8 <HAL_UART_Init+0xac>)
 8008170:	400a      	ands	r2, r1
 8008172:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	687a      	ldr	r2, [r7, #4]
 800817a:	6812      	ldr	r2, [r2, #0]
 800817c:	6892      	ldr	r2, [r2, #8]
 800817e:	212a      	movs	r1, #42	; 0x2a
 8008180:	438a      	bics	r2, r1
 8008182:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	687a      	ldr	r2, [r7, #4]
 800818a:	6812      	ldr	r2, [r2, #0]
 800818c:	6812      	ldr	r2, [r2, #0]
 800818e:	2101      	movs	r1, #1
 8008190:	430a      	orrs	r2, r1
 8008192:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	0018      	movs	r0, r3
 8008198:	f000 fca4 	bl	8008ae4 <UART_CheckIdleState>
 800819c:	0003      	movs	r3, r0
}
 800819e:	0018      	movs	r0, r3
 80081a0:	46bd      	mov	sp, r7
 80081a2:	b002      	add	sp, #8
 80081a4:	bd80      	pop	{r7, pc}
 80081a6:	46c0      	nop			; (mov r8, r8)
 80081a8:	ffffb7ff 	.word	0xffffb7ff

080081ac <HAL_UART_Transmit>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b088      	sub	sp, #32
 80081b0:	af02      	add	r7, sp, #8
 80081b2:	60f8      	str	r0, [r7, #12]
 80081b4:	60b9      	str	r1, [r7, #8]
 80081b6:	603b      	str	r3, [r7, #0]
 80081b8:	1dbb      	adds	r3, r7, #6
 80081ba:	801a      	strh	r2, [r3, #0]
  uint16_t* tmp;
  uint32_t tickstart = 0;
 80081bc:	2300      	movs	r3, #0
 80081be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2269      	movs	r2, #105	; 0x69
 80081c4:	5c9b      	ldrb	r3, [r3, r2]
 80081c6:	b2db      	uxtb	r3, r3
 80081c8:	2b20      	cmp	r3, #32
 80081ca:	d000      	beq.n	80081ce <HAL_UART_Transmit+0x22>
 80081cc:	e08a      	b.n	80082e4 <HAL_UART_Transmit+0x138>
  {
    if((pData == NULL ) || (Size == 0U))
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d003      	beq.n	80081dc <HAL_UART_Transmit+0x30>
 80081d4:	1dbb      	adds	r3, r7, #6
 80081d6:	881b      	ldrh	r3, [r3, #0]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d101      	bne.n	80081e0 <HAL_UART_Transmit+0x34>
    {
      return  HAL_ERROR;
 80081dc:	2301      	movs	r3, #1
 80081de:	e082      	b.n	80082e6 <HAL_UART_Transmit+0x13a>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input paramter 
       should be aligned on a u16 frontier, as data to be filled into TDR will be 
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	689a      	ldr	r2, [r3, #8]
 80081e4:	2380      	movs	r3, #128	; 0x80
 80081e6:	015b      	lsls	r3, r3, #5
 80081e8:	429a      	cmp	r2, r3
 80081ea:	d109      	bne.n	8008200 <HAL_UART_Transmit+0x54>
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	691b      	ldr	r3, [r3, #16]
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d105      	bne.n	8008200 <HAL_UART_Transmit+0x54>
    {
      if((((uint32_t)pData)&1) != 0)
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	2201      	movs	r2, #1
 80081f8:	4013      	ands	r3, r2
 80081fa:	d001      	beq.n	8008200 <HAL_UART_Transmit+0x54>
      {
        return  HAL_ERROR;
 80081fc:	2301      	movs	r3, #1
 80081fe:	e072      	b.n	80082e6 <HAL_UART_Transmit+0x13a>
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2268      	movs	r2, #104	; 0x68
 8008204:	5c9b      	ldrb	r3, [r3, r2]
 8008206:	2b01      	cmp	r3, #1
 8008208:	d101      	bne.n	800820e <HAL_UART_Transmit+0x62>
 800820a:	2302      	movs	r3, #2
 800820c:	e06b      	b.n	80082e6 <HAL_UART_Transmit+0x13a>
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	2268      	movs	r2, #104	; 0x68
 8008212:	2101      	movs	r1, #1
 8008214:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	2200      	movs	r2, #0
 800821a:	66da      	str	r2, [r3, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2269      	movs	r2, #105	; 0x69
 8008220:	2121      	movs	r1, #33	; 0x21
 8008222:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8008224:	f7fc fc9a 	bl	8004b5c <HAL_GetTick>
 8008228:	0003      	movs	r3, r0
 800822a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize = Size;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	1dba      	adds	r2, r7, #6
 8008230:	2150      	movs	r1, #80	; 0x50
 8008232:	8812      	ldrh	r2, [r2, #0]
 8008234:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	1dba      	adds	r2, r7, #6
 800823a:	2152      	movs	r1, #82	; 0x52
 800823c:	8812      	ldrh	r2, [r2, #0]
 800823e:	525a      	strh	r2, [r3, r1]
    while(huart->TxXferCount > 0U)
 8008240:	e033      	b.n	80082aa <HAL_UART_Transmit+0xfe>
    {
      huart->TxXferCount--;
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2252      	movs	r2, #82	; 0x52
 8008246:	5a9b      	ldrh	r3, [r3, r2]
 8008248:	b29b      	uxth	r3, r3
 800824a:	3b01      	subs	r3, #1
 800824c:	b299      	uxth	r1, r3
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	2252      	movs	r2, #82	; 0x52
 8008252:	5299      	strh	r1, [r3, r2]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008254:	697a      	ldr	r2, [r7, #20]
 8008256:	68f8      	ldr	r0, [r7, #12]
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	9300      	str	r3, [sp, #0]
 800825c:	0013      	movs	r3, r2
 800825e:	2200      	movs	r2, #0
 8008260:	2180      	movs	r1, #128	; 0x80
 8008262:	f000 fc89 	bl	8008b78 <UART_WaitOnFlagUntilTimeout>
 8008266:	1e03      	subs	r3, r0, #0
 8008268:	d001      	beq.n	800826e <HAL_UART_Transmit+0xc2>
      {
        return HAL_TIMEOUT;
 800826a:	2303      	movs	r3, #3
 800826c:	e03b      	b.n	80082e6 <HAL_UART_Transmit+0x13a>
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	689a      	ldr	r2, [r3, #8]
 8008272:	2380      	movs	r3, #128	; 0x80
 8008274:	015b      	lsls	r3, r3, #5
 8008276:	429a      	cmp	r2, r3
 8008278:	d110      	bne.n	800829c <HAL_UART_Transmit+0xf0>
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	691b      	ldr	r3, [r3, #16]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d10c      	bne.n	800829c <HAL_UART_Transmit+0xf0>
      {
        tmp = (uint16_t*) pData;
 8008282:	68bb      	ldr	r3, [r7, #8]
 8008284:	613b      	str	r3, [r7, #16]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	693a      	ldr	r2, [r7, #16]
 800828c:	8812      	ldrh	r2, [r2, #0]
 800828e:	05d2      	lsls	r2, r2, #23
 8008290:	0dd2      	lsrs	r2, r2, #23
 8008292:	629a      	str	r2, [r3, #40]	; 0x28
        pData += 2U;
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	3302      	adds	r3, #2
 8008298:	60bb      	str	r3, [r7, #8]
 800829a:	e006      	b.n	80082aa <HAL_UART_Transmit+0xfe>
      }
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	68ba      	ldr	r2, [r7, #8]
 80082a2:	1c51      	adds	r1, r2, #1
 80082a4:	60b9      	str	r1, [r7, #8]
 80082a6:	7812      	ldrb	r2, [r2, #0]
 80082a8:	629a      	str	r2, [r3, #40]	; 0x28
    while(huart->TxXferCount > 0U)
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	2252      	movs	r2, #82	; 0x52
 80082ae:	5a9b      	ldrh	r3, [r3, r2]
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d1c5      	bne.n	8008242 <HAL_UART_Transmit+0x96>
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80082b6:	697a      	ldr	r2, [r7, #20]
 80082b8:	68f8      	ldr	r0, [r7, #12]
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	9300      	str	r3, [sp, #0]
 80082be:	0013      	movs	r3, r2
 80082c0:	2200      	movs	r2, #0
 80082c2:	2140      	movs	r1, #64	; 0x40
 80082c4:	f000 fc58 	bl	8008b78 <UART_WaitOnFlagUntilTimeout>
 80082c8:	1e03      	subs	r3, r0, #0
 80082ca:	d001      	beq.n	80082d0 <HAL_UART_Transmit+0x124>
    {
      return HAL_TIMEOUT;
 80082cc:	2303      	movs	r3, #3
 80082ce:	e00a      	b.n	80082e6 <HAL_UART_Transmit+0x13a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2269      	movs	r2, #105	; 0x69
 80082d4:	2120      	movs	r1, #32
 80082d6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	2268      	movs	r2, #104	; 0x68
 80082dc:	2100      	movs	r1, #0
 80082de:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80082e0:	2300      	movs	r3, #0
 80082e2:	e000      	b.n	80082e6 <HAL_UART_Transmit+0x13a>
  }
  else
  {
    return HAL_BUSY;
 80082e4:	2302      	movs	r3, #2
  }
}
 80082e6:	0018      	movs	r0, r3
 80082e8:	46bd      	mov	sp, r7
 80082ea:	b006      	add	sp, #24
 80082ec:	bd80      	pop	{r7, pc}
	...

080082f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80082f0:	b5b0      	push	{r4, r5, r7, lr}
 80082f2:	b08c      	sub	sp, #48	; 0x30
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg                     = 0x00000000U;
 80082f8:	2300      	movs	r3, #0
 80082fa:	62fb      	str	r3, [r7, #44]	; 0x2c
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80082fc:	2313      	movs	r3, #19
 80082fe:	2218      	movs	r2, #24
 8008300:	4694      	mov	ip, r2
 8008302:	44bc      	add	ip, r7
 8008304:	4463      	add	r3, ip
 8008306:	2210      	movs	r2, #16
 8008308:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp                    = 0x0000U;
 800830a:	230c      	movs	r3, #12
 800830c:	2218      	movs	r2, #24
 800830e:	4694      	mov	ip, r2
 8008310:	44bc      	add	ip, r7
 8008312:	4463      	add	r3, ip
 8008314:	2200      	movs	r2, #0
 8008316:	801a      	strh	r2, [r3, #0]
  uint16_t usartdiv                   = 0x0000U;
 8008318:	2310      	movs	r3, #16
 800831a:	2218      	movs	r2, #24
 800831c:	4694      	mov	ip, r2
 800831e:	44bc      	add	ip, r7
 8008320:	4463      	add	r3, ip
 8008322:	2200      	movs	r2, #0
 8008324:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008326:	230f      	movs	r3, #15
 8008328:	2218      	movs	r2, #24
 800832a:	4694      	mov	ip, r2
 800832c:	44bc      	add	ip, r7
 800832e:	4463      	add	r3, ip
 8008330:	2200      	movs	r2, #0
 8008332:	701a      	strb	r2, [r3, #0]
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008334:	69fb      	ldr	r3, [r7, #28]
 8008336:	689a      	ldr	r2, [r3, #8]
 8008338:	69fb      	ldr	r3, [r7, #28]
 800833a:	691b      	ldr	r3, [r3, #16]
 800833c:	431a      	orrs	r2, r3
 800833e:	69fb      	ldr	r3, [r7, #28]
 8008340:	695b      	ldr	r3, [r3, #20]
 8008342:	431a      	orrs	r2, r3
 8008344:	69fb      	ldr	r3, [r7, #28]
 8008346:	69db      	ldr	r3, [r3, #28]
 8008348:	4313      	orrs	r3, r2
 800834a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800834c:	69fb      	ldr	r3, [r7, #28]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	69fa      	ldr	r2, [r7, #28]
 8008352:	6812      	ldr	r2, [r2, #0]
 8008354:	6812      	ldr	r2, [r2, #0]
 8008356:	49c7      	ldr	r1, [pc, #796]	; (8008674 <UART_SetConfig+0x384>)
 8008358:	4011      	ands	r1, r2
 800835a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800835c:	430a      	orrs	r2, r1
 800835e:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008360:	69fb      	ldr	r3, [r7, #28]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	69fa      	ldr	r2, [r7, #28]
 8008366:	6812      	ldr	r2, [r2, #0]
 8008368:	6852      	ldr	r2, [r2, #4]
 800836a:	49c3      	ldr	r1, [pc, #780]	; (8008678 <UART_SetConfig+0x388>)
 800836c:	4011      	ands	r1, r2
 800836e:	69fa      	ldr	r2, [r7, #28]
 8008370:	68d2      	ldr	r2, [r2, #12]
 8008372:	430a      	orrs	r2, r1
 8008374:	605a      	str	r2, [r3, #4]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008376:	69fb      	ldr	r3, [r7, #28]
 8008378:	699b      	ldr	r3, [r3, #24]
 800837a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800837c:	69fb      	ldr	r3, [r7, #28]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4abe      	ldr	r2, [pc, #760]	; (800867c <UART_SetConfig+0x38c>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d004      	beq.n	8008390 <UART_SetConfig+0xa0>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008386:	69fb      	ldr	r3, [r7, #28]
 8008388:	6a1b      	ldr	r3, [r3, #32]
 800838a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800838c:	4313      	orrs	r3, r2
 800838e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8008390:	69fb      	ldr	r3, [r7, #28]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	69fa      	ldr	r2, [r7, #28]
 8008396:	6812      	ldr	r2, [r2, #0]
 8008398:	6892      	ldr	r2, [r2, #8]
 800839a:	49b9      	ldr	r1, [pc, #740]	; (8008680 <UART_SetConfig+0x390>)
 800839c:	4011      	ands	r1, r2
 800839e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80083a0:	430a      	orrs	r2, r1
 80083a2:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80083a4:	69fb      	ldr	r3, [r7, #28]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	4ab6      	ldr	r2, [pc, #728]	; (8008684 <UART_SetConfig+0x394>)
 80083aa:	4293      	cmp	r3, r2
 80083ac:	d134      	bne.n	8008418 <UART_SetConfig+0x128>
 80083ae:	4bb6      	ldr	r3, [pc, #728]	; (8008688 <UART_SetConfig+0x398>)
 80083b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083b2:	2203      	movs	r2, #3
 80083b4:	4013      	ands	r3, r2
 80083b6:	2b01      	cmp	r3, #1
 80083b8:	d015      	beq.n	80083e6 <UART_SetConfig+0xf6>
 80083ba:	d304      	bcc.n	80083c6 <UART_SetConfig+0xd6>
 80083bc:	2b02      	cmp	r3, #2
 80083be:	d00a      	beq.n	80083d6 <UART_SetConfig+0xe6>
 80083c0:	2b03      	cmp	r3, #3
 80083c2:	d018      	beq.n	80083f6 <UART_SetConfig+0x106>
 80083c4:	e01f      	b.n	8008406 <UART_SetConfig+0x116>
 80083c6:	2313      	movs	r3, #19
 80083c8:	2218      	movs	r2, #24
 80083ca:	4694      	mov	ip, r2
 80083cc:	44bc      	add	ip, r7
 80083ce:	4463      	add	r3, ip
 80083d0:	2201      	movs	r2, #1
 80083d2:	701a      	strb	r2, [r3, #0]
 80083d4:	e0bc      	b.n	8008550 <UART_SetConfig+0x260>
 80083d6:	2313      	movs	r3, #19
 80083d8:	2218      	movs	r2, #24
 80083da:	4694      	mov	ip, r2
 80083dc:	44bc      	add	ip, r7
 80083de:	4463      	add	r3, ip
 80083e0:	2202      	movs	r2, #2
 80083e2:	701a      	strb	r2, [r3, #0]
 80083e4:	e0b4      	b.n	8008550 <UART_SetConfig+0x260>
 80083e6:	2313      	movs	r3, #19
 80083e8:	2218      	movs	r2, #24
 80083ea:	4694      	mov	ip, r2
 80083ec:	44bc      	add	ip, r7
 80083ee:	4463      	add	r3, ip
 80083f0:	2204      	movs	r2, #4
 80083f2:	701a      	strb	r2, [r3, #0]
 80083f4:	e0ac      	b.n	8008550 <UART_SetConfig+0x260>
 80083f6:	2313      	movs	r3, #19
 80083f8:	2218      	movs	r2, #24
 80083fa:	4694      	mov	ip, r2
 80083fc:	44bc      	add	ip, r7
 80083fe:	4463      	add	r3, ip
 8008400:	2208      	movs	r2, #8
 8008402:	701a      	strb	r2, [r3, #0]
 8008404:	e0a4      	b.n	8008550 <UART_SetConfig+0x260>
 8008406:	2313      	movs	r3, #19
 8008408:	2218      	movs	r2, #24
 800840a:	4694      	mov	ip, r2
 800840c:	44bc      	add	ip, r7
 800840e:	4463      	add	r3, ip
 8008410:	2210      	movs	r2, #16
 8008412:	701a      	strb	r2, [r3, #0]
 8008414:	46c0      	nop			; (mov r8, r8)
 8008416:	e09b      	b.n	8008550 <UART_SetConfig+0x260>
 8008418:	69fb      	ldr	r3, [r7, #28]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	4a9b      	ldr	r2, [pc, #620]	; (800868c <UART_SetConfig+0x39c>)
 800841e:	4293      	cmp	r3, r2
 8008420:	d137      	bne.n	8008492 <UART_SetConfig+0x1a2>
 8008422:	4b99      	ldr	r3, [pc, #612]	; (8008688 <UART_SetConfig+0x398>)
 8008424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008426:	220c      	movs	r2, #12
 8008428:	4013      	ands	r3, r2
 800842a:	2b04      	cmp	r3, #4
 800842c:	d018      	beq.n	8008460 <UART_SetConfig+0x170>
 800842e:	d802      	bhi.n	8008436 <UART_SetConfig+0x146>
 8008430:	2b00      	cmp	r3, #0
 8008432:	d005      	beq.n	8008440 <UART_SetConfig+0x150>
 8008434:	e024      	b.n	8008480 <UART_SetConfig+0x190>
 8008436:	2b08      	cmp	r3, #8
 8008438:	d00a      	beq.n	8008450 <UART_SetConfig+0x160>
 800843a:	2b0c      	cmp	r3, #12
 800843c:	d018      	beq.n	8008470 <UART_SetConfig+0x180>
 800843e:	e01f      	b.n	8008480 <UART_SetConfig+0x190>
 8008440:	2313      	movs	r3, #19
 8008442:	2218      	movs	r2, #24
 8008444:	4694      	mov	ip, r2
 8008446:	44bc      	add	ip, r7
 8008448:	4463      	add	r3, ip
 800844a:	2200      	movs	r2, #0
 800844c:	701a      	strb	r2, [r3, #0]
 800844e:	e07f      	b.n	8008550 <UART_SetConfig+0x260>
 8008450:	2313      	movs	r3, #19
 8008452:	2218      	movs	r2, #24
 8008454:	4694      	mov	ip, r2
 8008456:	44bc      	add	ip, r7
 8008458:	4463      	add	r3, ip
 800845a:	2202      	movs	r2, #2
 800845c:	701a      	strb	r2, [r3, #0]
 800845e:	e077      	b.n	8008550 <UART_SetConfig+0x260>
 8008460:	2313      	movs	r3, #19
 8008462:	2218      	movs	r2, #24
 8008464:	4694      	mov	ip, r2
 8008466:	44bc      	add	ip, r7
 8008468:	4463      	add	r3, ip
 800846a:	2204      	movs	r2, #4
 800846c:	701a      	strb	r2, [r3, #0]
 800846e:	e06f      	b.n	8008550 <UART_SetConfig+0x260>
 8008470:	2313      	movs	r3, #19
 8008472:	2218      	movs	r2, #24
 8008474:	4694      	mov	ip, r2
 8008476:	44bc      	add	ip, r7
 8008478:	4463      	add	r3, ip
 800847a:	2208      	movs	r2, #8
 800847c:	701a      	strb	r2, [r3, #0]
 800847e:	e067      	b.n	8008550 <UART_SetConfig+0x260>
 8008480:	2313      	movs	r3, #19
 8008482:	2218      	movs	r2, #24
 8008484:	4694      	mov	ip, r2
 8008486:	44bc      	add	ip, r7
 8008488:	4463      	add	r3, ip
 800848a:	2210      	movs	r2, #16
 800848c:	701a      	strb	r2, [r3, #0]
 800848e:	46c0      	nop			; (mov r8, r8)
 8008490:	e05e      	b.n	8008550 <UART_SetConfig+0x260>
 8008492:	69fb      	ldr	r3, [r7, #28]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a7e      	ldr	r2, [pc, #504]	; (8008690 <UART_SetConfig+0x3a0>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d107      	bne.n	80084ac <UART_SetConfig+0x1bc>
 800849c:	2313      	movs	r3, #19
 800849e:	2218      	movs	r2, #24
 80084a0:	4694      	mov	ip, r2
 80084a2:	44bc      	add	ip, r7
 80084a4:	4463      	add	r3, ip
 80084a6:	2200      	movs	r2, #0
 80084a8:	701a      	strb	r2, [r3, #0]
 80084aa:	e052      	b.n	8008552 <UART_SetConfig+0x262>
 80084ac:	69fb      	ldr	r3, [r7, #28]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	4a78      	ldr	r2, [pc, #480]	; (8008694 <UART_SetConfig+0x3a4>)
 80084b2:	4293      	cmp	r3, r2
 80084b4:	d107      	bne.n	80084c6 <UART_SetConfig+0x1d6>
 80084b6:	2313      	movs	r3, #19
 80084b8:	2218      	movs	r2, #24
 80084ba:	4694      	mov	ip, r2
 80084bc:	44bc      	add	ip, r7
 80084be:	4463      	add	r3, ip
 80084c0:	2200      	movs	r2, #0
 80084c2:	701a      	strb	r2, [r3, #0]
 80084c4:	e045      	b.n	8008552 <UART_SetConfig+0x262>
 80084c6:	69fb      	ldr	r3, [r7, #28]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a6c      	ldr	r2, [pc, #432]	; (800867c <UART_SetConfig+0x38c>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d140      	bne.n	8008552 <UART_SetConfig+0x262>
 80084d0:	4b6d      	ldr	r3, [pc, #436]	; (8008688 <UART_SetConfig+0x398>)
 80084d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80084d4:	23c0      	movs	r3, #192	; 0xc0
 80084d6:	011b      	lsls	r3, r3, #4
 80084d8:	4013      	ands	r3, r2
 80084da:	2280      	movs	r2, #128	; 0x80
 80084dc:	00d2      	lsls	r2, r2, #3
 80084de:	4293      	cmp	r3, r2
 80084e0:	d01f      	beq.n	8008522 <UART_SetConfig+0x232>
 80084e2:	2280      	movs	r2, #128	; 0x80
 80084e4:	00d2      	lsls	r2, r2, #3
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d802      	bhi.n	80084f0 <UART_SetConfig+0x200>
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d009      	beq.n	8008502 <UART_SetConfig+0x212>
 80084ee:	e028      	b.n	8008542 <UART_SetConfig+0x252>
 80084f0:	2280      	movs	r2, #128	; 0x80
 80084f2:	0112      	lsls	r2, r2, #4
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d00c      	beq.n	8008512 <UART_SetConfig+0x222>
 80084f8:	22c0      	movs	r2, #192	; 0xc0
 80084fa:	0112      	lsls	r2, r2, #4
 80084fc:	4293      	cmp	r3, r2
 80084fe:	d018      	beq.n	8008532 <UART_SetConfig+0x242>
 8008500:	e01f      	b.n	8008542 <UART_SetConfig+0x252>
 8008502:	2313      	movs	r3, #19
 8008504:	2218      	movs	r2, #24
 8008506:	4694      	mov	ip, r2
 8008508:	44bc      	add	ip, r7
 800850a:	4463      	add	r3, ip
 800850c:	2200      	movs	r2, #0
 800850e:	701a      	strb	r2, [r3, #0]
 8008510:	e01e      	b.n	8008550 <UART_SetConfig+0x260>
 8008512:	2313      	movs	r3, #19
 8008514:	2218      	movs	r2, #24
 8008516:	4694      	mov	ip, r2
 8008518:	44bc      	add	ip, r7
 800851a:	4463      	add	r3, ip
 800851c:	2202      	movs	r2, #2
 800851e:	701a      	strb	r2, [r3, #0]
 8008520:	e016      	b.n	8008550 <UART_SetConfig+0x260>
 8008522:	2313      	movs	r3, #19
 8008524:	2218      	movs	r2, #24
 8008526:	4694      	mov	ip, r2
 8008528:	44bc      	add	ip, r7
 800852a:	4463      	add	r3, ip
 800852c:	2204      	movs	r2, #4
 800852e:	701a      	strb	r2, [r3, #0]
 8008530:	e00e      	b.n	8008550 <UART_SetConfig+0x260>
 8008532:	2313      	movs	r3, #19
 8008534:	2218      	movs	r2, #24
 8008536:	4694      	mov	ip, r2
 8008538:	44bc      	add	ip, r7
 800853a:	4463      	add	r3, ip
 800853c:	2208      	movs	r2, #8
 800853e:	701a      	strb	r2, [r3, #0]
 8008540:	e006      	b.n	8008550 <UART_SetConfig+0x260>
 8008542:	2313      	movs	r3, #19
 8008544:	2218      	movs	r2, #24
 8008546:	4694      	mov	ip, r2
 8008548:	44bc      	add	ip, r7
 800854a:	4463      	add	r3, ip
 800854c:	2210      	movs	r2, #16
 800854e:	701a      	strb	r2, [r3, #0]
 8008550:	46c0      	nop			; (mov r8, r8)
  uint32_t frequency = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_USART2);
 8008552:	2002      	movs	r0, #2
 8008554:	f7fd feac 	bl	80062b0 <HAL_RCCEx_GetPeriphCLKFreq>
 8008558:	0003      	movs	r3, r0
 800855a:	623b      	str	r3, [r7, #32]

  /* Check LPUART instance */
  if(UART_INSTANCE_LOWPOWER(huart))
 800855c:	69fb      	ldr	r3, [r7, #28]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	4a46      	ldr	r2, [pc, #280]	; (800867c <UART_SetConfig+0x38c>)
 8008562:	4293      	cmp	r3, r2
 8008564:	d000      	beq.n	8008568 <UART_SetConfig+0x278>
 8008566:	e09f      	b.n	80086a8 <UART_SetConfig+0x3b8>
  {
    /* Retrieve frequency clock */
    tmpreg = 0;
 8008568:	2300      	movs	r3, #0
 800856a:	62fb      	str	r3, [r7, #44]	; 0x2c

    switch (clocksource)
 800856c:	2313      	movs	r3, #19
 800856e:	2218      	movs	r2, #24
 8008570:	4694      	mov	ip, r2
 8008572:	44bc      	add	ip, r7
 8008574:	4463      	add	r3, ip
 8008576:	781b      	ldrb	r3, [r3, #0]
 8008578:	2b02      	cmp	r3, #2
 800857a:	d00d      	beq.n	8008598 <UART_SetConfig+0x2a8>
 800857c:	dc02      	bgt.n	8008584 <UART_SetConfig+0x294>
 800857e:	2b00      	cmp	r3, #0
 8008580:	d005      	beq.n	800858e <UART_SetConfig+0x29e>
 8008582:	e01d      	b.n	80085c0 <UART_SetConfig+0x2d0>
 8008584:	2b04      	cmp	r3, #4
 8008586:	d012      	beq.n	80085ae <UART_SetConfig+0x2be>
 8008588:	2b08      	cmp	r3, #8
 800858a:	d015      	beq.n	80085b8 <UART_SetConfig+0x2c8>
 800858c:	e018      	b.n	80085c0 <UART_SetConfig+0x2d0>
    {
    case UART_CLOCKSOURCE_PCLK1:
      tmpreg = HAL_RCC_GetPCLK1Freq();
 800858e:	f7fd fcb9 	bl	8005f04 <HAL_RCC_GetPCLK1Freq>
 8008592:	0003      	movs	r3, r0
 8008594:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 8008596:	e01b      	b.n	80085d0 <UART_SetConfig+0x2e0>
    case UART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008598:	4b3b      	ldr	r3, [pc, #236]	; (8008688 <UART_SetConfig+0x398>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	2210      	movs	r2, #16
 800859e:	4013      	ands	r3, r2
 80085a0:	d002      	beq.n	80085a8 <UART_SetConfig+0x2b8>
      {
        tmpreg = (uint32_t) (HSI_VALUE >> 2U);
 80085a2:	4b3d      	ldr	r3, [pc, #244]	; (8008698 <UART_SetConfig+0x3a8>)
 80085a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      else
      {
        tmpreg = (uint32_t) HSI_VALUE;
      }
      break;
 80085a6:	e013      	b.n	80085d0 <UART_SetConfig+0x2e0>
        tmpreg = (uint32_t) HSI_VALUE;
 80085a8:	4b3c      	ldr	r3, [pc, #240]	; (800869c <UART_SetConfig+0x3ac>)
 80085aa:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 80085ac:	e010      	b.n	80085d0 <UART_SetConfig+0x2e0>
    case UART_CLOCKSOURCE_SYSCLK:
      tmpreg = HAL_RCC_GetSysClockFreq();
 80085ae:	f7fd fc21 	bl	8005df4 <HAL_RCC_GetSysClockFreq>
 80085b2:	0003      	movs	r3, r0
 80085b4:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 80085b6:	e00b      	b.n	80085d0 <UART_SetConfig+0x2e0>
    case UART_CLOCKSOURCE_LSE:
      tmpreg = (uint32_t) LSE_VALUE;
 80085b8:	2380      	movs	r3, #128	; 0x80
 80085ba:	021b      	lsls	r3, r3, #8
 80085bc:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 80085be:	e007      	b.n	80085d0 <UART_SetConfig+0x2e0>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 80085c0:	230f      	movs	r3, #15
 80085c2:	2218      	movs	r2, #24
 80085c4:	4694      	mov	ip, r2
 80085c6:	44bc      	add	ip, r7
 80085c8:	4463      	add	r3, ip
 80085ca:	2201      	movs	r2, #1
 80085cc:	701a      	strb	r2, [r3, #0]
      break;
 80085ce:	46c0      	nop			; (mov r8, r8)
    }

    /* if proper clock source reported */
    if (tmpreg != 0)
 80085d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d100      	bne.n	80085d8 <UART_SetConfig+0x2e8>
 80085d6:	e1c0      	b.n	800895a <UART_SetConfig+0x66a>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 80085d8:	69fb      	ldr	r3, [r7, #28]
 80085da:	685a      	ldr	r2, [r3, #4]
 80085dc:	0013      	movs	r3, r2
 80085de:	005b      	lsls	r3, r3, #1
 80085e0:	189a      	adds	r2, r3, r2
 80085e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085e4:	429a      	cmp	r2, r3
 80085e6:	d805      	bhi.n	80085f4 <UART_SetConfig+0x304>
           (tmpreg > (4096 * huart->Init.BaudRate) ))
 80085e8:	69fb      	ldr	r3, [r7, #28]
 80085ea:	685b      	ldr	r3, [r3, #4]
 80085ec:	031a      	lsls	r2, r3, #12
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 80085ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d207      	bcs.n	8008604 <UART_SetConfig+0x314>
      {
        ret = HAL_ERROR;
 80085f4:	230f      	movs	r3, #15
 80085f6:	2218      	movs	r2, #24
 80085f8:	4694      	mov	ip, r2
 80085fa:	44bc      	add	ip, r7
 80085fc:	4463      	add	r3, ip
 80085fe:	2201      	movs	r2, #1
 8008600:	701a      	strb	r2, [r3, #0]
 8008602:	e1aa      	b.n	800895a <UART_SetConfig+0x66a>
      }
      else
      {
        tmpreg = (uint32_t)(UART_DIV_LPUART(tmpreg, huart->Init.BaudRate));
 8008604:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008606:	613b      	str	r3, [r7, #16]
 8008608:	2300      	movs	r3, #0
 800860a:	617b      	str	r3, [r7, #20]
 800860c:	6939      	ldr	r1, [r7, #16]
 800860e:	697a      	ldr	r2, [r7, #20]
 8008610:	000b      	movs	r3, r1
 8008612:	0e1b      	lsrs	r3, r3, #24
 8008614:	0010      	movs	r0, r2
 8008616:	0205      	lsls	r5, r0, #8
 8008618:	431d      	orrs	r5, r3
 800861a:	000b      	movs	r3, r1
 800861c:	021c      	lsls	r4, r3, #8
 800861e:	69fb      	ldr	r3, [r7, #28]
 8008620:	685b      	ldr	r3, [r3, #4]
 8008622:	085b      	lsrs	r3, r3, #1
 8008624:	60bb      	str	r3, [r7, #8]
 8008626:	2300      	movs	r3, #0
 8008628:	60fb      	str	r3, [r7, #12]
 800862a:	68b8      	ldr	r0, [r7, #8]
 800862c:	68f9      	ldr	r1, [r7, #12]
 800862e:	1900      	adds	r0, r0, r4
 8008630:	4169      	adcs	r1, r5
 8008632:	69fb      	ldr	r3, [r7, #28]
 8008634:	685b      	ldr	r3, [r3, #4]
 8008636:	603b      	str	r3, [r7, #0]
 8008638:	2300      	movs	r3, #0
 800863a:	607b      	str	r3, [r7, #4]
 800863c:	683a      	ldr	r2, [r7, #0]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	f7f7 ff16 	bl	8000470 <__aeabi_uldivmod>
 8008644:	0003      	movs	r3, r0
 8008646:	000c      	movs	r4, r1
 8008648:	62fb      	str	r3, [r7, #44]	; 0x2c
   
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 800864a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800864c:	4a14      	ldr	r2, [pc, #80]	; (80086a0 <UART_SetConfig+0x3b0>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d908      	bls.n	8008664 <UART_SetConfig+0x374>
 8008652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008654:	4a13      	ldr	r2, [pc, #76]	; (80086a4 <UART_SetConfig+0x3b4>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d804      	bhi.n	8008664 <UART_SetConfig+0x374>
        {
           huart->Instance->BRR = tmpreg;
 800865a:	69fb      	ldr	r3, [r7, #28]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008660:	60da      	str	r2, [r3, #12]
 8008662:	e17a      	b.n	800895a <UART_SetConfig+0x66a>
        }
        else
        {
          ret = HAL_ERROR;
 8008664:	230f      	movs	r3, #15
 8008666:	2218      	movs	r2, #24
 8008668:	4694      	mov	ip, r2
 800866a:	44bc      	add	ip, r7
 800866c:	4463      	add	r3, ip
 800866e:	2201      	movs	r2, #1
 8008670:	701a      	strb	r2, [r3, #0]
 8008672:	e172      	b.n	800895a <UART_SetConfig+0x66a>
 8008674:	efff69f3 	.word	0xefff69f3
 8008678:	ffffcfff 	.word	0xffffcfff
 800867c:	40004800 	.word	0x40004800
 8008680:	fffff4ff 	.word	0xfffff4ff
 8008684:	40013800 	.word	0x40013800
 8008688:	40021000 	.word	0x40021000
 800868c:	40004400 	.word	0x40004400
 8008690:	40004c00 	.word	0x40004c00
 8008694:	40005000 	.word	0x40005000
 8008698:	003d0900 	.word	0x003d0900
 800869c:	00f42400 	.word	0x00f42400
 80086a0:	000002ff 	.word	0x000002ff
 80086a4:	000fffff 	.word	0x000fffff
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086a8:	69fb      	ldr	r3, [r7, #28]
 80086aa:	69da      	ldr	r2, [r3, #28]
 80086ac:	2380      	movs	r3, #128	; 0x80
 80086ae:	021b      	lsls	r3, r3, #8
 80086b0:	429a      	cmp	r2, r3
 80086b2:	d000      	beq.n	80086b6 <UART_SetConfig+0x3c6>
 80086b4:	e0ca      	b.n	800884c <UART_SetConfig+0x55c>
  {
    switch (clocksource)
 80086b6:	2313      	movs	r3, #19
 80086b8:	2218      	movs	r2, #24
 80086ba:	4694      	mov	ip, r2
 80086bc:	44bc      	add	ip, r7
 80086be:	4463      	add	r3, ip
 80086c0:	781b      	ldrb	r3, [r3, #0]
 80086c2:	2b08      	cmp	r3, #8
 80086c4:	d900      	bls.n	80086c8 <UART_SetConfig+0x3d8>
 80086c6:	e089      	b.n	80087dc <UART_SetConfig+0x4ec>
 80086c8:	009a      	lsls	r2, r3, #2
 80086ca:	4ba9      	ldr	r3, [pc, #676]	; (8008970 <UART_SetConfig+0x680>)
 80086cc:	18d3      	adds	r3, r2, r3
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	469f      	mov	pc, r3
    {
    case UART_CLOCKSOURCE_PCLK1:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(frequency, huart->Init.BaudRate));
 80086d2:	6a3b      	ldr	r3, [r7, #32]
 80086d4:	005a      	lsls	r2, r3, #1
 80086d6:	69fb      	ldr	r3, [r7, #28]
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	085b      	lsrs	r3, r3, #1
 80086dc:	18d2      	adds	r2, r2, r3
 80086de:	69fb      	ldr	r3, [r7, #28]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	0019      	movs	r1, r3
 80086e4:	0010      	movs	r0, r2
 80086e6:	f7f7 fd0f 	bl	8000108 <__udivsi3>
 80086ea:	0003      	movs	r3, r0
 80086ec:	001a      	movs	r2, r3
 80086ee:	2310      	movs	r3, #16
 80086f0:	2118      	movs	r1, #24
 80086f2:	468c      	mov	ip, r1
 80086f4:	44bc      	add	ip, r7
 80086f6:	4463      	add	r3, ip
 80086f8:	801a      	strh	r2, [r3, #0]
      break;
 80086fa:	e077      	b.n	80087ec <UART_SetConfig+0x4fc>
    case UART_CLOCKSOURCE_PCLK2:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80086fc:	f7fd fc18 	bl	8005f30 <HAL_RCC_GetPCLK2Freq>
 8008700:	0003      	movs	r3, r0
 8008702:	005a      	lsls	r2, r3, #1
 8008704:	69fb      	ldr	r3, [r7, #28]
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	085b      	lsrs	r3, r3, #1
 800870a:	18d2      	adds	r2, r2, r3
 800870c:	69fb      	ldr	r3, [r7, #28]
 800870e:	685b      	ldr	r3, [r3, #4]
 8008710:	0019      	movs	r1, r3
 8008712:	0010      	movs	r0, r2
 8008714:	f7f7 fcf8 	bl	8000108 <__udivsi3>
 8008718:	0003      	movs	r3, r0
 800871a:	001a      	movs	r2, r3
 800871c:	2310      	movs	r3, #16
 800871e:	2118      	movs	r1, #24
 8008720:	468c      	mov	ip, r1
 8008722:	44bc      	add	ip, r7
 8008724:	4463      	add	r3, ip
 8008726:	801a      	strh	r2, [r3, #0]
      break;
 8008728:	e060      	b.n	80087ec <UART_SetConfig+0x4fc>
    case UART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800872a:	4b92      	ldr	r3, [pc, #584]	; (8008974 <UART_SetConfig+0x684>)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	2210      	movs	r2, #16
 8008730:	4013      	ands	r3, r2
 8008732:	d013      	beq.n	800875c <UART_SetConfig+0x46c>
      {
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8008734:	69fb      	ldr	r3, [r7, #28]
 8008736:	685b      	ldr	r3, [r3, #4]
 8008738:	085b      	lsrs	r3, r3, #1
 800873a:	4a8f      	ldr	r2, [pc, #572]	; (8008978 <UART_SetConfig+0x688>)
 800873c:	189a      	adds	r2, r3, r2
 800873e:	69fb      	ldr	r3, [r7, #28]
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	0019      	movs	r1, r3
 8008744:	0010      	movs	r0, r2
 8008746:	f7f7 fcdf 	bl	8000108 <__udivsi3>
 800874a:	0003      	movs	r3, r0
 800874c:	001a      	movs	r2, r3
 800874e:	2310      	movs	r3, #16
 8008750:	2118      	movs	r1, #24
 8008752:	468c      	mov	ip, r1
 8008754:	44bc      	add	ip, r7
 8008756:	4463      	add	r3, ip
 8008758:	801a      	strh	r2, [r3, #0]
      }
      else
      {
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate)); 
      }
      break;
 800875a:	e047      	b.n	80087ec <UART_SetConfig+0x4fc>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate)); 
 800875c:	69fb      	ldr	r3, [r7, #28]
 800875e:	685b      	ldr	r3, [r3, #4]
 8008760:	085b      	lsrs	r3, r3, #1
 8008762:	4a86      	ldr	r2, [pc, #536]	; (800897c <UART_SetConfig+0x68c>)
 8008764:	189a      	adds	r2, r3, r2
 8008766:	69fb      	ldr	r3, [r7, #28]
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	0019      	movs	r1, r3
 800876c:	0010      	movs	r0, r2
 800876e:	f7f7 fccb 	bl	8000108 <__udivsi3>
 8008772:	0003      	movs	r3, r0
 8008774:	001a      	movs	r2, r3
 8008776:	2310      	movs	r3, #16
 8008778:	2118      	movs	r1, #24
 800877a:	468c      	mov	ip, r1
 800877c:	44bc      	add	ip, r7
 800877e:	4463      	add	r3, ip
 8008780:	801a      	strh	r2, [r3, #0]
      break;
 8008782:	e033      	b.n	80087ec <UART_SetConfig+0x4fc>
    case UART_CLOCKSOURCE_SYSCLK:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008784:	f7fd fb36 	bl	8005df4 <HAL_RCC_GetSysClockFreq>
 8008788:	0003      	movs	r3, r0
 800878a:	005a      	lsls	r2, r3, #1
 800878c:	69fb      	ldr	r3, [r7, #28]
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	085b      	lsrs	r3, r3, #1
 8008792:	18d2      	adds	r2, r2, r3
 8008794:	69fb      	ldr	r3, [r7, #28]
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	0019      	movs	r1, r3
 800879a:	0010      	movs	r0, r2
 800879c:	f7f7 fcb4 	bl	8000108 <__udivsi3>
 80087a0:	0003      	movs	r3, r0
 80087a2:	001a      	movs	r2, r3
 80087a4:	2310      	movs	r3, #16
 80087a6:	2118      	movs	r1, #24
 80087a8:	468c      	mov	ip, r1
 80087aa:	44bc      	add	ip, r7
 80087ac:	4463      	add	r3, ip
 80087ae:	801a      	strh	r2, [r3, #0]
      break;
 80087b0:	e01c      	b.n	80087ec <UART_SetConfig+0x4fc>
    case UART_CLOCKSOURCE_LSE:
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80087b2:	69fb      	ldr	r3, [r7, #28]
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	085b      	lsrs	r3, r3, #1
 80087b8:	2280      	movs	r2, #128	; 0x80
 80087ba:	0252      	lsls	r2, r2, #9
 80087bc:	189a      	adds	r2, r3, r2
 80087be:	69fb      	ldr	r3, [r7, #28]
 80087c0:	685b      	ldr	r3, [r3, #4]
 80087c2:	0019      	movs	r1, r3
 80087c4:	0010      	movs	r0, r2
 80087c6:	f7f7 fc9f 	bl	8000108 <__udivsi3>
 80087ca:	0003      	movs	r3, r0
 80087cc:	001a      	movs	r2, r3
 80087ce:	2310      	movs	r3, #16
 80087d0:	2118      	movs	r1, #24
 80087d2:	468c      	mov	ip, r1
 80087d4:	44bc      	add	ip, r7
 80087d6:	4463      	add	r3, ip
 80087d8:	801a      	strh	r2, [r3, #0]
      break;
 80087da:	e007      	b.n	80087ec <UART_SetConfig+0x4fc>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 80087dc:	230f      	movs	r3, #15
 80087de:	2218      	movs	r2, #24
 80087e0:	4694      	mov	ip, r2
 80087e2:	44bc      	add	ip, r7
 80087e4:	4463      	add	r3, ip
 80087e6:	2201      	movs	r2, #1
 80087e8:	701a      	strb	r2, [r3, #0]
      break;
 80087ea:	46c0      	nop			; (mov r8, r8)
    }

    brrtemp = usartdiv & 0xFFF0U;
 80087ec:	230c      	movs	r3, #12
 80087ee:	2218      	movs	r2, #24
 80087f0:	4694      	mov	ip, r2
 80087f2:	44bc      	add	ip, r7
 80087f4:	4463      	add	r3, ip
 80087f6:	2210      	movs	r2, #16
 80087f8:	2118      	movs	r1, #24
 80087fa:	468c      	mov	ip, r1
 80087fc:	44bc      	add	ip, r7
 80087fe:	4462      	add	r2, ip
 8008800:	8812      	ldrh	r2, [r2, #0]
 8008802:	210f      	movs	r1, #15
 8008804:	438a      	bics	r2, r1
 8008806:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((uint16_t)(usartdiv & (uint16_t)0x000FU) >> (uint16_t)1U);
 8008808:	2310      	movs	r3, #16
 800880a:	2218      	movs	r2, #24
 800880c:	4694      	mov	ip, r2
 800880e:	44bc      	add	ip, r7
 8008810:	4463      	add	r3, ip
 8008812:	881b      	ldrh	r3, [r3, #0]
 8008814:	105b      	asrs	r3, r3, #1
 8008816:	b29b      	uxth	r3, r3
 8008818:	2207      	movs	r2, #7
 800881a:	4013      	ands	r3, r2
 800881c:	b299      	uxth	r1, r3
 800881e:	230c      	movs	r3, #12
 8008820:	2218      	movs	r2, #24
 8008822:	4694      	mov	ip, r2
 8008824:	44bc      	add	ip, r7
 8008826:	4463      	add	r3, ip
 8008828:	220c      	movs	r2, #12
 800882a:	2018      	movs	r0, #24
 800882c:	4684      	mov	ip, r0
 800882e:	44bc      	add	ip, r7
 8008830:	4462      	add	r2, ip
 8008832:	8812      	ldrh	r2, [r2, #0]
 8008834:	430a      	orrs	r2, r1
 8008836:	801a      	strh	r2, [r3, #0]
    huart->Instance->BRR = brrtemp;
 8008838:	69fb      	ldr	r3, [r7, #28]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	220c      	movs	r2, #12
 800883e:	2118      	movs	r1, #24
 8008840:	468c      	mov	ip, r1
 8008842:	44bc      	add	ip, r7
 8008844:	4462      	add	r2, ip
 8008846:	8812      	ldrh	r2, [r2, #0]
 8008848:	60da      	str	r2, [r3, #12]
 800884a:	e086      	b.n	800895a <UART_SetConfig+0x66a>
  }
  else
  {
    switch (clocksource)
 800884c:	2313      	movs	r3, #19
 800884e:	2218      	movs	r2, #24
 8008850:	4694      	mov	ip, r2
 8008852:	44bc      	add	ip, r7
 8008854:	4463      	add	r3, ip
 8008856:	781b      	ldrb	r3, [r3, #0]
 8008858:	2b08      	cmp	r3, #8
 800885a:	d876      	bhi.n	800894a <UART_SetConfig+0x65a>
 800885c:	009a      	lsls	r2, r3, #2
 800885e:	4b48      	ldr	r3, [pc, #288]	; (8008980 <UART_SetConfig+0x690>)
 8008860:	18d3      	adds	r3, r2, r3
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	469f      	mov	pc, r3
    {
    case UART_CLOCKSOURCE_PCLK1:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008866:	69fb      	ldr	r3, [r7, #28]
 8008868:	681c      	ldr	r4, [r3, #0]
 800886a:	f7fd fb4b 	bl	8005f04 <HAL_RCC_GetPCLK1Freq>
 800886e:	0002      	movs	r2, r0
 8008870:	69fb      	ldr	r3, [r7, #28]
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	085b      	lsrs	r3, r3, #1
 8008876:	18d2      	adds	r2, r2, r3
 8008878:	69fb      	ldr	r3, [r7, #28]
 800887a:	685b      	ldr	r3, [r3, #4]
 800887c:	0019      	movs	r1, r3
 800887e:	0010      	movs	r0, r2
 8008880:	f7f7 fc42 	bl	8000108 <__udivsi3>
 8008884:	0003      	movs	r3, r0
 8008886:	b29b      	uxth	r3, r3
 8008888:	60e3      	str	r3, [r4, #12]
      break;
 800888a:	e066      	b.n	800895a <UART_SetConfig+0x66a>
    case UART_CLOCKSOURCE_PCLK2:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800888c:	69fb      	ldr	r3, [r7, #28]
 800888e:	681c      	ldr	r4, [r3, #0]
 8008890:	f7fd fb4e 	bl	8005f30 <HAL_RCC_GetPCLK2Freq>
 8008894:	0002      	movs	r2, r0
 8008896:	69fb      	ldr	r3, [r7, #28]
 8008898:	685b      	ldr	r3, [r3, #4]
 800889a:	085b      	lsrs	r3, r3, #1
 800889c:	18d2      	adds	r2, r2, r3
 800889e:	69fb      	ldr	r3, [r7, #28]
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	0019      	movs	r1, r3
 80088a4:	0010      	movs	r0, r2
 80088a6:	f7f7 fc2f 	bl	8000108 <__udivsi3>
 80088aa:	0003      	movs	r3, r0
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	60e3      	str	r3, [r4, #12]
      break;
 80088b0:	e053      	b.n	800895a <UART_SetConfig+0x66a>
    case UART_CLOCKSOURCE_HSI:
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80088b2:	4b30      	ldr	r3, [pc, #192]	; (8008974 <UART_SetConfig+0x684>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	2210      	movs	r2, #16
 80088b8:	4013      	ands	r3, r2
 80088ba:	d010      	beq.n	80088de <UART_SetConfig+0x5ee>
      {
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 80088bc:	69fb      	ldr	r3, [r7, #28]
 80088be:	681c      	ldr	r4, [r3, #0]
 80088c0:	69fb      	ldr	r3, [r7, #28]
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	085b      	lsrs	r3, r3, #1
 80088c6:	4a2f      	ldr	r2, [pc, #188]	; (8008984 <UART_SetConfig+0x694>)
 80088c8:	189a      	adds	r2, r3, r2
 80088ca:	69fb      	ldr	r3, [r7, #28]
 80088cc:	685b      	ldr	r3, [r3, #4]
 80088ce:	0019      	movs	r1, r3
 80088d0:	0010      	movs	r0, r2
 80088d2:	f7f7 fc19 	bl	8000108 <__udivsi3>
 80088d6:	0003      	movs	r3, r0
 80088d8:	b29b      	uxth	r3, r3
 80088da:	60e3      	str	r3, [r4, #12]
      }
      else
      {
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
      }
      break;
 80088dc:	e03d      	b.n	800895a <UART_SetConfig+0x66a>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80088de:	69fb      	ldr	r3, [r7, #28]
 80088e0:	681c      	ldr	r4, [r3, #0]
 80088e2:	69fb      	ldr	r3, [r7, #28]
 80088e4:	685b      	ldr	r3, [r3, #4]
 80088e6:	085b      	lsrs	r3, r3, #1
 80088e8:	4a27      	ldr	r2, [pc, #156]	; (8008988 <UART_SetConfig+0x698>)
 80088ea:	189a      	adds	r2, r3, r2
 80088ec:	69fb      	ldr	r3, [r7, #28]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	0019      	movs	r1, r3
 80088f2:	0010      	movs	r0, r2
 80088f4:	f7f7 fc08 	bl	8000108 <__udivsi3>
 80088f8:	0003      	movs	r3, r0
 80088fa:	b29b      	uxth	r3, r3
 80088fc:	60e3      	str	r3, [r4, #12]
      break;
 80088fe:	e02c      	b.n	800895a <UART_SetConfig+0x66a>
    case UART_CLOCKSOURCE_SYSCLK:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8008900:	69fb      	ldr	r3, [r7, #28]
 8008902:	681c      	ldr	r4, [r3, #0]
 8008904:	f7fd fa76 	bl	8005df4 <HAL_RCC_GetSysClockFreq>
 8008908:	0002      	movs	r2, r0
 800890a:	69fb      	ldr	r3, [r7, #28]
 800890c:	685b      	ldr	r3, [r3, #4]
 800890e:	085b      	lsrs	r3, r3, #1
 8008910:	18d2      	adds	r2, r2, r3
 8008912:	69fb      	ldr	r3, [r7, #28]
 8008914:	685b      	ldr	r3, [r3, #4]
 8008916:	0019      	movs	r1, r3
 8008918:	0010      	movs	r0, r2
 800891a:	f7f7 fbf5 	bl	8000108 <__udivsi3>
 800891e:	0003      	movs	r3, r0
 8008920:	b29b      	uxth	r3, r3
 8008922:	60e3      	str	r3, [r4, #12]
      break;
 8008924:	e019      	b.n	800895a <UART_SetConfig+0x66a>
    case UART_CLOCKSOURCE_LSE:
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8008926:	69fb      	ldr	r3, [r7, #28]
 8008928:	681c      	ldr	r4, [r3, #0]
 800892a:	69fb      	ldr	r3, [r7, #28]
 800892c:	685b      	ldr	r3, [r3, #4]
 800892e:	085b      	lsrs	r3, r3, #1
 8008930:	2280      	movs	r2, #128	; 0x80
 8008932:	0212      	lsls	r2, r2, #8
 8008934:	189a      	adds	r2, r3, r2
 8008936:	69fb      	ldr	r3, [r7, #28]
 8008938:	685b      	ldr	r3, [r3, #4]
 800893a:	0019      	movs	r1, r3
 800893c:	0010      	movs	r0, r2
 800893e:	f7f7 fbe3 	bl	8000108 <__udivsi3>
 8008942:	0003      	movs	r3, r0
 8008944:	b29b      	uxth	r3, r3
 8008946:	60e3      	str	r3, [r4, #12]
      break;
 8008948:	e007      	b.n	800895a <UART_SetConfig+0x66a>
    case UART_CLOCKSOURCE_UNDEFINED:
    default:
        ret = HAL_ERROR;
 800894a:	230f      	movs	r3, #15
 800894c:	2218      	movs	r2, #24
 800894e:	4694      	mov	ip, r2
 8008950:	44bc      	add	ip, r7
 8008952:	4463      	add	r3, ip
 8008954:	2201      	movs	r2, #1
 8008956:	701a      	strb	r2, [r3, #0]
      break;
 8008958:	46c0      	nop			; (mov r8, r8)
    }
  }

  return ret;
 800895a:	230f      	movs	r3, #15
 800895c:	2218      	movs	r2, #24
 800895e:	4694      	mov	ip, r2
 8008960:	44bc      	add	ip, r7
 8008962:	4463      	add	r3, ip
 8008964:	781b      	ldrb	r3, [r3, #0]

}
 8008966:	0018      	movs	r0, r3
 8008968:	46bd      	mov	sp, r7
 800896a:	b00c      	add	sp, #48	; 0x30
 800896c:	bdb0      	pop	{r4, r5, r7, pc}
 800896e:	46c0      	nop			; (mov r8, r8)
 8008970:	0800bc68 	.word	0x0800bc68
 8008974:	40021000 	.word	0x40021000
 8008978:	007a1200 	.word	0x007a1200
 800897c:	01e84800 	.word	0x01e84800
 8008980:	0800bc8c 	.word	0x0800bc8c
 8008984:	003d0900 	.word	0x003d0900
 8008988:	00f42400 	.word	0x00f42400

0800898c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart: UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800898c:	b580      	push	{r7, lr}
 800898e:	b082      	sub	sp, #8
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008998:	2201      	movs	r2, #1
 800899a:	4013      	ands	r3, r2
 800899c:	d00a      	beq.n	80089b4 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	687a      	ldr	r2, [r7, #4]
 80089a4:	6812      	ldr	r2, [r2, #0]
 80089a6:	6852      	ldr	r2, [r2, #4]
 80089a8:	4945      	ldr	r1, [pc, #276]	; (8008ac0 <UART_AdvFeatureConfig+0x134>)
 80089aa:	4011      	ands	r1, r2
 80089ac:	687a      	ldr	r2, [r7, #4]
 80089ae:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80089b0:	430a      	orrs	r2, r1
 80089b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b8:	2202      	movs	r2, #2
 80089ba:	4013      	ands	r3, r2
 80089bc:	d00a      	beq.n	80089d4 <UART_AdvFeatureConfig+0x48>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	687a      	ldr	r2, [r7, #4]
 80089c4:	6812      	ldr	r2, [r2, #0]
 80089c6:	6852      	ldr	r2, [r2, #4]
 80089c8:	493e      	ldr	r1, [pc, #248]	; (8008ac4 <UART_AdvFeatureConfig+0x138>)
 80089ca:	4011      	ands	r1, r2
 80089cc:	687a      	ldr	r2, [r7, #4]
 80089ce:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80089d0:	430a      	orrs	r2, r1
 80089d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089d8:	2204      	movs	r2, #4
 80089da:	4013      	ands	r3, r2
 80089dc:	d00a      	beq.n	80089f4 <UART_AdvFeatureConfig+0x68>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	687a      	ldr	r2, [r7, #4]
 80089e4:	6812      	ldr	r2, [r2, #0]
 80089e6:	6852      	ldr	r2, [r2, #4]
 80089e8:	4937      	ldr	r1, [pc, #220]	; (8008ac8 <UART_AdvFeatureConfig+0x13c>)
 80089ea:	4011      	ands	r1, r2
 80089ec:	687a      	ldr	r2, [r7, #4]
 80089ee:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80089f0:	430a      	orrs	r2, r1
 80089f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089f8:	2208      	movs	r2, #8
 80089fa:	4013      	ands	r3, r2
 80089fc:	d00a      	beq.n	8008a14 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	687a      	ldr	r2, [r7, #4]
 8008a04:	6812      	ldr	r2, [r2, #0]
 8008a06:	6852      	ldr	r2, [r2, #4]
 8008a08:	4930      	ldr	r1, [pc, #192]	; (8008acc <UART_AdvFeatureConfig+0x140>)
 8008a0a:	4011      	ands	r1, r2
 8008a0c:	687a      	ldr	r2, [r7, #4]
 8008a0e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008a10:	430a      	orrs	r2, r1
 8008a12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a18:	2210      	movs	r2, #16
 8008a1a:	4013      	ands	r3, r2
 8008a1c:	d00a      	beq.n	8008a34 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	687a      	ldr	r2, [r7, #4]
 8008a24:	6812      	ldr	r2, [r2, #0]
 8008a26:	6892      	ldr	r2, [r2, #8]
 8008a28:	4929      	ldr	r1, [pc, #164]	; (8008ad0 <UART_AdvFeatureConfig+0x144>)
 8008a2a:	4011      	ands	r1, r2
 8008a2c:	687a      	ldr	r2, [r7, #4]
 8008a2e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008a30:	430a      	orrs	r2, r1
 8008a32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a38:	2220      	movs	r2, #32
 8008a3a:	4013      	ands	r3, r2
 8008a3c:	d00a      	beq.n	8008a54 <UART_AdvFeatureConfig+0xc8>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	687a      	ldr	r2, [r7, #4]
 8008a44:	6812      	ldr	r2, [r2, #0]
 8008a46:	6892      	ldr	r2, [r2, #8]
 8008a48:	4922      	ldr	r1, [pc, #136]	; (8008ad4 <UART_AdvFeatureConfig+0x148>)
 8008a4a:	4011      	ands	r1, r2
 8008a4c:	687a      	ldr	r2, [r7, #4]
 8008a4e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008a50:	430a      	orrs	r2, r1
 8008a52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a58:	2240      	movs	r2, #64	; 0x40
 8008a5a:	4013      	ands	r3, r2
 8008a5c:	d01b      	beq.n	8008a96 <UART_AdvFeatureConfig+0x10a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	687a      	ldr	r2, [r7, #4]
 8008a64:	6812      	ldr	r2, [r2, #0]
 8008a66:	6852      	ldr	r2, [r2, #4]
 8008a68:	491b      	ldr	r1, [pc, #108]	; (8008ad8 <UART_AdvFeatureConfig+0x14c>)
 8008a6a:	4011      	ands	r1, r2
 8008a6c:	687a      	ldr	r2, [r7, #4]
 8008a6e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008a70:	430a      	orrs	r2, r1
 8008a72:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008a78:	2380      	movs	r3, #128	; 0x80
 8008a7a:	035b      	lsls	r3, r3, #13
 8008a7c:	429a      	cmp	r2, r3
 8008a7e:	d10a      	bne.n	8008a96 <UART_AdvFeatureConfig+0x10a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	687a      	ldr	r2, [r7, #4]
 8008a86:	6812      	ldr	r2, [r2, #0]
 8008a88:	6852      	ldr	r2, [r2, #4]
 8008a8a:	4914      	ldr	r1, [pc, #80]	; (8008adc <UART_AdvFeatureConfig+0x150>)
 8008a8c:	4011      	ands	r1, r2
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8008a92:	430a      	orrs	r2, r1
 8008a94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a9a:	2280      	movs	r2, #128	; 0x80
 8008a9c:	4013      	ands	r3, r2
 8008a9e:	d00a      	beq.n	8008ab6 <UART_AdvFeatureConfig+0x12a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	687a      	ldr	r2, [r7, #4]
 8008aa6:	6812      	ldr	r2, [r2, #0]
 8008aa8:	6852      	ldr	r2, [r2, #4]
 8008aaa:	490d      	ldr	r1, [pc, #52]	; (8008ae0 <UART_AdvFeatureConfig+0x154>)
 8008aac:	4011      	ands	r1, r2
 8008aae:	687a      	ldr	r2, [r7, #4]
 8008ab0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8008ab2:	430a      	orrs	r2, r1
 8008ab4:	605a      	str	r2, [r3, #4]
  }
}
 8008ab6:	46c0      	nop			; (mov r8, r8)
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	b002      	add	sp, #8
 8008abc:	bd80      	pop	{r7, pc}
 8008abe:	46c0      	nop			; (mov r8, r8)
 8008ac0:	fffdffff 	.word	0xfffdffff
 8008ac4:	fffeffff 	.word	0xfffeffff
 8008ac8:	fffbffff 	.word	0xfffbffff
 8008acc:	ffff7fff 	.word	0xffff7fff
 8008ad0:	ffffefff 	.word	0xffffefff
 8008ad4:	ffffdfff 	.word	0xffffdfff
 8008ad8:	ffefffff 	.word	0xffefffff
 8008adc:	ff9fffff 	.word	0xff9fffff
 8008ae0:	fff7ffff 	.word	0xfff7ffff

08008ae4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b086      	sub	sp, #24
 8008ae8:	af02      	add	r7, sp, #8
 8008aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8008aec:	2300      	movs	r3, #0
 8008aee:	60fb      	str	r3, [r7, #12]

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2200      	movs	r2, #0
 8008af4:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008af6:	f7fc f831 	bl	8004b5c <HAL_GetTick>
 8008afa:	0003      	movs	r3, r0
 8008afc:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	2208      	movs	r2, #8
 8008b06:	4013      	ands	r3, r2
 8008b08:	2b08      	cmp	r3, #8
 8008b0a:	d10d      	bne.n	8008b28 <UART_CheckIdleState+0x44>
  {
    /* Wait until TEACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008b0c:	68fa      	ldr	r2, [r7, #12]
 8008b0e:	2380      	movs	r3, #128	; 0x80
 8008b10:	0399      	lsls	r1, r3, #14
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	4b17      	ldr	r3, [pc, #92]	; (8008b74 <UART_CheckIdleState+0x90>)
 8008b16:	9300      	str	r3, [sp, #0]
 8008b18:	0013      	movs	r3, r2
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	f000 f82c 	bl	8008b78 <UART_WaitOnFlagUntilTimeout>
 8008b20:	1e03      	subs	r3, r0, #0
 8008b22:	d001      	beq.n	8008b28 <UART_CheckIdleState+0x44>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b24:	2303      	movs	r3, #3
 8008b26:	e021      	b.n	8008b6c <UART_CheckIdleState+0x88>
    }
  }
  /* Check if the Receiver is enabled */
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	2204      	movs	r2, #4
 8008b30:	4013      	ands	r3, r2
 8008b32:	2b04      	cmp	r3, #4
 8008b34:	d10d      	bne.n	8008b52 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008b36:	68fa      	ldr	r2, [r7, #12]
 8008b38:	2380      	movs	r3, #128	; 0x80
 8008b3a:	03d9      	lsls	r1, r3, #15
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	4b0d      	ldr	r3, [pc, #52]	; (8008b74 <UART_CheckIdleState+0x90>)
 8008b40:	9300      	str	r3, [sp, #0]
 8008b42:	0013      	movs	r3, r2
 8008b44:	2200      	movs	r2, #0
 8008b46:	f000 f817 	bl	8008b78 <UART_WaitOnFlagUntilTimeout>
 8008b4a:	1e03      	subs	r3, r0, #0
 8008b4c:	d001      	beq.n	8008b52 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008b4e:	2303      	movs	r3, #3
 8008b50:	e00c      	b.n	8008b6c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState  = HAL_UART_STATE_READY;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2269      	movs	r2, #105	; 0x69
 8008b56:	2120      	movs	r1, #32
 8008b58:	5499      	strb	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	226a      	movs	r2, #106	; 0x6a
 8008b5e:	2120      	movs	r1, #32
 8008b60:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	2268      	movs	r2, #104	; 0x68
 8008b66:	2100      	movs	r1, #0
 8008b68:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008b6a:	2300      	movs	r3, #0
}
 8008b6c:	0018      	movs	r0, r3
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	b004      	add	sp, #16
 8008b72:	bd80      	pop	{r7, pc}
 8008b74:	01ffffff 	.word	0x01ffffff

08008b78 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b084      	sub	sp, #16
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	60f8      	str	r0, [r7, #12]
 8008b80:	60b9      	str	r1, [r7, #8]
 8008b82:	603b      	str	r3, [r7, #0]
 8008b84:	1dfb      	adds	r3, r7, #7
 8008b86:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b88:	e02b      	b.n	8008be2 <UART_WaitOnFlagUntilTimeout+0x6a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8008b8a:	69bb      	ldr	r3, [r7, #24]
 8008b8c:	3301      	adds	r3, #1
 8008b8e:	d028      	beq.n	8008be2 <UART_WaitOnFlagUntilTimeout+0x6a>
    {
      if((Timeout == 0) || ((HAL_GetTick()-Tickstart) > Timeout))
 8008b90:	69bb      	ldr	r3, [r7, #24]
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d007      	beq.n	8008ba6 <UART_WaitOnFlagUntilTimeout+0x2e>
 8008b96:	f7fb ffe1 	bl	8004b5c <HAL_GetTick>
 8008b9a:	0002      	movs	r2, r0
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	1ad2      	subs	r2, r2, r3
 8008ba0:	69bb      	ldr	r3, [r7, #24]
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d91d      	bls.n	8008be2 <UART_WaitOnFlagUntilTimeout+0x6a>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	68fa      	ldr	r2, [r7, #12]
 8008bac:	6812      	ldr	r2, [r2, #0]
 8008bae:	6812      	ldr	r2, [r2, #0]
 8008bb0:	4916      	ldr	r1, [pc, #88]	; (8008c0c <UART_WaitOnFlagUntilTimeout+0x94>)
 8008bb2:	400a      	ands	r2, r1
 8008bb4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	68fa      	ldr	r2, [r7, #12]
 8008bbc:	6812      	ldr	r2, [r2, #0]
 8008bbe:	6892      	ldr	r2, [r2, #8]
 8008bc0:	2101      	movs	r1, #1
 8008bc2:	438a      	bics	r2, r1
 8008bc4:	609a      	str	r2, [r3, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	2269      	movs	r2, #105	; 0x69
 8008bca:	2120      	movs	r1, #32
 8008bcc:	5499      	strb	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	226a      	movs	r2, #106	; 0x6a
 8008bd2:	2120      	movs	r1, #32
 8008bd4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	2268      	movs	r2, #104	; 0x68
 8008bda:	2100      	movs	r1, #0
 8008bdc:	5499      	strb	r1, [r3, r2]
        return HAL_TIMEOUT;
 8008bde:	2303      	movs	r3, #3
 8008be0:	e00f      	b.n	8008c02 <UART_WaitOnFlagUntilTimeout+0x8a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	69db      	ldr	r3, [r3, #28]
 8008be8:	68ba      	ldr	r2, [r7, #8]
 8008bea:	401a      	ands	r2, r3
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	1ad3      	subs	r3, r2, r3
 8008bf0:	425a      	negs	r2, r3
 8008bf2:	4153      	adcs	r3, r2
 8008bf4:	b2db      	uxtb	r3, r3
 8008bf6:	001a      	movs	r2, r3
 8008bf8:	1dfb      	adds	r3, r7, #7
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	429a      	cmp	r2, r3
 8008bfe:	d0c4      	beq.n	8008b8a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008c00:	2300      	movs	r3, #0
}
 8008c02:	0018      	movs	r0, r3
 8008c04:	46bd      	mov	sp, r7
 8008c06:	b004      	add	sp, #16
 8008c08:	bd80      	pop	{r7, pc}
 8008c0a:	46c0      	nop			; (mov r8, r8)
 8008c0c:	fffffe5f 	.word	0xfffffe5f

08008c10 <DelayMs>:
/* Includes ------------------------------------------------------------------*/
#include "hw.h"
#include "timeServer.h"

void DelayMs( uint32_t ms )
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b082      	sub	sp, #8
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
  HW_RTC_DelayMs( ms );
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	0018      	movs	r0, r3
 8008c1c:	f000 ff36 	bl	8009a8c <HW_RTC_DelayMs>

}
 8008c20:	46c0      	nop			; (mov r8, r8)
 8008c22:	46bd      	mov	sp, r7
 8008c24:	b002      	add	sp, #8
 8008c26:	bd80      	pop	{r7, pc}

08008c28 <LowPower_Disable>:
 * \brief API to set flag allowing power mode
 *
 * \param [IN] enum e_LOW_POWER_State_Id_t  
 */
void LowPower_Disable( e_LOW_POWER_State_Id_t state )
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b086      	sub	sp, #24
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	0002      	movs	r2, r0
 8008c30:	1dfb      	adds	r3, r7, #7
 8008c32:	701a      	strb	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8008c34:	f3ef 8310 	mrs	r3, PRIMASK
 8008c38:	60fb      	str	r3, [r7, #12]
  return(result);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
  BACKUP_PRIMASK();
 8008c3c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008c3e:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  
  LowPower_State |= state;
 8008c40:	1dfb      	adds	r3, r7, #7
 8008c42:	781a      	ldrb	r2, [r3, #0]
 8008c44:	4b06      	ldr	r3, [pc, #24]	; (8008c60 <LowPower_Disable+0x38>)
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	431a      	orrs	r2, r3
 8008c4a:	4b05      	ldr	r3, [pc, #20]	; (8008c60 <LowPower_Disable+0x38>)
 8008c4c:	601a      	str	r2, [r3, #0]
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	613b      	str	r3, [r7, #16]

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c52:	693b      	ldr	r3, [r7, #16]
 8008c54:	f383 8810 	msr	PRIMASK, r3

  RESTORE_PRIMASK( );
}
 8008c58:	46c0      	nop			; (mov r8, r8)
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	b006      	add	sp, #24
 8008c5e:	bd80      	pop	{r7, pc}
 8008c60:	20000220 	.word	0x20000220

08008c64 <LowPower_Enable>:
 * \brief API to reset flag allowing power mode
 *
 * \param [IN] enum e_LOW_POWER_State_Id_t 
 */
void LowPower_Enable( e_LOW_POWER_State_Id_t state )
{
 8008c64:	b580      	push	{r7, lr}
 8008c66:	b086      	sub	sp, #24
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	0002      	movs	r2, r0
 8008c6c:	1dfb      	adds	r3, r7, #7
 8008c6e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8008c70:	f3ef 8310 	mrs	r3, PRIMASK
 8008c74:	60fb      	str	r3, [r7, #12]
  return(result);
 8008c76:	68fb      	ldr	r3, [r7, #12]
  BACKUP_PRIMASK();
 8008c78:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008c7a:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  
  LowPower_State &= ~state;
 8008c7c:	1dfb      	adds	r3, r7, #7
 8008c7e:	781b      	ldrb	r3, [r3, #0]
 8008c80:	43db      	mvns	r3, r3
 8008c82:	001a      	movs	r2, r3
 8008c84:	4b06      	ldr	r3, [pc, #24]	; (8008ca0 <LowPower_Enable+0x3c>)
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	401a      	ands	r2, r3
 8008c8a:	4b05      	ldr	r3, [pc, #20]	; (8008ca0 <LowPower_Enable+0x3c>)
 8008c8c:	601a      	str	r2, [r3, #0]
 8008c8e:	697b      	ldr	r3, [r7, #20]
 8008c90:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c92:	693b      	ldr	r3, [r7, #16]
 8008c94:	f383 8810 	msr	PRIMASK, r3
  
  RESTORE_PRIMASK( );
}
 8008c98:	46c0      	nop			; (mov r8, r8)
 8008c9a:	46bd      	mov	sp, r7
 8008c9c:	b006      	add	sp, #24
 8008c9e:	bd80      	pop	{r7, pc}
 8008ca0:	20000220 	.word	0x20000220

08008ca4 <LowPower_GetState>:
 * \note When flag is 0, low power mode is allowed
 * \param [IN] state
 * \retval flag state 
 */
uint32_t LowPower_GetState( void )
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	af00      	add	r7, sp, #0
  return LowPower_State;
 8008ca8:	4b02      	ldr	r3, [pc, #8]	; (8008cb4 <LowPower_GetState+0x10>)
 8008caa:	681b      	ldr	r3, [r3, #0]
}
 8008cac:	0018      	movs	r0, r3
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}
 8008cb2:	46c0      	nop			; (mov r8, r8)
 8008cb4:	20000220 	.word	0x20000220

08008cb8 <TimerInit>:
static bool TimerExists( TimerEvent_t *obj );



void TimerInit( TimerEvent_t *obj, void ( *callback )( void ) )
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b082      	sub	sp, #8
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
 8008cc0:	6039      	str	r1, [r7, #0]
  obj->Timestamp = 0;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2200      	movs	r2, #0
 8008cc6:	601a      	str	r2, [r3, #0]
  obj->ReloadValue = 0;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	605a      	str	r2, [r3, #4]
  obj->IsRunning = false;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	721a      	strb	r2, [r3, #8]
  obj->Callback = callback;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	683a      	ldr	r2, [r7, #0]
 8008cd8:	60da      	str	r2, [r3, #12]
  obj->Next = NULL;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	611a      	str	r2, [r3, #16]
}
 8008ce0:	46c0      	nop			; (mov r8, r8)
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	b002      	add	sp, #8
 8008ce6:	bd80      	pop	{r7, pc}

08008ce8 <TimerStart>:

void TimerStart( TimerEvent_t *obj )
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b088      	sub	sp, #32
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	6078      	str	r0, [r7, #4]
  uint32_t elapsedTime = 0;
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8008cf4:	f3ef 8310 	mrs	r3, PRIMASK
 8008cf8:	617b      	str	r3, [r7, #20]
  return(result);
 8008cfa:	697b      	ldr	r3, [r7, #20]
  
  BACKUP_PRIMASK();
 8008cfc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8008cfe:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  

  if( ( obj == NULL ) || ( TimerExists( obj ) == true ) )
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d005      	beq.n	8008d12 <TimerStart+0x2a>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	0018      	movs	r0, r3
 8008d0a:	f000 f97b 	bl	8009004 <TimerExists>
 8008d0e:	1e03      	subs	r3, r0, #0
 8008d10:	d005      	beq.n	8008d1e <TimerStart+0x36>
 8008d12:	69bb      	ldr	r3, [r7, #24]
 8008d14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d16:	693b      	ldr	r3, [r7, #16]
 8008d18:	f383 8810 	msr	PRIMASK, r3
  {
    RESTORE_PRIMASK( );
    return;
 8008d1c:	e030      	b.n	8008d80 <TimerStart+0x98>
  }
  obj->Timestamp = obj->ReloadValue;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	685a      	ldr	r2, [r3, #4]
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	601a      	str	r2, [r3, #0]
  obj->IsRunning = false;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	721a      	strb	r2, [r3, #8]

  if( TimerListHead == NULL )
 8008d2c:	4b16      	ldr	r3, [pc, #88]	; (8008d88 <TimerStart+0xa0>)
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d106      	bne.n	8008d42 <TimerStart+0x5a>
  {
    HW_RTC_SetTimerContext( );
 8008d34:	f000 feca 	bl	8009acc <HW_RTC_SetTimerContext>
    TimerInsertNewHeadTimer( obj ); // insert a timeout at now+obj->Timestamp
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	0018      	movs	r0, r3
 8008d3c:	f000 f854 	bl	8008de8 <TimerInsertNewHeadTimer>
 8008d40:	e019      	b.n	8008d76 <TimerStart+0x8e>
  }
  else 
  {
    elapsedTime = HW_RTC_GetTimerElapsedTime( );
 8008d42:	f000 fe53 	bl	80099ec <HW_RTC_GetTimerElapsedTime>
 8008d46:	0003      	movs	r3, r0
 8008d48:	61fb      	str	r3, [r7, #28]
    obj->Timestamp += elapsedTime;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681a      	ldr	r2, [r3, #0]
 8008d4e:	69fb      	ldr	r3, [r7, #28]
 8008d50:	18d2      	adds	r2, r2, r3
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	601a      	str	r2, [r3, #0]
  
    if( obj->Timestamp < TimerListHead->Timestamp )
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681a      	ldr	r2, [r3, #0]
 8008d5a:	4b0b      	ldr	r3, [pc, #44]	; (8008d88 <TimerStart+0xa0>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	429a      	cmp	r2, r3
 8008d62:	d204      	bcs.n	8008d6e <TimerStart+0x86>
    {
      TimerInsertNewHeadTimer( obj);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	0018      	movs	r0, r3
 8008d68:	f000 f83e 	bl	8008de8 <TimerInsertNewHeadTimer>
 8008d6c:	e003      	b.n	8008d76 <TimerStart+0x8e>
    }
    else
    {
      TimerInsertTimer( obj);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	0018      	movs	r0, r3
 8008d72:	f000 f80b 	bl	8008d8c <TimerInsertTimer>
 8008d76:	69bb      	ldr	r3, [r7, #24]
 8008d78:	60fb      	str	r3, [r7, #12]
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	f383 8810 	msr	PRIMASK, r3
    }
  }
  RESTORE_PRIMASK( );
}
 8008d80:	46bd      	mov	sp, r7
 8008d82:	b008      	add	sp, #32
 8008d84:	bd80      	pop	{r7, pc}
 8008d86:	46c0      	nop			; (mov r8, r8)
 8008d88:	20000224 	.word	0x20000224

08008d8c <TimerInsertTimer>:

static void TimerInsertTimer( TimerEvent_t *obj)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b084      	sub	sp, #16
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  TimerEvent_t* cur = TimerListHead;
 8008d94:	4b13      	ldr	r3, [pc, #76]	; (8008de4 <TimerInsertTimer+0x58>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	60fb      	str	r3, [r7, #12]
  TimerEvent_t* next = TimerListHead->Next;
 8008d9a:	4b12      	ldr	r3, [pc, #72]	; (8008de4 <TimerInsertTimer+0x58>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	691b      	ldr	r3, [r3, #16]
 8008da0:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 8008da2:	e012      	b.n	8008dca <TimerInsertTimer+0x3e>
  {  
    if( obj->Timestamp  > next->Timestamp )
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681a      	ldr	r2, [r3, #0]
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	429a      	cmp	r2, r3
 8008dae:	d905      	bls.n	8008dbc <TimerInsertTimer+0x30>
    {
        cur = next;
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	691b      	ldr	r3, [r3, #16]
 8008db8:	60bb      	str	r3, [r7, #8]
 8008dba:	e006      	b.n	8008dca <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = obj;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	611a      	str	r2, [r3, #16]
        obj->Next = next;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	68ba      	ldr	r2, [r7, #8]
 8008dc6:	611a      	str	r2, [r3, #16]
        return;
 8008dc8:	e009      	b.n	8008dde <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	691b      	ldr	r3, [r3, #16]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d1e8      	bne.n	8008da4 <TimerInsertTimer+0x18>

    }
  }
  cur->Next = obj;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	687a      	ldr	r2, [r7, #4]
 8008dd6:	611a      	str	r2, [r3, #16]
  obj->Next = NULL;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	611a      	str	r2, [r3, #16]
}
 8008dde:	46bd      	mov	sp, r7
 8008de0:	b004      	add	sp, #16
 8008de2:	bd80      	pop	{r7, pc}
 8008de4:	20000224 	.word	0x20000224

08008de8 <TimerInsertNewHeadTimer>:

static void TimerInsertNewHeadTimer( TimerEvent_t *obj )
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  TimerEvent_t* cur = TimerListHead;
 8008df0:	4b0b      	ldr	r3, [pc, #44]	; (8008e20 <TimerInsertNewHeadTimer+0x38>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d002      	beq.n	8008e02 <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsRunning = false;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	721a      	strb	r2, [r3, #8]
  }

  obj->Next = cur;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	68fa      	ldr	r2, [r7, #12]
 8008e06:	611a      	str	r2, [r3, #16]
  TimerListHead = obj;
 8008e08:	4b05      	ldr	r3, [pc, #20]	; (8008e20 <TimerInsertNewHeadTimer+0x38>)
 8008e0a:	687a      	ldr	r2, [r7, #4]
 8008e0c:	601a      	str	r2, [r3, #0]
  TimerSetTimeout( TimerListHead );
 8008e0e:	4b04      	ldr	r3, [pc, #16]	; (8008e20 <TimerInsertNewHeadTimer+0x38>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	0018      	movs	r0, r3
 8008e14:	f000 f937 	bl	8009086 <TimerSetTimeout>
}
 8008e18:	46c0      	nop			; (mov r8, r8)
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	b004      	add	sp, #16
 8008e1e:	bd80      	pop	{r7, pc}
 8008e20:	20000224 	.word	0x20000224

08008e24 <TimerIrqHandler>:

void TimerIrqHandler( void )
{
 8008e24:	b590      	push	{r4, r7, lr}
 8008e26:	b087      	sub	sp, #28
 8008e28:	af00      	add	r7, sp, #0
  TimerEvent_t* cur;
  TimerEvent_t* next;
  

  
  uint32_t old =  HW_RTC_GetTimerContext( );
 8008e2a:	f000 fe65 	bl	8009af8 <HW_RTC_GetTimerContext>
 8008e2e:	0003      	movs	r3, r0
 8008e30:	613b      	str	r3, [r7, #16]
  uint32_t now =  HW_RTC_SetTimerContext( );
 8008e32:	f000 fe4b 	bl	8009acc <HW_RTC_SetTimerContext>
 8008e36:	0003      	movs	r3, r0
 8008e38:	60fb      	str	r3, [r7, #12]
  uint32_t DeltaContext = now - old; //intentionnal wrap around
 8008e3a:	68fa      	ldr	r2, [r7, #12]
 8008e3c:	693b      	ldr	r3, [r7, #16]
 8008e3e:	1ad3      	subs	r3, r2, r3
 8008e40:	60bb      	str	r3, [r7, #8]
  
  /* update timeStamp based upon new Time Reference*/
  /* beacuse delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 8008e42:	4b33      	ldr	r3, [pc, #204]	; (8008f10 <TimerIrqHandler+0xec>)
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d01c      	beq.n	8008e84 <TimerIrqHandler+0x60>
  {
    for (cur=TimerListHead; cur->Next != NULL; cur= cur->Next)
 8008e4a:	4b31      	ldr	r3, [pc, #196]	; (8008f10 <TimerIrqHandler+0xec>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	617b      	str	r3, [r7, #20]
 8008e50:	e014      	b.n	8008e7c <TimerIrqHandler+0x58>
    {
      next =cur->Next;
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	691b      	ldr	r3, [r3, #16]
 8008e56:	607b      	str	r3, [r7, #4]
      if (next->Timestamp > DeltaContext)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681a      	ldr	r2, [r3, #0]
 8008e5c:	68bb      	ldr	r3, [r7, #8]
 8008e5e:	429a      	cmp	r2, r3
 8008e60:	d906      	bls.n	8008e70 <TimerIrqHandler+0x4c>
      {
        next->Timestamp -= DeltaContext;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681a      	ldr	r2, [r3, #0]
 8008e66:	68bb      	ldr	r3, [r7, #8]
 8008e68:	1ad2      	subs	r2, r2, r3
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	601a      	str	r2, [r3, #0]
 8008e6e:	e002      	b.n	8008e76 <TimerIrqHandler+0x52>
      }
      else
      {
        next->Timestamp = 0 ;
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2200      	movs	r2, #0
 8008e74:	601a      	str	r2, [r3, #0]
    for (cur=TimerListHead; cur->Next != NULL; cur= cur->Next)
 8008e76:	697b      	ldr	r3, [r7, #20]
 8008e78:	691b      	ldr	r3, [r3, #16]
 8008e7a:	617b      	str	r3, [r7, #20]
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	691b      	ldr	r3, [r3, #16]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d1e6      	bne.n	8008e52 <TimerIrqHandler+0x2e>
      }
    }
  }
  
  /* execute imediately the alarm callback */
  if ( TimerListHead != NULL )
 8008e84:	4b22      	ldr	r3, [pc, #136]	; (8008f10 <TimerIrqHandler+0xec>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d020      	beq.n	8008ece <TimerIrqHandler+0xaa>
  {
    cur = TimerListHead;
 8008e8c:	4b20      	ldr	r3, [pc, #128]	; (8008f10 <TimerIrqHandler+0xec>)
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	617b      	str	r3, [r7, #20]
    TimerListHead = TimerListHead->Next;
 8008e92:	4b1f      	ldr	r3, [pc, #124]	; (8008f10 <TimerIrqHandler+0xec>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	691a      	ldr	r2, [r3, #16]
 8008e98:	4b1d      	ldr	r3, [pc, #116]	; (8008f10 <TimerIrqHandler+0xec>)
 8008e9a:	601a      	str	r2, [r3, #0]
    exec_cb( cur->Callback );
 8008e9c:	697b      	ldr	r3, [r7, #20]
 8008e9e:	68db      	ldr	r3, [r3, #12]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d100      	bne.n	8008ea6 <TimerIrqHandler+0x82>
 8008ea4:	e7fe      	b.n	8008ea4 <TimerIrqHandler+0x80>
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	68db      	ldr	r3, [r3, #12]
 8008eaa:	4798      	blx	r3
  }


  // remove all the expired object from the list
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 8008eac:	e00f      	b.n	8008ece <TimerIrqHandler+0xaa>
  {
   cur = TimerListHead;
 8008eae:	4b18      	ldr	r3, [pc, #96]	; (8008f10 <TimerIrqHandler+0xec>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	617b      	str	r3, [r7, #20]
   TimerListHead = TimerListHead->Next;
 8008eb4:	4b16      	ldr	r3, [pc, #88]	; (8008f10 <TimerIrqHandler+0xec>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	691a      	ldr	r2, [r3, #16]
 8008eba:	4b15      	ldr	r3, [pc, #84]	; (8008f10 <TimerIrqHandler+0xec>)
 8008ebc:	601a      	str	r2, [r3, #0]
   exec_cb( cur->Callback );
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	68db      	ldr	r3, [r3, #12]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d100      	bne.n	8008ec8 <TimerIrqHandler+0xa4>
 8008ec6:	e7fe      	b.n	8008ec6 <TimerIrqHandler+0xa2>
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	68db      	ldr	r3, [r3, #12]
 8008ecc:	4798      	blx	r3
  while( ( TimerListHead != NULL ) && ( TimerListHead->Timestamp < HW_RTC_GetTimerElapsedTime(  )  ))
 8008ece:	4b10      	ldr	r3, [pc, #64]	; (8008f10 <TimerIrqHandler+0xec>)
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d007      	beq.n	8008ee6 <TimerIrqHandler+0xc2>
 8008ed6:	4b0e      	ldr	r3, [pc, #56]	; (8008f10 <TimerIrqHandler+0xec>)
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	681c      	ldr	r4, [r3, #0]
 8008edc:	f000 fd86 	bl	80099ec <HW_RTC_GetTimerElapsedTime>
 8008ee0:	0003      	movs	r3, r0
 8008ee2:	429c      	cmp	r4, r3
 8008ee4:	d3e3      	bcc.n	8008eae <TimerIrqHandler+0x8a>
  }

  /* start the next TimerListHead if it exists AND NOT running */
  if(( TimerListHead != NULL ) && (TimerListHead->IsRunning == false))
 8008ee6:	4b0a      	ldr	r3, [pc, #40]	; (8008f10 <TimerIrqHandler+0xec>)
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d00c      	beq.n	8008f08 <TimerIrqHandler+0xe4>
 8008eee:	4b08      	ldr	r3, [pc, #32]	; (8008f10 <TimerIrqHandler+0xec>)
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	7a1b      	ldrb	r3, [r3, #8]
 8008ef4:	2201      	movs	r2, #1
 8008ef6:	4053      	eors	r3, r2
 8008ef8:	b2db      	uxtb	r3, r3
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d004      	beq.n	8008f08 <TimerIrqHandler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 8008efe:	4b04      	ldr	r3, [pc, #16]	; (8008f10 <TimerIrqHandler+0xec>)
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	0018      	movs	r0, r3
 8008f04:	f000 f8bf 	bl	8009086 <TimerSetTimeout>
  }
}
 8008f08:	46c0      	nop			; (mov r8, r8)
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	b007      	add	sp, #28
 8008f0e:	bd90      	pop	{r4, r7, pc}
 8008f10:	20000224 	.word	0x20000224

08008f14 <TimerStop>:

void TimerStop( TimerEvent_t *obj ) 
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b088      	sub	sp, #32
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8008f1c:	f3ef 8310 	mrs	r3, PRIMASK
 8008f20:	613b      	str	r3, [r7, #16]
  return(result);
 8008f22:	693b      	ldr	r3, [r7, #16]
  BACKUP_PRIMASK();
 8008f24:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8008f26:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  
  TimerEvent_t* prev = TimerListHead;
 8008f28:	4b35      	ldr	r3, [pc, #212]	; (8009000 <TimerStop+0xec>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	61fb      	str	r3, [r7, #28]
  TimerEvent_t* cur = TimerListHead;
 8008f2e:	4b34      	ldr	r3, [pc, #208]	; (8009000 <TimerStop+0xec>)
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	61bb      	str	r3, [r7, #24]

  // List is empty or the Obj to stop does not exist 
  if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 8008f34:	4b32      	ldr	r3, [pc, #200]	; (8009000 <TimerStop+0xec>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d002      	beq.n	8008f42 <TimerStop+0x2e>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d105      	bne.n	8008f4e <TimerStop+0x3a>
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	f383 8810 	msr	PRIMASK, r3
  {
    RESTORE_PRIMASK( );
    return;
 8008f4c:	e054      	b.n	8008ff8 <TimerStop+0xe4>
  }

  if( TimerListHead == obj ) // Stop the Head                  
 8008f4e:	4b2c      	ldr	r3, [pc, #176]	; (8009000 <TimerStop+0xec>)
 8008f50:	681a      	ldr	r2, [r3, #0]
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	429a      	cmp	r2, r3
 8008f56:	d147      	bne.n	8008fe8 <TimerStop+0xd4>
  {
    if( TimerListHead->IsRunning == true ) // The head is already running 
 8008f58:	4b29      	ldr	r3, [pc, #164]	; (8009000 <TimerStop+0xec>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	7a1b      	ldrb	r3, [r3, #8]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d019      	beq.n	8008f96 <TimerStop+0x82>
    {    
      if( TimerListHead->Next != NULL )
 8008f62:	4b27      	ldr	r3, [pc, #156]	; (8009000 <TimerStop+0xec>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	691b      	ldr	r3, [r3, #16]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d00e      	beq.n	8008f8a <TimerStop+0x76>
      {
        TimerListHead->IsRunning = false;
 8008f6c:	4b24      	ldr	r3, [pc, #144]	; (8009000 <TimerStop+0xec>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	2200      	movs	r2, #0
 8008f72:	721a      	strb	r2, [r3, #8]
        TimerListHead = TimerListHead->Next;
 8008f74:	4b22      	ldr	r3, [pc, #136]	; (8009000 <TimerStop+0xec>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	691a      	ldr	r2, [r3, #16]
 8008f7a:	4b21      	ldr	r3, [pc, #132]	; (8009000 <TimerStop+0xec>)
 8008f7c:	601a      	str	r2, [r3, #0]
        TimerSetTimeout( TimerListHead );
 8008f7e:	4b20      	ldr	r3, [pc, #128]	; (8009000 <TimerStop+0xec>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	0018      	movs	r0, r3
 8008f84:	f000 f87f 	bl	8009086 <TimerSetTimeout>
 8008f88:	e031      	b.n	8008fee <TimerStop+0xda>
      }
      else
      {
        HW_RTC_StopAlarm( );
 8008f8a:	f000 fd57 	bl	8009a3c <HW_RTC_StopAlarm>
        TimerListHead = NULL;
 8008f8e:	4b1c      	ldr	r3, [pc, #112]	; (8009000 <TimerStop+0xec>)
 8008f90:	2200      	movs	r2, #0
 8008f92:	601a      	str	r2, [r3, #0]
 8008f94:	e02b      	b.n	8008fee <TimerStop+0xda>
      }
    }
    else // Stop the head before it is started
    {   
      if( TimerListHead->Next != NULL )   
 8008f96:	4b1a      	ldr	r3, [pc, #104]	; (8009000 <TimerStop+0xec>)
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	691b      	ldr	r3, [r3, #16]
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d005      	beq.n	8008fac <TimerStop+0x98>
      {
        TimerListHead = TimerListHead->Next;
 8008fa0:	4b17      	ldr	r3, [pc, #92]	; (8009000 <TimerStop+0xec>)
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	691a      	ldr	r2, [r3, #16]
 8008fa6:	4b16      	ldr	r3, [pc, #88]	; (8009000 <TimerStop+0xec>)
 8008fa8:	601a      	str	r2, [r3, #0]
 8008faa:	e020      	b.n	8008fee <TimerStop+0xda>
      }
      else
      {
        TimerListHead = NULL;
 8008fac:	4b14      	ldr	r3, [pc, #80]	; (8009000 <TimerStop+0xec>)
 8008fae:	2200      	movs	r2, #0
 8008fb0:	601a      	str	r2, [r3, #0]
 8008fb2:	e01c      	b.n	8008fee <TimerStop+0xda>
  }
  else // Stop an object within the list
  {      
    while( cur != NULL )
    {
      if( cur == obj )
 8008fb4:	69ba      	ldr	r2, [r7, #24]
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	429a      	cmp	r2, r3
 8008fba:	d110      	bne.n	8008fde <TimerStop+0xca>
      {
        if( cur->Next != NULL )
 8008fbc:	69bb      	ldr	r3, [r7, #24]
 8008fbe:	691b      	ldr	r3, [r3, #16]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d006      	beq.n	8008fd2 <TimerStop+0xbe>
        {
          cur = cur->Next;
 8008fc4:	69bb      	ldr	r3, [r7, #24]
 8008fc6:	691b      	ldr	r3, [r3, #16]
 8008fc8:	61bb      	str	r3, [r7, #24]
          prev->Next = cur;
 8008fca:	69fb      	ldr	r3, [r7, #28]
 8008fcc:	69ba      	ldr	r2, [r7, #24]
 8008fce:	611a      	str	r2, [r3, #16]
        else
        {
          cur = NULL;
          prev->Next = cur;
        }
        break;
 8008fd0:	e00d      	b.n	8008fee <TimerStop+0xda>
          cur = NULL;
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	61bb      	str	r3, [r7, #24]
          prev->Next = cur;
 8008fd6:	69fb      	ldr	r3, [r7, #28]
 8008fd8:	69ba      	ldr	r2, [r7, #24]
 8008fda:	611a      	str	r2, [r3, #16]
        break;
 8008fdc:	e007      	b.n	8008fee <TimerStop+0xda>
      }
      else
      {
        prev = cur;
 8008fde:	69bb      	ldr	r3, [r7, #24]
 8008fe0:	61fb      	str	r3, [r7, #28]
        cur = cur->Next;
 8008fe2:	69bb      	ldr	r3, [r7, #24]
 8008fe4:	691b      	ldr	r3, [r3, #16]
 8008fe6:	61bb      	str	r3, [r7, #24]
    while( cur != NULL )
 8008fe8:	69bb      	ldr	r3, [r7, #24]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d1e2      	bne.n	8008fb4 <TimerStop+0xa0>
 8008fee:	697b      	ldr	r3, [r7, #20]
 8008ff0:	60bb      	str	r3, [r7, #8]
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	f383 8810 	msr	PRIMASK, r3
      }
    }   
  }
  
  RESTORE_PRIMASK( );
}  
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	b008      	add	sp, #32
 8008ffc:	bd80      	pop	{r7, pc}
 8008ffe:	46c0      	nop			; (mov r8, r8)
 8009000:	20000224 	.word	0x20000224

08009004 <TimerExists>:
  
static bool TimerExists( TimerEvent_t *obj )
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b084      	sub	sp, #16
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
  TimerEvent_t* cur = TimerListHead;
 800900c:	4b0a      	ldr	r3, [pc, #40]	; (8009038 <TimerExists+0x34>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 8009012:	e008      	b.n	8009026 <TimerExists+0x22>
  {
    if( cur == obj )
 8009014:	68fa      	ldr	r2, [r7, #12]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	429a      	cmp	r2, r3
 800901a:	d101      	bne.n	8009020 <TimerExists+0x1c>
    {
      return true;
 800901c:	2301      	movs	r3, #1
 800901e:	e006      	b.n	800902e <TimerExists+0x2a>
    }
    cur = cur->Next;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	691b      	ldr	r3, [r3, #16]
 8009024:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d1f3      	bne.n	8009014 <TimerExists+0x10>
  }
  return false;
 800902c:	2300      	movs	r3, #0
}
 800902e:	0018      	movs	r0, r3
 8009030:	46bd      	mov	sp, r7
 8009032:	b004      	add	sp, #16
 8009034:	bd80      	pop	{r7, pc}
 8009036:	46c0      	nop			; (mov r8, r8)
 8009038:	20000224 	.word	0x20000224

0800903c <TimerSetValue>:
  TimerStop( obj );
  TimerStart( obj );
}

void TimerSetValue( TimerEvent_t *obj, uint32_t value )
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b084      	sub	sp, #16
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	6039      	str	r1, [r7, #0]
  uint32_t minValue = 0;
 8009046:	2300      	movs	r3, #0
 8009048:	60bb      	str	r3, [r7, #8]
  uint32_t ticks = HW_RTC_ms2Tick( value );
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	0018      	movs	r0, r3
 800904e:	f000 fc85 	bl	800995c <HW_RTC_ms2Tick>
 8009052:	0003      	movs	r3, r0
 8009054:	60fb      	str	r3, [r7, #12]

  TimerStop( obj );
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	0018      	movs	r0, r3
 800905a:	f7ff ff5b 	bl	8008f14 <TimerStop>

  minValue = HW_RTC_GetMinimumTimeout( );
 800905e:	f000 fc77 	bl	8009950 <HW_RTC_GetMinimumTimeout>
 8009062:	0003      	movs	r3, r0
 8009064:	60bb      	str	r3, [r7, #8]
  
  if( ticks < minValue )
 8009066:	68fa      	ldr	r2, [r7, #12]
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	429a      	cmp	r2, r3
 800906c:	d201      	bcs.n	8009072 <TimerSetValue+0x36>
  {
    ticks = minValue;
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	60fb      	str	r3, [r7, #12]
  }

  obj->Timestamp = ticks;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	68fa      	ldr	r2, [r7, #12]
 8009076:	601a      	str	r2, [r3, #0]
  obj->ReloadValue = ticks;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	68fa      	ldr	r2, [r7, #12]
 800907c:	605a      	str	r2, [r3, #4]
}
 800907e:	46c0      	nop			; (mov r8, r8)
 8009080:	46bd      	mov	sp, r7
 8009082:	b004      	add	sp, #16
 8009084:	bd80      	pop	{r7, pc}

08009086 <TimerSetTimeout>:
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
}

static void TimerSetTimeout( TimerEvent_t *obj )
{
 8009086:	b590      	push	{r4, r7, lr}
 8009088:	b085      	sub	sp, #20
 800908a:	af00      	add	r7, sp, #0
 800908c:	6078      	str	r0, [r7, #4]
  int32_t minTicks= HW_RTC_GetMinimumTimeout( );
 800908e:	f000 fc5f 	bl	8009950 <HW_RTC_GetMinimumTimeout>
 8009092:	0003      	movs	r3, r0
 8009094:	60fb      	str	r3, [r7, #12]
  obj->IsRunning = true; 
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	2201      	movs	r2, #1
 800909a:	721a      	strb	r2, [r3, #8]

  //in case deadline too soon
  if(obj->Timestamp  < (HW_RTC_GetTimerElapsedTime(  ) + minTicks) )
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681c      	ldr	r4, [r3, #0]
 80090a0:	f000 fca4 	bl	80099ec <HW_RTC_GetTimerElapsedTime>
 80090a4:	0002      	movs	r2, r0
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	18d3      	adds	r3, r2, r3
 80090aa:	429c      	cmp	r4, r3
 80090ac:	d206      	bcs.n	80090bc <TimerSetTimeout+0x36>
  {
    obj->Timestamp = HW_RTC_GetTimerElapsedTime(  ) + minTicks;
 80090ae:	f000 fc9d 	bl	80099ec <HW_RTC_GetTimerElapsedTime>
 80090b2:	0002      	movs	r2, r0
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	18d2      	adds	r2, r2, r3
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	601a      	str	r2, [r3, #0]
  }
  HW_RTC_SetAlarm( obj->Timestamp );
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	0018      	movs	r0, r3
 80090c2:	f000 fc63 	bl	800998c <HW_RTC_SetAlarm>
}
 80090c6:	46c0      	nop			; (mov r8, r8)
 80090c8:	46bd      	mov	sp, r7
 80090ca:	b005      	add	sp, #20
 80090cc:	bd90      	pop	{r4, r7, pc}

080090ce <memcpy1>:
{
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 80090ce:	b580      	push	{r7, lr}
 80090d0:	b084      	sub	sp, #16
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	60f8      	str	r0, [r7, #12]
 80090d6:	60b9      	str	r1, [r7, #8]
 80090d8:	1dbb      	adds	r3, r7, #6
 80090da:	801a      	strh	r2, [r3, #0]
    while( size-- )
 80090dc:	e007      	b.n	80090ee <memcpy1+0x20>
    {
        *dst++ = *src++;
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	1c5a      	adds	r2, r3, #1
 80090e2:	60fa      	str	r2, [r7, #12]
 80090e4:	68ba      	ldr	r2, [r7, #8]
 80090e6:	1c51      	adds	r1, r2, #1
 80090e8:	60b9      	str	r1, [r7, #8]
 80090ea:	7812      	ldrb	r2, [r2, #0]
 80090ec:	701a      	strb	r2, [r3, #0]
    while( size-- )
 80090ee:	1dbb      	adds	r3, r7, #6
 80090f0:	881b      	ldrh	r3, [r3, #0]
 80090f2:	1dba      	adds	r2, r7, #6
 80090f4:	1e59      	subs	r1, r3, #1
 80090f6:	8011      	strh	r1, [r2, #0]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d1f0      	bne.n	80090de <memcpy1+0x10>
    }
}
 80090fc:	46c0      	nop			; (mov r8, r8)
 80090fe:	46bd      	mov	sp, r7
 8009100:	b004      	add	sp, #16
 8009102:	bd80      	pop	{r7, pc}

08009104 <DBG_Init>:
  * @brief Initializes the debug
  * @param None
  * @retval None
  */
void DBG_Init( void )
{
 8009104:	b580      	push	{r7, lr}
 8009106:	b086      	sub	sp, #24
 8009108:	af00      	add	r7, sp, #0
  HAL_DBGMCU_EnableDBGStandbyMode( );
  
#else /* DEBUG */
  /* sw interface off*/
  GPIO_InitTypeDef GPIO_InitStructure; 
  GPIO_InitStructure.Mode   = GPIO_MODE_ANALOG;
 800910a:	1d3b      	adds	r3, r7, #4
 800910c:	2203      	movs	r2, #3
 800910e:	605a      	str	r2, [r3, #4]
  GPIO_InitStructure.Pull   = GPIO_NOPULL;
 8009110:	1d3b      	adds	r3, r7, #4
 8009112:	2200      	movs	r2, #0
 8009114:	609a      	str	r2, [r3, #8]
  GPIO_InitStructure.Pin    = (GPIO_PIN_13 | GPIO_PIN_14);
 8009116:	1d3b      	adds	r3, r7, #4
 8009118:	22c0      	movs	r2, #192	; 0xc0
 800911a:	01d2      	lsls	r2, r2, #7
 800911c:	601a      	str	r2, [r3, #0]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 800911e:	1d3a      	adds	r2, r7, #4
 8009120:	23a0      	movs	r3, #160	; 0xa0
 8009122:	05db      	lsls	r3, r3, #23
 8009124:	0011      	movs	r1, r2
 8009126:	0018      	movs	r0, r3
 8009128:	f7fb ffc0 	bl	80050ac <HAL_GPIO_Init>
  
  __HAL_RCC_DBGMCU_CLK_ENABLE( );
 800912c:	4b0b      	ldr	r3, [pc, #44]	; (800915c <DBG_Init+0x58>)
 800912e:	4a0b      	ldr	r2, [pc, #44]	; (800915c <DBG_Init+0x58>)
 8009130:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009132:	2180      	movs	r1, #128	; 0x80
 8009134:	03c9      	lsls	r1, r1, #15
 8009136:	430a      	orrs	r2, r1
 8009138:	635a      	str	r2, [r3, #52]	; 0x34
  HAL_DBGMCU_DisableDBGSleepMode( );
 800913a:	f7fb fd19 	bl	8004b70 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode( );
 800913e:	f7fb fd25 	bl	8004b8c <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode( );
 8009142:	f7fb fd31 	bl	8004ba8 <HAL_DBGMCU_DisableDBGStandbyMode>
  __HAL_RCC_DBGMCU_CLK_DISABLE( );
 8009146:	4b05      	ldr	r3, [pc, #20]	; (800915c <DBG_Init+0x58>)
 8009148:	4a04      	ldr	r2, [pc, #16]	; (800915c <DBG_Init+0x58>)
 800914a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800914c:	4904      	ldr	r1, [pc, #16]	; (8009160 <DBG_Init+0x5c>)
 800914e:	400a      	ands	r2, r1
 8009150:	635a      	str	r2, [r3, #52]	; 0x34
#endif
}
 8009152:	46c0      	nop			; (mov r8, r8)
 8009154:	46bd      	mov	sp, r7
 8009156:	b006      	add	sp, #24
 8009158:	bd80      	pop	{r7, pc}
 800915a:	46c0      	nop			; (mov r8, r8)
 800915c:	40021000 	.word	0x40021000
 8009160:	ffbfffff 	.word	0xffbfffff

08009164 <Error_Handler>:
  * @brief Error_Handler
  * @param None
  * @retval None
  */
void Error_Handler(void)
{
 8009164:	b580      	push	{r7, lr}
 8009166:	af00      	add	r7, sp, #0
  DBG_PRINTF("Error_Handler\n");
  while(1);
 8009168:	e7fe      	b.n	8009168 <Error_Handler+0x4>
	...

0800916c <LCD_Config>:
/**
  * @brief  Configuracion del LCD
  * @param  None
  * @retval None
  */
void LCD_Config(void) {
 800916c:	b580      	push	{r7, lr}
 800916e:	b088      	sub	sp, #32
 8009170:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct;

	__HAL_RCC_GPIOH_CLK_ENABLE();
 8009172:	4b37      	ldr	r3, [pc, #220]	; (8009250 <LCD_Config+0xe4>)
 8009174:	4a36      	ldr	r2, [pc, #216]	; (8009250 <LCD_Config+0xe4>)
 8009176:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009178:	2180      	movs	r1, #128	; 0x80
 800917a:	430a      	orrs	r2, r1
 800917c:	62da      	str	r2, [r3, #44]	; 0x2c
 800917e:	4b34      	ldr	r3, [pc, #208]	; (8009250 <LCD_Config+0xe4>)
 8009180:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009182:	2280      	movs	r2, #128	; 0x80
 8009184:	4013      	ands	r3, r2
 8009186:	60bb      	str	r3, [r7, #8]
 8009188:	68bb      	ldr	r3, [r7, #8]
	GPIO_InitStruct.Pin = RS | E; // pin que desamos configurar
 800918a:	230c      	movs	r3, #12
 800918c:	18fb      	adds	r3, r7, r3
 800918e:	2203      	movs	r2, #3
 8009190:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // lo vamos a usar como salida en push - pull
 8009192:	230c      	movs	r3, #12
 8009194:	18fb      	adds	r3, r7, r3
 8009196:	2201      	movs	r2, #1
 8009198:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800919a:	230c      	movs	r3, #12
 800919c:	18fb      	adds	r3, r7, r3
 800919e:	2200      	movs	r2, #0
 80091a0:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80091a2:	230c      	movs	r3, #12
 80091a4:	18fb      	adds	r3, r7, r3
 80091a6:	2202      	movs	r2, #2
 80091a8:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(Control_Port, &GPIO_InitStruct);
 80091aa:	230c      	movs	r3, #12
 80091ac:	18fb      	adds	r3, r7, r3
 80091ae:	4a29      	ldr	r2, [pc, #164]	; (8009254 <LCD_Config+0xe8>)
 80091b0:	0019      	movs	r1, r3
 80091b2:	0010      	movs	r0, r2
 80091b4:	f7fb ff7a 	bl	80050ac <HAL_GPIO_Init>

	__HAL_RCC_GPIOA_CLK_ENABLE();
 80091b8:	4b25      	ldr	r3, [pc, #148]	; (8009250 <LCD_Config+0xe4>)
 80091ba:	4a25      	ldr	r2, [pc, #148]	; (8009250 <LCD_Config+0xe4>)
 80091bc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80091be:	2101      	movs	r1, #1
 80091c0:	430a      	orrs	r2, r1
 80091c2:	62da      	str	r2, [r3, #44]	; 0x2c
 80091c4:	4b22      	ldr	r3, [pc, #136]	; (8009250 <LCD_Config+0xe4>)
 80091c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091c8:	2201      	movs	r2, #1
 80091ca:	4013      	ands	r3, r2
 80091cc:	607b      	str	r3, [r7, #4]
 80091ce:	687b      	ldr	r3, [r7, #4]
	GPIO_InitStruct.Pin = DB7 | DB6 | DB5 | DB4 | DB3 | DB2; // pin que desamos configurar
 80091d0:	230c      	movs	r3, #12
 80091d2:	18fb      	adds	r3, r7, r3
 80091d4:	4a20      	ldr	r2, [pc, #128]	; (8009258 <LCD_Config+0xec>)
 80091d6:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // lo vamos a usar como salida en push - pull
 80091d8:	230c      	movs	r3, #12
 80091da:	18fb      	adds	r3, r7, r3
 80091dc:	2201      	movs	r2, #1
 80091de:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091e0:	230c      	movs	r3, #12
 80091e2:	18fb      	adds	r3, r7, r3
 80091e4:	2200      	movs	r2, #0
 80091e6:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80091e8:	230c      	movs	r3, #12
 80091ea:	18fb      	adds	r3, r7, r3
 80091ec:	2202      	movs	r2, #2
 80091ee:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80091f0:	230c      	movs	r3, #12
 80091f2:	18fa      	adds	r2, r7, r3
 80091f4:	23a0      	movs	r3, #160	; 0xa0
 80091f6:	05db      	lsls	r3, r3, #23
 80091f8:	0011      	movs	r1, r2
 80091fa:	0018      	movs	r0, r3
 80091fc:	f7fb ff56 	bl	80050ac <HAL_GPIO_Init>

	__HAL_RCC_GPIOB_CLK_ENABLE();
 8009200:	4b13      	ldr	r3, [pc, #76]	; (8009250 <LCD_Config+0xe4>)
 8009202:	4a13      	ldr	r2, [pc, #76]	; (8009250 <LCD_Config+0xe4>)
 8009204:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009206:	2102      	movs	r1, #2
 8009208:	430a      	orrs	r2, r1
 800920a:	62da      	str	r2, [r3, #44]	; 0x2c
 800920c:	4b10      	ldr	r3, [pc, #64]	; (8009250 <LCD_Config+0xe4>)
 800920e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009210:	2202      	movs	r2, #2
 8009212:	4013      	ands	r3, r2
 8009214:	603b      	str	r3, [r7, #0]
 8009216:	683b      	ldr	r3, [r7, #0]
	GPIO_InitStruct.Pin =  DB1 | DB0; // pin que desamos configurar
 8009218:	230c      	movs	r3, #12
 800921a:	18fb      	adds	r3, r7, r3
 800921c:	4a0f      	ldr	r2, [pc, #60]	; (800925c <LCD_Config+0xf0>)
 800921e:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // lo vamos a usar como salida en push - pull
 8009220:	230c      	movs	r3, #12
 8009222:	18fb      	adds	r3, r7, r3
 8009224:	2201      	movs	r2, #1
 8009226:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009228:	230c      	movs	r3, #12
 800922a:	18fb      	adds	r3, r7, r3
 800922c:	2200      	movs	r2, #0
 800922e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009230:	230c      	movs	r3, #12
 8009232:	18fb      	adds	r3, r7, r3
 8009234:	2202      	movs	r2, #2
 8009236:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009238:	230c      	movs	r3, #12
 800923a:	18fb      	adds	r3, r7, r3
 800923c:	4a08      	ldr	r2, [pc, #32]	; (8009260 <LCD_Config+0xf4>)
 800923e:	0019      	movs	r1, r3
 8009240:	0010      	movs	r0, r2
 8009242:	f7fb ff33 	bl	80050ac <HAL_GPIO_Init>



}
 8009246:	46c0      	nop			; (mov r8, r8)
 8009248:	46bd      	mov	sp, r7
 800924a:	b008      	add	sp, #32
 800924c:	bd80      	pop	{r7, pc}
 800924e:	46c0      	nop			; (mov r8, r8)
 8009250:	40021000 	.word	0x40021000
 8009254:	50001c00 	.word	0x50001c00
 8009258:	00001f01 	.word	0x00001f01
 800925c:	00001004 	.word	0x00001004
 8009260:	50000400 	.word	0x50000400

08009264 <writePin>:
/**
  * @brief  Se escribe el estado (Set,Reset) en el pin seleccionado
  * @param  pin: ID del pin, state: estado (set, reset) al que se quiere poner
  * @retval None
  */
void writePin(uint32_t pin, uint8_t state) {
 8009264:	b580      	push	{r7, lr}
 8009266:	b082      	sub	sp, #8
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
 800926c:	000a      	movs	r2, r1
 800926e:	1cfb      	adds	r3, r7, #3
 8009270:	701a      	strb	r2, [r3, #0]
//	if (pin == RS || pin == RW || pin == E) {
	if (pin == RS || pin == E) {
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	2b01      	cmp	r3, #1
 8009276:	d002      	beq.n	800927e <writePin+0x1a>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2b02      	cmp	r3, #2
 800927c:	d108      	bne.n	8009290 <writePin+0x2c>
		HAL_GPIO_WritePin(Control_Port, pin, state);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	b299      	uxth	r1, r3
 8009282:	1cfb      	adds	r3, r7, #3
 8009284:	781b      	ldrb	r3, [r3, #0]
 8009286:	4809      	ldr	r0, [pc, #36]	; (80092ac <writePin+0x48>)
 8009288:	001a      	movs	r2, r3
 800928a:	f7fc f88d 	bl	80053a8 <HAL_GPIO_WritePin>
 800928e:	e008      	b.n	80092a2 <writePin+0x3e>
	} else {
		HAL_GPIO_WritePin(LCD_PORT, pin, state);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	b299      	uxth	r1, r3
 8009294:	1cfb      	adds	r3, r7, #3
 8009296:	781a      	ldrb	r2, [r3, #0]
 8009298:	23a0      	movs	r3, #160	; 0xa0
 800929a:	05db      	lsls	r3, r3, #23
 800929c:	0018      	movs	r0, r3
 800929e:	f7fc f883 	bl	80053a8 <HAL_GPIO_WritePin>
	}
}
 80092a2:	46c0      	nop			; (mov r8, r8)
 80092a4:	46bd      	mov	sp, r7
 80092a6:	b002      	add	sp, #8
 80092a8:	bd80      	pop	{r7, pc}
 80092aa:	46c0      	nop			; (mov r8, r8)
 80092ac:	50001c00 	.word	0x50001c00

080092b0 <LCD_Enable>:
/**
  * @brief  Se activa el pin E para que funcione el mdulo o no acepte ordenes de funcionamiento
  * @param  None
  * @retval None
  */
void LCD_Enable(void) {
 80092b0:	b580      	push	{r7, lr}
 80092b2:	af00      	add	r7, sp, #0
	writePin(E, GPIO_PIN_SET);
 80092b4:	2101      	movs	r1, #1
 80092b6:	2002      	movs	r0, #2
 80092b8:	f7ff ffd4 	bl	8009264 <writePin>
	HAL_Delay(2);
 80092bc:	2002      	movs	r0, #2
 80092be:	f001 f94d 	bl	800a55c <HAL_Delay>
	writePin(E, GPIO_PIN_RESET);
 80092c2:	2100      	movs	r1, #0
 80092c4:	2002      	movs	r0, #2
 80092c6:	f7ff ffcd 	bl	8009264 <writePin>
}
 80092ca:	46c0      	nop			; (mov r8, r8)
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}

080092d0 <LCD_Output>:
/**
  * @brief  Se encienden o apagan los pines necesarios segun el dato que le pasamos
  * @param  data: datos
  * @retval None
  */
void LCD_Output(uint8_t data) {
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b082      	sub	sp, #8
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	0002      	movs	r2, r0
 80092d8:	1dfb      	adds	r3, r7, #7
 80092da:	701a      	strb	r2, [r3, #0]
	if (data & 0x80)
 80092dc:	1dfb      	adds	r3, r7, #7
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	b25b      	sxtb	r3, r3
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	da07      	bge.n	80092f6 <LCD_Output+0x26>
		HAL_GPIO_WritePin(LCD_PORT, DB7, GPIO_PIN_SET);
 80092e6:	23a0      	movs	r3, #160	; 0xa0
 80092e8:	05db      	lsls	r3, r3, #23
 80092ea:	2201      	movs	r2, #1
 80092ec:	2101      	movs	r1, #1
 80092ee:	0018      	movs	r0, r3
 80092f0:	f7fc f85a 	bl	80053a8 <HAL_GPIO_WritePin>
 80092f4:	e006      	b.n	8009304 <LCD_Output+0x34>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB7, GPIO_PIN_RESET);
 80092f6:	23a0      	movs	r3, #160	; 0xa0
 80092f8:	05db      	lsls	r3, r3, #23
 80092fa:	2200      	movs	r2, #0
 80092fc:	2101      	movs	r1, #1
 80092fe:	0018      	movs	r0, r3
 8009300:	f7fc f852 	bl	80053a8 <HAL_GPIO_WritePin>
	if (data & 0x40)
 8009304:	1dfb      	adds	r3, r7, #7
 8009306:	781b      	ldrb	r3, [r3, #0]
 8009308:	2240      	movs	r2, #64	; 0x40
 800930a:	4013      	ands	r3, r2
 800930c:	d008      	beq.n	8009320 <LCD_Output+0x50>
		HAL_GPIO_WritePin(LCD_PORT, DB6, GPIO_PIN_SET);
 800930e:	2380      	movs	r3, #128	; 0x80
 8009310:	0099      	lsls	r1, r3, #2
 8009312:	23a0      	movs	r3, #160	; 0xa0
 8009314:	05db      	lsls	r3, r3, #23
 8009316:	2201      	movs	r2, #1
 8009318:	0018      	movs	r0, r3
 800931a:	f7fc f845 	bl	80053a8 <HAL_GPIO_WritePin>
 800931e:	e007      	b.n	8009330 <LCD_Output+0x60>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB6, GPIO_PIN_RESET);
 8009320:	2380      	movs	r3, #128	; 0x80
 8009322:	0099      	lsls	r1, r3, #2
 8009324:	23a0      	movs	r3, #160	; 0xa0
 8009326:	05db      	lsls	r3, r3, #23
 8009328:	2200      	movs	r2, #0
 800932a:	0018      	movs	r0, r3
 800932c:	f7fc f83c 	bl	80053a8 <HAL_GPIO_WritePin>
	if (data & 0x20)
 8009330:	1dfb      	adds	r3, r7, #7
 8009332:	781b      	ldrb	r3, [r3, #0]
 8009334:	2220      	movs	r2, #32
 8009336:	4013      	ands	r3, r2
 8009338:	d008      	beq.n	800934c <LCD_Output+0x7c>
		HAL_GPIO_WritePin(LCD_PORT, DB5, GPIO_PIN_SET);
 800933a:	2380      	movs	r3, #128	; 0x80
 800933c:	0159      	lsls	r1, r3, #5
 800933e:	23a0      	movs	r3, #160	; 0xa0
 8009340:	05db      	lsls	r3, r3, #23
 8009342:	2201      	movs	r2, #1
 8009344:	0018      	movs	r0, r3
 8009346:	f7fc f82f 	bl	80053a8 <HAL_GPIO_WritePin>
 800934a:	e007      	b.n	800935c <LCD_Output+0x8c>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB5, GPIO_PIN_RESET);
 800934c:	2380      	movs	r3, #128	; 0x80
 800934e:	0159      	lsls	r1, r3, #5
 8009350:	23a0      	movs	r3, #160	; 0xa0
 8009352:	05db      	lsls	r3, r3, #23
 8009354:	2200      	movs	r2, #0
 8009356:	0018      	movs	r0, r3
 8009358:	f7fc f826 	bl	80053a8 <HAL_GPIO_WritePin>
	if (data & 0x10)
 800935c:	1dfb      	adds	r3, r7, #7
 800935e:	781b      	ldrb	r3, [r3, #0]
 8009360:	2210      	movs	r2, #16
 8009362:	4013      	ands	r3, r2
 8009364:	d008      	beq.n	8009378 <LCD_Output+0xa8>
		HAL_GPIO_WritePin(LCD_PORT, DB4, GPIO_PIN_SET);
 8009366:	2380      	movs	r3, #128	; 0x80
 8009368:	0119      	lsls	r1, r3, #4
 800936a:	23a0      	movs	r3, #160	; 0xa0
 800936c:	05db      	lsls	r3, r3, #23
 800936e:	2201      	movs	r2, #1
 8009370:	0018      	movs	r0, r3
 8009372:	f7fc f819 	bl	80053a8 <HAL_GPIO_WritePin>
 8009376:	e007      	b.n	8009388 <LCD_Output+0xb8>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB4, GPIO_PIN_RESET);
 8009378:	2380      	movs	r3, #128	; 0x80
 800937a:	0119      	lsls	r1, r3, #4
 800937c:	23a0      	movs	r3, #160	; 0xa0
 800937e:	05db      	lsls	r3, r3, #23
 8009380:	2200      	movs	r2, #0
 8009382:	0018      	movs	r0, r3
 8009384:	f7fc f810 	bl	80053a8 <HAL_GPIO_WritePin>
	if (data & 0x08)
 8009388:	1dfb      	adds	r3, r7, #7
 800938a:	781b      	ldrb	r3, [r3, #0]
 800938c:	2208      	movs	r2, #8
 800938e:	4013      	ands	r3, r2
 8009390:	d008      	beq.n	80093a4 <LCD_Output+0xd4>
		HAL_GPIO_WritePin(LCD_PORT, DB3, GPIO_PIN_SET);
 8009392:	2380      	movs	r3, #128	; 0x80
 8009394:	0059      	lsls	r1, r3, #1
 8009396:	23a0      	movs	r3, #160	; 0xa0
 8009398:	05db      	lsls	r3, r3, #23
 800939a:	2201      	movs	r2, #1
 800939c:	0018      	movs	r0, r3
 800939e:	f7fc f803 	bl	80053a8 <HAL_GPIO_WritePin>
 80093a2:	e007      	b.n	80093b4 <LCD_Output+0xe4>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB3, GPIO_PIN_RESET);
 80093a4:	2380      	movs	r3, #128	; 0x80
 80093a6:	0059      	lsls	r1, r3, #1
 80093a8:	23a0      	movs	r3, #160	; 0xa0
 80093aa:	05db      	lsls	r3, r3, #23
 80093ac:	2200      	movs	r2, #0
 80093ae:	0018      	movs	r0, r3
 80093b0:	f7fb fffa 	bl	80053a8 <HAL_GPIO_WritePin>
	if (data & 0x04)
 80093b4:	1dfb      	adds	r3, r7, #7
 80093b6:	781b      	ldrb	r3, [r3, #0]
 80093b8:	2204      	movs	r2, #4
 80093ba:	4013      	ands	r3, r2
 80093bc:	d008      	beq.n	80093d0 <LCD_Output+0x100>
		HAL_GPIO_WritePin(LCD_PORT, DB2, GPIO_PIN_SET);
 80093be:	2380      	movs	r3, #128	; 0x80
 80093c0:	00d9      	lsls	r1, r3, #3
 80093c2:	23a0      	movs	r3, #160	; 0xa0
 80093c4:	05db      	lsls	r3, r3, #23
 80093c6:	2201      	movs	r2, #1
 80093c8:	0018      	movs	r0, r3
 80093ca:	f7fb ffed 	bl	80053a8 <HAL_GPIO_WritePin>
 80093ce:	e007      	b.n	80093e0 <LCD_Output+0x110>
	else
		HAL_GPIO_WritePin(LCD_PORT, DB2, GPIO_PIN_RESET);
 80093d0:	2380      	movs	r3, #128	; 0x80
 80093d2:	00d9      	lsls	r1, r3, #3
 80093d4:	23a0      	movs	r3, #160	; 0xa0
 80093d6:	05db      	lsls	r3, r3, #23
 80093d8:	2200      	movs	r2, #0
 80093da:	0018      	movs	r0, r3
 80093dc:	f7fb ffe4 	bl	80053a8 <HAL_GPIO_WritePin>
	if (data & 0x02)
 80093e0:	1dfb      	adds	r3, r7, #7
 80093e2:	781b      	ldrb	r3, [r3, #0]
 80093e4:	2202      	movs	r2, #2
 80093e6:	4013      	ands	r3, r2
 80093e8:	d006      	beq.n	80093f8 <LCD_Output+0x128>
		HAL_GPIO_WritePin(GPIOB, DB1, GPIO_PIN_SET);
 80093ea:	4b13      	ldr	r3, [pc, #76]	; (8009438 <LCD_Output+0x168>)
 80093ec:	2201      	movs	r2, #1
 80093ee:	2104      	movs	r1, #4
 80093f0:	0018      	movs	r0, r3
 80093f2:	f7fb ffd9 	bl	80053a8 <HAL_GPIO_WritePin>
 80093f6:	e005      	b.n	8009404 <LCD_Output+0x134>
	else
		HAL_GPIO_WritePin(GPIOB, DB1, GPIO_PIN_RESET);
 80093f8:	4b0f      	ldr	r3, [pc, #60]	; (8009438 <LCD_Output+0x168>)
 80093fa:	2200      	movs	r2, #0
 80093fc:	2104      	movs	r1, #4
 80093fe:	0018      	movs	r0, r3
 8009400:	f7fb ffd2 	bl	80053a8 <HAL_GPIO_WritePin>
	if (data & 0x01)
 8009404:	1dfb      	adds	r3, r7, #7
 8009406:	781b      	ldrb	r3, [r3, #0]
 8009408:	2201      	movs	r2, #1
 800940a:	4013      	ands	r3, r2
 800940c:	d007      	beq.n	800941e <LCD_Output+0x14e>
		HAL_GPIO_WritePin(GPIOB, DB0, GPIO_PIN_SET);
 800940e:	2380      	movs	r3, #128	; 0x80
 8009410:	015b      	lsls	r3, r3, #5
 8009412:	4809      	ldr	r0, [pc, #36]	; (8009438 <LCD_Output+0x168>)
 8009414:	2201      	movs	r2, #1
 8009416:	0019      	movs	r1, r3
 8009418:	f7fb ffc6 	bl	80053a8 <HAL_GPIO_WritePin>
 800941c:	e006      	b.n	800942c <LCD_Output+0x15c>
	else
		HAL_GPIO_WritePin(GPIOB, DB0, GPIO_PIN_RESET);
 800941e:	2380      	movs	r3, #128	; 0x80
 8009420:	015b      	lsls	r3, r3, #5
 8009422:	4805      	ldr	r0, [pc, #20]	; (8009438 <LCD_Output+0x168>)
 8009424:	2200      	movs	r2, #0
 8009426:	0019      	movs	r1, r3
 8009428:	f7fb ffbe 	bl	80053a8 <HAL_GPIO_WritePin>
	LCD_Enable();
 800942c:	f7ff ff40 	bl	80092b0 <LCD_Enable>
}
 8009430:	46c0      	nop			; (mov r8, r8)
 8009432:	46bd      	mov	sp, r7
 8009434:	b002      	add	sp, #8
 8009436:	bd80      	pop	{r7, pc}
 8009438:	50000400 	.word	0x50000400

0800943c <LCD_Command>:
/**
  * @brief  Se envia el comando
  * @param  cmd: comando
  * @retval None
  */
void LCD_Command(uint8_t cmd) {
 800943c:	b580      	push	{r7, lr}
 800943e:	b082      	sub	sp, #8
 8009440:	af00      	add	r7, sp, #0
 8009442:	0002      	movs	r2, r0
 8009444:	1dfb      	adds	r3, r7, #7
 8009446:	701a      	strb	r2, [r3, #0]
	writePin(RS, GPIO_PIN_RESET); //comando
 8009448:	2100      	movs	r1, #0
 800944a:	2001      	movs	r0, #1
 800944c:	f7ff ff0a 	bl	8009264 <writePin>
	LCD_Output(cmd);
 8009450:	1dfb      	adds	r3, r7, #7
 8009452:	781b      	ldrb	r3, [r3, #0]
 8009454:	0018      	movs	r0, r3
 8009456:	f7ff ff3b 	bl	80092d0 <LCD_Output>
}
 800945a:	46c0      	nop			; (mov r8, r8)
 800945c:	46bd      	mov	sp, r7
 800945e:	b002      	add	sp, #8
 8009460:	bd80      	pop	{r7, pc}

08009462 <LCD_Init>:
/**
  * @brief  Inicializacion del LCD
  * @param  None
  * @retval None
  */
void LCD_Init(void) {
 8009462:	b580      	push	{r7, lr}
 8009464:	af00      	add	r7, sp, #0

	/* RS = 0; */
	writePin(RS, GPIO_PIN_RESET);
 8009466:	2100      	movs	r1, #0
 8009468:	2001      	movs	r0, #1
 800946a:	f7ff fefb 	bl	8009264 <writePin>
	/* E = 0;  */
	writePin(E, GPIO_PIN_RESET);
 800946e:	2100      	movs	r1, #0
 8009470:	2002      	movs	r0, #2
 8009472:	f7ff fef7 	bl	8009264 <writePin>

	LCD_Command(0x30);
 8009476:	2030      	movs	r0, #48	; 0x30
 8009478:	f7ff ffe0 	bl	800943c <LCD_Command>
	HAL_Delay(17);
 800947c:	2011      	movs	r0, #17
 800947e:	f001 f86d 	bl	800a55c <HAL_Delay>
	LCD_Command(0x30);
 8009482:	2030      	movs	r0, #48	; 0x30
 8009484:	f7ff ffda 	bl	800943c <LCD_Command>
	HAL_Delay(5);
 8009488:	2005      	movs	r0, #5
 800948a:	f001 f867 	bl	800a55c <HAL_Delay>
	LCD_Command(0x30);
 800948e:	2030      	movs	r0, #48	; 0x30
 8009490:	f7ff ffd4 	bl	800943c <LCD_Command>
	HAL_Delay(3);
 8009494:	2003      	movs	r0, #3
 8009496:	f001 f861 	bl	800a55c <HAL_Delay>
	LCD_Command(LCD_SET_FUNCTION | LCD_8BIT | LCD_2LINE | LCD_58);
 800949a:	2038      	movs	r0, #56	; 0x38
 800949c:	f7ff ffce 	bl	800943c <LCD_Command>
	HAL_Delay(2);
 80094a0:	2002      	movs	r0, #2
 80094a2:	f001 f85b 	bl	800a55c <HAL_Delay>
	LCD_Command(LCD_DISPLAY_OFF);
 80094a6:	2000      	movs	r0, #0
 80094a8:	f7ff ffc8 	bl	800943c <LCD_Command>
	HAL_Delay(2);
 80094ac:	2002      	movs	r0, #2
 80094ae:	f001 f855 	bl	800a55c <HAL_Delay>
	LCD_Command(LCD_CLEAR_DISPLAY);
 80094b2:	2001      	movs	r0, #1
 80094b4:	f7ff ffc2 	bl	800943c <LCD_Command>
	HAL_Delay(3);
 80094b8:	2003      	movs	r0, #3
 80094ba:	f001 f84f 	bl	800a55c <HAL_Delay>
	LCD_Command(LCD_SET_DISPLAY | LCD_DISPLAY_ON | LCD_CURSOR_ON | LCD_BLINKING_ON);
 80094be:	200f      	movs	r0, #15
 80094c0:	f7ff ffbc 	bl	800943c <LCD_Command>
	HAL_Delay(3);
 80094c4:	2003      	movs	r0, #3
 80094c6:	f001 f849 	bl	800a55c <HAL_Delay>
	LCD_Command(LCD_SET_ENTRY | LCD_ENTRY_INCREASE | LCD_ENTRY_NOSHIFT);
 80094ca:	2006      	movs	r0, #6
 80094cc:	f7ff ffb6 	bl	800943c <LCD_Command>
	HAL_Delay(3);
 80094d0:	2003      	movs	r0, #3
 80094d2:	f001 f843 	bl	800a55c <HAL_Delay>
	LCD_Command(LCD_SET_SHIFT | LCD_CURSOR_MOVE | LCD_SHIFT_RIGHT);
 80094d6:	2014      	movs	r0, #20
 80094d8:	f7ff ffb0 	bl	800943c <LCD_Command>

}
 80094dc:	46c0      	nop			; (mov r8, r8)
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}
	...

080094e4 <SPI_Config>:
#include "hw.h"

SPI_HandleTypeDef hspi2;

void SPI_Config()
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b086      	sub	sp, #24
 80094e8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    __SPI2_CLK_ENABLE();
 80094ea:	4b2e      	ldr	r3, [pc, #184]	; (80095a4 <SPI_Config+0xc0>)
 80094ec:	4a2d      	ldr	r2, [pc, #180]	; (80095a4 <SPI_Config+0xc0>)
 80094ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80094f0:	2180      	movs	r1, #128	; 0x80
 80094f2:	01c9      	lsls	r1, r1, #7
 80094f4:	430a      	orrs	r2, r1
 80094f6:	639a      	str	r2, [r3, #56]	; 0x38
	__GPIOB_CLK_ENABLE();
 80094f8:	4b2a      	ldr	r3, [pc, #168]	; (80095a4 <SPI_Config+0xc0>)
 80094fa:	4a2a      	ldr	r2, [pc, #168]	; (80095a4 <SPI_Config+0xc0>)
 80094fc:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80094fe:	2102      	movs	r1, #2
 8009500:	430a      	orrs	r2, r1
 8009502:	62da      	str	r2, [r3, #44]	; 0x2c
 8009504:	4b27      	ldr	r3, [pc, #156]	; (80095a4 <SPI_Config+0xc0>)
 8009506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009508:	2202      	movs	r2, #2
 800950a:	4013      	ands	r3, r2
 800950c:	603b      	str	r3, [r7, #0]
 800950e:	683b      	ldr	r3, [r7, #0]
	 PB14     ------> SPI2_MISO
	 PB13     ------> SPI2_SCK
	 PB12     ------> SPI2_NSS
	 */

	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8009510:	1d3b      	adds	r3, r7, #4
 8009512:	2280      	movs	r2, #128	; 0x80
 8009514:	0192      	lsls	r2, r2, #6
 8009516:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009518:	1d3b      	adds	r3, r7, #4
 800951a:	2202      	movs	r2, #2
 800951c:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;	//GPIO_NOPULL
 800951e:	1d3b      	adds	r3, r7, #4
 8009520:	2202      	movs	r2, #2
 8009522:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8009524:	1d3b      	adds	r3, r7, #4
 8009526:	2203      	movs	r2, #3
 8009528:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800952a:	1d3b      	adds	r3, r7, #4
 800952c:	2200      	movs	r2, #0
 800952e:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009530:	1d3b      	adds	r3, r7, #4
 8009532:	4a1d      	ldr	r2, [pc, #116]	; (80095a8 <SPI_Config+0xc4>)
 8009534:	0019      	movs	r1, r3
 8009536:	0010      	movs	r0, r2
 8009538:	f7fb fdb8 	bl	80050ac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_14;
 800953c:	1d3b      	adds	r3, r7, #4
 800953e:	2280      	movs	r2, #128	; 0x80
 8009540:	01d2      	lsls	r2, r2, #7
 8009542:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8009544:	1d3b      	adds	r3, r7, #4
 8009546:	2200      	movs	r2, #0
 8009548:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800954a:	1d3b      	adds	r3, r7, #4
 800954c:	4a16      	ldr	r2, [pc, #88]	; (80095a8 <SPI_Config+0xc4>)
 800954e:	0019      	movs	r1, r3
 8009550:	0010      	movs	r0, r2
 8009552:	f7fb fdab 	bl	80050ac <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8009556:	1d3b      	adds	r3, r7, #4
 8009558:	2280      	movs	r2, #128	; 0x80
 800955a:	0212      	lsls	r2, r2, #8
 800955c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800955e:	1d3b      	adds	r3, r7, #4
 8009560:	2200      	movs	r2, #0
 8009562:	611a      	str	r2, [r3, #16]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009564:	1d3b      	adds	r3, r7, #4
 8009566:	4a10      	ldr	r2, [pc, #64]	; (80095a8 <SPI_Config+0xc4>)
 8009568:	0019      	movs	r1, r3
 800956a:	0010      	movs	r0, r2
 800956c:	f7fb fd9e 	bl	80050ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin  = GPIO_PIN_12;
 8009570:	1d3b      	adds	r3, r7, #4
 8009572:	2280      	movs	r2, #128	; 0x80
 8009574:	0152      	lsls	r2, r2, #5
 8009576:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009578:	1d3b      	adds	r3, r7, #4
 800957a:	2201      	movs	r2, #1
 800957c:	605a      	str	r2, [r3, #4]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800957e:	1d3b      	adds	r3, r7, #4
 8009580:	4a09      	ldr	r2, [pc, #36]	; (80095a8 <SPI_Config+0xc4>)
 8009582:	0019      	movs	r1, r3
 8009584:	0010      	movs	r0, r2
 8009586:	f7fb fd91 	bl	80050ac <HAL_GPIO_Init>

	/* Peripheral interrupt init*/
	HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 800958a:	2200      	movs	r2, #0
 800958c:	2100      	movs	r1, #0
 800958e:	201a      	movs	r0, #26
 8009590:	f7fb fd46 	bl	8005020 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8009594:	201a      	movs	r0, #26
 8009596:	f7fb fd59 	bl	800504c <HAL_NVIC_EnableIRQ>
}
 800959a:	46c0      	nop			; (mov r8, r8)
 800959c:	46bd      	mov	sp, r7
 800959e:	b006      	add	sp, #24
 80095a0:	bd80      	pop	{r7, pc}
 80095a2:	46c0      	nop			; (mov r8, r8)
 80095a4:	40021000 	.word	0x40021000
 80095a8:	50000400 	.word	0x50000400

080095ac <SPI_Init>:


void SPI_Init(void)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	af00      	add	r7, sp, #0
  hspi2.Instance = SPI2;
 80095b0:	4b16      	ldr	r3, [pc, #88]	; (800960c <SPI_Init+0x60>)
 80095b2:	4a17      	ldr	r2, [pc, #92]	; (8009610 <SPI_Init+0x64>)
 80095b4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80095b6:	4b15      	ldr	r3, [pc, #84]	; (800960c <SPI_Init+0x60>)
 80095b8:	2282      	movs	r2, #130	; 0x82
 80095ba:	0052      	lsls	r2, r2, #1
 80095bc:	605a      	str	r2, [r3, #4]

  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80095be:	4b13      	ldr	r3, [pc, #76]	; (800960c <SPI_Init+0x60>)
 80095c0:	2238      	movs	r2, #56	; 0x38
 80095c2:	61da      	str	r2, [r3, #28]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80095c4:	4b11      	ldr	r3, [pc, #68]	; (800960c <SPI_Init+0x60>)
 80095c6:	2200      	movs	r2, #0
 80095c8:	609a      	str	r2, [r3, #8]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80095ca:	4b10      	ldr	r3, [pc, #64]	; (800960c <SPI_Init+0x60>)
 80095cc:	2200      	movs	r2, #0
 80095ce:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80095d0:	4b0e      	ldr	r3, [pc, #56]	; (800960c <SPI_Init+0x60>)
 80095d2:	2200      	movs	r2, #0
 80095d4:	615a      	str	r2, [r3, #20]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80095d6:	4b0d      	ldr	r3, [pc, #52]	; (800960c <SPI_Init+0x60>)
 80095d8:	2200      	movs	r2, #0
 80095da:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80095dc:	4b0b      	ldr	r3, [pc, #44]	; (800960c <SPI_Init+0x60>)
 80095de:	220a      	movs	r2, #10
 80095e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80095e2:	4b0a      	ldr	r3, [pc, #40]	; (800960c <SPI_Init+0x60>)
 80095e4:	2200      	movs	r2, #0
 80095e6:	60da      	str	r2, [r3, #12]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80095e8:	4b08      	ldr	r3, [pc, #32]	; (800960c <SPI_Init+0x60>)
 80095ea:	2200      	movs	r2, #0
 80095ec:	621a      	str	r2, [r3, #32]
  hspi2.Init.NSS = SPI_NSS_SOFT; //SPI_NSS_HARD_OUTPUT
 80095ee:	4b07      	ldr	r3, [pc, #28]	; (800960c <SPI_Init+0x60>)
 80095f0:	2280      	movs	r2, #128	; 0x80
 80095f2:	0092      	lsls	r2, r2, #2
 80095f4:	619a      	str	r2, [r3, #24]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLED;
 80095f6:	4b05      	ldr	r3, [pc, #20]	; (800960c <SPI_Init+0x60>)
 80095f8:	2200      	movs	r2, #0
 80095fa:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_SPI_Init(&hspi2);
 80095fc:	4b03      	ldr	r3, [pc, #12]	; (800960c <SPI_Init+0x60>)
 80095fe:	0018      	movs	r0, r3
 8009600:	f7fd fe36 	bl	8007270 <HAL_SPI_Init>
}
 8009604:	46c0      	nop			; (mov r8, r8)
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}
 800960a:	46c0      	nop			; (mov r8, r8)
 800960c:	200005d0 	.word	0x200005d0
 8009610:	40003800 	.word	0x40003800

08009614 <HW_GPIO_Init>:
 *                   All port bits are not necessarily available on all GPIOs.
 * @param [IN] initStruct  GPIO_InitTypeDef intit structure
 * @retval none
 */
void HW_GPIO_Init( GPIO_TypeDef* port, uint16_t GPIO_Pin, GPIO_InitTypeDef* initStruct)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b08a      	sub	sp, #40	; 0x28
 8009618:	af00      	add	r7, sp, #0
 800961a:	60f8      	str	r0, [r7, #12]
 800961c:	607a      	str	r2, [r7, #4]
 800961e:	230a      	movs	r3, #10
 8009620:	18fb      	adds	r3, r7, r3
 8009622:	1c0a      	adds	r2, r1, #0
 8009624:	801a      	strh	r2, [r3, #0]

  RCC_GPIO_CLK_ENABLE(  (uint32_t) port);
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	4a30      	ldr	r2, [pc, #192]	; (80096ec <HW_GPIO_Init+0xd8>)
 800962a:	4293      	cmp	r3, r2
 800962c:	d01b      	beq.n	8009666 <HW_GPIO_Init+0x52>
 800962e:	4a2f      	ldr	r2, [pc, #188]	; (80096ec <HW_GPIO_Init+0xd8>)
 8009630:	4293      	cmp	r3, r2
 8009632:	d804      	bhi.n	800963e <HW_GPIO_Init+0x2a>
 8009634:	22a0      	movs	r2, #160	; 0xa0
 8009636:	05d2      	lsls	r2, r2, #23
 8009638:	4293      	cmp	r3, r2
 800963a:	d007      	beq.n	800964c <HW_GPIO_Init+0x38>
 800963c:	e03a      	b.n	80096b4 <HW_GPIO_Init+0xa0>
 800963e:	4a2c      	ldr	r2, [pc, #176]	; (80096f0 <HW_GPIO_Init+0xdc>)
 8009640:	4293      	cmp	r3, r2
 8009642:	d01d      	beq.n	8009680 <HW_GPIO_Init+0x6c>
 8009644:	4a2b      	ldr	r2, [pc, #172]	; (80096f4 <HW_GPIO_Init+0xe0>)
 8009646:	4293      	cmp	r3, r2
 8009648:	d027      	beq.n	800969a <HW_GPIO_Init+0x86>
 800964a:	e033      	b.n	80096b4 <HW_GPIO_Init+0xa0>
 800964c:	4b2a      	ldr	r3, [pc, #168]	; (80096f8 <HW_GPIO_Init+0xe4>)
 800964e:	4a2a      	ldr	r2, [pc, #168]	; (80096f8 <HW_GPIO_Init+0xe4>)
 8009650:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009652:	2101      	movs	r1, #1
 8009654:	430a      	orrs	r2, r1
 8009656:	62da      	str	r2, [r3, #44]	; 0x2c
 8009658:	4b27      	ldr	r3, [pc, #156]	; (80096f8 <HW_GPIO_Init+0xe4>)
 800965a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800965c:	2201      	movs	r2, #1
 800965e:	4013      	ands	r3, r2
 8009660:	627b      	str	r3, [r7, #36]	; 0x24
 8009662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009664:	e032      	b.n	80096cc <HW_GPIO_Init+0xb8>
 8009666:	4b24      	ldr	r3, [pc, #144]	; (80096f8 <HW_GPIO_Init+0xe4>)
 8009668:	4a23      	ldr	r2, [pc, #140]	; (80096f8 <HW_GPIO_Init+0xe4>)
 800966a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800966c:	2102      	movs	r1, #2
 800966e:	430a      	orrs	r2, r1
 8009670:	62da      	str	r2, [r3, #44]	; 0x2c
 8009672:	4b21      	ldr	r3, [pc, #132]	; (80096f8 <HW_GPIO_Init+0xe4>)
 8009674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009676:	2202      	movs	r2, #2
 8009678:	4013      	ands	r3, r2
 800967a:	623b      	str	r3, [r7, #32]
 800967c:	6a3b      	ldr	r3, [r7, #32]
 800967e:	e025      	b.n	80096cc <HW_GPIO_Init+0xb8>
 8009680:	4b1d      	ldr	r3, [pc, #116]	; (80096f8 <HW_GPIO_Init+0xe4>)
 8009682:	4a1d      	ldr	r2, [pc, #116]	; (80096f8 <HW_GPIO_Init+0xe4>)
 8009684:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009686:	2104      	movs	r1, #4
 8009688:	430a      	orrs	r2, r1
 800968a:	62da      	str	r2, [r3, #44]	; 0x2c
 800968c:	4b1a      	ldr	r3, [pc, #104]	; (80096f8 <HW_GPIO_Init+0xe4>)
 800968e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009690:	2204      	movs	r2, #4
 8009692:	4013      	ands	r3, r2
 8009694:	61fb      	str	r3, [r7, #28]
 8009696:	69fb      	ldr	r3, [r7, #28]
 8009698:	e018      	b.n	80096cc <HW_GPIO_Init+0xb8>
 800969a:	4b17      	ldr	r3, [pc, #92]	; (80096f8 <HW_GPIO_Init+0xe4>)
 800969c:	4a16      	ldr	r2, [pc, #88]	; (80096f8 <HW_GPIO_Init+0xe4>)
 800969e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80096a0:	2108      	movs	r1, #8
 80096a2:	430a      	orrs	r2, r1
 80096a4:	62da      	str	r2, [r3, #44]	; 0x2c
 80096a6:	4b14      	ldr	r3, [pc, #80]	; (80096f8 <HW_GPIO_Init+0xe4>)
 80096a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096aa:	2208      	movs	r2, #8
 80096ac:	4013      	ands	r3, r2
 80096ae:	61bb      	str	r3, [r7, #24]
 80096b0:	69bb      	ldr	r3, [r7, #24]
 80096b2:	e00b      	b.n	80096cc <HW_GPIO_Init+0xb8>
 80096b4:	4b10      	ldr	r3, [pc, #64]	; (80096f8 <HW_GPIO_Init+0xe4>)
 80096b6:	4a10      	ldr	r2, [pc, #64]	; (80096f8 <HW_GPIO_Init+0xe4>)
 80096b8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80096ba:	2180      	movs	r1, #128	; 0x80
 80096bc:	430a      	orrs	r2, r1
 80096be:	62da      	str	r2, [r3, #44]	; 0x2c
 80096c0:	4b0d      	ldr	r3, [pc, #52]	; (80096f8 <HW_GPIO_Init+0xe4>)
 80096c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80096c4:	2280      	movs	r2, #128	; 0x80
 80096c6:	4013      	ands	r3, r2
 80096c8:	617b      	str	r3, [r7, #20]
 80096ca:	697b      	ldr	r3, [r7, #20]

  initStruct->Pin = GPIO_Pin ;
 80096cc:	230a      	movs	r3, #10
 80096ce:	18fb      	adds	r3, r7, r3
 80096d0:	881a      	ldrh	r2, [r3, #0]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	601a      	str	r2, [r3, #0]

  HAL_GPIO_Init( port, initStruct );
 80096d6:	687a      	ldr	r2, [r7, #4]
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	0011      	movs	r1, r2
 80096dc:	0018      	movs	r0, r3
 80096de:	f7fb fce5 	bl	80050ac <HAL_GPIO_Init>
}
 80096e2:	46c0      	nop			; (mov r8, r8)
 80096e4:	46bd      	mov	sp, r7
 80096e6:	b00a      	add	sp, #40	; 0x28
 80096e8:	bd80      	pop	{r7, pc}
 80096ea:	46c0      	nop			; (mov r8, r8)
 80096ec:	50000400 	.word	0x50000400
 80096f0:	50000800 	.word	0x50000800
 80096f4:	50000c00 	.word	0x50000c00
 80096f8:	40021000 	.word	0x40021000

080096fc <HW_GPIO_SetIrq>:
 * @param [IN] prio       NVIC priority (0 is highest)
 * @param [IN] irqHandler  points to the  function to execute
 * @retval none
 */
void HW_GPIO_SetIrq( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, uint32_t prio,  GpioIrqHandler *irqHandler )
{
 80096fc:	b590      	push	{r4, r7, lr}
 80096fe:	b087      	sub	sp, #28
 8009700:	af00      	add	r7, sp, #0
 8009702:	60f8      	str	r0, [r7, #12]
 8009704:	607a      	str	r2, [r7, #4]
 8009706:	603b      	str	r3, [r7, #0]
 8009708:	230a      	movs	r3, #10
 800970a:	18fb      	adds	r3, r7, r3
 800970c:	1c0a      	adds	r2, r1, #0
 800970e:	801a      	strh	r2, [r3, #0]
  IRQn_Type IRQnb;
  
  uint32_t BitPos = HW_GPIO_GetBitPos( GPIO_Pin ) ;
 8009710:	230a      	movs	r3, #10
 8009712:	18fb      	adds	r3, r7, r3
 8009714:	881b      	ldrh	r3, [r3, #0]
 8009716:	0018      	movs	r0, r3
 8009718:	f000 f85e 	bl	80097d8 <HW_GPIO_GetBitPos>
 800971c:	0003      	movs	r3, r0
 800971e:	617b      	str	r3, [r7, #20]
  
  if ( irqHandler != NULL)
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d01e      	beq.n	8009764 <HW_GPIO_SetIrq+0x68>
  {
    GpioIrq[ BitPos ] = irqHandler;
 8009726:	4b11      	ldr	r3, [pc, #68]	; (800976c <HW_GPIO_SetIrq+0x70>)
 8009728:	697a      	ldr	r2, [r7, #20]
 800972a:	0092      	lsls	r2, r2, #2
 800972c:	6839      	ldr	r1, [r7, #0]
 800972e:	50d1      	str	r1, [r2, r3]

    IRQnb = MSP_GetIRQn( GPIO_Pin );
 8009730:	2313      	movs	r3, #19
 8009732:	18fc      	adds	r4, r7, r3
 8009734:	230a      	movs	r3, #10
 8009736:	18fb      	adds	r3, r7, r3
 8009738:	881b      	ldrh	r3, [r3, #0]
 800973a:	0018      	movs	r0, r3
 800973c:	f000 ff89 	bl	800a652 <MSP_GetIRQn>
 8009740:	0003      	movs	r3, r0
 8009742:	7023      	strb	r3, [r4, #0]

    HAL_NVIC_SetPriority( IRQnb , prio, 0);
 8009744:	6879      	ldr	r1, [r7, #4]
 8009746:	2313      	movs	r3, #19
 8009748:	18fb      	adds	r3, r7, r3
 800974a:	781b      	ldrb	r3, [r3, #0]
 800974c:	b25b      	sxtb	r3, r3
 800974e:	2200      	movs	r2, #0
 8009750:	0018      	movs	r0, r3
 8009752:	f7fb fc65 	bl	8005020 <HAL_NVIC_SetPriority>
    
    HAL_NVIC_EnableIRQ( IRQnb );
 8009756:	2313      	movs	r3, #19
 8009758:	18fb      	adds	r3, r7, r3
 800975a:	781b      	ldrb	r3, [r3, #0]
 800975c:	b25b      	sxtb	r3, r3
 800975e:	0018      	movs	r0, r3
 8009760:	f7fb fc74 	bl	800504c <HAL_NVIC_EnableIRQ>
  }
}
 8009764:	46c0      	nop			; (mov r8, r8)
 8009766:	46bd      	mov	sp, r7
 8009768:	b007      	add	sp, #28
 800976a:	bd90      	pop	{r4, r7, pc}
 800976c:	20000228 	.word	0x20000228

08009770 <HW_GPIO_IrqHandler>:
 *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
 *                   All port bits are not necessarily available on all GPIOs.
 * @retval none
 */
void HW_GPIO_IrqHandler( uint16_t GPIO_Pin )
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b084      	sub	sp, #16
 8009774:	af00      	add	r7, sp, #0
 8009776:	0002      	movs	r2, r0
 8009778:	1dbb      	adds	r3, r7, #6
 800977a:	801a      	strh	r2, [r3, #0]
  uint32_t BitPos = HW_GPIO_GetBitPos( GPIO_Pin );
 800977c:	1dbb      	adds	r3, r7, #6
 800977e:	881b      	ldrh	r3, [r3, #0]
 8009780:	0018      	movs	r0, r3
 8009782:	f000 f829 	bl	80097d8 <HW_GPIO_GetBitPos>
 8009786:	0003      	movs	r3, r0
 8009788:	60fb      	str	r3, [r7, #12]
  
  if ( GpioIrq[ BitPos ]  != NULL)
 800978a:	4b07      	ldr	r3, [pc, #28]	; (80097a8 <HW_GPIO_IrqHandler+0x38>)
 800978c:	68fa      	ldr	r2, [r7, #12]
 800978e:	0092      	lsls	r2, r2, #2
 8009790:	58d3      	ldr	r3, [r2, r3]
 8009792:	2b00      	cmp	r3, #0
 8009794:	d004      	beq.n	80097a0 <HW_GPIO_IrqHandler+0x30>
  {
    GpioIrq[ BitPos ] ( );
 8009796:	4b04      	ldr	r3, [pc, #16]	; (80097a8 <HW_GPIO_IrqHandler+0x38>)
 8009798:	68fa      	ldr	r2, [r7, #12]
 800979a:	0092      	lsls	r2, r2, #2
 800979c:	58d3      	ldr	r3, [r2, r3]
 800979e:	4798      	blx	r3
  }
}
 80097a0:	46c0      	nop			; (mov r8, r8)
 80097a2:	46bd      	mov	sp, r7
 80097a4:	b004      	add	sp, #16
 80097a6:	bd80      	pop	{r7, pc}
 80097a8:	20000228 	.word	0x20000228

080097ac <HW_GPIO_Write>:
 *                   All port bits are not necessarily available on all GPIOs.
 * @param [IN] value New GPIO output value
 * @retval none
 */
void HW_GPIO_Write( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin,  uint32_t value )
{
 80097ac:	b580      	push	{r7, lr}
 80097ae:	b084      	sub	sp, #16
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	60f8      	str	r0, [r7, #12]
 80097b4:	607a      	str	r2, [r7, #4]
 80097b6:	230a      	movs	r3, #10
 80097b8:	18fb      	adds	r3, r7, r3
 80097ba:	1c0a      	adds	r2, r1, #0
 80097bc:	801a      	strh	r2, [r3, #0]
  HAL_GPIO_WritePin( GPIOx, GPIO_Pin , (GPIO_PinState) value );
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	b2da      	uxtb	r2, r3
 80097c2:	230a      	movs	r3, #10
 80097c4:	18fb      	adds	r3, r7, r3
 80097c6:	8819      	ldrh	r1, [r3, #0]
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	0018      	movs	r0, r3
 80097cc:	f7fb fdec 	bl	80053a8 <HAL_GPIO_WritePin>
}
 80097d0:	46c0      	nop			; (mov r8, r8)
 80097d2:	46bd      	mov	sp, r7
 80097d4:	b004      	add	sp, #16
 80097d6:	bd80      	pop	{r7, pc}

080097d8 <HW_GPIO_GetBitPos>:
 *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
 *                   All port bits are not necessarily available on all GPIOs.
 * @retval the position of the bit
 */
static uint8_t HW_GPIO_GetBitPos(uint16_t GPIO_Pin)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b084      	sub	sp, #16
 80097dc:	af00      	add	r7, sp, #0
 80097de:	0002      	movs	r2, r0
 80097e0:	1dbb      	adds	r3, r7, #6
 80097e2:	801a      	strh	r2, [r3, #0]
  uint8_t PinPos=0;
 80097e4:	230f      	movs	r3, #15
 80097e6:	18fb      	adds	r3, r7, r3
 80097e8:	2200      	movs	r2, #0
 80097ea:	701a      	strb	r2, [r3, #0]
  
  if ( ( GPIO_Pin & 0xFF00 ) != 0) { PinPos |= 0x8; }
 80097ec:	1dbb      	adds	r3, r7, #6
 80097ee:	881a      	ldrh	r2, [r3, #0]
 80097f0:	23ff      	movs	r3, #255	; 0xff
 80097f2:	021b      	lsls	r3, r3, #8
 80097f4:	4013      	ands	r3, r2
 80097f6:	d007      	beq.n	8009808 <HW_GPIO_GetBitPos+0x30>
 80097f8:	230f      	movs	r3, #15
 80097fa:	18fb      	adds	r3, r7, r3
 80097fc:	220f      	movs	r2, #15
 80097fe:	18ba      	adds	r2, r7, r2
 8009800:	7812      	ldrb	r2, [r2, #0]
 8009802:	2108      	movs	r1, #8
 8009804:	430a      	orrs	r2, r1
 8009806:	701a      	strb	r2, [r3, #0]
  if ( ( GPIO_Pin & 0xF0F0 ) != 0) { PinPos |= 0x4; }
 8009808:	1dbb      	adds	r3, r7, #6
 800980a:	881b      	ldrh	r3, [r3, #0]
 800980c:	4a15      	ldr	r2, [pc, #84]	; (8009864 <HW_GPIO_GetBitPos+0x8c>)
 800980e:	4013      	ands	r3, r2
 8009810:	d007      	beq.n	8009822 <HW_GPIO_GetBitPos+0x4a>
 8009812:	230f      	movs	r3, #15
 8009814:	18fb      	adds	r3, r7, r3
 8009816:	220f      	movs	r2, #15
 8009818:	18ba      	adds	r2, r7, r2
 800981a:	7812      	ldrb	r2, [r2, #0]
 800981c:	2104      	movs	r1, #4
 800981e:	430a      	orrs	r2, r1
 8009820:	701a      	strb	r2, [r3, #0]
  if ( ( GPIO_Pin & 0xCCCC ) != 0) { PinPos |= 0x2; }
 8009822:	1dbb      	adds	r3, r7, #6
 8009824:	881b      	ldrh	r3, [r3, #0]
 8009826:	4a10      	ldr	r2, [pc, #64]	; (8009868 <HW_GPIO_GetBitPos+0x90>)
 8009828:	4013      	ands	r3, r2
 800982a:	d007      	beq.n	800983c <HW_GPIO_GetBitPos+0x64>
 800982c:	230f      	movs	r3, #15
 800982e:	18fb      	adds	r3, r7, r3
 8009830:	220f      	movs	r2, #15
 8009832:	18ba      	adds	r2, r7, r2
 8009834:	7812      	ldrb	r2, [r2, #0]
 8009836:	2102      	movs	r1, #2
 8009838:	430a      	orrs	r2, r1
 800983a:	701a      	strb	r2, [r3, #0]
  if ( ( GPIO_Pin & 0xAAAA ) != 0) { PinPos |= 0x1; }
 800983c:	1dbb      	adds	r3, r7, #6
 800983e:	881b      	ldrh	r3, [r3, #0]
 8009840:	4a0a      	ldr	r2, [pc, #40]	; (800986c <HW_GPIO_GetBitPos+0x94>)
 8009842:	4013      	ands	r3, r2
 8009844:	d007      	beq.n	8009856 <HW_GPIO_GetBitPos+0x7e>
 8009846:	230f      	movs	r3, #15
 8009848:	18fb      	adds	r3, r7, r3
 800984a:	220f      	movs	r2, #15
 800984c:	18ba      	adds	r2, r7, r2
 800984e:	7812      	ldrb	r2, [r2, #0]
 8009850:	2101      	movs	r1, #1
 8009852:	430a      	orrs	r2, r1
 8009854:	701a      	strb	r2, [r3, #0]
  
  return PinPos;
 8009856:	230f      	movs	r3, #15
 8009858:	18fb      	adds	r3, r7, r3
 800985a:	781b      	ldrb	r3, [r3, #0]
}
 800985c:	0018      	movs	r0, r3
 800985e:	46bd      	mov	sp, r7
 8009860:	b004      	add	sp, #16
 8009862:	bd80      	pop	{r7, pc}
 8009864:	0000f0f0 	.word	0x0000f0f0
 8009868:	0000cccc 	.word	0x0000cccc
 800986c:	0000aaaa 	.word	0x0000aaaa

08009870 <HW_RTC_Init>:
 * @note The timer is based on the RTC
 * @param none
 * @retval none
 */
void HW_RTC_Init( void )
{
 8009870:	b580      	push	{r7, lr}
 8009872:	af00      	add	r7, sp, #0
  if( HW_RTC_Initalized == false )
 8009874:	4b09      	ldr	r3, [pc, #36]	; (800989c <HW_RTC_Init+0x2c>)
 8009876:	781b      	ldrb	r3, [r3, #0]
 8009878:	2201      	movs	r2, #1
 800987a:	4053      	eors	r3, r2
 800987c:	b2db      	uxtb	r3, r3
 800987e:	2b00      	cmp	r3, #0
 8009880:	d008      	beq.n	8009894 <HW_RTC_Init+0x24>
  {
    HW_RTC_SetConfig( );
 8009882:	f000 f80d 	bl	80098a0 <HW_RTC_SetConfig>
    HW_RTC_SetAlarmConfig( );
 8009886:	f000 f941 	bl	8009b0c <HW_RTC_SetAlarmConfig>
    HW_RTC_SetTimerContext( );
 800988a:	f000 f91f 	bl	8009acc <HW_RTC_SetTimerContext>
    HW_RTC_Initalized = true;
 800988e:	4b03      	ldr	r3, [pc, #12]	; (800989c <HW_RTC_Init+0x2c>)
 8009890:	2201      	movs	r2, #1
 8009892:	701a      	strb	r2, [r3, #0]
  }
}
 8009894:	46c0      	nop			; (mov r8, r8)
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}
 800989a:	46c0      	nop			; (mov r8, r8)
 800989c:	20000268 	.word	0x20000268

080098a0 <HW_RTC_SetConfig>:
 * @note The timer is based on the RTC
 * @param none
 * @retval none
 */
static void HW_RTC_SetConfig( void )
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b086      	sub	sp, #24
 80098a4:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_DateTypeDef RTC_DateStruct;

  RtcHandle.Instance = RTC;
 80098a6:	4b27      	ldr	r3, [pc, #156]	; (8009944 <HW_RTC_SetConfig+0xa4>)
 80098a8:	4a27      	ldr	r2, [pc, #156]	; (8009948 <HW_RTC_SetConfig+0xa8>)
 80098aa:	601a      	str	r2, [r3, #0]

  RtcHandle.Init.HourFormat = RTC_HOURFORMAT_24;
 80098ac:	4b25      	ldr	r3, [pc, #148]	; (8009944 <HW_RTC_SetConfig+0xa4>)
 80098ae:	2200      	movs	r2, #0
 80098b0:	605a      	str	r2, [r3, #4]
  RtcHandle.Init.AsynchPrediv = PREDIV_A; /* RTC_ASYNCH_PREDIV; */
 80098b2:	4b24      	ldr	r3, [pc, #144]	; (8009944 <HW_RTC_SetConfig+0xa4>)
 80098b4:	221f      	movs	r2, #31
 80098b6:	609a      	str	r2, [r3, #8]
  RtcHandle.Init.SynchPrediv = PREDIV_S; /* RTC_SYNCH_PREDIV; */
 80098b8:	4b22      	ldr	r3, [pc, #136]	; (8009944 <HW_RTC_SetConfig+0xa4>)
 80098ba:	4a24      	ldr	r2, [pc, #144]	; (800994c <HW_RTC_SetConfig+0xac>)
 80098bc:	60da      	str	r2, [r3, #12]
  RtcHandle.Init.OutPut = RTC_OUTPUT;
 80098be:	4b21      	ldr	r3, [pc, #132]	; (8009944 <HW_RTC_SetConfig+0xa4>)
 80098c0:	2200      	movs	r2, #0
 80098c2:	611a      	str	r2, [r3, #16]
  RtcHandle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80098c4:	4b1f      	ldr	r3, [pc, #124]	; (8009944 <HW_RTC_SetConfig+0xa4>)
 80098c6:	2200      	movs	r2, #0
 80098c8:	619a      	str	r2, [r3, #24]
  RtcHandle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80098ca:	4b1e      	ldr	r3, [pc, #120]	; (8009944 <HW_RTC_SetConfig+0xa4>)
 80098cc:	2200      	movs	r2, #0
 80098ce:	61da      	str	r2, [r3, #28]

  HAL_RTC_Init( &RtcHandle );
 80098d0:	4b1c      	ldr	r3, [pc, #112]	; (8009944 <HW_RTC_SetConfig+0xa4>)
 80098d2:	0018      	movs	r0, r3
 80098d4:	f7fc fedc 	bl	8006690 <HAL_RTC_Init>
  
  /*Monday 1st January 2016*/
  RTC_DateStruct.Year = 16;
 80098d8:	003b      	movs	r3, r7
 80098da:	2210      	movs	r2, #16
 80098dc:	70da      	strb	r2, [r3, #3]
  RTC_DateStruct.Month = RTC_MONTH_JANUARY;
 80098de:	003b      	movs	r3, r7
 80098e0:	2201      	movs	r2, #1
 80098e2:	705a      	strb	r2, [r3, #1]
  RTC_DateStruct.Date = 1;
 80098e4:	003b      	movs	r3, r7
 80098e6:	2201      	movs	r2, #1
 80098e8:	709a      	strb	r2, [r3, #2]
  RTC_DateStruct.WeekDay = RTC_WEEKDAY_MONDAY;
 80098ea:	003b      	movs	r3, r7
 80098ec:	2201      	movs	r2, #1
 80098ee:	701a      	strb	r2, [r3, #0]
  HAL_RTC_SetDate(&RtcHandle , &RTC_DateStruct, RTC_FORMAT_BIN);
 80098f0:	0039      	movs	r1, r7
 80098f2:	4b14      	ldr	r3, [pc, #80]	; (8009944 <HW_RTC_SetConfig+0xa4>)
 80098f4:	2200      	movs	r2, #0
 80098f6:	0018      	movs	r0, r3
 80098f8:	f7fd f87a 	bl	80069f0 <HAL_RTC_SetDate>
  
  /*at 0:0:0*/
  RTC_TimeStruct.Hours = 0;
 80098fc:	1d3b      	adds	r3, r7, #4
 80098fe:	2200      	movs	r2, #0
 8009900:	701a      	strb	r2, [r3, #0]
  RTC_TimeStruct.Minutes = 0;
 8009902:	1d3b      	adds	r3, r7, #4
 8009904:	2200      	movs	r2, #0
 8009906:	705a      	strb	r2, [r3, #1]

  RTC_TimeStruct.Seconds = 0;
 8009908:	1d3b      	adds	r3, r7, #4
 800990a:	2200      	movs	r2, #0
 800990c:	709a      	strb	r2, [r3, #2]
  RTC_TimeStruct.TimeFormat = 0;
 800990e:	1d3b      	adds	r3, r7, #4
 8009910:	2200      	movs	r2, #0
 8009912:	70da      	strb	r2, [r3, #3]
  RTC_TimeStruct.SubSeconds = 0;
 8009914:	1d3b      	adds	r3, r7, #4
 8009916:	2200      	movs	r2, #0
 8009918:	605a      	str	r2, [r3, #4]
  RTC_TimeStruct.StoreOperation = RTC_DAYLIGHTSAVING_NONE;
 800991a:	1d3b      	adds	r3, r7, #4
 800991c:	2200      	movs	r2, #0
 800991e:	611a      	str	r2, [r3, #16]
  RTC_TimeStruct.DayLightSaving = RTC_STOREOPERATION_RESET;
 8009920:	1d3b      	adds	r3, r7, #4
 8009922:	2200      	movs	r2, #0
 8009924:	60da      	str	r2, [r3, #12]
  
  HAL_RTC_SetTime(&RtcHandle , &RTC_TimeStruct, RTC_FORMAT_BIN);
 8009926:	1d39      	adds	r1, r7, #4
 8009928:	4b06      	ldr	r3, [pc, #24]	; (8009944 <HW_RTC_SetConfig+0xa4>)
 800992a:	2200      	movs	r2, #0
 800992c:	0018      	movs	r0, r3
 800992e:	f7fc ff33 	bl	8006798 <HAL_RTC_SetTime>
  
 /*Enable Direct Read of the calendar registers (not through Shadow) */
  HAL_RTCEx_EnableBypassShadow(&RtcHandle);
 8009932:	4b04      	ldr	r3, [pc, #16]	; (8009944 <HW_RTC_SetConfig+0xa4>)
 8009934:	0018      	movs	r0, r3
 8009936:	f7fd fc5e 	bl	80071f6 <HAL_RTCEx_EnableBypassShadow>
}
 800993a:	46c0      	nop			; (mov r8, r8)
 800993c:	46bd      	mov	sp, r7
 800993e:	b006      	add	sp, #24
 8009940:	bd80      	pop	{r7, pc}
 8009942:	46c0      	nop			; (mov r8, r8)
 8009944:	2000026c 	.word	0x2000026c
 8009948:	40002800 	.word	0x40002800
 800994c:	000003ff 	.word	0x000003ff

08009950 <HW_RTC_GetMinimumTimeout>:
 * @brief returns the wake up time in ticks
 * @param none
 * @retval wake up time in ticks
 */
uint32_t HW_RTC_GetMinimumTimeout( void )
{
 8009950:	b580      	push	{r7, lr}
 8009952:	af00      	add	r7, sp, #0
  return( MIN_ALARM_DELAY );
 8009954:	2303      	movs	r3, #3
}
 8009956:	0018      	movs	r0, r3
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}

0800995c <HW_RTC_ms2Tick>:
 * @brief converts time in ms to time in ticks
 * @param [IN] time in milliseconds
 * @retval returns time in timer ticks
 */
uint32_t HW_RTC_ms2Tick( TimerTime_t timeMicroSec )
{
 800995c:	b5b0      	push	{r4, r5, r7, lr}
 800995e:	b082      	sub	sp, #8
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]
/*return( ( timeMicroSec / RTC_ALARM_TIME_BASE ) ); */
  return ( uint32_t) ( ( ((uint64_t)timeMicroSec) * CONV_DENOM ) / CONV_NUMER );
 8009964:	6879      	ldr	r1, [r7, #4]
 8009966:	000a      	movs	r2, r1
 8009968:	2100      	movs	r1, #0
 800996a:	000b      	movs	r3, r1
 800996c:	0e51      	lsrs	r1, r2, #25
 800996e:	01dd      	lsls	r5, r3, #7
 8009970:	430d      	orrs	r5, r1
 8009972:	01d4      	lsls	r4, r2, #7
 8009974:	227d      	movs	r2, #125	; 0x7d
 8009976:	2300      	movs	r3, #0
 8009978:	0020      	movs	r0, r4
 800997a:	0029      	movs	r1, r5
 800997c:	f7f6 fd78 	bl	8000470 <__aeabi_uldivmod>
 8009980:	0003      	movs	r3, r0
 8009982:	000c      	movs	r4, r1
}
 8009984:	0018      	movs	r0, r3
 8009986:	46bd      	mov	sp, r7
 8009988:	b002      	add	sp, #8
 800998a:	bdb0      	pop	{r4, r5, r7, pc}

0800998c <HW_RTC_SetAlarm>:
 * @brief Set the alarm
 * @note The alarm is set at now (read in this funtion) + timeout
 * @param timeout Duration of the Timer ticks
 */
void HW_RTC_SetAlarm( uint32_t timeout )
{
 800998c:	b590      	push	{r4, r7, lr}
 800998e:	b083      	sub	sp, #12
 8009990:	af00      	add	r7, sp, #0
 8009992:	6078      	str	r0, [r7, #4]
  /* we don't go in Low Power mode for timeout below MIN_ALARM_DELAY */
  if ( (MIN_ALARM_DELAY + McuWakeUpTimeCal ) < ((timeout - HW_RTC_GetTimerElapsedTime( ) )) )
 8009994:	4b14      	ldr	r3, [pc, #80]	; (80099e8 <HW_RTC_SetAlarm+0x5c>)
 8009996:	2200      	movs	r2, #0
 8009998:	5e9b      	ldrsh	r3, [r3, r2]
 800999a:	3303      	adds	r3, #3
 800999c:	001c      	movs	r4, r3
 800999e:	f000 f825 	bl	80099ec <HW_RTC_GetTimerElapsedTime>
 80099a2:	0002      	movs	r2, r0
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	1a9b      	subs	r3, r3, r2
 80099a8:	429c      	cmp	r4, r3
 80099aa:	d203      	bcs.n	80099b4 <HW_RTC_SetAlarm+0x28>
  {
    LowPower_Enable( e_LOW_POWER_RTC );
 80099ac:	2001      	movs	r0, #1
 80099ae:	f7ff f959 	bl	8008c64 <LowPower_Enable>
 80099b2:	e002      	b.n	80099ba <HW_RTC_SetAlarm+0x2e>
  }
  else
  {
    LowPower_Disable( e_LOW_POWER_RTC );
 80099b4:	2001      	movs	r0, #1
 80099b6:	f7ff f937 	bl	8008c28 <LowPower_Disable>
  }

  if( LowPower_GetState() == 0 )
 80099ba:	f7ff f973 	bl	8008ca4 <LowPower_GetState>
 80099be:	1e03      	subs	r3, r0, #0
 80099c0:	d109      	bne.n	80099d6 <HW_RTC_SetAlarm+0x4a>
  {
    LowPower_Enable( e_LOW_POWER_RTC );
 80099c2:	2001      	movs	r0, #1
 80099c4:	f7ff f94e 	bl	8008c64 <LowPower_Enable>
    timeout = timeout -  McuWakeUpTimeCal;
 80099c8:	4b07      	ldr	r3, [pc, #28]	; (80099e8 <HW_RTC_SetAlarm+0x5c>)
 80099ca:	2200      	movs	r2, #0
 80099cc:	5e9b      	ldrsh	r3, [r3, r2]
 80099ce:	001a      	movs	r2, r3
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	1a9b      	subs	r3, r3, r2
 80099d4:	607b      	str	r3, [r7, #4]
  }

  HW_RTC_StartWakeUpAlarm( timeout );
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	0018      	movs	r0, r3
 80099da:	f000 f8a5 	bl	8009b28 <HW_RTC_StartWakeUpAlarm>
}
 80099de:	46c0      	nop			; (mov r8, r8)
 80099e0:	46bd      	mov	sp, r7
 80099e2:	b003      	add	sp, #12
 80099e4:	bd90      	pop	{r4, r7, pc}
 80099e6:	46c0      	nop			; (mov r8, r8)
 80099e8:	2000026a 	.word	0x2000026a

080099ec <HW_RTC_GetTimerElapsedTime>:
 * @brief Get the RTC timer elapsed time since the last Alarm was set
 * @param none
 * @retval RTC Elapsed time in ticks
 */
uint32_t HW_RTC_GetTimerElapsedTime( void )
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b088      	sub	sp, #32
 80099f0:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_DateTypeDef RTC_DateStruct;
  
  TimerTime_t CalendarValue = HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct );
 80099f2:	2308      	movs	r3, #8
 80099f4:	18fa      	adds	r2, r7, r3
 80099f6:	1d3b      	adds	r3, r7, #4
 80099f8:	0011      	movs	r1, r2
 80099fa:	0018      	movs	r0, r3
 80099fc:	f000 fa14 	bl	8009e28 <HW_RTC_GetCalendarValue>
 8009a00:	0003      	movs	r3, r0
 8009a02:	61fb      	str	r3, [r7, #28]

  return( ( uint32_t )( CalendarValue - RtcTimerContext.Rtc_Time ));
 8009a04:	4b03      	ldr	r3, [pc, #12]	; (8009a14 <HW_RTC_GetTimerElapsedTime+0x28>)
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	69fa      	ldr	r2, [r7, #28]
 8009a0a:	1ad3      	subs	r3, r2, r3
}
 8009a0c:	0018      	movs	r0, r3
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	b008      	add	sp, #32
 8009a12:	bd80      	pop	{r7, pc}
 8009a14:	200002b8 	.word	0x200002b8

08009a18 <HW_RTC_GetTimerValue>:
 * @brief Get the RTC timer value
 * @param none
 * @retval RTC Timer value in ticks
 */
uint32_t HW_RTC_GetTimerValue( void )
{
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b088      	sub	sp, #32
 8009a1c:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef RTC_TimeStruct;
  RTC_DateTypeDef RTC_DateStruct;
  
  uint32_t CalendarValue = (uint32_t) HW_RTC_GetCalendarValue(&RTC_DateStruct, &RTC_TimeStruct );
 8009a1e:	2308      	movs	r3, #8
 8009a20:	18fa      	adds	r2, r7, r3
 8009a22:	1d3b      	adds	r3, r7, #4
 8009a24:	0011      	movs	r1, r2
 8009a26:	0018      	movs	r0, r3
 8009a28:	f000 f9fe 	bl	8009e28 <HW_RTC_GetCalendarValue>
 8009a2c:	0003      	movs	r3, r0
 8009a2e:	61fb      	str	r3, [r7, #28]

  return( CalendarValue );
 8009a30:	69fb      	ldr	r3, [r7, #28]
}
 8009a32:	0018      	movs	r0, r3
 8009a34:	46bd      	mov	sp, r7
 8009a36:	b008      	add	sp, #32
 8009a38:	bd80      	pop	{r7, pc}
	...

08009a3c <HW_RTC_StopAlarm>:
 * @brief Stop the Alarm
 * @param none
 * @retval none
 */
void HW_RTC_StopAlarm( void )
{
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	af00      	add	r7, sp, #0

  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG( &RtcHandle, RTC_FLAG_ALRAF);
 8009a40:	4b09      	ldr	r3, [pc, #36]	; (8009a68 <HW_RTC_StopAlarm+0x2c>)
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	4a08      	ldr	r2, [pc, #32]	; (8009a68 <HW_RTC_StopAlarm+0x2c>)
 8009a46:	6812      	ldr	r2, [r2, #0]
 8009a48:	68d2      	ldr	r2, [r2, #12]
 8009a4a:	21ff      	movs	r1, #255	; 0xff
 8009a4c:	400a      	ands	r2, r1
 8009a4e:	4907      	ldr	r1, [pc, #28]	; (8009a6c <HW_RTC_StopAlarm+0x30>)
 8009a50:	430a      	orrs	r2, r1
 8009a52:	60da      	str	r2, [r3, #12]

  /* Disable the Alarm A interrupt */

  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A );
 8009a54:	2380      	movs	r3, #128	; 0x80
 8009a56:	005a      	lsls	r2, r3, #1
 8009a58:	4b03      	ldr	r3, [pc, #12]	; (8009a68 <HW_RTC_StopAlarm+0x2c>)
 8009a5a:	0011      	movs	r1, r2
 8009a5c:	0018      	movs	r0, r3
 8009a5e:	f7fd fa45 	bl	8006eec <HAL_RTC_DeactivateAlarm>
}
 8009a62:	46c0      	nop			; (mov r8, r8)
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}
 8009a68:	2000026c 	.word	0x2000026c
 8009a6c:	fffffe7f 	.word	0xfffffe7f

08009a70 <HW_RTC_IrqHandler>:
 * @brief RTC IRQ Handler on the RTC Alarm
 * @param none
 * @retval none
 */
void HW_RTC_IrqHandler ( void )
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	af00      	add	r7, sp, #0
  /* enable low power at irq*/
  LowPower_Enable( e_LOW_POWER_RTC );
 8009a74:	2001      	movs	r0, #1
 8009a76:	f7ff f8f5 	bl	8008c64 <LowPower_Enable>
  
  HAL_RTC_AlarmIRQHandler( &RtcHandle);
 8009a7a:	4b03      	ldr	r3, [pc, #12]	; (8009a88 <HW_RTC_IrqHandler+0x18>)
 8009a7c:	0018      	movs	r0, r3
 8009a7e:	f7fd fad7 	bl	8007030 <HAL_RTC_AlarmIRQHandler>
}
 8009a82:	46c0      	nop			; (mov r8, r8)
 8009a84:	46bd      	mov	sp, r7
 8009a86:	bd80      	pop	{r7, pc}
 8009a88:	2000026c 	.word	0x2000026c

08009a8c <HW_RTC_DelayMs>:
 * @brief a delay of delay ms by polling RTC
 * @param delay in ms
 * @retval none
 */
void HW_RTC_DelayMs( uint32_t delay )
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b084      	sub	sp, #16
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  TimerTime_t delayValue = 0;
 8009a94:	2300      	movs	r3, #0
 8009a96:	60fb      	str	r3, [r7, #12]
  TimerTime_t timeout = 0;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	60bb      	str	r3, [r7, #8]

  delayValue = HW_RTC_ms2Tick( delay );
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	0018      	movs	r0, r3
 8009aa0:	f7ff ff5c 	bl	800995c <HW_RTC_ms2Tick>
 8009aa4:	0003      	movs	r3, r0
 8009aa6:	60fb      	str	r3, [r7, #12]

  /* Wait delay ms */
  timeout = HW_RTC_GetTimerValue( );
 8009aa8:	f7ff ffb6 	bl	8009a18 <HW_RTC_GetTimerValue>
 8009aac:	0003      	movs	r3, r0
 8009aae:	60bb      	str	r3, [r7, #8]
  while( ( ( HW_RTC_GetTimerValue( ) - timeout ) ) < delayValue )
 8009ab0:	e000      	b.n	8009ab4 <HW_RTC_DelayMs+0x28>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8009ab2:	46c0      	nop			; (mov r8, r8)
 8009ab4:	f7ff ffb0 	bl	8009a18 <HW_RTC_GetTimerValue>
 8009ab8:	0002      	movs	r2, r0
 8009aba:	68bb      	ldr	r3, [r7, #8]
 8009abc:	1ad2      	subs	r2, r2, r3
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	429a      	cmp	r2, r3
 8009ac2:	d3f6      	bcc.n	8009ab2 <HW_RTC_DelayMs+0x26>
  {
    __NOP( );
  }
}
 8009ac4:	46c0      	nop			; (mov r8, r8)
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	b004      	add	sp, #16
 8009aca:	bd80      	pop	{r7, pc}

08009acc <HW_RTC_SetTimerContext>:
 * @brief set Time Reference set also the RTC_DateStruct and RTC_TimeStruct
 * @param none
 * @retval Timer Value
 */
uint32_t HW_RTC_SetTimerContext( void )
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	af00      	add	r7, sp, #0
  RtcTimerContext.Rtc_Time = HW_RTC_GetCalendarValue( &RtcTimerContext.RTC_Calndr_Date, &RtcTimerContext.RTC_Calndr_Time );
 8009ad0:	4a06      	ldr	r2, [pc, #24]	; (8009aec <HW_RTC_SetTimerContext+0x20>)
 8009ad2:	4b07      	ldr	r3, [pc, #28]	; (8009af0 <HW_RTC_SetTimerContext+0x24>)
 8009ad4:	0011      	movs	r1, r2
 8009ad6:	0018      	movs	r0, r3
 8009ad8:	f000 f9a6 	bl	8009e28 <HW_RTC_GetCalendarValue>
 8009adc:	0002      	movs	r2, r0
 8009ade:	4b05      	ldr	r3, [pc, #20]	; (8009af4 <HW_RTC_SetTimerContext+0x28>)
 8009ae0:	601a      	str	r2, [r3, #0]
  return ( uint32_t ) RtcTimerContext.Rtc_Time;
 8009ae2:	4b04      	ldr	r3, [pc, #16]	; (8009af4 <HW_RTC_SetTimerContext+0x28>)
 8009ae4:	681b      	ldr	r3, [r3, #0]
}
 8009ae6:	0018      	movs	r0, r3
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd80      	pop	{r7, pc}
 8009aec:	200002bc 	.word	0x200002bc
 8009af0:	200002d0 	.word	0x200002d0
 8009af4:	200002b8 	.word	0x200002b8

08009af8 <HW_RTC_GetTimerContext>:
 * @brief Get the RTC timer Reference
 * @param none
 * @retval Timer Value in  Ticks
 */
uint32_t HW_RTC_GetTimerContext( void )
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	af00      	add	r7, sp, #0
  return (uint32_t) RtcTimerContext.Rtc_Time;
 8009afc:	4b02      	ldr	r3, [pc, #8]	; (8009b08 <HW_RTC_GetTimerContext+0x10>)
 8009afe:	681b      	ldr	r3, [r3, #0]
}
 8009b00:	0018      	movs	r0, r3
 8009b02:	46bd      	mov	sp, r7
 8009b04:	bd80      	pop	{r7, pc}
 8009b06:	46c0      	nop			; (mov r8, r8)
 8009b08:	200002b8 	.word	0x200002b8

08009b0c <HW_RTC_SetAlarmConfig>:
 * @brief configure alarm at init
 * @param none
 * @retval none
 */
static void HW_RTC_SetAlarmConfig( void )
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	af00      	add	r7, sp, #0
  HAL_RTC_DeactivateAlarm(&RtcHandle, RTC_ALARM_A);
 8009b10:	2380      	movs	r3, #128	; 0x80
 8009b12:	005a      	lsls	r2, r3, #1
 8009b14:	4b03      	ldr	r3, [pc, #12]	; (8009b24 <HW_RTC_SetAlarmConfig+0x18>)
 8009b16:	0011      	movs	r1, r2
 8009b18:	0018      	movs	r0, r3
 8009b1a:	f7fd f9e7 	bl	8006eec <HAL_RTC_DeactivateAlarm>
}
 8009b1e:	46c0      	nop			; (mov r8, r8)
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}
 8009b24:	2000026c 	.word	0x2000026c

08009b28 <HW_RTC_StartWakeUpAlarm>:
 * @note  alarm in RtcTimerContext.Rtc_Time + timeoutValue
 * @param timeoutValue in ticks
 * @retval none
 */
static void HW_RTC_StartWakeUpAlarm( uint32_t timeoutValue )
{
 8009b28:	b590      	push	{r4, r7, lr}
 8009b2a:	b08d      	sub	sp, #52	; 0x34
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  uint16_t rtcAlarmSubSeconds = 0;
 8009b30:	232e      	movs	r3, #46	; 0x2e
 8009b32:	18fb      	adds	r3, r7, r3
 8009b34:	2200      	movs	r2, #0
 8009b36:	801a      	strh	r2, [r3, #0]
  uint16_t rtcAlarmSeconds = 0;
 8009b38:	232c      	movs	r3, #44	; 0x2c
 8009b3a:	18fb      	adds	r3, r7, r3
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	801a      	strh	r2, [r3, #0]
  uint16_t rtcAlarmMinutes = 0;
 8009b40:	232a      	movs	r3, #42	; 0x2a
 8009b42:	18fb      	adds	r3, r7, r3
 8009b44:	2200      	movs	r2, #0
 8009b46:	801a      	strh	r2, [r3, #0]
  uint16_t rtcAlarmHours = 0;
 8009b48:	2328      	movs	r3, #40	; 0x28
 8009b4a:	18fb      	adds	r3, r7, r3
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	801a      	strh	r2, [r3, #0]
  uint16_t rtcAlarmDays = 0;
 8009b50:	2326      	movs	r3, #38	; 0x26
 8009b52:	18fb      	adds	r3, r7, r3
 8009b54:	2200      	movs	r2, #0
 8009b56:	801a      	strh	r2, [r3, #0]
  RTC_TimeTypeDef RTC_TimeStruct = RtcTimerContext.RTC_Calndr_Time;
 8009b58:	2310      	movs	r3, #16
 8009b5a:	18fa      	adds	r2, r7, r3
 8009b5c:	4baa      	ldr	r3, [pc, #680]	; (8009e08 <HW_RTC_StartWakeUpAlarm+0x2e0>)
 8009b5e:	3304      	adds	r3, #4
 8009b60:	cb13      	ldmia	r3!, {r0, r1, r4}
 8009b62:	c213      	stmia	r2!, {r0, r1, r4}
 8009b64:	cb03      	ldmia	r3!, {r0, r1}
 8009b66:	c203      	stmia	r2!, {r0, r1}
  RTC_DateTypeDef RTC_DateStruct = RtcTimerContext.RTC_Calndr_Date;
 8009b68:	230c      	movs	r3, #12
 8009b6a:	18fb      	adds	r3, r7, r3
 8009b6c:	4aa6      	ldr	r2, [pc, #664]	; (8009e08 <HW_RTC_StartWakeUpAlarm+0x2e0>)
 8009b6e:	6992      	ldr	r2, [r2, #24]
 8009b70:	601a      	str	r2, [r3, #0]

  HW_RTC_StopAlarm( );
 8009b72:	f7ff ff63 	bl	8009a3c <HW_RTC_StopAlarm>
  DBG_GPIO_SET(GPIOB, GPIO_PIN_13);
  
  /*reverse counter */
  rtcAlarmSubSeconds =  PREDIV_S - RTC_TimeStruct.SubSeconds;
 8009b76:	2310      	movs	r3, #16
 8009b78:	18fb      	adds	r3, r7, r3
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	b29a      	uxth	r2, r3
 8009b7e:	232e      	movs	r3, #46	; 0x2e
 8009b80:	18fb      	adds	r3, r7, r3
 8009b82:	49a2      	ldr	r1, [pc, #648]	; (8009e0c <HW_RTC_StartWakeUpAlarm+0x2e4>)
 8009b84:	1a8a      	subs	r2, r1, r2
 8009b86:	801a      	strh	r2, [r3, #0]
  rtcAlarmSubSeconds += ( timeoutValue & PREDIV_S);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	b29b      	uxth	r3, r3
 8009b8c:	059b      	lsls	r3, r3, #22
 8009b8e:	0d9b      	lsrs	r3, r3, #22
 8009b90:	b299      	uxth	r1, r3
 8009b92:	232e      	movs	r3, #46	; 0x2e
 8009b94:	18fb      	adds	r3, r7, r3
 8009b96:	222e      	movs	r2, #46	; 0x2e
 8009b98:	18ba      	adds	r2, r7, r2
 8009b9a:	8812      	ldrh	r2, [r2, #0]
 8009b9c:	188a      	adds	r2, r1, r2
 8009b9e:	801a      	strh	r2, [r3, #0]
  /* convert timeout  to seconds */
  timeoutValue >>= N_PREDIV_S;  /* convert timeout  in seconds */
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	0a9b      	lsrs	r3, r3, #10
 8009ba4:	607b      	str	r3, [r7, #4]
  
  /*convert microsecs to RTC format and add to 'Now' */
  rtcAlarmDays =  RTC_DateStruct.Date;
 8009ba6:	230c      	movs	r3, #12
 8009ba8:	18fb      	adds	r3, r7, r3
 8009baa:	789a      	ldrb	r2, [r3, #2]
 8009bac:	2326      	movs	r3, #38	; 0x26
 8009bae:	18fb      	adds	r3, r7, r3
 8009bb0:	801a      	strh	r2, [r3, #0]
  while (timeoutValue >= SecondsInDay)
 8009bb2:	e00a      	b.n	8009bca <HW_RTC_StartWakeUpAlarm+0xa2>
  {
    timeoutValue -= SecondsInDay;
 8009bb4:	4a96      	ldr	r2, [pc, #600]	; (8009e10 <HW_RTC_StartWakeUpAlarm+0x2e8>)
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	1a9b      	subs	r3, r3, r2
 8009bba:	607b      	str	r3, [r7, #4]
    rtcAlarmDays++;
 8009bbc:	2326      	movs	r3, #38	; 0x26
 8009bbe:	18fb      	adds	r3, r7, r3
 8009bc0:	881a      	ldrh	r2, [r3, #0]
 8009bc2:	2326      	movs	r3, #38	; 0x26
 8009bc4:	18fb      	adds	r3, r7, r3
 8009bc6:	3201      	adds	r2, #1
 8009bc8:	801a      	strh	r2, [r3, #0]
  while (timeoutValue >= SecondsInDay)
 8009bca:	4a91      	ldr	r2, [pc, #580]	; (8009e10 <HW_RTC_StartWakeUpAlarm+0x2e8>)
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	4293      	cmp	r3, r2
 8009bd0:	d2f0      	bcs.n	8009bb4 <HW_RTC_StartWakeUpAlarm+0x8c>
  }
  
  /* calc hours */
  rtcAlarmHours = RTC_TimeStruct.Hours;
 8009bd2:	2310      	movs	r3, #16
 8009bd4:	18fb      	adds	r3, r7, r3
 8009bd6:	781a      	ldrb	r2, [r3, #0]
 8009bd8:	2328      	movs	r3, #40	; 0x28
 8009bda:	18fb      	adds	r3, r7, r3
 8009bdc:	801a      	strh	r2, [r3, #0]
  while (timeoutValue >= SecondsInHour)
 8009bde:	e00c      	b.n	8009bfa <HW_RTC_StartWakeUpAlarm+0xd2>
  {
    timeoutValue -= SecondsInHour;
 8009be0:	23e1      	movs	r3, #225	; 0xe1
 8009be2:	011b      	lsls	r3, r3, #4
 8009be4:	001a      	movs	r2, r3
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	1a9b      	subs	r3, r3, r2
 8009bea:	607b      	str	r3, [r7, #4]
    rtcAlarmHours++;
 8009bec:	2328      	movs	r3, #40	; 0x28
 8009bee:	18fb      	adds	r3, r7, r3
 8009bf0:	881a      	ldrh	r2, [r3, #0]
 8009bf2:	2328      	movs	r3, #40	; 0x28
 8009bf4:	18fb      	adds	r3, r7, r3
 8009bf6:	3201      	adds	r2, #1
 8009bf8:	801a      	strh	r2, [r3, #0]
  while (timeoutValue >= SecondsInHour)
 8009bfa:	23e1      	movs	r3, #225	; 0xe1
 8009bfc:	011b      	lsls	r3, r3, #4
 8009bfe:	001a      	movs	r2, r3
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	429a      	cmp	r2, r3
 8009c04:	d9ec      	bls.n	8009be0 <HW_RTC_StartWakeUpAlarm+0xb8>
  }
  
  /* calc minutes */
  rtcAlarmMinutes = RTC_TimeStruct.Minutes;
 8009c06:	2310      	movs	r3, #16
 8009c08:	18fb      	adds	r3, r7, r3
 8009c0a:	785a      	ldrb	r2, [r3, #1]
 8009c0c:	232a      	movs	r3, #42	; 0x2a
 8009c0e:	18fb      	adds	r3, r7, r3
 8009c10:	801a      	strh	r2, [r3, #0]
  while (timeoutValue >= SecondsInMinute)
 8009c12:	e00b      	b.n	8009c2c <HW_RTC_StartWakeUpAlarm+0x104>
  {
    timeoutValue -= SecondsInMinute;
 8009c14:	233c      	movs	r3, #60	; 0x3c
 8009c16:	001a      	movs	r2, r3
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	1a9b      	subs	r3, r3, r2
 8009c1c:	607b      	str	r3, [r7, #4]
    rtcAlarmMinutes++;
 8009c1e:	232a      	movs	r3, #42	; 0x2a
 8009c20:	18fb      	adds	r3, r7, r3
 8009c22:	881a      	ldrh	r2, [r3, #0]
 8009c24:	232a      	movs	r3, #42	; 0x2a
 8009c26:	18fb      	adds	r3, r7, r3
 8009c28:	3201      	adds	r2, #1
 8009c2a:	801a      	strh	r2, [r3, #0]
  while (timeoutValue >= SecondsInMinute)
 8009c2c:	233c      	movs	r3, #60	; 0x3c
 8009c2e:	001a      	movs	r2, r3
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	429a      	cmp	r2, r3
 8009c34:	d9ee      	bls.n	8009c14 <HW_RTC_StartWakeUpAlarm+0xec>
  }
   
  /* calc seconds */
  rtcAlarmSeconds =  RTC_TimeStruct.Seconds + timeoutValue;
 8009c36:	2310      	movs	r3, #16
 8009c38:	18fb      	adds	r3, r7, r3
 8009c3a:	789b      	ldrb	r3, [r3, #2]
 8009c3c:	b299      	uxth	r1, r3
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	b29a      	uxth	r2, r3
 8009c42:	232c      	movs	r3, #44	; 0x2c
 8009c44:	18fb      	adds	r3, r7, r3
 8009c46:	188a      	adds	r2, r1, r2
 8009c48:	801a      	strh	r2, [r3, #0]

  /***** correct for modulo********/
  while (rtcAlarmSubSeconds >= (PREDIV_S+1))
 8009c4a:	e00f      	b.n	8009c6c <HW_RTC_StartWakeUpAlarm+0x144>
  {
    rtcAlarmSubSeconds -= (PREDIV_S+1);
 8009c4c:	232e      	movs	r3, #46	; 0x2e
 8009c4e:	18fb      	adds	r3, r7, r3
 8009c50:	222e      	movs	r2, #46	; 0x2e
 8009c52:	18ba      	adds	r2, r7, r2
 8009c54:	8812      	ldrh	r2, [r2, #0]
 8009c56:	496f      	ldr	r1, [pc, #444]	; (8009e14 <HW_RTC_StartWakeUpAlarm+0x2ec>)
 8009c58:	468c      	mov	ip, r1
 8009c5a:	4462      	add	r2, ip
 8009c5c:	801a      	strh	r2, [r3, #0]
    rtcAlarmSeconds++;
 8009c5e:	232c      	movs	r3, #44	; 0x2c
 8009c60:	18fb      	adds	r3, r7, r3
 8009c62:	881a      	ldrh	r2, [r3, #0]
 8009c64:	232c      	movs	r3, #44	; 0x2c
 8009c66:	18fb      	adds	r3, r7, r3
 8009c68:	3201      	adds	r2, #1
 8009c6a:	801a      	strh	r2, [r3, #0]
  while (rtcAlarmSubSeconds >= (PREDIV_S+1))
 8009c6c:	232e      	movs	r3, #46	; 0x2e
 8009c6e:	18fb      	adds	r3, r7, r3
 8009c70:	881b      	ldrh	r3, [r3, #0]
 8009c72:	4a66      	ldr	r2, [pc, #408]	; (8009e0c <HW_RTC_StartWakeUpAlarm+0x2e4>)
 8009c74:	4293      	cmp	r3, r2
 8009c76:	d8e9      	bhi.n	8009c4c <HW_RTC_StartWakeUpAlarm+0x124>
  }
  
  while (rtcAlarmSeconds >= 60)
 8009c78:	e00d      	b.n	8009c96 <HW_RTC_StartWakeUpAlarm+0x16e>
  { 
    rtcAlarmSeconds -= 60;
 8009c7a:	232c      	movs	r3, #44	; 0x2c
 8009c7c:	18fb      	adds	r3, r7, r3
 8009c7e:	222c      	movs	r2, #44	; 0x2c
 8009c80:	18ba      	adds	r2, r7, r2
 8009c82:	8812      	ldrh	r2, [r2, #0]
 8009c84:	3a3c      	subs	r2, #60	; 0x3c
 8009c86:	801a      	strh	r2, [r3, #0]
    rtcAlarmMinutes++;
 8009c88:	232a      	movs	r3, #42	; 0x2a
 8009c8a:	18fb      	adds	r3, r7, r3
 8009c8c:	881a      	ldrh	r2, [r3, #0]
 8009c8e:	232a      	movs	r3, #42	; 0x2a
 8009c90:	18fb      	adds	r3, r7, r3
 8009c92:	3201      	adds	r2, #1
 8009c94:	801a      	strh	r2, [r3, #0]
  while (rtcAlarmSeconds >= 60)
 8009c96:	232c      	movs	r3, #44	; 0x2c
 8009c98:	18fb      	adds	r3, r7, r3
 8009c9a:	881b      	ldrh	r3, [r3, #0]
 8009c9c:	2b3b      	cmp	r3, #59	; 0x3b
 8009c9e:	d8ec      	bhi.n	8009c7a <HW_RTC_StartWakeUpAlarm+0x152>
  }

  while (rtcAlarmMinutes >= 60)
 8009ca0:	e00d      	b.n	8009cbe <HW_RTC_StartWakeUpAlarm+0x196>
  {
    rtcAlarmMinutes -= 60;
 8009ca2:	232a      	movs	r3, #42	; 0x2a
 8009ca4:	18fb      	adds	r3, r7, r3
 8009ca6:	222a      	movs	r2, #42	; 0x2a
 8009ca8:	18ba      	adds	r2, r7, r2
 8009caa:	8812      	ldrh	r2, [r2, #0]
 8009cac:	3a3c      	subs	r2, #60	; 0x3c
 8009cae:	801a      	strh	r2, [r3, #0]
    rtcAlarmHours++;
 8009cb0:	2328      	movs	r3, #40	; 0x28
 8009cb2:	18fb      	adds	r3, r7, r3
 8009cb4:	881a      	ldrh	r2, [r3, #0]
 8009cb6:	2328      	movs	r3, #40	; 0x28
 8009cb8:	18fb      	adds	r3, r7, r3
 8009cba:	3201      	adds	r2, #1
 8009cbc:	801a      	strh	r2, [r3, #0]
  while (rtcAlarmMinutes >= 60)
 8009cbe:	232a      	movs	r3, #42	; 0x2a
 8009cc0:	18fb      	adds	r3, r7, r3
 8009cc2:	881b      	ldrh	r3, [r3, #0]
 8009cc4:	2b3b      	cmp	r3, #59	; 0x3b
 8009cc6:	d8ec      	bhi.n	8009ca2 <HW_RTC_StartWakeUpAlarm+0x17a>
  }
  
  while (rtcAlarmHours >= HoursInDay)
 8009cc8:	e00f      	b.n	8009cea <HW_RTC_StartWakeUpAlarm+0x1c2>
  {
    rtcAlarmHours -= HoursInDay;
 8009cca:	2318      	movs	r3, #24
 8009ccc:	b29a      	uxth	r2, r3
 8009cce:	2328      	movs	r3, #40	; 0x28
 8009cd0:	18fb      	adds	r3, r7, r3
 8009cd2:	2128      	movs	r1, #40	; 0x28
 8009cd4:	1879      	adds	r1, r7, r1
 8009cd6:	8809      	ldrh	r1, [r1, #0]
 8009cd8:	1a8a      	subs	r2, r1, r2
 8009cda:	801a      	strh	r2, [r3, #0]
    rtcAlarmDays++;
 8009cdc:	2326      	movs	r3, #38	; 0x26
 8009cde:	18fb      	adds	r3, r7, r3
 8009ce0:	881a      	ldrh	r2, [r3, #0]
 8009ce2:	2326      	movs	r3, #38	; 0x26
 8009ce4:	18fb      	adds	r3, r7, r3
 8009ce6:	3201      	adds	r2, #1
 8009ce8:	801a      	strh	r2, [r3, #0]
  while (rtcAlarmHours >= HoursInDay)
 8009cea:	2318      	movs	r3, #24
 8009cec:	b29b      	uxth	r3, r3
 8009cee:	2228      	movs	r2, #40	; 0x28
 8009cf0:	18ba      	adds	r2, r7, r2
 8009cf2:	8812      	ldrh	r2, [r2, #0]
 8009cf4:	429a      	cmp	r2, r3
 8009cf6:	d2e8      	bcs.n	8009cca <HW_RTC_StartWakeUpAlarm+0x1a2>
  }

  if( RTC_DateStruct.Year % 4 == 0 ) 
 8009cf8:	230c      	movs	r3, #12
 8009cfa:	18fb      	adds	r3, r7, r3
 8009cfc:	78db      	ldrb	r3, [r3, #3]
 8009cfe:	2203      	movs	r2, #3
 8009d00:	4013      	ands	r3, r2
 8009d02:	b2db      	uxtb	r3, r3
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d11d      	bne.n	8009d44 <HW_RTC_StartWakeUpAlarm+0x21c>
  {
    if( rtcAlarmDays > DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ] )    
 8009d08:	230c      	movs	r3, #12
 8009d0a:	18fb      	adds	r3, r7, r3
 8009d0c:	785b      	ldrb	r3, [r3, #1]
 8009d0e:	3b01      	subs	r3, #1
 8009d10:	4a41      	ldr	r2, [pc, #260]	; (8009e18 <HW_RTC_StartWakeUpAlarm+0x2f0>)
 8009d12:	5cd3      	ldrb	r3, [r2, r3]
 8009d14:	b29b      	uxth	r3, r3
 8009d16:	2226      	movs	r2, #38	; 0x26
 8009d18:	18ba      	adds	r2, r7, r2
 8009d1a:	8812      	ldrh	r2, [r2, #0]
 8009d1c:	429a      	cmp	r2, r3
 8009d1e:	d92e      	bls.n	8009d7e <HW_RTC_StartWakeUpAlarm+0x256>
    {
      rtcAlarmDays = rtcAlarmDays % DaysInMonthLeapYear[ RTC_DateStruct.Month - 1 ];
 8009d20:	2326      	movs	r3, #38	; 0x26
 8009d22:	18fb      	adds	r3, r7, r3
 8009d24:	8818      	ldrh	r0, [r3, #0]
 8009d26:	230c      	movs	r3, #12
 8009d28:	18fb      	adds	r3, r7, r3
 8009d2a:	785b      	ldrb	r3, [r3, #1]
 8009d2c:	3b01      	subs	r3, #1
 8009d2e:	4a3a      	ldr	r2, [pc, #232]	; (8009e18 <HW_RTC_StartWakeUpAlarm+0x2f0>)
 8009d30:	5cd3      	ldrb	r3, [r2, r3]
 8009d32:	0019      	movs	r1, r3
 8009d34:	f7f6 fb58 	bl	80003e8 <__aeabi_idivmod>
 8009d38:	000b      	movs	r3, r1
 8009d3a:	001a      	movs	r2, r3
 8009d3c:	2326      	movs	r3, #38	; 0x26
 8009d3e:	18fb      	adds	r3, r7, r3
 8009d40:	801a      	strh	r2, [r3, #0]
 8009d42:	e01c      	b.n	8009d7e <HW_RTC_StartWakeUpAlarm+0x256>
    }
  }
  else
  {
    if( rtcAlarmDays > DaysInMonth[ RTC_DateStruct.Month - 1 ] )    
 8009d44:	230c      	movs	r3, #12
 8009d46:	18fb      	adds	r3, r7, r3
 8009d48:	785b      	ldrb	r3, [r3, #1]
 8009d4a:	3b01      	subs	r3, #1
 8009d4c:	4a33      	ldr	r2, [pc, #204]	; (8009e1c <HW_RTC_StartWakeUpAlarm+0x2f4>)
 8009d4e:	5cd3      	ldrb	r3, [r2, r3]
 8009d50:	b29b      	uxth	r3, r3
 8009d52:	2226      	movs	r2, #38	; 0x26
 8009d54:	18ba      	adds	r2, r7, r2
 8009d56:	8812      	ldrh	r2, [r2, #0]
 8009d58:	429a      	cmp	r2, r3
 8009d5a:	d910      	bls.n	8009d7e <HW_RTC_StartWakeUpAlarm+0x256>
    {   
      rtcAlarmDays = rtcAlarmDays % DaysInMonth[ RTC_DateStruct.Month - 1 ];
 8009d5c:	2326      	movs	r3, #38	; 0x26
 8009d5e:	18fb      	adds	r3, r7, r3
 8009d60:	8818      	ldrh	r0, [r3, #0]
 8009d62:	230c      	movs	r3, #12
 8009d64:	18fb      	adds	r3, r7, r3
 8009d66:	785b      	ldrb	r3, [r3, #1]
 8009d68:	3b01      	subs	r3, #1
 8009d6a:	4a2c      	ldr	r2, [pc, #176]	; (8009e1c <HW_RTC_StartWakeUpAlarm+0x2f4>)
 8009d6c:	5cd3      	ldrb	r3, [r2, r3]
 8009d6e:	0019      	movs	r1, r3
 8009d70:	f7f6 fb3a 	bl	80003e8 <__aeabi_idivmod>
 8009d74:	000b      	movs	r3, r1
 8009d76:	001a      	movs	r2, r3
 8009d78:	2326      	movs	r3, #38	; 0x26
 8009d7a:	18fb      	adds	r3, r7, r3
 8009d7c:	801a      	strh	r2, [r3, #0]
    }
  }

  /* Set RTC_AlarmStructure with calculated values*/
  RTC_AlarmStructure.AlarmTime.SubSeconds = PREDIV_S-rtcAlarmSubSeconds;
 8009d7e:	232e      	movs	r3, #46	; 0x2e
 8009d80:	18fb      	adds	r3, r7, r3
 8009d82:	881b      	ldrh	r3, [r3, #0]
 8009d84:	4a21      	ldr	r2, [pc, #132]	; (8009e0c <HW_RTC_StartWakeUpAlarm+0x2e4>)
 8009d86:	1ad3      	subs	r3, r2, r3
 8009d88:	001a      	movs	r2, r3
 8009d8a:	4b25      	ldr	r3, [pc, #148]	; (8009e20 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 8009d8c:	605a      	str	r2, [r3, #4]
  RTC_AlarmStructure.AlarmSubSecondMask  = HW_RTC_ALARMSUBSECONDMASK; 
 8009d8e:	4b24      	ldr	r3, [pc, #144]	; (8009e20 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 8009d90:	22a0      	movs	r2, #160	; 0xa0
 8009d92:	0512      	lsls	r2, r2, #20
 8009d94:	619a      	str	r2, [r3, #24]
  RTC_AlarmStructure.AlarmTime.Seconds = rtcAlarmSeconds;
 8009d96:	232c      	movs	r3, #44	; 0x2c
 8009d98:	18fb      	adds	r3, r7, r3
 8009d9a:	881b      	ldrh	r3, [r3, #0]
 8009d9c:	b2da      	uxtb	r2, r3
 8009d9e:	4b20      	ldr	r3, [pc, #128]	; (8009e20 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 8009da0:	709a      	strb	r2, [r3, #2]
  RTC_AlarmStructure.AlarmTime.Minutes = rtcAlarmMinutes;
 8009da2:	232a      	movs	r3, #42	; 0x2a
 8009da4:	18fb      	adds	r3, r7, r3
 8009da6:	881b      	ldrh	r3, [r3, #0]
 8009da8:	b2da      	uxtb	r2, r3
 8009daa:	4b1d      	ldr	r3, [pc, #116]	; (8009e20 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 8009dac:	705a      	strb	r2, [r3, #1]
  RTC_AlarmStructure.AlarmTime.Hours   = rtcAlarmHours;
 8009dae:	2328      	movs	r3, #40	; 0x28
 8009db0:	18fb      	adds	r3, r7, r3
 8009db2:	881b      	ldrh	r3, [r3, #0]
 8009db4:	b2da      	uxtb	r2, r3
 8009db6:	4b1a      	ldr	r3, [pc, #104]	; (8009e20 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 8009db8:	701a      	strb	r2, [r3, #0]
  RTC_AlarmStructure.AlarmDateWeekDay    = ( uint8_t )rtcAlarmDays;
 8009dba:	2326      	movs	r3, #38	; 0x26
 8009dbc:	18fb      	adds	r3, r7, r3
 8009dbe:	881b      	ldrh	r3, [r3, #0]
 8009dc0:	b2d9      	uxtb	r1, r3
 8009dc2:	4b17      	ldr	r3, [pc, #92]	; (8009e20 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 8009dc4:	2220      	movs	r2, #32
 8009dc6:	5499      	strb	r1, [r3, r2]
  RTC_AlarmStructure.AlarmTime.TimeFormat   = RTC_TimeStruct.TimeFormat;
 8009dc8:	2310      	movs	r3, #16
 8009dca:	18fb      	adds	r3, r7, r3
 8009dcc:	78da      	ldrb	r2, [r3, #3]
 8009dce:	4b14      	ldr	r3, [pc, #80]	; (8009e20 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 8009dd0:	70da      	strb	r2, [r3, #3]
  RTC_AlarmStructure.AlarmDateWeekDaySel   = RTC_ALARMDATEWEEKDAYSEL_DATE; 
 8009dd2:	4b13      	ldr	r3, [pc, #76]	; (8009e20 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	61da      	str	r2, [r3, #28]
  RTC_AlarmStructure.AlarmMask       = RTC_ALARMMASK_NONE;
 8009dd8:	4b11      	ldr	r3, [pc, #68]	; (8009e20 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 8009dda:	2200      	movs	r2, #0
 8009ddc:	615a      	str	r2, [r3, #20]
  RTC_AlarmStructure.Alarm = RTC_ALARM_A;
 8009dde:	4b10      	ldr	r3, [pc, #64]	; (8009e20 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 8009de0:	2280      	movs	r2, #128	; 0x80
 8009de2:	0052      	lsls	r2, r2, #1
 8009de4:	625a      	str	r2, [r3, #36]	; 0x24
  RTC_AlarmStructure.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8009de6:	4b0e      	ldr	r3, [pc, #56]	; (8009e20 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 8009de8:	2200      	movs	r2, #0
 8009dea:	60da      	str	r2, [r3, #12]
  RTC_AlarmStructure.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8009dec:	4b0c      	ldr	r3, [pc, #48]	; (8009e20 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 8009dee:	2200      	movs	r2, #0
 8009df0:	611a      	str	r2, [r3, #16]
  
  /* Set RTC_Alarm */
  HAL_RTC_SetAlarm_IT( &RtcHandle, &RTC_AlarmStructure, RTC_FORMAT_BIN );
 8009df2:	490b      	ldr	r1, [pc, #44]	; (8009e20 <HW_RTC_StartWakeUpAlarm+0x2f8>)
 8009df4:	4b0b      	ldr	r3, [pc, #44]	; (8009e24 <HW_RTC_StartWakeUpAlarm+0x2fc>)
 8009df6:	2200      	movs	r2, #0
 8009df8:	0018      	movs	r0, r3
 8009dfa:	f7fc ff07 	bl	8006c0c <HAL_RTC_SetAlarm_IT>
  DBG( HW_RTC_GetCalendarValue( &RTC_DateStruct, &RTC_TimeStruct ); );
  DBG_PRINTF("it's %d:%d:%d:%d ", RTC_TimeStruct.Hours, RTC_TimeStruct.Minutes, RTC_TimeStruct.Seconds, ((PREDIV_S - RTC_TimeStruct.SubSeconds)*1000)>>N_PREDIV_S);
  DBG_PRINTF("WU@ %d:%d:%d:%d\n", rtcAlarmHours, rtcAlarmMinutes, rtcAlarmSeconds, (rtcAlarmSubSeconds*1000)>>N_PREDIV_S );
  
  DBG_GPIO_RST(GPIOB, GPIO_PIN_13);
}
 8009dfe:	46c0      	nop			; (mov r8, r8)
 8009e00:	46bd      	mov	sp, r7
 8009e02:	b00d      	add	sp, #52	; 0x34
 8009e04:	bd90      	pop	{r4, r7, pc}
 8009e06:	46c0      	nop			; (mov r8, r8)
 8009e08:	200002b8 	.word	0x200002b8
 8009e0c:	000003ff 	.word	0x000003ff
 8009e10:	00015180 	.word	0x00015180
 8009e14:	fffffc00 	.word	0xfffffc00
 8009e18:	0800bcbc 	.word	0x0800bcbc
 8009e1c:	0800bcb0 	.word	0x0800bcb0
 8009e20:	20000290 	.word	0x20000290
 8009e24:	2000026c 	.word	0x2000026c

08009e28 <HW_RTC_GetCalendarValue>:
 * @param pointer to RTC_DateStruct
 * @param pointer to RTC_TimeStruct
 * @retval time in ticks
 */
static TimerTime_t HW_RTC_GetCalendarValue( RTC_DateTypeDef* RTC_DateStruct, RTC_TimeTypeDef* RTC_TimeStruct )
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b086      	sub	sp, #24
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
 8009e30:	6039      	str	r1, [r7, #0]
  TimerTime_t calendarValue = 0;
 8009e32:	2300      	movs	r3, #0
 8009e34:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 8009e36:	2300      	movs	r3, #0
 8009e38:	613b      	str	r3, [r7, #16]
  uint32_t first_read;
  
  /* Get Time and Date*/
  HAL_RTC_GetTime( &RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN );
 8009e3a:	6839      	ldr	r1, [r7, #0]
 8009e3c:	4b4a      	ldr	r3, [pc, #296]	; (8009f68 <HW_RTC_GetCalendarValue+0x140>)
 8009e3e:	2200      	movs	r2, #0
 8009e40:	0018      	movs	r0, r3
 8009e42:	f7fc fd77 	bl	8006934 <HAL_RTC_GetTime>
 
   /* make sure it is correct due to asynchronus nature of RTC*/
  do {
    first_read = RTC_TimeStruct->SubSeconds;
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	685b      	ldr	r3, [r3, #4]
 8009e4a:	60fb      	str	r3, [r7, #12]
    HAL_RTC_GetDate( &RtcHandle, RTC_DateStruct, RTC_FORMAT_BIN );
 8009e4c:	6879      	ldr	r1, [r7, #4]
 8009e4e:	4b46      	ldr	r3, [pc, #280]	; (8009f68 <HW_RTC_GetCalendarValue+0x140>)
 8009e50:	2200      	movs	r2, #0
 8009e52:	0018      	movs	r0, r3
 8009e54:	f7fc fe8a 	bl	8006b6c <HAL_RTC_GetDate>
    HAL_RTC_GetTime( &RtcHandle, RTC_TimeStruct, RTC_FORMAT_BIN );
 8009e58:	6839      	ldr	r1, [r7, #0]
 8009e5a:	4b43      	ldr	r3, [pc, #268]	; (8009f68 <HW_RTC_GetCalendarValue+0x140>)
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	0018      	movs	r0, r3
 8009e60:	f7fc fd68 	bl	8006934 <HAL_RTC_GetTime>
  } while (first_read != RTC_TimeStruct->SubSeconds);
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	685a      	ldr	r2, [r3, #4]
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	429a      	cmp	r2, r3
 8009e6c:	d1eb      	bne.n	8009e46 <HW_RTC_GetCalendarValue+0x1e>
 
  /* years (calc valid up to year 2099)*/
  for( i = 0; i < RTC_DateStruct->Year; i++ )
 8009e6e:	2300      	movs	r3, #0
 8009e70:	613b      	str	r3, [r7, #16]
 8009e72:	e017      	b.n	8009ea4 <HW_RTC_GetCalendarValue+0x7c>
  {
    if( (i % 4) == 0 )
 8009e74:	693b      	ldr	r3, [r7, #16]
 8009e76:	2203      	movs	r2, #3
 8009e78:	4013      	ands	r3, r2
 8009e7a:	d108      	bne.n	8009e8e <HW_RTC_GetCalendarValue+0x66>
    {
      calendarValue += DaysInLeapYear * SecondsInDay;
 8009e7c:	23b7      	movs	r3, #183	; 0xb7
 8009e7e:	005b      	lsls	r3, r3, #1
 8009e80:	001a      	movs	r2, r3
 8009e82:	4b3a      	ldr	r3, [pc, #232]	; (8009f6c <HW_RTC_GetCalendarValue+0x144>)
 8009e84:	4353      	muls	r3, r2
 8009e86:	697a      	ldr	r2, [r7, #20]
 8009e88:	18d3      	adds	r3, r2, r3
 8009e8a:	617b      	str	r3, [r7, #20]
 8009e8c:	e007      	b.n	8009e9e <HW_RTC_GetCalendarValue+0x76>
    }
    else
    {
      calendarValue += DaysInYear * SecondsInDay;
 8009e8e:	236e      	movs	r3, #110	; 0x6e
 8009e90:	33ff      	adds	r3, #255	; 0xff
 8009e92:	001a      	movs	r2, r3
 8009e94:	4b35      	ldr	r3, [pc, #212]	; (8009f6c <HW_RTC_GetCalendarValue+0x144>)
 8009e96:	4353      	muls	r3, r2
 8009e98:	697a      	ldr	r2, [r7, #20]
 8009e9a:	18d3      	adds	r3, r2, r3
 8009e9c:	617b      	str	r3, [r7, #20]
  for( i = 0; i < RTC_DateStruct->Year; i++ )
 8009e9e:	693b      	ldr	r3, [r7, #16]
 8009ea0:	3301      	adds	r3, #1
 8009ea2:	613b      	str	r3, [r7, #16]
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	78db      	ldrb	r3, [r3, #3]
 8009ea8:	001a      	movs	r2, r3
 8009eaa:	693b      	ldr	r3, [r7, #16]
 8009eac:	429a      	cmp	r2, r3
 8009eae:	d8e1      	bhi.n	8009e74 <HW_RTC_GetCalendarValue+0x4c>
    }
  }

  /* months (calc valid up to year 2099)*/
  if(( (RTC_DateStruct->Year % 4) == 0 ) )
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	78db      	ldrb	r3, [r3, #3]
 8009eb4:	2203      	movs	r2, #3
 8009eb6:	4013      	ands	r3, r2
 8009eb8:	b2db      	uxtb	r3, r3
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d117      	bne.n	8009eee <HW_RTC_GetCalendarValue+0xc6>
  {
    for( i = 0; i < ( RTC_DateStruct->Month - 1 ); i++ )
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	613b      	str	r3, [r7, #16]
 8009ec2:	e00c      	b.n	8009ede <HW_RTC_GetCalendarValue+0xb6>
    {
      calendarValue += DaysInMonthLeapYear[i] * SecondsInDay;
 8009ec4:	4a2a      	ldr	r2, [pc, #168]	; (8009f70 <HW_RTC_GetCalendarValue+0x148>)
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	18d3      	adds	r3, r2, r3
 8009eca:	781b      	ldrb	r3, [r3, #0]
 8009ecc:	001a      	movs	r2, r3
 8009ece:	4b27      	ldr	r3, [pc, #156]	; (8009f6c <HW_RTC_GetCalendarValue+0x144>)
 8009ed0:	4353      	muls	r3, r2
 8009ed2:	697a      	ldr	r2, [r7, #20]
 8009ed4:	18d3      	adds	r3, r2, r3
 8009ed6:	617b      	str	r3, [r7, #20]
    for( i = 0; i < ( RTC_DateStruct->Month - 1 ); i++ )
 8009ed8:	693b      	ldr	r3, [r7, #16]
 8009eda:	3301      	adds	r3, #1
 8009edc:	613b      	str	r3, [r7, #16]
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	785b      	ldrb	r3, [r3, #1]
 8009ee2:	3b01      	subs	r3, #1
 8009ee4:	001a      	movs	r2, r3
 8009ee6:	693b      	ldr	r3, [r7, #16]
 8009ee8:	429a      	cmp	r2, r3
 8009eea:	d8eb      	bhi.n	8009ec4 <HW_RTC_GetCalendarValue+0x9c>
 8009eec:	e016      	b.n	8009f1c <HW_RTC_GetCalendarValue+0xf4>
    }
  }
  else
  {
    for( i = 0;  i < ( RTC_DateStruct->Month - 1 ); i++ )
 8009eee:	2300      	movs	r3, #0
 8009ef0:	613b      	str	r3, [r7, #16]
 8009ef2:	e00c      	b.n	8009f0e <HW_RTC_GetCalendarValue+0xe6>
    {
      calendarValue += DaysInMonth[i] * SecondsInDay;
 8009ef4:	4a1f      	ldr	r2, [pc, #124]	; (8009f74 <HW_RTC_GetCalendarValue+0x14c>)
 8009ef6:	693b      	ldr	r3, [r7, #16]
 8009ef8:	18d3      	adds	r3, r2, r3
 8009efa:	781b      	ldrb	r3, [r3, #0]
 8009efc:	001a      	movs	r2, r3
 8009efe:	4b1b      	ldr	r3, [pc, #108]	; (8009f6c <HW_RTC_GetCalendarValue+0x144>)
 8009f00:	4353      	muls	r3, r2
 8009f02:	697a      	ldr	r2, [r7, #20]
 8009f04:	18d3      	adds	r3, r2, r3
 8009f06:	617b      	str	r3, [r7, #20]
    for( i = 0;  i < ( RTC_DateStruct->Month - 1 ); i++ )
 8009f08:	693b      	ldr	r3, [r7, #16]
 8009f0a:	3301      	adds	r3, #1
 8009f0c:	613b      	str	r3, [r7, #16]
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	785b      	ldrb	r3, [r3, #1]
 8009f12:	3b01      	subs	r3, #1
 8009f14:	001a      	movs	r2, r3
 8009f16:	693b      	ldr	r3, [r7, #16]
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d8eb      	bhi.n	8009ef4 <HW_RTC_GetCalendarValue+0xcc>
    }
  }

  /* days */
  calendarValue += ( ( uint32_t )RTC_TimeStruct->Seconds + 
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	789b      	ldrb	r3, [r3, #2]
 8009f20:	0019      	movs	r1, r3
                     ( ( uint32_t )RTC_TimeStruct->Minutes * SecondsInMinute ) +
                     ( ( uint32_t )RTC_TimeStruct->Hours * SecondsInHour ) + 
 8009f22:	683b      	ldr	r3, [r7, #0]
 8009f24:	781b      	ldrb	r3, [r3, #0]
 8009f26:	001a      	movs	r2, r3
 8009f28:	23e1      	movs	r3, #225	; 0xe1
 8009f2a:	011b      	lsls	r3, r3, #4
 8009f2c:	435a      	muls	r2, r3
                     ( ( uint32_t )RTC_TimeStruct->Minutes * SecondsInMinute ) +
 8009f2e:	683b      	ldr	r3, [r7, #0]
 8009f30:	785b      	ldrb	r3, [r3, #1]
 8009f32:	203c      	movs	r0, #60	; 0x3c
 8009f34:	4343      	muls	r3, r0
 8009f36:	18d3      	adds	r3, r2, r3
 8009f38:	18ca      	adds	r2, r1, r3
                     ( ( uint32_t )( RTC_DateStruct->Date * SecondsInDay ) ) );
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	789b      	ldrb	r3, [r3, #2]
 8009f3e:	0019      	movs	r1, r3
 8009f40:	4b0a      	ldr	r3, [pc, #40]	; (8009f6c <HW_RTC_GetCalendarValue+0x144>)
 8009f42:	434b      	muls	r3, r1
                     ( ( uint32_t )RTC_TimeStruct->Hours * SecondsInHour ) + 
 8009f44:	18d3      	adds	r3, r2, r3
  calendarValue += ( ( uint32_t )RTC_TimeStruct->Seconds + 
 8009f46:	697a      	ldr	r2, [r7, #20]
 8009f48:	18d3      	adds	r3, r2, r3
 8009f4a:	617b      	str	r3, [r7, #20]
  
  calendarValue = (calendarValue<<N_PREDIV_S) + ( PREDIV_S - RTC_TimeStruct->SubSeconds);
 8009f4c:	697b      	ldr	r3, [r7, #20]
 8009f4e:	029a      	lsls	r2, r3, #10
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	1ad3      	subs	r3, r2, r3
 8009f56:	4a08      	ldr	r2, [pc, #32]	; (8009f78 <HW_RTC_GetCalendarValue+0x150>)
 8009f58:	4694      	mov	ip, r2
 8009f5a:	4463      	add	r3, ip
 8009f5c:	617b      	str	r3, [r7, #20]

  return( calendarValue );
 8009f5e:	697b      	ldr	r3, [r7, #20]
}
 8009f60:	0018      	movs	r0, r3
 8009f62:	46bd      	mov	sp, r7
 8009f64:	b006      	add	sp, #24
 8009f66:	bd80      	pop	{r7, pc}
 8009f68:	2000026c 	.word	0x2000026c
 8009f6c:	00015180 	.word	0x00015180
 8009f70:	0800bcbc 	.word	0x0800bcbc
 8009f74:	0800bcb0 	.word	0x0800bcb0
 8009f78:	000003ff 	.word	0x000003ff

08009f7c <HW_SPI_Init>:
 * @brief Initializes the SPI object and MCU peripheral
 *
 * @param [IN] none
 */
void HW_SPI_Init( void )
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	b086      	sub	sp, #24
 8009f80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef initStruct={0};
 8009f82:	1d3b      	adds	r3, r7, #4
 8009f84:	0018      	movs	r0, r3
 8009f86:	2314      	movs	r3, #20
 8009f88:	001a      	movs	r2, r3
 8009f8a:	2100      	movs	r1, #0
 8009f8c:	f000 ffd1 	bl	800af32 <memset>
  /*##-1- Configure the SPI peripheral */
  /* Set the SPI parameters */

  hspi.Instance = SPI1;
 8009f90:	4b37      	ldr	r3, [pc, #220]	; (800a070 <HW_SPI_Init+0xf4>)
 8009f92:	4a38      	ldr	r2, [pc, #224]	; (800a074 <HW_SPI_Init+0xf8>)
 8009f94:	601a      	str	r2, [r3, #0]

  hspi.Init.BaudRatePrescaler = SpiFrequency( 10000000 );
 8009f96:	4b38      	ldr	r3, [pc, #224]	; (800a078 <HW_SPI_Init+0xfc>)
 8009f98:	0018      	movs	r0, r3
 8009f9a:	f000 f88d 	bl	800a0b8 <SpiFrequency>
 8009f9e:	0002      	movs	r2, r0
 8009fa0:	4b33      	ldr	r3, [pc, #204]	; (800a070 <HW_SPI_Init+0xf4>)
 8009fa2:	61da      	str	r2, [r3, #28]
  hspi.Init.Direction      = SPI_DIRECTION_2LINES;
 8009fa4:	4b32      	ldr	r3, [pc, #200]	; (800a070 <HW_SPI_Init+0xf4>)
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	609a      	str	r2, [r3, #8]
  hspi.Init.Mode           = SPI_MODE_MASTER;
 8009faa:	4b31      	ldr	r3, [pc, #196]	; (800a070 <HW_SPI_Init+0xf4>)
 8009fac:	2282      	movs	r2, #130	; 0x82
 8009fae:	0052      	lsls	r2, r2, #1
 8009fb0:	605a      	str	r2, [r3, #4]
  hspi.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8009fb2:	4b2f      	ldr	r3, [pc, #188]	; (800a070 <HW_SPI_Init+0xf4>)
 8009fb4:	2200      	movs	r2, #0
 8009fb6:	611a      	str	r2, [r3, #16]
  hspi.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8009fb8:	4b2d      	ldr	r3, [pc, #180]	; (800a070 <HW_SPI_Init+0xf4>)
 8009fba:	2200      	movs	r2, #0
 8009fbc:	615a      	str	r2, [r3, #20]
  hspi.Init.DataSize       = SPI_DATASIZE_8BIT;
 8009fbe:	4b2c      	ldr	r3, [pc, #176]	; (800a070 <HW_SPI_Init+0xf4>)
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	60da      	str	r2, [r3, #12]
  hspi.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;  
 8009fc4:	4b2a      	ldr	r3, [pc, #168]	; (800a070 <HW_SPI_Init+0xf4>)
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8009fca:	4b29      	ldr	r3, [pc, #164]	; (800a070 <HW_SPI_Init+0xf4>)
 8009fcc:	2200      	movs	r2, #0
 8009fce:	621a      	str	r2, [r3, #32]
  hspi.Init.NSS            = SPI_NSS_SOFT;
 8009fd0:	4b27      	ldr	r3, [pc, #156]	; (800a070 <HW_SPI_Init+0xf4>)
 8009fd2:	2280      	movs	r2, #128	; 0x80
 8009fd4:	0092      	lsls	r2, r2, #2
 8009fd6:	619a      	str	r2, [r3, #24]
  hspi.Init.TIMode         = SPI_TIMODE_DISABLE;
 8009fd8:	4b25      	ldr	r3, [pc, #148]	; (800a070 <HW_SPI_Init+0xf4>)
 8009fda:	2200      	movs	r2, #0
 8009fdc:	625a      	str	r2, [r3, #36]	; 0x24


  SPI_CLK_ENABLE(); 
 8009fde:	4b27      	ldr	r3, [pc, #156]	; (800a07c <HW_SPI_Init+0x100>)
 8009fe0:	4a26      	ldr	r2, [pc, #152]	; (800a07c <HW_SPI_Init+0x100>)
 8009fe2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009fe4:	2180      	movs	r1, #128	; 0x80
 8009fe6:	0149      	lsls	r1, r1, #5
 8009fe8:	430a      	orrs	r2, r1
 8009fea:	635a      	str	r2, [r3, #52]	; 0x34


  if(HAL_SPI_Init( &hspi) != HAL_OK)
 8009fec:	4b20      	ldr	r3, [pc, #128]	; (800a070 <HW_SPI_Init+0xf4>)
 8009fee:	0018      	movs	r0, r3
 8009ff0:	f7fd f93e 	bl	8007270 <HAL_SPI_Init>
 8009ff4:	1e03      	subs	r3, r0, #0
 8009ff6:	d001      	beq.n	8009ffc <HW_SPI_Init+0x80>
  {
    /* Initialization Error */
     Error_Handler();
 8009ff8:	f7ff f8b4 	bl	8009164 <Error_Handler>
  }

  /*##-2- Configure the SPI GPIOs */
  initStruct.Mode =GPIO_MODE_AF_PP;
 8009ffc:	1d3b      	adds	r3, r7, #4
 8009ffe:	2202      	movs	r2, #2
 800a000:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_PULLDOWN;
 800a002:	1d3b      	adds	r3, r7, #4
 800a004:	2202      	movs	r2, #2
 800a006:	609a      	str	r2, [r3, #8]
  initStruct.Speed = GPIO_SPEED_HIGH;
 800a008:	1d3b      	adds	r3, r7, #4
 800a00a:	2203      	movs	r2, #3
 800a00c:	60da      	str	r2, [r3, #12]
  initStruct.Alternate= SPI1_AF ;
 800a00e:	1d3b      	adds	r3, r7, #4
 800a010:	2200      	movs	r2, #0
 800a012:	611a      	str	r2, [r3, #16]

  HW_GPIO_Init( RADIO_SCLK_PORT, RADIO_SCLK_PIN, &initStruct); 
 800a014:	1d3b      	adds	r3, r7, #4
 800a016:	481a      	ldr	r0, [pc, #104]	; (800a080 <HW_SPI_Init+0x104>)
 800a018:	001a      	movs	r2, r3
 800a01a:	2108      	movs	r1, #8
 800a01c:	f7ff fafa 	bl	8009614 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_MISO_PORT, RADIO_MISO_PIN, &initStruct); 
 800a020:	1d3a      	adds	r2, r7, #4
 800a022:	23a0      	movs	r3, #160	; 0xa0
 800a024:	05db      	lsls	r3, r3, #23
 800a026:	2140      	movs	r1, #64	; 0x40
 800a028:	0018      	movs	r0, r3
 800a02a:	f7ff faf3 	bl	8009614 <HW_GPIO_Init>
  HW_GPIO_Init( RADIO_MOSI_PORT, RADIO_MOSI_PIN, &initStruct); 
 800a02e:	1d3a      	adds	r2, r7, #4
 800a030:	23a0      	movs	r3, #160	; 0xa0
 800a032:	05db      	lsls	r3, r3, #23
 800a034:	2180      	movs	r1, #128	; 0x80
 800a036:	0018      	movs	r0, r3
 800a038:	f7ff faec 	bl	8009614 <HW_GPIO_Init>

  initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 800a03c:	1d3b      	adds	r3, r7, #4
 800a03e:	2201      	movs	r2, #1
 800a040:	605a      	str	r2, [r3, #4]
  initStruct.Pull = GPIO_PULLUP;
 800a042:	1d3b      	adds	r3, r7, #4
 800a044:	2201      	movs	r2, #1
 800a046:	609a      	str	r2, [r3, #8]

  HW_GPIO_Init(  RADIO_NSS_PORT, RADIO_NSS_PIN, &initStruct );
 800a048:	1d3a      	adds	r2, r7, #4
 800a04a:	2380      	movs	r3, #128	; 0x80
 800a04c:	0219      	lsls	r1, r3, #8
 800a04e:	23a0      	movs	r3, #160	; 0xa0
 800a050:	05db      	lsls	r3, r3, #23
 800a052:	0018      	movs	r0, r3
 800a054:	f7ff fade 	bl	8009614 <HW_GPIO_Init>

  HW_GPIO_Write ( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 800a058:	2380      	movs	r3, #128	; 0x80
 800a05a:	0219      	lsls	r1, r3, #8
 800a05c:	23a0      	movs	r3, #160	; 0xa0
 800a05e:	05db      	lsls	r3, r3, #23
 800a060:	2201      	movs	r2, #1
 800a062:	0018      	movs	r0, r3
 800a064:	f7ff fba2 	bl	80097ac <HW_GPIO_Write>
}
 800a068:	46c0      	nop			; (mov r8, r8)
 800a06a:	46bd      	mov	sp, r7
 800a06c:	b006      	add	sp, #24
 800a06e:	bd80      	pop	{r7, pc}
 800a070:	200002d4 	.word	0x200002d4
 800a074:	40013000 	.word	0x40013000
 800a078:	00989680 	.word	0x00989680
 800a07c:	40021000 	.word	0x40021000
 800a080:	50000400 	.word	0x50000400

0800a084 <HW_SPI_InOut>:
 *
 * @param [IN] outData Byte to be sent
 * @retval inData      Received byte.
 */
uint16_t HW_SPI_InOut( uint16_t txData )
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b086      	sub	sp, #24
 800a088:	af02      	add	r7, sp, #8
 800a08a:	0002      	movs	r2, r0
 800a08c:	1dbb      	adds	r3, r7, #6
 800a08e:	801a      	strh	r2, [r3, #0]
  uint16_t rxData ;

  HAL_SPI_TransmitReceive( &hspi, ( uint8_t * ) &txData, ( uint8_t* ) &rxData, 1, HAL_MAX_DELAY);	
 800a090:	230e      	movs	r3, #14
 800a092:	18fa      	adds	r2, r7, r3
 800a094:	1db9      	adds	r1, r7, #6
 800a096:	4807      	ldr	r0, [pc, #28]	; (800a0b4 <HW_SPI_InOut+0x30>)
 800a098:	2301      	movs	r3, #1
 800a09a:	425b      	negs	r3, r3
 800a09c:	9300      	str	r3, [sp, #0]
 800a09e:	2301      	movs	r3, #1
 800a0a0:	f7fd fc48 	bl	8007934 <HAL_SPI_TransmitReceive>

  return rxData;
 800a0a4:	230e      	movs	r3, #14
 800a0a6:	18fb      	adds	r3, r7, r3
 800a0a8:	881b      	ldrh	r3, [r3, #0]
}
 800a0aa:	0018      	movs	r0, r3
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	b004      	add	sp, #16
 800a0b0:	bd80      	pop	{r7, pc}
 800a0b2:	46c0      	nop			; (mov r8, r8)
 800a0b4:	200002d4 	.word	0x200002d4

0800a0b8 <SpiFrequency>:

/* Private functions ---------------------------------------------------------*/

static uint32_t SpiFrequency( uint32_t hz )
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b086      	sub	sp, #24
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
  uint32_t divisor = 0;
 800a0c0:	2300      	movs	r3, #0
 800a0c2:	617b      	str	r3, [r7, #20]
  uint32_t SysClkTmp = SystemCoreClock;
 800a0c4:	4b17      	ldr	r3, [pc, #92]	; (800a124 <SpiFrequency+0x6c>)
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	613b      	str	r3, [r7, #16]
  uint32_t baudRate;
  
  while( SysClkTmp > hz)
 800a0ca:	e008      	b.n	800a0de <SpiFrequency+0x26>
  {
    divisor++;
 800a0cc:	697b      	ldr	r3, [r7, #20]
 800a0ce:	3301      	adds	r3, #1
 800a0d0:	617b      	str	r3, [r7, #20]
    SysClkTmp= ( SysClkTmp >> 1);
 800a0d2:	693b      	ldr	r3, [r7, #16]
 800a0d4:	085b      	lsrs	r3, r3, #1
 800a0d6:	613b      	str	r3, [r7, #16]
    
    if (divisor >= 7)
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	2b06      	cmp	r3, #6
 800a0dc:	d804      	bhi.n	800a0e8 <SpiFrequency+0x30>
  while( SysClkTmp > hz)
 800a0de:	693a      	ldr	r2, [r7, #16]
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	429a      	cmp	r2, r3
 800a0e4:	d8f2      	bhi.n	800a0cc <SpiFrequency+0x14>
 800a0e6:	e000      	b.n	800a0ea <SpiFrequency+0x32>
      break;
 800a0e8:	46c0      	nop			; (mov r8, r8)
  }
  
  baudRate =((( divisor & 0x4 ) == 0 )? 0x0 : SPI_CR1_BR_2  )| 
 800a0ea:	697b      	ldr	r3, [r7, #20]
 800a0ec:	2204      	movs	r2, #4
 800a0ee:	4013      	ands	r3, r2
 800a0f0:	d101      	bne.n	800a0f6 <SpiFrequency+0x3e>
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	e000      	b.n	800a0f8 <SpiFrequency+0x40>
 800a0f6:	2220      	movs	r2, #32
            ((( divisor & 0x2 ) == 0 )? 0x0 : SPI_CR1_BR_1  )| 
 800a0f8:	697b      	ldr	r3, [r7, #20]
 800a0fa:	2102      	movs	r1, #2
 800a0fc:	400b      	ands	r3, r1
 800a0fe:	d101      	bne.n	800a104 <SpiFrequency+0x4c>
 800a100:	2300      	movs	r3, #0
 800a102:	e000      	b.n	800a106 <SpiFrequency+0x4e>
 800a104:	2310      	movs	r3, #16
  baudRate =((( divisor & 0x4 ) == 0 )? 0x0 : SPI_CR1_BR_2  )| 
 800a106:	431a      	orrs	r2, r3
            ((( divisor & 0x1 ) == 0 )? 0x0 : SPI_CR1_BR_0  );
 800a108:	697b      	ldr	r3, [r7, #20]
 800a10a:	2101      	movs	r1, #1
 800a10c:	400b      	ands	r3, r1
 800a10e:	d101      	bne.n	800a114 <SpiFrequency+0x5c>
 800a110:	2300      	movs	r3, #0
 800a112:	e000      	b.n	800a116 <SpiFrequency+0x5e>
 800a114:	2308      	movs	r3, #8
  baudRate =((( divisor & 0x4 ) == 0 )? 0x0 : SPI_CR1_BR_2  )| 
 800a116:	4313      	orrs	r3, r2
 800a118:	60fb      	str	r3, [r7, #12]
  
  return baudRate;
 800a11a:	68fb      	ldr	r3, [r7, #12]
}
 800a11c:	0018      	movs	r0, r3
 800a11e:	46bd      	mov	sp, r7
 800a120:	b006      	add	sp, #24
 800a122:	bd80      	pop	{r7, pc}
 800a124:	20000080 	.word	0x20000080

0800a128 <main>:
uint8_t init_RMC[] = "$PSRF103,04,00,01,01*21\r\n";
uint8_t deinit_RMC[] = "$PSRF103,04,00,00,01*20\r\n";
uint8_t init_VTG[] = "$PSRF103,05,00,01,01*20\r\n";
uint8_t deinit_VTG[] = "$PSRF103,05,00,00,01*21\r\n";

int main(void) {
 800a128:	b590      	push	{r4, r7, lr}
 800a12a:	b08d      	sub	sp, #52	; 0x34
 800a12c:	af0a      	add	r7, sp, #40	; 0x28

	HAL_Init();
 800a12e:	f7fa fcf5 	bl	8004b1c <HAL_Init>
	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800a132:	2301      	movs	r3, #1
 800a134:	425b      	negs	r3, r3
 800a136:	2200      	movs	r2, #0
 800a138:	2100      	movs	r1, #0
 800a13a:	0018      	movs	r0, r3
 800a13c:	f7fa ff70 	bl	8005020 <HAL_NVIC_SetPriority>

	SystemClock_Config();
 800a140:	f000 fac0 	bl	800a6c4 <SystemClock_Config>

	DBG_Init();
 800a144:	f7fe ffde 	bl	8009104 <DBG_Init>
	HW_Init();
 800a148:	f000 fa9e 	bl	800a688 <HW_Init>

	LCD_Config();
 800a14c:	f7ff f80e 	bl	800916c <LCD_Config>
	LCD_Init();
 800a150:	f7ff f987 	bl	8009462 <LCD_Init>
	LCD_Command(LCD_CLEAR_DISPLAY);
 800a154:	2001      	movs	r0, #1
 800a156:	f7ff f971 	bl	800943c <LCD_Command>

	SPI_Config();
 800a15a:	f7ff f9c3 	bl	80094e4 <SPI_Config>
	SPI_Init();
 800a15e:	f7ff fa25 	bl	80095ac <SPI_Init>

	PRINTF("VERSION: %X\n\r", VERSION);
 800a162:	4a8c      	ldr	r2, [pc, #560]	; (800a394 <main+0x26c>)
 800a164:	4b8c      	ldr	r3, [pc, #560]	; (800a398 <main+0x270>)
 800a166:	0011      	movs	r1, r2
 800a168:	0018      	movs	r0, r3
 800a16a:	f000 fd6d 	bl	800ac48 <vcom_Send>

//	 Radio initialization
	RadioEvents.TxDone = OnTxDone;
 800a16e:	4b8b      	ldr	r3, [pc, #556]	; (800a39c <main+0x274>)
 800a170:	4a8b      	ldr	r2, [pc, #556]	; (800a3a0 <main+0x278>)
 800a172:	601a      	str	r2, [r3, #0]
	RadioEvents.RxDone = OnRxDone;
 800a174:	4b89      	ldr	r3, [pc, #548]	; (800a39c <main+0x274>)
 800a176:	4a8b      	ldr	r2, [pc, #556]	; (800a3a4 <main+0x27c>)
 800a178:	609a      	str	r2, [r3, #8]
	RadioEvents.TxTimeout = OnTxTimeout;
 800a17a:	4b88      	ldr	r3, [pc, #544]	; (800a39c <main+0x274>)
 800a17c:	4a8a      	ldr	r2, [pc, #552]	; (800a3a8 <main+0x280>)
 800a17e:	605a      	str	r2, [r3, #4]
	RadioEvents.RxTimeout = OnRxTimeout;
 800a180:	4b86      	ldr	r3, [pc, #536]	; (800a39c <main+0x274>)
 800a182:	4a8a      	ldr	r2, [pc, #552]	; (800a3ac <main+0x284>)
 800a184:	60da      	str	r2, [r3, #12]
	RadioEvents.RxError = OnRxError;
 800a186:	4b85      	ldr	r3, [pc, #532]	; (800a39c <main+0x274>)
 800a188:	4a89      	ldr	r2, [pc, #548]	; (800a3b0 <main+0x288>)
 800a18a:	611a      	str	r2, [r3, #16]

	Radio.Init(&RadioEvents);
 800a18c:	4b89      	ldr	r3, [pc, #548]	; (800a3b4 <main+0x28c>)
 800a18e:	689b      	ldr	r3, [r3, #8]
 800a190:	4a82      	ldr	r2, [pc, #520]	; (800a39c <main+0x274>)
 800a192:	0010      	movs	r0, r2
 800a194:	4798      	blx	r3

	Radio.SetChannel( RF_FREQUENCY);
 800a196:	4b87      	ldr	r3, [pc, #540]	; (800a3b4 <main+0x28c>)
 800a198:	695b      	ldr	r3, [r3, #20]
 800a19a:	4a87      	ldr	r2, [pc, #540]	; (800a3b8 <main+0x290>)
 800a19c:	0010      	movs	r0, r2
 800a19e:	4798      	blx	r3

#if defined( USE_MODEM_LORA )

	Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 800a1a0:	4b84      	ldr	r3, [pc, #528]	; (800a3b4 <main+0x28c>)
 800a1a2:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800a1a4:	4b85      	ldr	r3, [pc, #532]	; (800a3bc <main+0x294>)
 800a1a6:	9308      	str	r3, [sp, #32]
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	9307      	str	r3, [sp, #28]
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	9306      	str	r3, [sp, #24]
 800a1b0:	2300      	movs	r3, #0
 800a1b2:	9305      	str	r3, [sp, #20]
 800a1b4:	2301      	movs	r3, #1
 800a1b6:	9304      	str	r3, [sp, #16]
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	9303      	str	r3, [sp, #12]
 800a1bc:	2308      	movs	r3, #8
 800a1be:	9302      	str	r3, [sp, #8]
 800a1c0:	2301      	movs	r3, #1
 800a1c2:	9301      	str	r3, [sp, #4]
 800a1c4:	2307      	movs	r3, #7
 800a1c6:	9300      	str	r3, [sp, #0]
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	210e      	movs	r1, #14
 800a1ce:	2001      	movs	r0, #1
 800a1d0:	47a0      	blx	r4
	LORA_SPREADING_FACTOR, LORA_CODINGRATE,
	LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
	true, 0, 0, LORA_IQ_INVERSION_ON, 3000000);

	Radio.SetRxConfig(MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 800a1d2:	4b78      	ldr	r3, [pc, #480]	; (800a3b4 <main+0x28c>)
 800a1d4:	6a1c      	ldr	r4, [r3, #32]
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	9309      	str	r3, [sp, #36]	; 0x24
 800a1da:	2300      	movs	r3, #0
 800a1dc:	9308      	str	r3, [sp, #32]
 800a1de:	2300      	movs	r3, #0
 800a1e0:	9307      	str	r3, [sp, #28]
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	9306      	str	r3, [sp, #24]
 800a1e6:	2301      	movs	r3, #1
 800a1e8:	9305      	str	r3, [sp, #20]
 800a1ea:	2300      	movs	r3, #0
 800a1ec:	9304      	str	r3, [sp, #16]
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	9303      	str	r3, [sp, #12]
 800a1f2:	2305      	movs	r3, #5
 800a1f4:	9302      	str	r3, [sp, #8]
 800a1f6:	2308      	movs	r3, #8
 800a1f8:	9301      	str	r3, [sp, #4]
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	9300      	str	r3, [sp, #0]
 800a1fe:	2301      	movs	r3, #1
 800a200:	2207      	movs	r2, #7
 800a202:	2100      	movs	r1, #0
 800a204:	2001      	movs	r0, #1
 800a206:	47a0      	blx	r4
	LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON, 0, true, 0, 0,
	LORA_IQ_INVERSION_ON, true);
#endif

	//Establece la radio en modo de recepcion durante un tiempo
	Radio.Rx( RX_TIMEOUT_VALUE);
 800a208:	4b6a      	ldr	r3, [pc, #424]	; (800a3b4 <main+0x28c>)
 800a20a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a20c:	22fa      	movs	r2, #250	; 0xfa
 800a20e:	0092      	lsls	r2, r2, #2
 800a210:	0010      	movs	r0, r2
 800a212:	4798      	blx	r3

	/* Master */
	bool isMaster = true;
 800a214:	1dfb      	adds	r3, r7, #7
 800a216:	2201      	movs	r2, #1
 800a218:	701a      	strb	r2, [r3, #0]

	ID = 0;
 800a21a:	4b69      	ldr	r3, [pc, #420]	; (800a3c0 <main+0x298>)
 800a21c:	2200      	movs	r2, #0
 800a21e:	601a      	str	r2, [r3, #0]
	sprintf(IDLora,"%d", ID);
 800a220:	4b67      	ldr	r3, [pc, #412]	; (800a3c0 <main+0x298>)
 800a222:	681a      	ldr	r2, [r3, #0]
 800a224:	4967      	ldr	r1, [pc, #412]	; (800a3c4 <main+0x29c>)
 800a226:	4b68      	ldr	r3, [pc, #416]	; (800a3c8 <main+0x2a0>)
 800a228:	0018      	movs	r0, r3
 800a22a:	f000 fcc5 	bl	800abb8 <siprintf>
	IDSlave = ID+1;
 800a22e:	4b64      	ldr	r3, [pc, #400]	; (800a3c0 <main+0x298>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	1c5a      	adds	r2, r3, #1
 800a234:	4b65      	ldr	r3, [pc, #404]	; (800a3cc <main+0x2a4>)
 800a236:	601a      	str	r2, [r3, #0]
	sprintf(IDSlaveLora,"%d", IDSlave);
 800a238:	4b64      	ldr	r3, [pc, #400]	; (800a3cc <main+0x2a4>)
 800a23a:	681a      	ldr	r2, [r3, #0]
 800a23c:	4961      	ldr	r1, [pc, #388]	; (800a3c4 <main+0x29c>)
 800a23e:	4b64      	ldr	r3, [pc, #400]	; (800a3d0 <main+0x2a8>)
 800a240:	0018      	movs	r0, r3
 800a242:	f000 fcb9 	bl	800abb8 <siprintf>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800a246:	2380      	movs	r3, #128	; 0x80
 800a248:	015b      	lsls	r3, r3, #5
 800a24a:	4862      	ldr	r0, [pc, #392]	; (800a3d4 <main+0x2ac>)
 800a24c:	2200      	movs	r2, #0
 800a24e:	0019      	movs	r1, r3
 800a250:	f7fb f8aa 	bl	80053a8 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(&hspi2, (uint8_t *) init_nmea, sizeof(init_nmea), 2000) == HAL_OK) {
 800a254:	23fa      	movs	r3, #250	; 0xfa
 800a256:	00db      	lsls	r3, r3, #3
 800a258:	495f      	ldr	r1, [pc, #380]	; (800a3d8 <main+0x2b0>)
 800a25a:	4860      	ldr	r0, [pc, #384]	; (800a3dc <main+0x2b4>)
 800a25c:	221b      	movs	r2, #27
 800a25e:	f7fd f879 	bl	8007354 <HAL_SPI_Transmit>
 800a262:	1e03      	subs	r3, r0, #0
 800a264:	d107      	bne.n	800a276 <main+0x14e>
		while (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 800a266:	46c0      	nop			; (mov r8, r8)
 800a268:	4b5c      	ldr	r3, [pc, #368]	; (800a3dc <main+0x2b4>)
 800a26a:	0018      	movs	r0, r3
 800a26c:	f7fd fe90 	bl	8007f90 <HAL_SPI_GetState>
 800a270:	0003      	movs	r3, r0
 800a272:	2b01      	cmp	r3, #1
 800a274:	d1f8      	bne.n	800a268 <main+0x140>
		}
	}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800a276:	2380      	movs	r3, #128	; 0x80
 800a278:	015b      	lsls	r3, r3, #5
 800a27a:	4856      	ldr	r0, [pc, #344]	; (800a3d4 <main+0x2ac>)
 800a27c:	2201      	movs	r2, #1
 800a27e:	0019      	movs	r1, r3
 800a280:	f7fb f892 	bl	80053a8 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800a284:	2380      	movs	r3, #128	; 0x80
 800a286:	015b      	lsls	r3, r3, #5
 800a288:	4852      	ldr	r0, [pc, #328]	; (800a3d4 <main+0x2ac>)
 800a28a:	2200      	movs	r2, #0
 800a28c:	0019      	movs	r1, r3
 800a28e:	f7fb f88b 	bl	80053a8 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(&hspi2, (uint8_t *) init_idle, sizeof(init_idle), 2000) == HAL_OK) {
 800a292:	23fa      	movs	r3, #250	; 0xfa
 800a294:	00db      	lsls	r3, r3, #3
 800a296:	4952      	ldr	r1, [pc, #328]	; (800a3e0 <main+0x2b8>)
 800a298:	4850      	ldr	r0, [pc, #320]	; (800a3dc <main+0x2b4>)
 800a29a:	2210      	movs	r2, #16
 800a29c:	f7fd f85a 	bl	8007354 <HAL_SPI_Transmit>
 800a2a0:	1e03      	subs	r3, r0, #0
 800a2a2:	d107      	bne.n	800a2b4 <main+0x18c>
		while (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 800a2a4:	46c0      	nop			; (mov r8, r8)
 800a2a6:	4b4d      	ldr	r3, [pc, #308]	; (800a3dc <main+0x2b4>)
 800a2a8:	0018      	movs	r0, r3
 800a2aa:	f7fd fe71 	bl	8007f90 <HAL_SPI_GetState>
 800a2ae:	0003      	movs	r3, r0
 800a2b0:	2b01      	cmp	r3, #1
 800a2b2:	d1f8      	bne.n	800a2a6 <main+0x17e>
		}
	}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800a2b4:	2380      	movs	r3, #128	; 0x80
 800a2b6:	015b      	lsls	r3, r3, #5
 800a2b8:	4846      	ldr	r0, [pc, #280]	; (800a3d4 <main+0x2ac>)
 800a2ba:	2201      	movs	r2, #1
 800a2bc:	0019      	movs	r1, r3
 800a2be:	f7fb f873 	bl	80053a8 <HAL_GPIO_WritePin>


	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800a2c2:	2380      	movs	r3, #128	; 0x80
 800a2c4:	015b      	lsls	r3, r3, #5
 800a2c6:	4843      	ldr	r0, [pc, #268]	; (800a3d4 <main+0x2ac>)
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	0019      	movs	r1, r3
 800a2cc:	f7fb f86c 	bl	80053a8 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(&hspi2, (uint8_t *) init_GGA, sizeof(init_GGA), 2000) == HAL_OK) {
 800a2d0:	23fa      	movs	r3, #250	; 0xfa
 800a2d2:	00db      	lsls	r3, r3, #3
 800a2d4:	4943      	ldr	r1, [pc, #268]	; (800a3e4 <main+0x2bc>)
 800a2d6:	4841      	ldr	r0, [pc, #260]	; (800a3dc <main+0x2b4>)
 800a2d8:	221a      	movs	r2, #26
 800a2da:	f7fd f83b 	bl	8007354 <HAL_SPI_Transmit>
 800a2de:	1e03      	subs	r3, r0, #0
 800a2e0:	d10b      	bne.n	800a2fa <main+0x1d2>
		while (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 800a2e2:	46c0      	nop			; (mov r8, r8)
 800a2e4:	4b3d      	ldr	r3, [pc, #244]	; (800a3dc <main+0x2b4>)
 800a2e6:	0018      	movs	r0, r3
 800a2e8:	f7fd fe52 	bl	8007f90 <HAL_SPI_GetState>
 800a2ec:	0003      	movs	r3, r0
 800a2ee:	2b01      	cmp	r3, #1
 800a2f0:	d1f8      	bne.n	800a2e4 <main+0x1bc>
		}
		PRINTF("Recibido Ready\r\n");
 800a2f2:	4b3d      	ldr	r3, [pc, #244]	; (800a3e8 <main+0x2c0>)
 800a2f4:	0018      	movs	r0, r3
 800a2f6:	f000 fca7 	bl	800ac48 <vcom_Send>
	}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800a2fa:	2380      	movs	r3, #128	; 0x80
 800a2fc:	015b      	lsls	r3, r3, #5
 800a2fe:	4835      	ldr	r0, [pc, #212]	; (800a3d4 <main+0x2ac>)
 800a300:	2201      	movs	r2, #1
 800a302:	0019      	movs	r1, r3
 800a304:	f7fb f850 	bl	80053a8 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800a308:	2380      	movs	r3, #128	; 0x80
 800a30a:	015b      	lsls	r3, r3, #5
 800a30c:	4831      	ldr	r0, [pc, #196]	; (800a3d4 <main+0x2ac>)
 800a30e:	2200      	movs	r2, #0
 800a310:	0019      	movs	r1, r3
 800a312:	f7fb f849 	bl	80053a8 <HAL_GPIO_WritePin>
	if (HAL_SPI_Transmit(&hspi2, (uint8_t *) init_RMC, sizeof(init_RMC), 2000) == HAL_OK) {
 800a316:	23fa      	movs	r3, #250	; 0xfa
 800a318:	00db      	lsls	r3, r3, #3
 800a31a:	4934      	ldr	r1, [pc, #208]	; (800a3ec <main+0x2c4>)
 800a31c:	482f      	ldr	r0, [pc, #188]	; (800a3dc <main+0x2b4>)
 800a31e:	221a      	movs	r2, #26
 800a320:	f7fd f818 	bl	8007354 <HAL_SPI_Transmit>
 800a324:	1e03      	subs	r3, r0, #0
 800a326:	d10b      	bne.n	800a340 <main+0x218>
		while (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY) {
 800a328:	46c0      	nop			; (mov r8, r8)
 800a32a:	4b2c      	ldr	r3, [pc, #176]	; (800a3dc <main+0x2b4>)
 800a32c:	0018      	movs	r0, r3
 800a32e:	f7fd fe2f 	bl	8007f90 <HAL_SPI_GetState>
 800a332:	0003      	movs	r3, r0
 800a334:	2b01      	cmp	r3, #1
 800a336:	d1f8      	bne.n	800a32a <main+0x202>
		}
		PRINTF("Recibido Ready\r\n");
 800a338:	4b2b      	ldr	r3, [pc, #172]	; (800a3e8 <main+0x2c0>)
 800a33a:	0018      	movs	r0, r3
 800a33c:	f000 fc84 	bl	800ac48 <vcom_Send>
	}
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800a340:	2380      	movs	r3, #128	; 0x80
 800a342:	015b      	lsls	r3, r3, #5
 800a344:	4823      	ldr	r0, [pc, #140]	; (800a3d4 <main+0x2ac>)
 800a346:	2201      	movs	r2, #1
 800a348:	0019      	movs	r1, r3
 800a34a:	f7fb f82d 	bl	80053a8 <HAL_GPIO_WritePin>
//			PRINTF("Recibido Ready\r\n");
//		}
//		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);


		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800a34e:	2380      	movs	r3, #128	; 0x80
 800a350:	015b      	lsls	r3, r3, #5
 800a352:	4820      	ldr	r0, [pc, #128]	; (800a3d4 <main+0x2ac>)
 800a354:	2200      	movs	r2, #0
 800a356:	0019      	movs	r1, r3
 800a358:	f7fb f826 	bl	80053a8 <HAL_GPIO_WritePin>
		if (HAL_SPI_Receive(&hspi2, (uint8_t*) buffGPS, 77, 500) == HAL_OK) {
 800a35c:	23fa      	movs	r3, #250	; 0xfa
 800a35e:	005b      	lsls	r3, r3, #1
 800a360:	4923      	ldr	r1, [pc, #140]	; (800a3f0 <main+0x2c8>)
 800a362:	481e      	ldr	r0, [pc, #120]	; (800a3dc <main+0x2b4>)
 800a364:	224d      	movs	r2, #77	; 0x4d
 800a366:	f7fd f945 	bl	80075f4 <HAL_SPI_Receive>
 800a36a:	1e03      	subs	r3, r0, #0
 800a36c:	d105      	bne.n	800a37a <main+0x252>
			PRINTF("%s\r\n", buffGPS);
 800a36e:	4a20      	ldr	r2, [pc, #128]	; (800a3f0 <main+0x2c8>)
 800a370:	4b20      	ldr	r3, [pc, #128]	; (800a3f4 <main+0x2cc>)
 800a372:	0011      	movs	r1, r2
 800a374:	0018      	movs	r0, r3
 800a376:	f000 fc67 	bl	800ac48 <vcom_Send>
		}
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 800a37a:	2380      	movs	r3, #128	; 0x80
 800a37c:	015b      	lsls	r3, r3, #5
 800a37e:	4815      	ldr	r0, [pc, #84]	; (800a3d4 <main+0x2ac>)
 800a380:	2201      	movs	r2, #1
 800a382:	0019      	movs	r1, r3
 800a384:	f7fb f810 	bl	80053a8 <HAL_GPIO_WritePin>
//#ifndef LOW_POWER_DISABLE
//			LowPower_Handler();
//#endif
//		}
//		ENABLE_IRQ( );
		DelayMs(1000);
 800a388:	23fa      	movs	r3, #250	; 0xfa
 800a38a:	009b      	lsls	r3, r3, #2
 800a38c:	0018      	movs	r0, r3
 800a38e:	f7fe fc3f 	bl	8008c10 <DelayMs>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 800a392:	e7dc      	b.n	800a34e <main+0x226>
 800a394:	44011000 	.word	0x44011000
 800a398:	0800ba50 	.word	0x0800ba50
 800a39c:	20000330 	.word	0x20000330
 800a3a0:	0800a3f9 	.word	0x0800a3f9
 800a3a4:	0800a419 	.word	0x0800a419
 800a3a8:	0800a499 	.word	0x0800a499
 800a3ac:	0800a4b9 	.word	0x0800a4b9
 800a3b0:	0800a4d9 	.word	0x0800a4d9
 800a3b4:	0800bc04 	.word	0x0800bc04
 800a3b8:	33bca100 	.word	0x33bca100
 800a3bc:	002dc6c0 	.word	0x002dc6c0
 800a3c0:	20000658 	.word	0x20000658
 800a3c4:	0800ba60 	.word	0x0800ba60
 800a3c8:	20004210 	.word	0x20004210
 800a3cc:	200040f4 	.word	0x200040f4
 800a3d0:	20004134 	.word	0x20004134
 800a3d4:	50000400 	.word	0x50000400
 800a3d8:	2000001c 	.word	0x2000001c
 800a3dc:	200005d0 	.word	0x200005d0
 800a3e0:	20000038 	.word	0x20000038
 800a3e4:	20000048 	.word	0x20000048
 800a3e8:	0800ba64 	.word	0x0800ba64
 800a3ec:	20000064 	.word	0x20000064
 800a3f0:	200041b4 	.word	0x200041b4
 800a3f4:	0800ba78 	.word	0x0800ba78

0800a3f8 <OnTxDone>:
	}
}

//La llamada  PRINTF("txDone\n\r"); esta en sx1276.c, funcion SX1276OnDio0Irq
void OnTxDone(void) {
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	af00      	add	r7, sp, #0
	Radio.Sleep();
 800a3fc:	4b04      	ldr	r3, [pc, #16]	; (800a410 <OnTxDone+0x18>)
 800a3fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a400:	4798      	blx	r3
	State = TX;
 800a402:	4b04      	ldr	r3, [pc, #16]	; (800a414 <OnTxDone+0x1c>)
 800a404:	2204      	movs	r2, #4
 800a406:	701a      	strb	r2, [r3, #0]
}
 800a408:	46c0      	nop			; (mov r8, r8)
 800a40a:	46bd      	mov	sp, r7
 800a40c:	bd80      	pop	{r7, pc}
 800a40e:	46c0      	nop			; (mov r8, r8)
 800a410:	0800bc04 	.word	0x0800bc04
 800a414:	2000032c 	.word	0x2000032c

0800a418 <OnRxDone>:

//La llamada PRINTF("rxDone\n\r"); esta en sx1276.c, funcion SX1276OnDio0Irq
void OnRxDone(uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr) {
 800a418:	b590      	push	{r4, r7, lr}
 800a41a:	b085      	sub	sp, #20
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	60f8      	str	r0, [r7, #12]
 800a420:	000c      	movs	r4, r1
 800a422:	0010      	movs	r0, r2
 800a424:	0019      	movs	r1, r3
 800a426:	230a      	movs	r3, #10
 800a428:	18fb      	adds	r3, r7, r3
 800a42a:	1c22      	adds	r2, r4, #0
 800a42c:	801a      	strh	r2, [r3, #0]
 800a42e:	2308      	movs	r3, #8
 800a430:	18fb      	adds	r3, r7, r3
 800a432:	1c02      	adds	r2, r0, #0
 800a434:	801a      	strh	r2, [r3, #0]
 800a436:	1dfb      	adds	r3, r7, #7
 800a438:	1c0a      	adds	r2, r1, #0
 800a43a:	701a      	strb	r2, [r3, #0]
	Radio.Sleep();
 800a43c:	4b10      	ldr	r3, [pc, #64]	; (800a480 <OnRxDone+0x68>)
 800a43e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a440:	4798      	blx	r3
	BufferSize = size;
 800a442:	4b10      	ldr	r3, [pc, #64]	; (800a484 <OnRxDone+0x6c>)
 800a444:	220a      	movs	r2, #10
 800a446:	18ba      	adds	r2, r7, r2
 800a448:	8812      	ldrh	r2, [r2, #0]
 800a44a:	801a      	strh	r2, [r3, #0]
	memcpy(Buffer, payload, BufferSize);
 800a44c:	4b0d      	ldr	r3, [pc, #52]	; (800a484 <OnRxDone+0x6c>)
 800a44e:	881b      	ldrh	r3, [r3, #0]
 800a450:	001a      	movs	r2, r3
 800a452:	68f9      	ldr	r1, [r7, #12]
 800a454:	4b0c      	ldr	r3, [pc, #48]	; (800a488 <OnRxDone+0x70>)
 800a456:	0018      	movs	r0, r3
 800a458:	f000 fd62 	bl	800af20 <memcpy>
	RssiValue = rssi;
 800a45c:	2308      	movs	r3, #8
 800a45e:	18fb      	adds	r3, r7, r3
 800a460:	881b      	ldrh	r3, [r3, #0]
 800a462:	b25a      	sxtb	r2, r3
 800a464:	4b09      	ldr	r3, [pc, #36]	; (800a48c <OnRxDone+0x74>)
 800a466:	701a      	strb	r2, [r3, #0]
	SnrValue = snr;
 800a468:	4b09      	ldr	r3, [pc, #36]	; (800a490 <OnRxDone+0x78>)
 800a46a:	1dfa      	adds	r2, r7, #7
 800a46c:	7812      	ldrb	r2, [r2, #0]
 800a46e:	701a      	strb	r2, [r3, #0]
	State = RX;
 800a470:	4b08      	ldr	r3, [pc, #32]	; (800a494 <OnRxDone+0x7c>)
 800a472:	2201      	movs	r2, #1
 800a474:	701a      	strb	r2, [r3, #0]
}
 800a476:	46c0      	nop			; (mov r8, r8)
 800a478:	46bd      	mov	sp, r7
 800a47a:	b005      	add	sp, #20
 800a47c:	bd90      	pop	{r4, r7, pc}
 800a47e:	46c0      	nop			; (mov r8, r8)
 800a480:	0800bc04 	.word	0x0800bc04
 800a484:	20000018 	.word	0x20000018
 800a488:	20004168 	.word	0x20004168
 800a48c:	2000032d 	.word	0x2000032d
 800a490:	2000032e 	.word	0x2000032e
 800a494:	2000032c 	.word	0x2000032c

0800a498 <OnTxTimeout>:

void OnTxTimeout(void) {
 800a498:	b580      	push	{r7, lr}
 800a49a:	af00      	add	r7, sp, #0
	Radio.Sleep();
 800a49c:	4b04      	ldr	r3, [pc, #16]	; (800a4b0 <OnTxTimeout+0x18>)
 800a49e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4a0:	4798      	blx	r3
	State = TX_TIMEOUT;
 800a4a2:	4b04      	ldr	r3, [pc, #16]	; (800a4b4 <OnTxTimeout+0x1c>)
 800a4a4:	2205      	movs	r2, #5
 800a4a6:	701a      	strb	r2, [r3, #0]

//	PRINTF("OnTxTimeout\n");
}
 800a4a8:	46c0      	nop			; (mov r8, r8)
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bd80      	pop	{r7, pc}
 800a4ae:	46c0      	nop			; (mov r8, r8)
 800a4b0:	0800bc04 	.word	0x0800bc04
 800a4b4:	2000032c 	.word	0x2000032c

0800a4b8 <OnRxTimeout>:

void OnRxTimeout(void) {
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	af00      	add	r7, sp, #0
	Radio.Sleep();
 800a4bc:	4b04      	ldr	r3, [pc, #16]	; (800a4d0 <OnRxTimeout+0x18>)
 800a4be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4c0:	4798      	blx	r3
	State = RX_TIMEOUT;
 800a4c2:	4b04      	ldr	r3, [pc, #16]	; (800a4d4 <OnRxTimeout+0x1c>)
 800a4c4:	2202      	movs	r2, #2
 800a4c6:	701a      	strb	r2, [r3, #0]
//	PRINTF("OnRxTimeout\n");
}
 800a4c8:	46c0      	nop			; (mov r8, r8)
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	bd80      	pop	{r7, pc}
 800a4ce:	46c0      	nop			; (mov r8, r8)
 800a4d0:	0800bc04 	.word	0x0800bc04
 800a4d4:	2000032c 	.word	0x2000032c

0800a4d8 <OnRxError>:

void OnRxError(void) {
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	af00      	add	r7, sp, #0
	Radio.Sleep();
 800a4dc:	4b04      	ldr	r3, [pc, #16]	; (800a4f0 <OnRxError+0x18>)
 800a4de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4e0:	4798      	blx	r3
	State = RX_ERROR;
 800a4e2:	4b04      	ldr	r3, [pc, #16]	; (800a4f4 <OnRxError+0x1c>)
 800a4e4:	2203      	movs	r2, #3
 800a4e6:	701a      	strb	r2, [r3, #0]
//	PRINTF("OnRxError\n");
}
 800a4e8:	46c0      	nop			; (mov r8, r8)
 800a4ea:	46bd      	mov	sp, r7
 800a4ec:	bd80      	pop	{r7, pc}
 800a4ee:	46c0      	nop			; (mov r8, r8)
 800a4f0:	0800bc04 	.word	0x0800bc04
 800a4f4:	2000032c 	.word	0x2000032c

0800a4f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800a4f8:	480d      	ldr	r0, [pc, #52]	; (800a530 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800a4fa:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800a4fc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800a4fe:	e003      	b.n	800a508 <LoopCopyDataInit>

0800a500 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800a500:	4b0c      	ldr	r3, [pc, #48]	; (800a534 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 800a502:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800a504:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800a506:	3104      	adds	r1, #4

0800a508 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800a508:	480b      	ldr	r0, [pc, #44]	; (800a538 <LoopForever+0xa>)
  ldr  r3, =_edata
 800a50a:	4b0c      	ldr	r3, [pc, #48]	; (800a53c <LoopForever+0xe>)
  adds  r2, r0, r1
 800a50c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800a50e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800a510:	d3f6      	bcc.n	800a500 <CopyDataInit>
  ldr  r2, =_sbss
 800a512:	4a0b      	ldr	r2, [pc, #44]	; (800a540 <LoopForever+0x12>)
  b  LoopFillZerobss
 800a514:	e002      	b.n	800a51c <LoopFillZerobss>

0800a516 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800a516:	2300      	movs	r3, #0
  str  r3, [r2]
 800a518:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a51a:	3204      	adds	r2, #4

0800a51c <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 800a51c:	4b09      	ldr	r3, [pc, #36]	; (800a544 <LoopForever+0x16>)
  cmp  r2, r3
 800a51e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800a520:	d3f9      	bcc.n	800a516 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800a522:	f000 fa29 	bl	800a978 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a526:	f000 fcd7 	bl	800aed8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800a52a:	f7ff fdfd 	bl	800a128 <main>

0800a52e <LoopForever>:

LoopForever:
    b LoopForever
 800a52e:	e7fe      	b.n	800a52e <LoopForever>
   ldr   r0, =_estack
 800a530:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 800a534:	0800bd2c 	.word	0x0800bd2c
  ldr  r0, =_sdata
 800a538:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800a53c:	200000e8 	.word	0x200000e8
  ldr  r2, =_sbss
 800a540:	200000e8 	.word	0x200000e8
  ldr  r3, = _ebss
 800a544:	20004218 	.word	0x20004218

0800a548 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800a548:	e7fe      	b.n	800a548 <ADC1_COMP_IRQHandler>

0800a54a <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a54a:	b580      	push	{r7, lr}
 800a54c:	b082      	sub	sp, #8
 800a54e:	af00      	add	r7, sp, #0
 800a550:	6078      	str	r0, [r7, #4]
   /* Return function status */
  return HAL_OK;
 800a552:	2300      	movs	r3, #0
}
 800a554:	0018      	movs	r0, r3
 800a556:	46bd      	mov	sp, r7
 800a558:	b002      	add	sp, #8
 800a55a:	bd80      	pop	{r7, pc}

0800a55c <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b082      	sub	sp, #8
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
  DelayMs( Delay ); /* based on RTC */
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	0018      	movs	r0, r3
 800a568:	f7fe fb52 	bl	8008c10 <DelayMs>
}
 800a56c:	46c0      	nop			; (mov r8, r8)
 800a56e:	46bd      	mov	sp, r7
 800a570:	b002      	add	sp, #8
 800a572:	bd80      	pop	{r7, pc}

0800a574 <HAL_MspInit>:
/**
  * @brief  Initializes the MSP.
  * @retval None
  */
void HAL_MspInit(void)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	af00      	add	r7, sp, #0
  /* Disable the Power Voltage Detector */
  HAL_PWR_DisablePVD( ); 
 800a578:	f7fa ff50 	bl	800541c <HAL_PWR_DisablePVD>

  /* Enables the Ultra Low Power mode */
  HAL_PWREx_EnableUltraLowPower( );
 800a57c:	f7fa ff6a 	bl	8005454 <HAL_PWREx_EnableUltraLowPower>
  
  __HAL_FLASH_SLEEP_POWERDOWN_ENABLE();
 800a580:	4b05      	ldr	r3, [pc, #20]	; (800a598 <HAL_MspInit+0x24>)
 800a582:	4a05      	ldr	r2, [pc, #20]	; (800a598 <HAL_MspInit+0x24>)
 800a584:	6812      	ldr	r2, [r2, #0]
 800a586:	2108      	movs	r1, #8
 800a588:	430a      	orrs	r2, r1
 800a58a:	601a      	str	r2, [r3, #0]
   */
  DBG( __HAL_FLASH_SLEEP_POWERDOWN_DISABLE(); );
  
#ifdef ENABLE_FAST_WAKEUP
  /*Enable fast wakeUp*/  
  HAL_PWREx_EnableFastWakeUp( );
 800a58c:	f7fa ff54 	bl	8005438 <HAL_PWREx_EnableFastWakeUp>
#else  
  HAL_PWREx_DisableFastWakeUp( );
#endif
}
 800a590:	46c0      	nop			; (mov r8, r8)
 800a592:	46bd      	mov	sp, r7
 800a594:	bd80      	pop	{r7, pc}
 800a596:	46c0      	nop			; (mov r8, r8)
 800a598:	40022000 	.word	0x40022000

0800a59c <HAL_RTC_MspInit>:
  *        order to modify the RTC Clock source, as consequence RTC registers (including 
  *        the backup registers) and RCC_CSR register are set to their reset values.  
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b09a      	sub	sp, #104	; 0x68
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;

  /*##-1- Configue the RTC clock soucre ######################################*/
  /* -a- Enable LSE Oscillator */
  RCC_OscInitStruct.OscillatorType =  RCC_OSCILLATORTYPE_LSE;
 800a5a4:	2330      	movs	r3, #48	; 0x30
 800a5a6:	18fb      	adds	r3, r7, r3
 800a5a8:	2204      	movs	r2, #4
 800a5aa:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800a5ac:	2330      	movs	r3, #48	; 0x30
 800a5ae:	18fb      	adds	r3, r7, r3
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800a5b4:	2330      	movs	r3, #48	; 0x30
 800a5b6:	18fb      	adds	r3, r7, r3
 800a5b8:	2280      	movs	r2, #128	; 0x80
 800a5ba:	0052      	lsls	r2, r2, #1
 800a5bc:	609a      	str	r2, [r3, #8]
  if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a5be:	2330      	movs	r3, #48	; 0x30
 800a5c0:	18fb      	adds	r3, r7, r3
 800a5c2:	0018      	movs	r0, r3
 800a5c4:	f7fa ff54 	bl	8005470 <HAL_RCC_OscConfig>
 800a5c8:	1e03      	subs	r3, r0, #0
 800a5ca:	d001      	beq.n	800a5d0 <HAL_RTC_MspInit+0x34>
  {
    Error_Handler();
 800a5cc:	f7fe fdca 	bl	8009164 <Error_Handler>
  }

  /* -b- Select LSI as RTC clock source */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800a5d0:	230c      	movs	r3, #12
 800a5d2:	18fb      	adds	r3, r7, r3
 800a5d4:	2220      	movs	r2, #32
 800a5d6:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800a5d8:	230c      	movs	r3, #12
 800a5da:	18fb      	adds	r3, r7, r3
 800a5dc:	2280      	movs	r2, #128	; 0x80
 800a5de:	0252      	lsls	r2, r2, #9
 800a5e0:	605a      	str	r2, [r3, #4]
  if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800a5e2:	230c      	movs	r3, #12
 800a5e4:	18fb      	adds	r3, r7, r3
 800a5e6:	0018      	movs	r0, r3
 800a5e8:	f7fb fd10 	bl	800600c <HAL_RCCEx_PeriphCLKConfig>
 800a5ec:	1e03      	subs	r3, r0, #0
 800a5ee:	d001      	beq.n	800a5f4 <HAL_RTC_MspInit+0x58>
  { 
    Error_Handler();
 800a5f0:	f7fe fdb8 	bl	8009164 <Error_Handler>
  }

  /*##-2- Enable the RTC peripheral Clock ####################################*/
  /* Enable RTC Clock */
  __HAL_RCC_RTC_ENABLE();
 800a5f4:	4b09      	ldr	r3, [pc, #36]	; (800a61c <HAL_RTC_MspInit+0x80>)
 800a5f6:	4a09      	ldr	r2, [pc, #36]	; (800a61c <HAL_RTC_MspInit+0x80>)
 800a5f8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a5fa:	2180      	movs	r1, #128	; 0x80
 800a5fc:	02c9      	lsls	r1, r1, #11
 800a5fe:	430a      	orrs	r2, r1
 800a600:	651a      	str	r2, [r3, #80]	; 0x50
  
  /*##-3- Configure the NVIC for RTC Alarm ###################################*/
  HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0x0, 0);
 800a602:	2200      	movs	r2, #0
 800a604:	2100      	movs	r1, #0
 800a606:	2002      	movs	r0, #2
 800a608:	f7fa fd0a 	bl	8005020 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800a60c:	2002      	movs	r0, #2
 800a60e:	f7fa fd1d 	bl	800504c <HAL_NVIC_EnableIRQ>
}
 800a612:	46c0      	nop			; (mov r8, r8)
 800a614:	46bd      	mov	sp, r7
 800a616:	b01a      	add	sp, #104	; 0x68
 800a618:	bd80      	pop	{r7, pc}
 800a61a:	46c0      	nop			; (mov r8, r8)
 800a61c:	40021000 	.word	0x40021000

0800a620 <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm A callback.
  * @param  hrtc: RTC handle
  * @retval None
  */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800a620:	b580      	push	{r7, lr}
 800a622:	b082      	sub	sp, #8
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
  TimerIrqHandler( );
 800a628:	f7fe fbfc 	bl	8008e24 <TimerIrqHandler>
}
 800a62c:	46c0      	nop			; (mov r8, r8)
 800a62e:	46bd      	mov	sp, r7
 800a630:	b002      	add	sp, #8
 800a632:	bd80      	pop	{r7, pc}

0800a634 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b082      	sub	sp, #8
 800a638:	af00      	add	r7, sp, #0
 800a63a:	0002      	movs	r2, r0
 800a63c:	1dbb      	adds	r3, r7, #6
 800a63e:	801a      	strh	r2, [r3, #0]
  HW_GPIO_IrqHandler( GPIO_Pin );
 800a640:	1dbb      	adds	r3, r7, #6
 800a642:	881b      	ldrh	r3, [r3, #0]
 800a644:	0018      	movs	r0, r3
 800a646:	f7ff f893 	bl	8009770 <HW_GPIO_IrqHandler>
}
 800a64a:	46c0      	nop			; (mov r8, r8)
 800a64c:	46bd      	mov	sp, r7
 800a64e:	b002      	add	sp, #8
 800a650:	bd80      	pop	{r7, pc}

0800a652 <MSP_GetIRQn>:
  * @brief  Gets IRQ number as a finction of the GPIO_Pin.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval IRQ number
  */
IRQn_Type MSP_GetIRQn( uint16_t GPIO_Pin)
{
 800a652:	b580      	push	{r7, lr}
 800a654:	b082      	sub	sp, #8
 800a656:	af00      	add	r7, sp, #0
 800a658:	0002      	movs	r2, r0
 800a65a:	1dbb      	adds	r3, r7, #6
 800a65c:	801a      	strh	r2, [r3, #0]
  switch( GPIO_Pin )
 800a65e:	1dbb      	adds	r3, r7, #6
 800a660:	881b      	ldrh	r3, [r3, #0]
 800a662:	2b04      	cmp	r3, #4
 800a664:	d009      	beq.n	800a67a <MSP_GetIRQn+0x28>
 800a666:	dc03      	bgt.n	800a670 <MSP_GetIRQn+0x1e>
 800a668:	3b01      	subs	r3, #1
 800a66a:	2b01      	cmp	r3, #1
 800a66c:	d807      	bhi.n	800a67e <MSP_GetIRQn+0x2c>
 800a66e:	e002      	b.n	800a676 <MSP_GetIRQn+0x24>
 800a670:	2b08      	cmp	r3, #8
 800a672:	d002      	beq.n	800a67a <MSP_GetIRQn+0x28>
 800a674:	e003      	b.n	800a67e <MSP_GetIRQn+0x2c>
  {
    case GPIO_PIN_0:  
    case GPIO_PIN_1:  return EXTI0_1_IRQn;
 800a676:	2305      	movs	r3, #5
 800a678:	e002      	b.n	800a680 <MSP_GetIRQn+0x2e>
    case GPIO_PIN_2: 
    case GPIO_PIN_3:  return EXTI2_3_IRQn;
 800a67a:	2306      	movs	r3, #6
 800a67c:	e000      	b.n	800a680 <MSP_GetIRQn+0x2e>
    case GPIO_PIN_11:
    case GPIO_PIN_12:
    case GPIO_PIN_13:
    case GPIO_PIN_14:
    case GPIO_PIN_15: 
    default: return EXTI4_15_IRQn;
 800a67e:	2307      	movs	r3, #7
  }
}
 800a680:	0018      	movs	r0, r3
 800a682:	46bd      	mov	sp, r7
 800a684:	b002      	add	sp, #8
 800a686:	bd80      	pop	{r7, pc}

0800a688 <HW_Init>:
  * @brief This function initializes the hardware
  * @param None
  * @retval None
  */
void HW_Init( void )
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	af00      	add	r7, sp, #0
  if( McuInitialized == false )
 800a68c:	4b0b      	ldr	r3, [pc, #44]	; (800a6bc <HW_Init+0x34>)
 800a68e:	781b      	ldrb	r3, [r3, #0]
 800a690:	2201      	movs	r2, #1
 800a692:	4053      	eors	r3, r2
 800a694:	b2db      	uxtb	r3, r3
 800a696:	2b00      	cmp	r3, #0
 800a698:	d00d      	beq.n	800a6b6 <HW_Init+0x2e>
#if defined( USE_BOOTLOADER )
    /* Set the Vector Table base location at 0x3000 */
    NVIC_SetVectorTable( NVIC_VectTab_FLASH, 0x3000 );
#endif

    HW_AdcInit( );
 800a69a:	f000 f887 	bl	800a7ac <HW_AdcInit>

    Radio.IoInit( );
 800a69e:	4b08      	ldr	r3, [pc, #32]	; (800a6c0 <HW_Init+0x38>)
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	4798      	blx	r3

    HW_SPI_Init( );
 800a6a4:	f7ff fc6a 	bl	8009f7c <HW_SPI_Init>

    HW_RTC_Init( );
 800a6a8:	f7ff f8e2 	bl	8009870 <HW_RTC_Init>
    
    vcom_Init( );
 800a6ac:	f000 fa9c 	bl	800abe8 <vcom_Init>

    McuInitialized = true;
 800a6b0:	4b02      	ldr	r3, [pc, #8]	; (800a6bc <HW_Init+0x34>)
 800a6b2:	2201      	movs	r2, #1
 800a6b4:	701a      	strb	r2, [r3, #0]
  }
}
 800a6b6:	46c0      	nop			; (mov r8, r8)
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	bd80      	pop	{r7, pc}
 800a6bc:	200003ad 	.word	0x200003ad
 800a6c0:	0800bc04 	.word	0x0800bc04

0800a6c4 <SystemClock_Config>:
  *            Flash Latency(WS)              = 1
  * @retval None
  */

void SystemClock_Config( void )
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b094      	sub	sp, #80	; 0x50
 800a6c8:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a6ca:	233c      	movs	r3, #60	; 0x3c
 800a6cc:	18fb      	adds	r3, r7, r3
 800a6ce:	0018      	movs	r0, r3
 800a6d0:	2314      	movs	r3, #20
 800a6d2:	001a      	movs	r2, r3
 800a6d4:	2100      	movs	r1, #0
 800a6d6:	f000 fc2c 	bl	800af32 <memset>
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a6da:	1d3b      	adds	r3, r7, #4
 800a6dc:	0018      	movs	r0, r3
 800a6de:	2338      	movs	r3, #56	; 0x38
 800a6e0:	001a      	movs	r2, r3
 800a6e2:	2100      	movs	r1, #0
 800a6e4:	f000 fc25 	bl	800af32 <memset>

  /* Enable HSE Oscillator and Activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType      = RCC_OSCILLATORTYPE_HSI;
 800a6e8:	1d3b      	adds	r3, r7, #4
 800a6ea:	2202      	movs	r2, #2
 800a6ec:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState            = RCC_HSE_OFF;
 800a6ee:	1d3b      	adds	r3, r7, #4
 800a6f0:	2200      	movs	r2, #0
 800a6f2:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSIState            = RCC_HSI_ON;
 800a6f4:	1d3b      	adds	r3, r7, #4
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800a6fa:	1d3b      	adds	r3, r7, #4
 800a6fc:	2210      	movs	r2, #16
 800a6fe:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState        = RCC_PLL_ON;
 800a700:	1d3b      	adds	r3, r7, #4
 800a702:	2202      	movs	r2, #2
 800a704:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource       = RCC_PLLSOURCE_HSI;
 800a706:	1d3b      	adds	r3, r7, #4
 800a708:	2200      	movs	r2, #0
 800a70a:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL          = RCC_PLLMUL_6;
 800a70c:	1d3b      	adds	r3, r7, #4
 800a70e:	2280      	movs	r2, #128	; 0x80
 800a710:	0312      	lsls	r2, r2, #12
 800a712:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV          = RCC_PLLDIV_3;
 800a714:	1d3b      	adds	r3, r7, #4
 800a716:	2280      	movs	r2, #128	; 0x80
 800a718:	0412      	lsls	r2, r2, #16
 800a71a:	635a      	str	r2, [r3, #52]	; 0x34

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a71c:	1d3b      	adds	r3, r7, #4
 800a71e:	0018      	movs	r0, r3
 800a720:	f7fa fea6 	bl	8005470 <HAL_RCC_OscConfig>
 800a724:	1e03      	subs	r3, r0, #0
 800a726:	d001      	beq.n	800a72c <SystemClock_Config+0x68>
  {
    Error_Handler();
 800a728:	f7fe fd1c 	bl	8009164 <Error_Handler>
  }

  /* Set Voltage scale1 as MCU will run at 32MHz */
  __HAL_RCC_PWR_CLK_ENABLE();
 800a72c:	4b1c      	ldr	r3, [pc, #112]	; (800a7a0 <SystemClock_Config+0xdc>)
 800a72e:	4a1c      	ldr	r2, [pc, #112]	; (800a7a0 <SystemClock_Config+0xdc>)
 800a730:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a732:	2180      	movs	r1, #128	; 0x80
 800a734:	0549      	lsls	r1, r1, #21
 800a736:	430a      	orrs	r2, r1
 800a738:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800a73a:	4b1a      	ldr	r3, [pc, #104]	; (800a7a4 <SystemClock_Config+0xe0>)
 800a73c:	4a19      	ldr	r2, [pc, #100]	; (800a7a4 <SystemClock_Config+0xe0>)
 800a73e:	6812      	ldr	r2, [r2, #0]
 800a740:	4919      	ldr	r1, [pc, #100]	; (800a7a8 <SystemClock_Config+0xe4>)
 800a742:	400a      	ands	r2, r1
 800a744:	2180      	movs	r1, #128	; 0x80
 800a746:	0109      	lsls	r1, r1, #4
 800a748:	430a      	orrs	r2, r1
 800a74a:	601a      	str	r2, [r3, #0]
  
  /* Poll VOSF bit of in PWR_CSR. Wait until it is reset to 0 */
  while (__HAL_PWR_GET_FLAG(PWR_FLAG_VOS) != RESET) {};
 800a74c:	46c0      	nop			; (mov r8, r8)
 800a74e:	4b15      	ldr	r3, [pc, #84]	; (800a7a4 <SystemClock_Config+0xe0>)
 800a750:	685b      	ldr	r3, [r3, #4]
 800a752:	2210      	movs	r2, #16
 800a754:	4013      	ands	r3, r2
 800a756:	2b10      	cmp	r3, #16
 800a758:	d0f9      	beq.n	800a74e <SystemClock_Config+0x8a>

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
  clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800a75a:	233c      	movs	r3, #60	; 0x3c
 800a75c:	18fb      	adds	r3, r7, r3
 800a75e:	220f      	movs	r2, #15
 800a760:	601a      	str	r2, [r3, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a762:	233c      	movs	r3, #60	; 0x3c
 800a764:	18fb      	adds	r3, r7, r3
 800a766:	2203      	movs	r2, #3
 800a768:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a76a:	233c      	movs	r3, #60	; 0x3c
 800a76c:	18fb      	adds	r3, r7, r3
 800a76e:	2200      	movs	r2, #0
 800a770:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800a772:	233c      	movs	r3, #60	; 0x3c
 800a774:	18fb      	adds	r3, r7, r3
 800a776:	2200      	movs	r2, #0
 800a778:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a77a:	233c      	movs	r3, #60	; 0x3c
 800a77c:	18fb      	adds	r3, r7, r3
 800a77e:	2200      	movs	r2, #0
 800a780:	611a      	str	r2, [r3, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800a782:	233c      	movs	r3, #60	; 0x3c
 800a784:	18fb      	adds	r3, r7, r3
 800a786:	2101      	movs	r1, #1
 800a788:	0018      	movs	r0, r3
 800a78a:	f7fb fa19 	bl	8005bc0 <HAL_RCC_ClockConfig>
 800a78e:	1e03      	subs	r3, r0, #0
 800a790:	d001      	beq.n	800a796 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800a792:	f7fe fce7 	bl	8009164 <Error_Handler>
  }
}
 800a796:	46c0      	nop			; (mov r8, r8)
 800a798:	46bd      	mov	sp, r7
 800a79a:	b014      	add	sp, #80	; 0x50
 800a79c:	bd80      	pop	{r7, pc}
 800a79e:	46c0      	nop			; (mov r8, r8)
 800a7a0:	40021000 	.word	0x40021000
 800a7a4:	40007000 	.word	0x40007000
 800a7a8:	ffffe7ff 	.word	0xffffe7ff

0800a7ac <HW_AdcInit>:
  * @brief This function initializes the ADC
  * @param none
  * @retval none
  */
void HW_AdcInit( void )
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b086      	sub	sp, #24
 800a7b0:	af00      	add	r7, sp, #0
  if( AdcInitialized == false )
 800a7b2:	4b2b      	ldr	r3, [pc, #172]	; (800a860 <HW_AdcInit+0xb4>)
 800a7b4:	781b      	ldrb	r3, [r3, #0]
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	4053      	eors	r3, r2
 800a7ba:	b2db      	uxtb	r3, r3
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d04b      	beq.n	800a858 <HW_AdcInit+0xac>
  {
    AdcInitialized = true;
 800a7c0:	4b27      	ldr	r3, [pc, #156]	; (800a860 <HW_AdcInit+0xb4>)
 800a7c2:	2201      	movs	r2, #1
 800a7c4:	701a      	strb	r2, [r3, #0]
    GPIO_InitTypeDef initStruct;
    
    hadc.Instance  = ADC1;
 800a7c6:	4b27      	ldr	r3, [pc, #156]	; (800a864 <HW_AdcInit+0xb8>)
 800a7c8:	4a27      	ldr	r2, [pc, #156]	; (800a868 <HW_AdcInit+0xbc>)
 800a7ca:	601a      	str	r2, [r3, #0]
    
    hadc.Init.OversamplingMode      = DISABLE;
 800a7cc:	4b25      	ldr	r3, [pc, #148]	; (800a864 <HW_AdcInit+0xb8>)
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	641a      	str	r2, [r3, #64]	; 0x40
  
    hadc.Init.ClockPrescaler        = ADC_CLOCK_SYNC_PCLK_DIV1;
 800a7d2:	4b24      	ldr	r3, [pc, #144]	; (800a864 <HW_AdcInit+0xb8>)
 800a7d4:	22c0      	movs	r2, #192	; 0xc0
 800a7d6:	0612      	lsls	r2, r2, #24
 800a7d8:	605a      	str	r2, [r3, #4]
    hadc.Init.LowPowerAutoPowerOff  = DISABLE;
 800a7da:	4b22      	ldr	r3, [pc, #136]	; (800a864 <HW_AdcInit+0xb8>)
 800a7dc:	2200      	movs	r2, #0
 800a7de:	61da      	str	r2, [r3, #28]
    hadc.Init.LowPowerFrequencyMode = ENABLE;
 800a7e0:	4b20      	ldr	r3, [pc, #128]	; (800a864 <HW_AdcInit+0xb8>)
 800a7e2:	2201      	movs	r2, #1
 800a7e4:	639a      	str	r2, [r3, #56]	; 0x38
    hadc.Init.LowPowerAutoWait      = DISABLE;
 800a7e6:	4b1f      	ldr	r3, [pc, #124]	; (800a864 <HW_AdcInit+0xb8>)
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	619a      	str	r2, [r3, #24]
    
    hadc.Init.Resolution            = ADC_RESOLUTION_12B;
 800a7ec:	4b1d      	ldr	r3, [pc, #116]	; (800a864 <HW_AdcInit+0xb8>)
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	609a      	str	r2, [r3, #8]
    hadc.Init.SamplingTime          = ADC_SAMPLETIME_7CYCLES_5;
 800a7f2:	4b1c      	ldr	r3, [pc, #112]	; (800a864 <HW_AdcInit+0xb8>)
 800a7f4:	2202      	movs	r2, #2
 800a7f6:	63da      	str	r2, [r3, #60]	; 0x3c
    hadc.Init.ScanConvMode          = ADC_SCAN_DIRECTION_FORWARD;
 800a7f8:	4b1a      	ldr	r3, [pc, #104]	; (800a864 <HW_AdcInit+0xb8>)
 800a7fa:	2201      	movs	r2, #1
 800a7fc:	611a      	str	r2, [r3, #16]
    hadc.Init.DataAlign             = ADC_DATAALIGN_RIGHT;
 800a7fe:	4b19      	ldr	r3, [pc, #100]	; (800a864 <HW_AdcInit+0xb8>)
 800a800:	2200      	movs	r2, #0
 800a802:	60da      	str	r2, [r3, #12]
    hadc.Init.ContinuousConvMode    = DISABLE;
 800a804:	4b17      	ldr	r3, [pc, #92]	; (800a864 <HW_AdcInit+0xb8>)
 800a806:	2200      	movs	r2, #0
 800a808:	621a      	str	r2, [r3, #32]
    hadc.Init.DiscontinuousConvMode = DISABLE;
 800a80a:	4b16      	ldr	r3, [pc, #88]	; (800a864 <HW_AdcInit+0xb8>)
 800a80c:	2200      	movs	r2, #0
 800a80e:	625a      	str	r2, [r3, #36]	; 0x24
    hadc.Init.ExternalTrigConvEdge  = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a810:	4b14      	ldr	r3, [pc, #80]	; (800a864 <HW_AdcInit+0xb8>)
 800a812:	2200      	movs	r2, #0
 800a814:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc.Init.EOCSelection          = ADC_EOC_SINGLE_CONV;
 800a816:	4b13      	ldr	r3, [pc, #76]	; (800a864 <HW_AdcInit+0xb8>)
 800a818:	2204      	movs	r2, #4
 800a81a:	615a      	str	r2, [r3, #20]
    hadc.Init.DMAContinuousRequests = DISABLE;
 800a81c:	4b11      	ldr	r3, [pc, #68]	; (800a864 <HW_AdcInit+0xb8>)
 800a81e:	2200      	movs	r2, #0
 800a820:	631a      	str	r2, [r3, #48]	; 0x30

    ADCCLK_ENABLE();
 800a822:	4b12      	ldr	r3, [pc, #72]	; (800a86c <HW_AdcInit+0xc0>)
 800a824:	4a11      	ldr	r2, [pc, #68]	; (800a86c <HW_AdcInit+0xc0>)
 800a826:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a828:	2180      	movs	r1, #128	; 0x80
 800a82a:	0089      	lsls	r1, r1, #2
 800a82c:	430a      	orrs	r2, r1
 800a82e:	635a      	str	r2, [r3, #52]	; 0x34
    

    HAL_ADC_Init( &hadc );
 800a830:	4b0c      	ldr	r3, [pc, #48]	; (800a864 <HW_AdcInit+0xb8>)
 800a832:	0018      	movs	r0, r3
 800a834:	f7fa f9c6 	bl	8004bc4 <HAL_ADC_Init>

    initStruct.Mode =GPIO_MODE_ANALOG;
 800a838:	1d3b      	adds	r3, r7, #4
 800a83a:	2203      	movs	r2, #3
 800a83c:	605a      	str	r2, [r3, #4]
    initStruct.Pull = GPIO_NOPULL;
 800a83e:	1d3b      	adds	r3, r7, #4
 800a840:	2200      	movs	r2, #0
 800a842:	609a      	str	r2, [r3, #8]
    initStruct.Speed = GPIO_SPEED_HIGH;
 800a844:	1d3b      	adds	r3, r7, #4
 800a846:	2203      	movs	r2, #3
 800a848:	60da      	str	r2, [r3, #12]

    HW_GPIO_Init( BAT_LEVEL_PORT, BAT_LEVEL_PIN, &initStruct );
 800a84a:	1d3a      	adds	r2, r7, #4
 800a84c:	23a0      	movs	r3, #160	; 0xa0
 800a84e:	05db      	lsls	r3, r3, #23
 800a850:	2110      	movs	r1, #16
 800a852:	0018      	movs	r0, r3
 800a854:	f7fe fede 	bl	8009614 <HW_GPIO_Init>
  }
}
 800a858:	46c0      	nop			; (mov r8, r8)
 800a85a:	46bd      	mov	sp, r7
 800a85c:	b006      	add	sp, #24
 800a85e:	bd80      	pop	{r7, pc}
 800a860:	200003ac 	.word	0x200003ac
 800a864:	2000034c 	.word	0x2000034c
 800a868:	40012400 	.word	0x40012400
 800a86c:	40021000 	.word	0x40021000

0800a870 <NMI_Handler>:
  * @param  None
  * @retval None
  */

void NMI_Handler(void)
{
 800a870:	b580      	push	{r7, lr}
 800a872:	af00      	add	r7, sp, #0
}
 800a874:	46c0      	nop			; (mov r8, r8)
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}

0800a87a <HardFault_Handler>:
  * @retval None
  */


void HardFault_Handler(void)
{
 800a87a:	b580      	push	{r7, lr}
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	46c0      	nop			; (mov r8, r8)
  while(1)
  {
    __NOP();
 800a880:	e7fd      	b.n	800a87e <HardFault_Handler+0x4>

0800a882 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 800a882:	b580      	push	{r7, lr}
 800a884:	af00      	add	r7, sp, #0
}
 800a886:	46c0      	nop			; (mov r8, r8)
 800a888:	46bd      	mov	sp, r7
 800a88a:	bd80      	pop	{r7, pc}

0800a88c <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 800a88c:	b580      	push	{r7, lr}
 800a88e:	af00      	add	r7, sp, #0
}
 800a890:	46c0      	nop			; (mov r8, r8)
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}

0800a896 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800a896:	b580      	push	{r7, lr}
 800a898:	af00      	add	r7, sp, #0
  HAL_IncTick();
 800a89a:	f7fa f953 	bl	8004b44 <HAL_IncTick>
}
 800a89e:	46c0      	nop			; (mov r8, r8)
 800a8a0:	46bd      	mov	sp, r7
 800a8a2:	bd80      	pop	{r7, pc}

0800a8a4 <SPI2_IRQHandler>:
{
}*/
extern SPI_HandleTypeDef hspi2;

void SPI2_IRQHandler(void)
{
 800a8a4:	b580      	push	{r7, lr}
 800a8a6:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi2);
 800a8a8:	4b03      	ldr	r3, [pc, #12]	; (800a8b8 <SPI2_IRQHandler+0x14>)
 800a8aa:	0018      	movs	r0, r3
 800a8ac:	f7fd faba 	bl	8007e24 <HAL_SPI_IRQHandler>
}
 800a8b0:	46c0      	nop			; (mov r8, r8)
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd80      	pop	{r7, pc}
 800a8b6:	46c0      	nop			; (mov r8, r8)
 800a8b8:	200005d0 	.word	0x200005d0

0800a8bc <USART2_IRQHandler>:

void USART2_IRQHandler( void )
{
 800a8bc:	b580      	push	{r7, lr}
 800a8be:	af00      	add	r7, sp, #0
   vcom_Print( );
 800a8c0:	f000 fa52 	bl	800ad68 <vcom_Print>
}
 800a8c4:	46c0      	nop			; (mov r8, r8)
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	bd80      	pop	{r7, pc}

0800a8ca <RTC_IRQHandler>:

void RTC_IRQHandler( void )
{
 800a8ca:	b580      	push	{r7, lr}
 800a8cc:	af00      	add	r7, sp, #0
  HW_RTC_IrqHandler ( );
 800a8ce:	f7ff f8cf 	bl	8009a70 <HW_RTC_IrqHandler>
}
 800a8d2:	46c0      	nop			; (mov r8, r8)
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bd80      	pop	{r7, pc}

0800a8d8 <EXTI0_1_IRQHandler>:

void EXTI0_1_IRQHandler( void )
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_0 );
 800a8dc:	2001      	movs	r0, #1
 800a8de:	f7fa fd81 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_1 );
 800a8e2:	2002      	movs	r0, #2
 800a8e4:	f7fa fd7e 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>
}
 800a8e8:	46c0      	nop			; (mov r8, r8)
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bd80      	pop	{r7, pc}

0800a8ee <EXTI2_3_IRQHandler>:

void EXTI2_3_IRQHandler( void )
{
 800a8ee:	b580      	push	{r7, lr}
 800a8f0:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_2 );
 800a8f2:	2004      	movs	r0, #4
 800a8f4:	f7fa fd76 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_3 );
 800a8f8:	2008      	movs	r0, #8
 800a8fa:	f7fa fd73 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>
}
 800a8fe:	46c0      	nop			; (mov r8, r8)
 800a900:	46bd      	mov	sp, r7
 800a902:	bd80      	pop	{r7, pc}

0800a904 <EXTI4_15_IRQHandler>:


void EXTI4_15_IRQHandler( void )
{
 800a904:	b580      	push	{r7, lr}
 800a906:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_4 );
 800a908:	2010      	movs	r0, #16
 800a90a:	f7fa fd6b 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>
  
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_5 );
 800a90e:	2020      	movs	r0, #32
 800a910:	f7fa fd68 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_6 );
 800a914:	2040      	movs	r0, #64	; 0x40
 800a916:	f7fa fd65 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>
  
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_7 );
 800a91a:	2080      	movs	r0, #128	; 0x80
 800a91c:	f7fa fd62 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_8 );
 800a920:	2380      	movs	r3, #128	; 0x80
 800a922:	005b      	lsls	r3, r3, #1
 800a924:	0018      	movs	r0, r3
 800a926:	f7fa fd5d 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_9 );
 800a92a:	2380      	movs	r3, #128	; 0x80
 800a92c:	009b      	lsls	r3, r3, #2
 800a92e:	0018      	movs	r0, r3
 800a930:	f7fa fd58 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>
  
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_10 );
 800a934:	2380      	movs	r3, #128	; 0x80
 800a936:	00db      	lsls	r3, r3, #3
 800a938:	0018      	movs	r0, r3
 800a93a:	f7fa fd53 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>
  
  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_11 );
 800a93e:	2380      	movs	r3, #128	; 0x80
 800a940:	011b      	lsls	r3, r3, #4
 800a942:	0018      	movs	r0, r3
 800a944:	f7fa fd4e 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_12 );
 800a948:	2380      	movs	r3, #128	; 0x80
 800a94a:	015b      	lsls	r3, r3, #5
 800a94c:	0018      	movs	r0, r3
 800a94e:	f7fa fd49 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_13 );
 800a952:	2380      	movs	r3, #128	; 0x80
 800a954:	019b      	lsls	r3, r3, #6
 800a956:	0018      	movs	r0, r3
 800a958:	f7fa fd44 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_14 );
 800a95c:	2380      	movs	r3, #128	; 0x80
 800a95e:	01db      	lsls	r3, r3, #7
 800a960:	0018      	movs	r0, r3
 800a962:	f7fa fd3f 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>

  HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_15 );
 800a966:	2380      	movs	r3, #128	; 0x80
 800a968:	021b      	lsls	r3, r3, #8
 800a96a:	0018      	movs	r0, r3
 800a96c:	f7fa fd3a 	bl	80053e4 <HAL_GPIO_EXTI_IRQHandler>
}
 800a970:	46c0      	nop			; (mov r8, r8)
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}
	...

0800a978 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{    
 800a978:	b580      	push	{r7, lr}
 800a97a:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 800a97c:	4b17      	ldr	r3, [pc, #92]	; (800a9dc <SystemInit+0x64>)
 800a97e:	4a17      	ldr	r2, [pc, #92]	; (800a9dc <SystemInit+0x64>)
 800a980:	6812      	ldr	r2, [r2, #0]
 800a982:	2180      	movs	r1, #128	; 0x80
 800a984:	0049      	lsls	r1, r1, #1
 800a986:	430a      	orrs	r2, r1
 800a988:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 800a98a:	4b14      	ldr	r3, [pc, #80]	; (800a9dc <SystemInit+0x64>)
 800a98c:	4a13      	ldr	r2, [pc, #76]	; (800a9dc <SystemInit+0x64>)
 800a98e:	68d2      	ldr	r2, [r2, #12]
 800a990:	4913      	ldr	r1, [pc, #76]	; (800a9e0 <SystemInit+0x68>)
 800a992:	400a      	ands	r2, r1
 800a994:	60da      	str	r2, [r3, #12]
 
  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 800a996:	4b11      	ldr	r3, [pc, #68]	; (800a9dc <SystemInit+0x64>)
 800a998:	4a10      	ldr	r2, [pc, #64]	; (800a9dc <SystemInit+0x64>)
 800a99a:	6812      	ldr	r2, [r2, #0]
 800a99c:	4911      	ldr	r1, [pc, #68]	; (800a9e4 <SystemInit+0x6c>)
 800a99e:	400a      	ands	r2, r1
 800a9a0:	601a      	str	r2, [r3, #0]
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 800a9a2:	4b0e      	ldr	r3, [pc, #56]	; (800a9dc <SystemInit+0x64>)
 800a9a4:	4a0d      	ldr	r2, [pc, #52]	; (800a9dc <SystemInit+0x64>)
 800a9a6:	6892      	ldr	r2, [r2, #8]
 800a9a8:	2101      	movs	r1, #1
 800a9aa:	438a      	bics	r2, r1
 800a9ac:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800a9ae:	4b0b      	ldr	r3, [pc, #44]	; (800a9dc <SystemInit+0x64>)
 800a9b0:	4a0a      	ldr	r2, [pc, #40]	; (800a9dc <SystemInit+0x64>)
 800a9b2:	6812      	ldr	r2, [r2, #0]
 800a9b4:	490c      	ldr	r1, [pc, #48]	; (800a9e8 <SystemInit+0x70>)
 800a9b6:	400a      	ands	r2, r1
 800a9b8:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 800a9ba:	4b08      	ldr	r3, [pc, #32]	; (800a9dc <SystemInit+0x64>)
 800a9bc:	4a07      	ldr	r2, [pc, #28]	; (800a9dc <SystemInit+0x64>)
 800a9be:	68d2      	ldr	r2, [r2, #12]
 800a9c0:	490a      	ldr	r1, [pc, #40]	; (800a9ec <SystemInit+0x74>)
 800a9c2:	400a      	ands	r2, r1
 800a9c4:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800a9c6:	4b05      	ldr	r3, [pc, #20]	; (800a9dc <SystemInit+0x64>)
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	611a      	str	r2, [r3, #16]
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800a9cc:	4b08      	ldr	r3, [pc, #32]	; (800a9f0 <SystemInit+0x78>)
 800a9ce:	2280      	movs	r2, #128	; 0x80
 800a9d0:	0512      	lsls	r2, r2, #20
 800a9d2:	609a      	str	r2, [r3, #8]
#endif
}
 800a9d4:	46c0      	nop			; (mov r8, r8)
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	bd80      	pop	{r7, pc}
 800a9da:	46c0      	nop			; (mov r8, r8)
 800a9dc:	40021000 	.word	0x40021000
 800a9e0:	88ff400c 	.word	0x88ff400c
 800a9e4:	fef6fff6 	.word	0xfef6fff6
 800a9e8:	fffbffff 	.word	0xfffbffff
 800a9ec:	ff02ffff 	.word	0xff02ffff
 800a9f0:	e000ed00 	.word	0xe000ed00

0800a9f4 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b086      	sub	sp, #24
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	60f8      	str	r0, [r7, #12]
 800a9fc:	60b9      	str	r1, [r7, #8]
 800a9fe:	607a      	str	r2, [r7, #4]
	int div = 1;
 800aa00:	2301      	movs	r3, #1
 800aa02:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 800aa04:	e003      	b.n	800aa0e <ts_itoa+0x1a>
		div *= base;
 800aa06:	697b      	ldr	r3, [r7, #20]
 800aa08:	687a      	ldr	r2, [r7, #4]
 800aa0a:	4353      	muls	r3, r2
 800aa0c:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 800aa0e:	697b      	ldr	r3, [r7, #20]
 800aa10:	0019      	movs	r1, r3
 800aa12:	68b8      	ldr	r0, [r7, #8]
 800aa14:	f7f5 fb78 	bl	8000108 <__udivsi3>
 800aa18:	0003      	movs	r3, r0
 800aa1a:	001a      	movs	r2, r3
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	429a      	cmp	r2, r3
 800aa20:	d2f1      	bcs.n	800aa06 <ts_itoa+0x12>

	while (div != 0)
 800aa22:	e02c      	b.n	800aa7e <ts_itoa+0x8a>
	{
		int num = d/div;
 800aa24:	697b      	ldr	r3, [r7, #20]
 800aa26:	0019      	movs	r1, r3
 800aa28:	68b8      	ldr	r0, [r7, #8]
 800aa2a:	f7f5 fb6d 	bl	8000108 <__udivsi3>
 800aa2e:	0003      	movs	r3, r0
 800aa30:	613b      	str	r3, [r7, #16]
		d = d%div;
 800aa32:	697a      	ldr	r2, [r7, #20]
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	0011      	movs	r1, r2
 800aa38:	0018      	movs	r0, r3
 800aa3a:	f7f5 fbeb 	bl	8000214 <__aeabi_uidivmod>
 800aa3e:	000b      	movs	r3, r1
 800aa40:	60bb      	str	r3, [r7, #8]
		div /= base;
 800aa42:	6879      	ldr	r1, [r7, #4]
 800aa44:	6978      	ldr	r0, [r7, #20]
 800aa46:	f7f5 fbe9 	bl	800021c <__divsi3>
 800aa4a:	0003      	movs	r3, r0
 800aa4c:	617b      	str	r3, [r7, #20]
		if (num > 9)
 800aa4e:	693b      	ldr	r3, [r7, #16]
 800aa50:	2b09      	cmp	r3, #9
 800aa52:	dd0a      	ble.n	800aa6a <ts_itoa+0x76>
			*((*buf)++) = (num-10) + 'A';
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	1c59      	adds	r1, r3, #1
 800aa5a:	68fa      	ldr	r2, [r7, #12]
 800aa5c:	6011      	str	r1, [r2, #0]
 800aa5e:	693a      	ldr	r2, [r7, #16]
 800aa60:	b2d2      	uxtb	r2, r2
 800aa62:	3237      	adds	r2, #55	; 0x37
 800aa64:	b2d2      	uxtb	r2, r2
 800aa66:	701a      	strb	r2, [r3, #0]
 800aa68:	e009      	b.n	800aa7e <ts_itoa+0x8a>
		else
			*((*buf)++) = num + '0';
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	1c59      	adds	r1, r3, #1
 800aa70:	68fa      	ldr	r2, [r7, #12]
 800aa72:	6011      	str	r1, [r2, #0]
 800aa74:	693a      	ldr	r2, [r7, #16]
 800aa76:	b2d2      	uxtb	r2, r2
 800aa78:	3230      	adds	r2, #48	; 0x30
 800aa7a:	b2d2      	uxtb	r2, r2
 800aa7c:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 800aa7e:	697b      	ldr	r3, [r7, #20]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d1cf      	bne.n	800aa24 <ts_itoa+0x30>
	}
}
 800aa84:	46c0      	nop			; (mov r8, r8)
 800aa86:	46bd      	mov	sp, r7
 800aa88:	b006      	add	sp, #24
 800aa8a:	bd80      	pop	{r7, pc}

0800aa8c <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b088      	sub	sp, #32
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	60f8      	str	r0, [r7, #12]
 800aa94:	60b9      	str	r1, [r7, #8]
 800aa96:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	617b      	str	r3, [r7, #20]
	while(*fmt)
 800aa9c:	e07c      	b.n	800ab98 <ts_formatstring+0x10c>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 800aa9e:	68bb      	ldr	r3, [r7, #8]
 800aaa0:	781b      	ldrb	r3, [r3, #0]
 800aaa2:	2b25      	cmp	r3, #37	; 0x25
 800aaa4:	d000      	beq.n	800aaa8 <ts_formatstring+0x1c>
 800aaa6:	e06f      	b.n	800ab88 <ts_formatstring+0xfc>
		{
			switch (*(++fmt))
 800aaa8:	68bb      	ldr	r3, [r7, #8]
 800aaaa:	3301      	adds	r3, #1
 800aaac:	60bb      	str	r3, [r7, #8]
 800aaae:	68bb      	ldr	r3, [r7, #8]
 800aab0:	781b      	ldrb	r3, [r3, #0]
 800aab2:	2b64      	cmp	r3, #100	; 0x64
 800aab4:	d01c      	beq.n	800aaf0 <ts_formatstring+0x64>
 800aab6:	dc06      	bgt.n	800aac6 <ts_formatstring+0x3a>
 800aab8:	2b58      	cmp	r3, #88	; 0x58
 800aaba:	d04f      	beq.n	800ab5c <ts_formatstring+0xd0>
 800aabc:	2b63      	cmp	r3, #99	; 0x63
 800aabe:	d00d      	beq.n	800aadc <ts_formatstring+0x50>
 800aac0:	2b25      	cmp	r3, #37	; 0x25
 800aac2:	d057      	beq.n	800ab74 <ts_formatstring+0xe8>
 800aac4:	e05c      	b.n	800ab80 <ts_formatstring+0xf4>
 800aac6:	2b73      	cmp	r3, #115	; 0x73
 800aac8:	d02a      	beq.n	800ab20 <ts_formatstring+0x94>
 800aaca:	dc02      	bgt.n	800aad2 <ts_formatstring+0x46>
 800aacc:	2b69      	cmp	r3, #105	; 0x69
 800aace:	d00f      	beq.n	800aaf0 <ts_formatstring+0x64>
 800aad0:	e056      	b.n	800ab80 <ts_formatstring+0xf4>
 800aad2:	2b75      	cmp	r3, #117	; 0x75
 800aad4:	d037      	beq.n	800ab46 <ts_formatstring+0xba>
 800aad6:	2b78      	cmp	r3, #120	; 0x78
 800aad8:	d040      	beq.n	800ab5c <ts_formatstring+0xd0>
 800aada:	e051      	b.n	800ab80 <ts_formatstring+0xf4>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 800aadc:	68fa      	ldr	r2, [r7, #12]
 800aade:	1c53      	adds	r3, r2, #1
 800aae0:	60fb      	str	r3, [r7, #12]
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	1d19      	adds	r1, r3, #4
 800aae6:	6079      	str	r1, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	b2db      	uxtb	r3, r3
 800aaec:	7013      	strb	r3, [r2, #0]
				break;
 800aaee:	e047      	b.n	800ab80 <ts_formatstring+0xf4>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	1d1a      	adds	r2, r3, #4
 800aaf4:	607a      	str	r2, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 800aafa:	69fb      	ldr	r3, [r7, #28]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	da07      	bge.n	800ab10 <ts_formatstring+0x84>
					{
						val *= -1;
 800ab00:	69fb      	ldr	r3, [r7, #28]
 800ab02:	425b      	negs	r3, r3
 800ab04:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	1c5a      	adds	r2, r3, #1
 800ab0a:	60fa      	str	r2, [r7, #12]
 800ab0c:	222d      	movs	r2, #45	; 0x2d
 800ab0e:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 800ab10:	69f9      	ldr	r1, [r7, #28]
 800ab12:	230c      	movs	r3, #12
 800ab14:	18fb      	adds	r3, r7, r3
 800ab16:	220a      	movs	r2, #10
 800ab18:	0018      	movs	r0, r3
 800ab1a:	f7ff ff6b 	bl	800a9f4 <ts_itoa>
				}
				break;
 800ab1e:	e02f      	b.n	800ab80 <ts_formatstring+0xf4>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	1d1a      	adds	r2, r3, #4
 800ab24:	607a      	str	r2, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	61bb      	str	r3, [r7, #24]
					while (*arg)
 800ab2a:	e007      	b.n	800ab3c <ts_formatstring+0xb0>
					{
						*buf++ = *arg++;
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	1c5a      	adds	r2, r3, #1
 800ab30:	60fa      	str	r2, [r7, #12]
 800ab32:	69ba      	ldr	r2, [r7, #24]
 800ab34:	1c51      	adds	r1, r2, #1
 800ab36:	61b9      	str	r1, [r7, #24]
 800ab38:	7812      	ldrb	r2, [r2, #0]
 800ab3a:	701a      	strb	r2, [r3, #0]
					while (*arg)
 800ab3c:	69bb      	ldr	r3, [r7, #24]
 800ab3e:	781b      	ldrb	r3, [r3, #0]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d1f3      	bne.n	800ab2c <ts_formatstring+0xa0>
					}
				}
				break;
 800ab44:	e01c      	b.n	800ab80 <ts_formatstring+0xf4>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	1d1a      	adds	r2, r3, #4
 800ab4a:	607a      	str	r2, [r7, #4]
 800ab4c:	6819      	ldr	r1, [r3, #0]
 800ab4e:	230c      	movs	r3, #12
 800ab50:	18fb      	adds	r3, r7, r3
 800ab52:	220a      	movs	r2, #10
 800ab54:	0018      	movs	r0, r3
 800ab56:	f7ff ff4d 	bl	800a9f4 <ts_itoa>
				break;
 800ab5a:	e011      	b.n	800ab80 <ts_formatstring+0xf4>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	1d1a      	adds	r2, r3, #4
 800ab60:	607a      	str	r2, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	0019      	movs	r1, r3
 800ab66:	230c      	movs	r3, #12
 800ab68:	18fb      	adds	r3, r7, r3
 800ab6a:	2210      	movs	r2, #16
 800ab6c:	0018      	movs	r0, r3
 800ab6e:	f7ff ff41 	bl	800a9f4 <ts_itoa>
				break;
 800ab72:	e005      	b.n	800ab80 <ts_formatstring+0xf4>
			  case '%':
				  *buf++ = '%';
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	1c5a      	adds	r2, r3, #1
 800ab78:	60fa      	str	r2, [r7, #12]
 800ab7a:	2225      	movs	r2, #37	; 0x25
 800ab7c:	701a      	strb	r2, [r3, #0]
				  break;
 800ab7e:	46c0      	nop			; (mov r8, r8)
			}
			fmt++;
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	3301      	adds	r3, #1
 800ab84:	60bb      	str	r3, [r7, #8]
 800ab86:	e007      	b.n	800ab98 <ts_formatstring+0x10c>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	1c5a      	adds	r2, r3, #1
 800ab8c:	60fa      	str	r2, [r7, #12]
 800ab8e:	68ba      	ldr	r2, [r7, #8]
 800ab90:	1c51      	adds	r1, r2, #1
 800ab92:	60b9      	str	r1, [r7, #8]
 800ab94:	7812      	ldrb	r2, [r2, #0]
 800ab96:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 800ab98:	68bb      	ldr	r3, [r7, #8]
 800ab9a:	781b      	ldrb	r3, [r3, #0]
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d000      	beq.n	800aba2 <ts_formatstring+0x116>
 800aba0:	e77d      	b.n	800aa9e <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	2200      	movs	r2, #0
 800aba6:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	001a      	movs	r2, r3
 800abac:	697b      	ldr	r3, [r7, #20]
 800abae:	1ad3      	subs	r3, r2, r3
}
 800abb0:	0018      	movs	r0, r3
 800abb2:	46bd      	mov	sp, r7
 800abb4:	b008      	add	sp, #32
 800abb6:	bd80      	pop	{r7, pc}

0800abb8 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 800abb8:	b40e      	push	{r1, r2, r3}
 800abba:	b580      	push	{r7, lr}
 800abbc:	b085      	sub	sp, #20
 800abbe:	af00      	add	r7, sp, #0
 800abc0:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 800abc2:	2320      	movs	r3, #32
 800abc4:	18fb      	adds	r3, r7, r3
 800abc6:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 800abc8:	68ba      	ldr	r2, [r7, #8]
 800abca:	69f9      	ldr	r1, [r7, #28]
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	0018      	movs	r0, r3
 800abd0:	f7ff ff5c 	bl	800aa8c <ts_formatstring>
 800abd4:	0003      	movs	r3, r0
 800abd6:	60fb      	str	r3, [r7, #12]
	va_end(va);
	return length;
 800abd8:	68fb      	ldr	r3, [r7, #12]
}
 800abda:	0018      	movs	r0, r3
 800abdc:	46bd      	mov	sp, r7
 800abde:	b005      	add	sp, #20
 800abe0:	bc80      	pop	{r7}
 800abe2:	bc08      	pop	{r3}
 800abe4:	b003      	add	sp, #12
 800abe6:	4718      	bx	r3

0800abe8 <vcom_Init>:

/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void vcom_Init(void)
{
 800abe8:	b580      	push	{r7, lr}
 800abea:	af00      	add	r7, sp, #0
      - Word Length = 8 Bits
      - Stop Bit = One Stop bit
      - Parity = ODD parity
      - BaudRate = 921600 baud
      - Hardware flow control disabled (RTS and CTS signals) */
  UartHandle.Instance        = USARTX;
 800abec:	4b14      	ldr	r3, [pc, #80]	; (800ac40 <vcom_Init+0x58>)
 800abee:	4a15      	ldr	r2, [pc, #84]	; (800ac44 <vcom_Init+0x5c>)
 800abf0:	601a      	str	r2, [r3, #0]
  
  UartHandle.Init.BaudRate   = 115200;
 800abf2:	4b13      	ldr	r3, [pc, #76]	; (800ac40 <vcom_Init+0x58>)
 800abf4:	22e1      	movs	r2, #225	; 0xe1
 800abf6:	0252      	lsls	r2, r2, #9
 800abf8:	605a      	str	r2, [r3, #4]
  UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 800abfa:	4b11      	ldr	r3, [pc, #68]	; (800ac40 <vcom_Init+0x58>)
 800abfc:	2200      	movs	r2, #0
 800abfe:	609a      	str	r2, [r3, #8]
  UartHandle.Init.StopBits   = UART_STOPBITS_1;
 800ac00:	4b0f      	ldr	r3, [pc, #60]	; (800ac40 <vcom_Init+0x58>)
 800ac02:	2200      	movs	r2, #0
 800ac04:	60da      	str	r2, [r3, #12]
  UartHandle.Init.Parity     = UART_PARITY_NONE;
 800ac06:	4b0e      	ldr	r3, [pc, #56]	; (800ac40 <vcom_Init+0x58>)
 800ac08:	2200      	movs	r2, #0
 800ac0a:	611a      	str	r2, [r3, #16]
  UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 800ac0c:	4b0c      	ldr	r3, [pc, #48]	; (800ac40 <vcom_Init+0x58>)
 800ac0e:	2200      	movs	r2, #0
 800ac10:	619a      	str	r2, [r3, #24]
  UartHandle.Init.Mode       = UART_MODE_TX_RX;
 800ac12:	4b0b      	ldr	r3, [pc, #44]	; (800ac40 <vcom_Init+0x58>)
 800ac14:	220c      	movs	r2, #12
 800ac16:	615a      	str	r2, [r3, #20]
  
  if(HAL_UART_Init(&UartHandle) != HAL_OK)
 800ac18:	4b09      	ldr	r3, [pc, #36]	; (800ac40 <vcom_Init+0x58>)
 800ac1a:	0018      	movs	r0, r3
 800ac1c:	f7fd fa6e 	bl	80080fc <HAL_UART_Init>
 800ac20:	1e03      	subs	r3, r0, #0
 800ac22:	d001      	beq.n	800ac28 <vcom_Init+0x40>
  {
    /* Initialization Error */
    Error_Handler(); 
 800ac24:	f7fe fa9e 	bl	8009164 <Error_Handler>
  }
  
  HAL_NVIC_SetPriority(USARTX_IRQn, 0x1, 0);
 800ac28:	2200      	movs	r2, #0
 800ac2a:	2101      	movs	r1, #1
 800ac2c:	201c      	movs	r0, #28
 800ac2e:	f7fa f9f7 	bl	8005020 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USARTX_IRQn);
 800ac32:	201c      	movs	r0, #28
 800ac34:	f7fa fa0a 	bl	800504c <HAL_NVIC_EnableIRQ>
}
 800ac38:	46c0      	nop			; (mov r8, r8)
 800ac3a:	46bd      	mov	sp, r7
 800ac3c:	bd80      	pop	{r7, pc}
 800ac3e:	46c0      	nop			; (mov r8, r8)
 800ac40:	200004b4 	.word	0x200004b4
 800ac44:	40004400 	.word	0x40004400

0800ac48 <vcom_Send>:
  HAL_UART_DeInit(&UartHandle);
#endif
}

void vcom_Send( char *format, ... )
{
 800ac48:	b40f      	push	{r0, r1, r2, r3}
 800ac4a:	b580      	push	{r7, lr}
 800ac4c:	b0a6      	sub	sp, #152	; 0x98
 800ac4e:	af00      	add	r7, sp, #0
  va_list args;
  va_start(args, format);
 800ac50:	23a4      	movs	r3, #164	; 0xa4
 800ac52:	18fb      	adds	r3, r7, r3
 800ac54:	2284      	movs	r2, #132	; 0x84
 800ac56:	18ba      	adds	r2, r7, r2
 800ac58:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800ac5a:	f3ef 8310 	mrs	r3, PRIMASK
 800ac5e:	228c      	movs	r2, #140	; 0x8c
 800ac60:	18ba      	adds	r2, r7, r2
 800ac62:	6013      	str	r3, [r2, #0]
  return(result);
 800ac64:	238c      	movs	r3, #140	; 0x8c
 800ac66:	18fb      	adds	r3, r7, r3
 800ac68:	681b      	ldr	r3, [r3, #0]
  uint8_t len;
  uint8_t lenTop;
  char tempBuff[128];
  
  BACKUP_PRIMASK();
 800ac6a:	2294      	movs	r2, #148	; 0x94
 800ac6c:	18ba      	adds	r2, r7, r2
 800ac6e:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800ac70:	b672      	cpsid	i
  DISABLE_IRQ();
  
  /*convert into string at buff[0] of length iw*/
  len = vsprintf(&tempBuff[0], format, args);
 800ac72:	2384      	movs	r3, #132	; 0x84
 800ac74:	18fb      	adds	r3, r7, r3
 800ac76:	681a      	ldr	r2, [r3, #0]
 800ac78:	23a0      	movs	r3, #160	; 0xa0
 800ac7a:	18fb      	adds	r3, r7, r3
 800ac7c:	6819      	ldr	r1, [r3, #0]
 800ac7e:	1d3b      	adds	r3, r7, #4
 800ac80:	0018      	movs	r0, r3
 800ac82:	f000 f977 	bl	800af74 <vsiprintf>
 800ac86:	0002      	movs	r2, r0
 800ac88:	2393      	movs	r3, #147	; 0x93
 800ac8a:	18fb      	adds	r3, r7, r3
 800ac8c:	701a      	strb	r2, [r3, #0]
  
  if (iw+len<BUFSIZE)
 800ac8e:	4b34      	ldr	r3, [pc, #208]	; (800ad60 <vcom_Send+0x118>)
 800ac90:	881b      	ldrh	r3, [r3, #0]
 800ac92:	b29b      	uxth	r3, r3
 800ac94:	001a      	movs	r2, r3
 800ac96:	2393      	movs	r3, #147	; 0x93
 800ac98:	18fb      	adds	r3, r7, r3
 800ac9a:	781b      	ldrb	r3, [r3, #0]
 800ac9c:	18d3      	adds	r3, r2, r3
 800ac9e:	2bff      	cmp	r3, #255	; 0xff
 800aca0:	dc18      	bgt.n	800acd4 <vcom_Send+0x8c>
  {
    memcpy( &buff[iw], &tempBuff[0], len);
 800aca2:	4b2f      	ldr	r3, [pc, #188]	; (800ad60 <vcom_Send+0x118>)
 800aca4:	881b      	ldrh	r3, [r3, #0]
 800aca6:	b29b      	uxth	r3, r3
 800aca8:	001a      	movs	r2, r3
 800acaa:	4b2e      	ldr	r3, [pc, #184]	; (800ad64 <vcom_Send+0x11c>)
 800acac:	18d0      	adds	r0, r2, r3
 800acae:	2393      	movs	r3, #147	; 0x93
 800acb0:	18fb      	adds	r3, r7, r3
 800acb2:	781a      	ldrb	r2, [r3, #0]
 800acb4:	1d3b      	adds	r3, r7, #4
 800acb6:	0019      	movs	r1, r3
 800acb8:	f000 f932 	bl	800af20 <memcpy>
    iw+=len;
 800acbc:	2393      	movs	r3, #147	; 0x93
 800acbe:	18fb      	adds	r3, r7, r3
 800acc0:	781b      	ldrb	r3, [r3, #0]
 800acc2:	b29a      	uxth	r2, r3
 800acc4:	4b26      	ldr	r3, [pc, #152]	; (800ad60 <vcom_Send+0x118>)
 800acc6:	881b      	ldrh	r3, [r3, #0]
 800acc8:	b29b      	uxth	r3, r3
 800acca:	18d3      	adds	r3, r2, r3
 800accc:	b29a      	uxth	r2, r3
 800acce:	4b24      	ldr	r3, [pc, #144]	; (800ad60 <vcom_Send+0x118>)
 800acd0:	801a      	strh	r2, [r3, #0]
 800acd2:	e030      	b.n	800ad36 <vcom_Send+0xee>
  }
  else
  {
    lenTop=BUFSIZE-iw;
 800acd4:	4b22      	ldr	r3, [pc, #136]	; (800ad60 <vcom_Send+0x118>)
 800acd6:	881b      	ldrh	r3, [r3, #0]
 800acd8:	b29b      	uxth	r3, r3
 800acda:	b2da      	uxtb	r2, r3
 800acdc:	2392      	movs	r3, #146	; 0x92
 800acde:	18fb      	adds	r3, r7, r3
 800ace0:	4252      	negs	r2, r2
 800ace2:	701a      	strb	r2, [r3, #0]
    memcpy( &buff[iw], &tempBuff[0], lenTop);
 800ace4:	4b1e      	ldr	r3, [pc, #120]	; (800ad60 <vcom_Send+0x118>)
 800ace6:	881b      	ldrh	r3, [r3, #0]
 800ace8:	b29b      	uxth	r3, r3
 800acea:	001a      	movs	r2, r3
 800acec:	4b1d      	ldr	r3, [pc, #116]	; (800ad64 <vcom_Send+0x11c>)
 800acee:	18d0      	adds	r0, r2, r3
 800acf0:	2392      	movs	r3, #146	; 0x92
 800acf2:	18fb      	adds	r3, r7, r3
 800acf4:	781a      	ldrb	r2, [r3, #0]
 800acf6:	1d3b      	adds	r3, r7, #4
 800acf8:	0019      	movs	r1, r3
 800acfa:	f000 f911 	bl	800af20 <memcpy>
    len-=lenTop;
 800acfe:	2393      	movs	r3, #147	; 0x93
 800ad00:	18fb      	adds	r3, r7, r3
 800ad02:	2293      	movs	r2, #147	; 0x93
 800ad04:	18b9      	adds	r1, r7, r2
 800ad06:	2292      	movs	r2, #146	; 0x92
 800ad08:	18ba      	adds	r2, r7, r2
 800ad0a:	7809      	ldrb	r1, [r1, #0]
 800ad0c:	7812      	ldrb	r2, [r2, #0]
 800ad0e:	1a8a      	subs	r2, r1, r2
 800ad10:	701a      	strb	r2, [r3, #0]
    memcpy( &buff[0], &tempBuff[lenTop], len);
 800ad12:	2392      	movs	r3, #146	; 0x92
 800ad14:	18fb      	adds	r3, r7, r3
 800ad16:	781b      	ldrb	r3, [r3, #0]
 800ad18:	1d3a      	adds	r2, r7, #4
 800ad1a:	18d1      	adds	r1, r2, r3
 800ad1c:	2393      	movs	r3, #147	; 0x93
 800ad1e:	18fb      	adds	r3, r7, r3
 800ad20:	781a      	ldrb	r2, [r3, #0]
 800ad22:	4b10      	ldr	r3, [pc, #64]	; (800ad64 <vcom_Send+0x11c>)
 800ad24:	0018      	movs	r0, r3
 800ad26:	f000 f8fb 	bl	800af20 <memcpy>
    iw = len;
 800ad2a:	2393      	movs	r3, #147	; 0x93
 800ad2c:	18fb      	adds	r3, r7, r3
 800ad2e:	781b      	ldrb	r3, [r3, #0]
 800ad30:	b29a      	uxth	r2, r3
 800ad32:	4b0b      	ldr	r3, [pc, #44]	; (800ad60 <vcom_Send+0x118>)
 800ad34:	801a      	strh	r2, [r3, #0]
 800ad36:	2394      	movs	r3, #148	; 0x94
 800ad38:	18fb      	adds	r3, r7, r3
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	2288      	movs	r2, #136	; 0x88
 800ad3e:	18ba      	adds	r2, r7, r2
 800ad40:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ad42:	2388      	movs	r3, #136	; 0x88
 800ad44:	18fb      	adds	r3, r7, r3
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	f383 8810 	msr	PRIMASK, r3
  }
  RESTORE_PRIMASK();
  
  HAL_NVIC_SetPendingIRQ(USARTX_IRQn);
 800ad4c:	201c      	movs	r0, #28
 800ad4e:	f7fa f98d 	bl	800506c <HAL_NVIC_SetPendingIRQ>
    
  va_end(args);
}
 800ad52:	46c0      	nop			; (mov r8, r8)
 800ad54:	46bd      	mov	sp, r7
 800ad56:	b026      	add	sp, #152	; 0x98
 800ad58:	bc80      	pop	{r7}
 800ad5a:	bc08      	pop	{r3}
 800ad5c:	b004      	add	sp, #16
 800ad5e:	4718      	bx	r3
 800ad60:	200004b0 	.word	0x200004b0
 800ad64:	200003b0 	.word	0x200003b0

0800ad68 <vcom_Print>:

/* modifes only ir*/
void vcom_Print( void)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b084      	sub	sp, #16
 800ad6c:	af00      	add	r7, sp, #0
  char* CurChar;
  while( ( (iw+BUFSIZE-ir)%BUFSIZE) >0 )
 800ad6e:	e024      	b.n	800adba <vcom_Print+0x52>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800ad70:	f3ef 8310 	mrs	r3, PRIMASK
 800ad74:	603b      	str	r3, [r7, #0]
  return(result);
 800ad76:	683b      	ldr	r3, [r7, #0]
  {
    BACKUP_PRIMASK();
 800ad78:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800ad7a:	b672      	cpsid	i
    DISABLE_IRQ();
    
    CurChar = &buff[ir];
 800ad7c:	4b1b      	ldr	r3, [pc, #108]	; (800adec <vcom_Print+0x84>)
 800ad7e:	881b      	ldrh	r3, [r3, #0]
 800ad80:	001a      	movs	r2, r3
 800ad82:	4b1b      	ldr	r3, [pc, #108]	; (800adf0 <vcom_Print+0x88>)
 800ad84:	18d3      	adds	r3, r2, r3
 800ad86:	60bb      	str	r3, [r7, #8]
    ir= (ir+1) %BUFSIZE;
 800ad88:	4b18      	ldr	r3, [pc, #96]	; (800adec <vcom_Print+0x84>)
 800ad8a:	881b      	ldrh	r3, [r3, #0]
 800ad8c:	3301      	adds	r3, #1
 800ad8e:	4a19      	ldr	r2, [pc, #100]	; (800adf4 <vcom_Print+0x8c>)
 800ad90:	4013      	ands	r3, r2
 800ad92:	d503      	bpl.n	800ad9c <vcom_Print+0x34>
 800ad94:	3b01      	subs	r3, #1
 800ad96:	4a18      	ldr	r2, [pc, #96]	; (800adf8 <vcom_Print+0x90>)
 800ad98:	4313      	orrs	r3, r2
 800ad9a:	3301      	adds	r3, #1
 800ad9c:	b29a      	uxth	r2, r3
 800ad9e:	4b13      	ldr	r3, [pc, #76]	; (800adec <vcom_Print+0x84>)
 800ada0:	801a      	strh	r2, [r3, #0]
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	f383 8810 	msr	PRIMASK, r3
    
    RESTORE_PRIMASK();
    
    HAL_UART_Transmit(&UartHandle,(uint8_t *) CurChar, 1, 300);    
 800adac:	2396      	movs	r3, #150	; 0x96
 800adae:	005b      	lsls	r3, r3, #1
 800adb0:	68b9      	ldr	r1, [r7, #8]
 800adb2:	4812      	ldr	r0, [pc, #72]	; (800adfc <vcom_Print+0x94>)
 800adb4:	2201      	movs	r2, #1
 800adb6:	f7fd f9f9 	bl	80081ac <HAL_UART_Transmit>
  while( ( (iw+BUFSIZE-ir)%BUFSIZE) >0 )
 800adba:	4b11      	ldr	r3, [pc, #68]	; (800ae00 <vcom_Print+0x98>)
 800adbc:	881b      	ldrh	r3, [r3, #0]
 800adbe:	b29b      	uxth	r3, r3
 800adc0:	3301      	adds	r3, #1
 800adc2:	33ff      	adds	r3, #255	; 0xff
 800adc4:	4a09      	ldr	r2, [pc, #36]	; (800adec <vcom_Print+0x84>)
 800adc6:	8812      	ldrh	r2, [r2, #0]
 800adc8:	1a9b      	subs	r3, r3, r2
 800adca:	4a0a      	ldr	r2, [pc, #40]	; (800adf4 <vcom_Print+0x8c>)
 800adcc:	4013      	ands	r3, r2
 800adce:	d503      	bpl.n	800add8 <vcom_Print+0x70>
 800add0:	3b01      	subs	r3, #1
 800add2:	4a09      	ldr	r2, [pc, #36]	; (800adf8 <vcom_Print+0x90>)
 800add4:	4313      	orrs	r3, r2
 800add6:	3301      	adds	r3, #1
 800add8:	2b00      	cmp	r3, #0
 800adda:	dcc9      	bgt.n	800ad70 <vcom_Print+0x8>
  }
  HAL_NVIC_ClearPendingIRQ(USARTX_IRQn);
 800addc:	201c      	movs	r0, #28
 800adde:	f7fa f955 	bl	800508c <HAL_NVIC_ClearPendingIRQ>
}
 800ade2:	46c0      	nop			; (mov r8, r8)
 800ade4:	46bd      	mov	sp, r7
 800ade6:	b004      	add	sp, #16
 800ade8:	bd80      	pop	{r7, pc}
 800adea:	46c0      	nop			; (mov r8, r8)
 800adec:	200004b2 	.word	0x200004b2
 800adf0:	200003b0 	.word	0x200003b0
 800adf4:	800000ff 	.word	0x800000ff
 800adf8:	ffffff00 	.word	0xffffff00
 800adfc:	200004b4 	.word	0x200004b4
 800ae00:	200004b0 	.word	0x200004b0

0800ae04 <HAL_UART_MspInit>:
  *           - NVIC configuration for UART interrupt request enable
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800ae04:	b580      	push	{r7, lr}
 800ae06:	b082      	sub	sp, #8
 800ae08:	af00      	add	r7, sp, #0
 800ae0a:	6078      	str	r0, [r7, #4]
  
  /*##-1- Enable peripherals and GPIO Clocks #################################*/

  /* Enable USART1 clock */
  USARTX_CLK_ENABLE(); 
 800ae0c:	4b06      	ldr	r3, [pc, #24]	; (800ae28 <HAL_UART_MspInit+0x24>)
 800ae0e:	4a06      	ldr	r2, [pc, #24]	; (800ae28 <HAL_UART_MspInit+0x24>)
 800ae10:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800ae12:	2180      	movs	r1, #128	; 0x80
 800ae14:	0289      	lsls	r1, r1, #10
 800ae16:	430a      	orrs	r2, r1
 800ae18:	639a      	str	r2, [r3, #56]	; 0x38
  
  /*##-2- Configure peripheral GPIO ##########################################*/  
  vcom_IoInit( );
 800ae1a:	f000 f807 	bl	800ae2c <vcom_IoInit>
}
 800ae1e:	46c0      	nop			; (mov r8, r8)
 800ae20:	46bd      	mov	sp, r7
 800ae22:	b002      	add	sp, #8
 800ae24:	bd80      	pop	{r7, pc}
 800ae26:	46c0      	nop			; (mov r8, r8)
 800ae28:	40021000 	.word	0x40021000

0800ae2c <vcom_IoInit>:

void vcom_IoInit(void)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	b088      	sub	sp, #32
 800ae30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct={0};
 800ae32:	230c      	movs	r3, #12
 800ae34:	18fb      	adds	r3, r7, r3
 800ae36:	0018      	movs	r0, r3
 800ae38:	2314      	movs	r3, #20
 800ae3a:	001a      	movs	r2, r3
 800ae3c:	2100      	movs	r1, #0
 800ae3e:	f000 f878 	bl	800af32 <memset>
    /* Enable GPIO TX/RX clock */
  USARTX_TX_GPIO_CLK_ENABLE();
 800ae42:	4b24      	ldr	r3, [pc, #144]	; (800aed4 <vcom_IoInit+0xa8>)
 800ae44:	4a23      	ldr	r2, [pc, #140]	; (800aed4 <vcom_IoInit+0xa8>)
 800ae46:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ae48:	2101      	movs	r1, #1
 800ae4a:	430a      	orrs	r2, r1
 800ae4c:	62da      	str	r2, [r3, #44]	; 0x2c
 800ae4e:	4b21      	ldr	r3, [pc, #132]	; (800aed4 <vcom_IoInit+0xa8>)
 800ae50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae52:	2201      	movs	r2, #1
 800ae54:	4013      	ands	r3, r2
 800ae56:	60bb      	str	r3, [r7, #8]
 800ae58:	68bb      	ldr	r3, [r7, #8]
  USARTX_RX_GPIO_CLK_ENABLE();
 800ae5a:	4b1e      	ldr	r3, [pc, #120]	; (800aed4 <vcom_IoInit+0xa8>)
 800ae5c:	4a1d      	ldr	r2, [pc, #116]	; (800aed4 <vcom_IoInit+0xa8>)
 800ae5e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ae60:	2101      	movs	r1, #1
 800ae62:	430a      	orrs	r2, r1
 800ae64:	62da      	str	r2, [r3, #44]	; 0x2c
 800ae66:	4b1b      	ldr	r3, [pc, #108]	; (800aed4 <vcom_IoInit+0xa8>)
 800ae68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	4013      	ands	r3, r2
 800ae6e:	607b      	str	r3, [r7, #4]
 800ae70:	687b      	ldr	r3, [r7, #4]
    /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTX_TX_PIN;
 800ae72:	230c      	movs	r3, #12
 800ae74:	18fb      	adds	r3, r7, r3
 800ae76:	2204      	movs	r2, #4
 800ae78:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800ae7a:	230c      	movs	r3, #12
 800ae7c:	18fb      	adds	r3, r7, r3
 800ae7e:	2202      	movs	r2, #2
 800ae80:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 800ae82:	230c      	movs	r3, #12
 800ae84:	18fb      	adds	r3, r7, r3
 800ae86:	2201      	movs	r2, #1
 800ae88:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed     = GPIO_SPEED_HIGH;
 800ae8a:	230c      	movs	r3, #12
 800ae8c:	18fb      	adds	r3, r7, r3
 800ae8e:	2203      	movs	r2, #3
 800ae90:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = USARTX_TX_AF;
 800ae92:	230c      	movs	r3, #12
 800ae94:	18fb      	adds	r3, r7, r3
 800ae96:	2204      	movs	r2, #4
 800ae98:	611a      	str	r2, [r3, #16]

  HAL_GPIO_Init(USARTX_TX_GPIO_PORT, &GPIO_InitStruct);
 800ae9a:	230c      	movs	r3, #12
 800ae9c:	18fa      	adds	r2, r7, r3
 800ae9e:	23a0      	movs	r3, #160	; 0xa0
 800aea0:	05db      	lsls	r3, r3, #23
 800aea2:	0011      	movs	r1, r2
 800aea4:	0018      	movs	r0, r3
 800aea6:	f7fa f901 	bl	80050ac <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTX_RX_PIN;
 800aeaa:	230c      	movs	r3, #12
 800aeac:	18fb      	adds	r3, r7, r3
 800aeae:	2208      	movs	r2, #8
 800aeb0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Alternate = USARTX_RX_AF;
 800aeb2:	230c      	movs	r3, #12
 800aeb4:	18fb      	adds	r3, r7, r3
 800aeb6:	2204      	movs	r2, #4
 800aeb8:	611a      	str	r2, [r3, #16]

  HAL_GPIO_Init(USARTX_RX_GPIO_PORT, &GPIO_InitStruct);
 800aeba:	230c      	movs	r3, #12
 800aebc:	18fa      	adds	r2, r7, r3
 800aebe:	23a0      	movs	r3, #160	; 0xa0
 800aec0:	05db      	lsls	r3, r3, #23
 800aec2:	0011      	movs	r1, r2
 800aec4:	0018      	movs	r0, r3
 800aec6:	f7fa f8f1 	bl	80050ac <HAL_GPIO_Init>
}
 800aeca:	46c0      	nop			; (mov r8, r8)
 800aecc:	46bd      	mov	sp, r7
 800aece:	b008      	add	sp, #32
 800aed0:	bd80      	pop	{r7, pc}
 800aed2:	46c0      	nop			; (mov r8, r8)
 800aed4:	40021000 	.word	0x40021000

0800aed8 <__libc_init_array>:
 800aed8:	b570      	push	{r4, r5, r6, lr}
 800aeda:	2600      	movs	r6, #0
 800aedc:	4d0c      	ldr	r5, [pc, #48]	; (800af10 <__libc_init_array+0x38>)
 800aede:	4c0d      	ldr	r4, [pc, #52]	; (800af14 <__libc_init_array+0x3c>)
 800aee0:	1b64      	subs	r4, r4, r5
 800aee2:	10a4      	asrs	r4, r4, #2
 800aee4:	42a6      	cmp	r6, r4
 800aee6:	d109      	bne.n	800aefc <__libc_init_array+0x24>
 800aee8:	2600      	movs	r6, #0
 800aeea:	f000 fd9f 	bl	800ba2c <_init>
 800aeee:	4d0a      	ldr	r5, [pc, #40]	; (800af18 <__libc_init_array+0x40>)
 800aef0:	4c0a      	ldr	r4, [pc, #40]	; (800af1c <__libc_init_array+0x44>)
 800aef2:	1b64      	subs	r4, r4, r5
 800aef4:	10a4      	asrs	r4, r4, #2
 800aef6:	42a6      	cmp	r6, r4
 800aef8:	d105      	bne.n	800af06 <__libc_init_array+0x2e>
 800aefa:	bd70      	pop	{r4, r5, r6, pc}
 800aefc:	00b3      	lsls	r3, r6, #2
 800aefe:	58eb      	ldr	r3, [r5, r3]
 800af00:	4798      	blx	r3
 800af02:	3601      	adds	r6, #1
 800af04:	e7ee      	b.n	800aee4 <__libc_init_array+0xc>
 800af06:	00b3      	lsls	r3, r6, #2
 800af08:	58eb      	ldr	r3, [r5, r3]
 800af0a:	4798      	blx	r3
 800af0c:	3601      	adds	r6, #1
 800af0e:	e7f2      	b.n	800aef6 <__libc_init_array+0x1e>
 800af10:	0800bd24 	.word	0x0800bd24
 800af14:	0800bd24 	.word	0x0800bd24
 800af18:	0800bd24 	.word	0x0800bd24
 800af1c:	0800bd28 	.word	0x0800bd28

0800af20 <memcpy>:
 800af20:	2300      	movs	r3, #0
 800af22:	b510      	push	{r4, lr}
 800af24:	429a      	cmp	r2, r3
 800af26:	d100      	bne.n	800af2a <memcpy+0xa>
 800af28:	bd10      	pop	{r4, pc}
 800af2a:	5ccc      	ldrb	r4, [r1, r3]
 800af2c:	54c4      	strb	r4, [r0, r3]
 800af2e:	3301      	adds	r3, #1
 800af30:	e7f8      	b.n	800af24 <memcpy+0x4>

0800af32 <memset>:
 800af32:	0003      	movs	r3, r0
 800af34:	1882      	adds	r2, r0, r2
 800af36:	4293      	cmp	r3, r2
 800af38:	d100      	bne.n	800af3c <memset+0xa>
 800af3a:	4770      	bx	lr
 800af3c:	7019      	strb	r1, [r3, #0]
 800af3e:	3301      	adds	r3, #1
 800af40:	e7f9      	b.n	800af36 <memset+0x4>
	...

0800af44 <_vsiprintf_r>:
 800af44:	b530      	push	{r4, r5, lr}
 800af46:	b09b      	sub	sp, #108	; 0x6c
 800af48:	9100      	str	r1, [sp, #0]
 800af4a:	9104      	str	r1, [sp, #16]
 800af4c:	4908      	ldr	r1, [pc, #32]	; (800af70 <_vsiprintf_r+0x2c>)
 800af4e:	466d      	mov	r5, sp
 800af50:	9102      	str	r1, [sp, #8]
 800af52:	9105      	str	r1, [sp, #20]
 800af54:	2101      	movs	r1, #1
 800af56:	2482      	movs	r4, #130	; 0x82
 800af58:	4249      	negs	r1, r1
 800af5a:	81e9      	strh	r1, [r5, #14]
 800af5c:	00a4      	lsls	r4, r4, #2
 800af5e:	4669      	mov	r1, sp
 800af60:	81ac      	strh	r4, [r5, #12]
 800af62:	f000 f875 	bl	800b050 <_svfiprintf_r>
 800af66:	2300      	movs	r3, #0
 800af68:	9a00      	ldr	r2, [sp, #0]
 800af6a:	7013      	strb	r3, [r2, #0]
 800af6c:	b01b      	add	sp, #108	; 0x6c
 800af6e:	bd30      	pop	{r4, r5, pc}
 800af70:	7fffffff 	.word	0x7fffffff

0800af74 <vsiprintf>:
 800af74:	b510      	push	{r4, lr}
 800af76:	0013      	movs	r3, r2
 800af78:	000a      	movs	r2, r1
 800af7a:	0001      	movs	r1, r0
 800af7c:	4802      	ldr	r0, [pc, #8]	; (800af88 <vsiprintf+0x14>)
 800af7e:	6800      	ldr	r0, [r0, #0]
 800af80:	f7ff ffe0 	bl	800af44 <_vsiprintf_r>
 800af84:	bd10      	pop	{r4, pc}
 800af86:	46c0      	nop			; (mov r8, r8)
 800af88:	20000084 	.word	0x20000084

0800af8c <__ssputs_r>:
 800af8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af8e:	688e      	ldr	r6, [r1, #8]
 800af90:	b085      	sub	sp, #20
 800af92:	0007      	movs	r7, r0
 800af94:	000c      	movs	r4, r1
 800af96:	9203      	str	r2, [sp, #12]
 800af98:	9301      	str	r3, [sp, #4]
 800af9a:	429e      	cmp	r6, r3
 800af9c:	d839      	bhi.n	800b012 <__ssputs_r+0x86>
 800af9e:	2390      	movs	r3, #144	; 0x90
 800afa0:	898a      	ldrh	r2, [r1, #12]
 800afa2:	00db      	lsls	r3, r3, #3
 800afa4:	421a      	tst	r2, r3
 800afa6:	d034      	beq.n	800b012 <__ssputs_r+0x86>
 800afa8:	2503      	movs	r5, #3
 800afaa:	6909      	ldr	r1, [r1, #16]
 800afac:	6823      	ldr	r3, [r4, #0]
 800afae:	1a5b      	subs	r3, r3, r1
 800afb0:	9302      	str	r3, [sp, #8]
 800afb2:	6963      	ldr	r3, [r4, #20]
 800afb4:	9802      	ldr	r0, [sp, #8]
 800afb6:	435d      	muls	r5, r3
 800afb8:	0feb      	lsrs	r3, r5, #31
 800afba:	195d      	adds	r5, r3, r5
 800afbc:	9b01      	ldr	r3, [sp, #4]
 800afbe:	106d      	asrs	r5, r5, #1
 800afc0:	3301      	adds	r3, #1
 800afc2:	181b      	adds	r3, r3, r0
 800afc4:	42ab      	cmp	r3, r5
 800afc6:	d900      	bls.n	800afca <__ssputs_r+0x3e>
 800afc8:	001d      	movs	r5, r3
 800afca:	0553      	lsls	r3, r2, #21
 800afcc:	d532      	bpl.n	800b034 <__ssputs_r+0xa8>
 800afce:	0029      	movs	r1, r5
 800afd0:	0038      	movs	r0, r7
 800afd2:	f000 fb31 	bl	800b638 <_malloc_r>
 800afd6:	1e06      	subs	r6, r0, #0
 800afd8:	d109      	bne.n	800afee <__ssputs_r+0x62>
 800afda:	230c      	movs	r3, #12
 800afdc:	603b      	str	r3, [r7, #0]
 800afde:	2340      	movs	r3, #64	; 0x40
 800afe0:	2001      	movs	r0, #1
 800afe2:	89a2      	ldrh	r2, [r4, #12]
 800afe4:	4240      	negs	r0, r0
 800afe6:	4313      	orrs	r3, r2
 800afe8:	81a3      	strh	r3, [r4, #12]
 800afea:	b005      	add	sp, #20
 800afec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afee:	9a02      	ldr	r2, [sp, #8]
 800aff0:	6921      	ldr	r1, [r4, #16]
 800aff2:	f7ff ff95 	bl	800af20 <memcpy>
 800aff6:	89a3      	ldrh	r3, [r4, #12]
 800aff8:	4a14      	ldr	r2, [pc, #80]	; (800b04c <__ssputs_r+0xc0>)
 800affa:	401a      	ands	r2, r3
 800affc:	2380      	movs	r3, #128	; 0x80
 800affe:	4313      	orrs	r3, r2
 800b000:	81a3      	strh	r3, [r4, #12]
 800b002:	9b02      	ldr	r3, [sp, #8]
 800b004:	6126      	str	r6, [r4, #16]
 800b006:	18f6      	adds	r6, r6, r3
 800b008:	6026      	str	r6, [r4, #0]
 800b00a:	6165      	str	r5, [r4, #20]
 800b00c:	9e01      	ldr	r6, [sp, #4]
 800b00e:	1aed      	subs	r5, r5, r3
 800b010:	60a5      	str	r5, [r4, #8]
 800b012:	9b01      	ldr	r3, [sp, #4]
 800b014:	42b3      	cmp	r3, r6
 800b016:	d200      	bcs.n	800b01a <__ssputs_r+0x8e>
 800b018:	001e      	movs	r6, r3
 800b01a:	0032      	movs	r2, r6
 800b01c:	9903      	ldr	r1, [sp, #12]
 800b01e:	6820      	ldr	r0, [r4, #0]
 800b020:	f000 faad 	bl	800b57e <memmove>
 800b024:	68a3      	ldr	r3, [r4, #8]
 800b026:	2000      	movs	r0, #0
 800b028:	1b9b      	subs	r3, r3, r6
 800b02a:	60a3      	str	r3, [r4, #8]
 800b02c:	6823      	ldr	r3, [r4, #0]
 800b02e:	199e      	adds	r6, r3, r6
 800b030:	6026      	str	r6, [r4, #0]
 800b032:	e7da      	b.n	800afea <__ssputs_r+0x5e>
 800b034:	002a      	movs	r2, r5
 800b036:	0038      	movs	r0, r7
 800b038:	f000 fb5c 	bl	800b6f4 <_realloc_r>
 800b03c:	1e06      	subs	r6, r0, #0
 800b03e:	d1e0      	bne.n	800b002 <__ssputs_r+0x76>
 800b040:	6921      	ldr	r1, [r4, #16]
 800b042:	0038      	movs	r0, r7
 800b044:	f000 faae 	bl	800b5a4 <_free_r>
 800b048:	e7c7      	b.n	800afda <__ssputs_r+0x4e>
 800b04a:	46c0      	nop			; (mov r8, r8)
 800b04c:	fffffb7f 	.word	0xfffffb7f

0800b050 <_svfiprintf_r>:
 800b050:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b052:	b09f      	sub	sp, #124	; 0x7c
 800b054:	9002      	str	r0, [sp, #8]
 800b056:	9305      	str	r3, [sp, #20]
 800b058:	898b      	ldrh	r3, [r1, #12]
 800b05a:	000f      	movs	r7, r1
 800b05c:	0016      	movs	r6, r2
 800b05e:	061b      	lsls	r3, r3, #24
 800b060:	d511      	bpl.n	800b086 <_svfiprintf_r+0x36>
 800b062:	690b      	ldr	r3, [r1, #16]
 800b064:	2b00      	cmp	r3, #0
 800b066:	d10e      	bne.n	800b086 <_svfiprintf_r+0x36>
 800b068:	2140      	movs	r1, #64	; 0x40
 800b06a:	f000 fae5 	bl	800b638 <_malloc_r>
 800b06e:	6038      	str	r0, [r7, #0]
 800b070:	6138      	str	r0, [r7, #16]
 800b072:	2800      	cmp	r0, #0
 800b074:	d105      	bne.n	800b082 <_svfiprintf_r+0x32>
 800b076:	230c      	movs	r3, #12
 800b078:	9a02      	ldr	r2, [sp, #8]
 800b07a:	3801      	subs	r0, #1
 800b07c:	6013      	str	r3, [r2, #0]
 800b07e:	b01f      	add	sp, #124	; 0x7c
 800b080:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b082:	2340      	movs	r3, #64	; 0x40
 800b084:	617b      	str	r3, [r7, #20]
 800b086:	2300      	movs	r3, #0
 800b088:	ad06      	add	r5, sp, #24
 800b08a:	616b      	str	r3, [r5, #20]
 800b08c:	3320      	adds	r3, #32
 800b08e:	766b      	strb	r3, [r5, #25]
 800b090:	3310      	adds	r3, #16
 800b092:	76ab      	strb	r3, [r5, #26]
 800b094:	0034      	movs	r4, r6
 800b096:	7823      	ldrb	r3, [r4, #0]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d147      	bne.n	800b12c <_svfiprintf_r+0xdc>
 800b09c:	1ba3      	subs	r3, r4, r6
 800b09e:	9304      	str	r3, [sp, #16]
 800b0a0:	d00d      	beq.n	800b0be <_svfiprintf_r+0x6e>
 800b0a2:	1ba3      	subs	r3, r4, r6
 800b0a4:	0032      	movs	r2, r6
 800b0a6:	0039      	movs	r1, r7
 800b0a8:	9802      	ldr	r0, [sp, #8]
 800b0aa:	f7ff ff6f 	bl	800af8c <__ssputs_r>
 800b0ae:	1c43      	adds	r3, r0, #1
 800b0b0:	d100      	bne.n	800b0b4 <_svfiprintf_r+0x64>
 800b0b2:	e0b5      	b.n	800b220 <_svfiprintf_r+0x1d0>
 800b0b4:	696a      	ldr	r2, [r5, #20]
 800b0b6:	9b04      	ldr	r3, [sp, #16]
 800b0b8:	4694      	mov	ip, r2
 800b0ba:	4463      	add	r3, ip
 800b0bc:	616b      	str	r3, [r5, #20]
 800b0be:	7823      	ldrb	r3, [r4, #0]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d100      	bne.n	800b0c6 <_svfiprintf_r+0x76>
 800b0c4:	e0ac      	b.n	800b220 <_svfiprintf_r+0x1d0>
 800b0c6:	2201      	movs	r2, #1
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	4252      	negs	r2, r2
 800b0cc:	606a      	str	r2, [r5, #4]
 800b0ce:	a902      	add	r1, sp, #8
 800b0d0:	3254      	adds	r2, #84	; 0x54
 800b0d2:	1852      	adds	r2, r2, r1
 800b0d4:	3401      	adds	r4, #1
 800b0d6:	602b      	str	r3, [r5, #0]
 800b0d8:	60eb      	str	r3, [r5, #12]
 800b0da:	60ab      	str	r3, [r5, #8]
 800b0dc:	7013      	strb	r3, [r2, #0]
 800b0de:	65ab      	str	r3, [r5, #88]	; 0x58
 800b0e0:	4e58      	ldr	r6, [pc, #352]	; (800b244 <_svfiprintf_r+0x1f4>)
 800b0e2:	2205      	movs	r2, #5
 800b0e4:	7821      	ldrb	r1, [r4, #0]
 800b0e6:	0030      	movs	r0, r6
 800b0e8:	f000 fa3e 	bl	800b568 <memchr>
 800b0ec:	1c62      	adds	r2, r4, #1
 800b0ee:	2800      	cmp	r0, #0
 800b0f0:	d120      	bne.n	800b134 <_svfiprintf_r+0xe4>
 800b0f2:	6829      	ldr	r1, [r5, #0]
 800b0f4:	06cb      	lsls	r3, r1, #27
 800b0f6:	d504      	bpl.n	800b102 <_svfiprintf_r+0xb2>
 800b0f8:	2353      	movs	r3, #83	; 0x53
 800b0fa:	ae02      	add	r6, sp, #8
 800b0fc:	3020      	adds	r0, #32
 800b0fe:	199b      	adds	r3, r3, r6
 800b100:	7018      	strb	r0, [r3, #0]
 800b102:	070b      	lsls	r3, r1, #28
 800b104:	d504      	bpl.n	800b110 <_svfiprintf_r+0xc0>
 800b106:	2353      	movs	r3, #83	; 0x53
 800b108:	202b      	movs	r0, #43	; 0x2b
 800b10a:	ae02      	add	r6, sp, #8
 800b10c:	199b      	adds	r3, r3, r6
 800b10e:	7018      	strb	r0, [r3, #0]
 800b110:	7823      	ldrb	r3, [r4, #0]
 800b112:	2b2a      	cmp	r3, #42	; 0x2a
 800b114:	d016      	beq.n	800b144 <_svfiprintf_r+0xf4>
 800b116:	2000      	movs	r0, #0
 800b118:	210a      	movs	r1, #10
 800b11a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b11c:	7822      	ldrb	r2, [r4, #0]
 800b11e:	3a30      	subs	r2, #48	; 0x30
 800b120:	2a09      	cmp	r2, #9
 800b122:	d955      	bls.n	800b1d0 <_svfiprintf_r+0x180>
 800b124:	2800      	cmp	r0, #0
 800b126:	d015      	beq.n	800b154 <_svfiprintf_r+0x104>
 800b128:	9309      	str	r3, [sp, #36]	; 0x24
 800b12a:	e013      	b.n	800b154 <_svfiprintf_r+0x104>
 800b12c:	2b25      	cmp	r3, #37	; 0x25
 800b12e:	d0b5      	beq.n	800b09c <_svfiprintf_r+0x4c>
 800b130:	3401      	adds	r4, #1
 800b132:	e7b0      	b.n	800b096 <_svfiprintf_r+0x46>
 800b134:	2301      	movs	r3, #1
 800b136:	1b80      	subs	r0, r0, r6
 800b138:	4083      	lsls	r3, r0
 800b13a:	6829      	ldr	r1, [r5, #0]
 800b13c:	0014      	movs	r4, r2
 800b13e:	430b      	orrs	r3, r1
 800b140:	602b      	str	r3, [r5, #0]
 800b142:	e7cd      	b.n	800b0e0 <_svfiprintf_r+0x90>
 800b144:	9b05      	ldr	r3, [sp, #20]
 800b146:	1d18      	adds	r0, r3, #4
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	9005      	str	r0, [sp, #20]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	db39      	blt.n	800b1c4 <_svfiprintf_r+0x174>
 800b150:	9309      	str	r3, [sp, #36]	; 0x24
 800b152:	0014      	movs	r4, r2
 800b154:	7823      	ldrb	r3, [r4, #0]
 800b156:	2b2e      	cmp	r3, #46	; 0x2e
 800b158:	d10b      	bne.n	800b172 <_svfiprintf_r+0x122>
 800b15a:	7863      	ldrb	r3, [r4, #1]
 800b15c:	1c62      	adds	r2, r4, #1
 800b15e:	2b2a      	cmp	r3, #42	; 0x2a
 800b160:	d13e      	bne.n	800b1e0 <_svfiprintf_r+0x190>
 800b162:	9b05      	ldr	r3, [sp, #20]
 800b164:	3402      	adds	r4, #2
 800b166:	1d1a      	adds	r2, r3, #4
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	9205      	str	r2, [sp, #20]
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	db34      	blt.n	800b1da <_svfiprintf_r+0x18a>
 800b170:	9307      	str	r3, [sp, #28]
 800b172:	4e35      	ldr	r6, [pc, #212]	; (800b248 <_svfiprintf_r+0x1f8>)
 800b174:	7821      	ldrb	r1, [r4, #0]
 800b176:	2203      	movs	r2, #3
 800b178:	0030      	movs	r0, r6
 800b17a:	f000 f9f5 	bl	800b568 <memchr>
 800b17e:	2800      	cmp	r0, #0
 800b180:	d006      	beq.n	800b190 <_svfiprintf_r+0x140>
 800b182:	2340      	movs	r3, #64	; 0x40
 800b184:	1b80      	subs	r0, r0, r6
 800b186:	4083      	lsls	r3, r0
 800b188:	682a      	ldr	r2, [r5, #0]
 800b18a:	3401      	adds	r4, #1
 800b18c:	4313      	orrs	r3, r2
 800b18e:	602b      	str	r3, [r5, #0]
 800b190:	7821      	ldrb	r1, [r4, #0]
 800b192:	2206      	movs	r2, #6
 800b194:	482d      	ldr	r0, [pc, #180]	; (800b24c <_svfiprintf_r+0x1fc>)
 800b196:	1c66      	adds	r6, r4, #1
 800b198:	7629      	strb	r1, [r5, #24]
 800b19a:	f000 f9e5 	bl	800b568 <memchr>
 800b19e:	2800      	cmp	r0, #0
 800b1a0:	d046      	beq.n	800b230 <_svfiprintf_r+0x1e0>
 800b1a2:	4b2b      	ldr	r3, [pc, #172]	; (800b250 <_svfiprintf_r+0x200>)
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d12f      	bne.n	800b208 <_svfiprintf_r+0x1b8>
 800b1a8:	6829      	ldr	r1, [r5, #0]
 800b1aa:	9b05      	ldr	r3, [sp, #20]
 800b1ac:	2207      	movs	r2, #7
 800b1ae:	05c9      	lsls	r1, r1, #23
 800b1b0:	d528      	bpl.n	800b204 <_svfiprintf_r+0x1b4>
 800b1b2:	189b      	adds	r3, r3, r2
 800b1b4:	4393      	bics	r3, r2
 800b1b6:	3308      	adds	r3, #8
 800b1b8:	9305      	str	r3, [sp, #20]
 800b1ba:	696b      	ldr	r3, [r5, #20]
 800b1bc:	9a03      	ldr	r2, [sp, #12]
 800b1be:	189b      	adds	r3, r3, r2
 800b1c0:	616b      	str	r3, [r5, #20]
 800b1c2:	e767      	b.n	800b094 <_svfiprintf_r+0x44>
 800b1c4:	425b      	negs	r3, r3
 800b1c6:	60eb      	str	r3, [r5, #12]
 800b1c8:	2302      	movs	r3, #2
 800b1ca:	430b      	orrs	r3, r1
 800b1cc:	602b      	str	r3, [r5, #0]
 800b1ce:	e7c0      	b.n	800b152 <_svfiprintf_r+0x102>
 800b1d0:	434b      	muls	r3, r1
 800b1d2:	3401      	adds	r4, #1
 800b1d4:	189b      	adds	r3, r3, r2
 800b1d6:	2001      	movs	r0, #1
 800b1d8:	e7a0      	b.n	800b11c <_svfiprintf_r+0xcc>
 800b1da:	2301      	movs	r3, #1
 800b1dc:	425b      	negs	r3, r3
 800b1de:	e7c7      	b.n	800b170 <_svfiprintf_r+0x120>
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	0014      	movs	r4, r2
 800b1e4:	200a      	movs	r0, #10
 800b1e6:	001a      	movs	r2, r3
 800b1e8:	606b      	str	r3, [r5, #4]
 800b1ea:	7821      	ldrb	r1, [r4, #0]
 800b1ec:	3930      	subs	r1, #48	; 0x30
 800b1ee:	2909      	cmp	r1, #9
 800b1f0:	d903      	bls.n	800b1fa <_svfiprintf_r+0x1aa>
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d0bd      	beq.n	800b172 <_svfiprintf_r+0x122>
 800b1f6:	9207      	str	r2, [sp, #28]
 800b1f8:	e7bb      	b.n	800b172 <_svfiprintf_r+0x122>
 800b1fa:	4342      	muls	r2, r0
 800b1fc:	3401      	adds	r4, #1
 800b1fe:	1852      	adds	r2, r2, r1
 800b200:	2301      	movs	r3, #1
 800b202:	e7f2      	b.n	800b1ea <_svfiprintf_r+0x19a>
 800b204:	3307      	adds	r3, #7
 800b206:	e7d5      	b.n	800b1b4 <_svfiprintf_r+0x164>
 800b208:	ab05      	add	r3, sp, #20
 800b20a:	9300      	str	r3, [sp, #0]
 800b20c:	003a      	movs	r2, r7
 800b20e:	4b11      	ldr	r3, [pc, #68]	; (800b254 <_svfiprintf_r+0x204>)
 800b210:	0029      	movs	r1, r5
 800b212:	9802      	ldr	r0, [sp, #8]
 800b214:	e000      	b.n	800b218 <_svfiprintf_r+0x1c8>
 800b216:	bf00      	nop
 800b218:	9003      	str	r0, [sp, #12]
 800b21a:	9b03      	ldr	r3, [sp, #12]
 800b21c:	3301      	adds	r3, #1
 800b21e:	d1cc      	bne.n	800b1ba <_svfiprintf_r+0x16a>
 800b220:	89bb      	ldrh	r3, [r7, #12]
 800b222:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b224:	065b      	lsls	r3, r3, #25
 800b226:	d400      	bmi.n	800b22a <_svfiprintf_r+0x1da>
 800b228:	e729      	b.n	800b07e <_svfiprintf_r+0x2e>
 800b22a:	2001      	movs	r0, #1
 800b22c:	4240      	negs	r0, r0
 800b22e:	e726      	b.n	800b07e <_svfiprintf_r+0x2e>
 800b230:	ab05      	add	r3, sp, #20
 800b232:	9300      	str	r3, [sp, #0]
 800b234:	003a      	movs	r2, r7
 800b236:	4b07      	ldr	r3, [pc, #28]	; (800b254 <_svfiprintf_r+0x204>)
 800b238:	0029      	movs	r1, r5
 800b23a:	9802      	ldr	r0, [sp, #8]
 800b23c:	f000 f87a 	bl	800b334 <_printf_i>
 800b240:	e7ea      	b.n	800b218 <_svfiprintf_r+0x1c8>
 800b242:	46c0      	nop			; (mov r8, r8)
 800b244:	0800bce9 	.word	0x0800bce9
 800b248:	0800bcef 	.word	0x0800bcef
 800b24c:	0800bcf3 	.word	0x0800bcf3
 800b250:	00000000 	.word	0x00000000
 800b254:	0800af8d 	.word	0x0800af8d

0800b258 <_printf_common>:
 800b258:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b25a:	0015      	movs	r5, r2
 800b25c:	9301      	str	r3, [sp, #4]
 800b25e:	688a      	ldr	r2, [r1, #8]
 800b260:	690b      	ldr	r3, [r1, #16]
 800b262:	9000      	str	r0, [sp, #0]
 800b264:	000c      	movs	r4, r1
 800b266:	4293      	cmp	r3, r2
 800b268:	da00      	bge.n	800b26c <_printf_common+0x14>
 800b26a:	0013      	movs	r3, r2
 800b26c:	0022      	movs	r2, r4
 800b26e:	602b      	str	r3, [r5, #0]
 800b270:	3243      	adds	r2, #67	; 0x43
 800b272:	7812      	ldrb	r2, [r2, #0]
 800b274:	2a00      	cmp	r2, #0
 800b276:	d001      	beq.n	800b27c <_printf_common+0x24>
 800b278:	3301      	adds	r3, #1
 800b27a:	602b      	str	r3, [r5, #0]
 800b27c:	6823      	ldr	r3, [r4, #0]
 800b27e:	069b      	lsls	r3, r3, #26
 800b280:	d502      	bpl.n	800b288 <_printf_common+0x30>
 800b282:	682b      	ldr	r3, [r5, #0]
 800b284:	3302      	adds	r3, #2
 800b286:	602b      	str	r3, [r5, #0]
 800b288:	2706      	movs	r7, #6
 800b28a:	6823      	ldr	r3, [r4, #0]
 800b28c:	401f      	ands	r7, r3
 800b28e:	d027      	beq.n	800b2e0 <_printf_common+0x88>
 800b290:	0023      	movs	r3, r4
 800b292:	3343      	adds	r3, #67	; 0x43
 800b294:	781b      	ldrb	r3, [r3, #0]
 800b296:	1e5a      	subs	r2, r3, #1
 800b298:	4193      	sbcs	r3, r2
 800b29a:	6822      	ldr	r2, [r4, #0]
 800b29c:	0692      	lsls	r2, r2, #26
 800b29e:	d430      	bmi.n	800b302 <_printf_common+0xaa>
 800b2a0:	0022      	movs	r2, r4
 800b2a2:	9901      	ldr	r1, [sp, #4]
 800b2a4:	3243      	adds	r2, #67	; 0x43
 800b2a6:	9800      	ldr	r0, [sp, #0]
 800b2a8:	9e08      	ldr	r6, [sp, #32]
 800b2aa:	47b0      	blx	r6
 800b2ac:	1c43      	adds	r3, r0, #1
 800b2ae:	d025      	beq.n	800b2fc <_printf_common+0xa4>
 800b2b0:	2306      	movs	r3, #6
 800b2b2:	6820      	ldr	r0, [r4, #0]
 800b2b4:	682a      	ldr	r2, [r5, #0]
 800b2b6:	68e1      	ldr	r1, [r4, #12]
 800b2b8:	4003      	ands	r3, r0
 800b2ba:	2500      	movs	r5, #0
 800b2bc:	2b04      	cmp	r3, #4
 800b2be:	d103      	bne.n	800b2c8 <_printf_common+0x70>
 800b2c0:	1a8d      	subs	r5, r1, r2
 800b2c2:	43eb      	mvns	r3, r5
 800b2c4:	17db      	asrs	r3, r3, #31
 800b2c6:	401d      	ands	r5, r3
 800b2c8:	68a3      	ldr	r3, [r4, #8]
 800b2ca:	6922      	ldr	r2, [r4, #16]
 800b2cc:	4293      	cmp	r3, r2
 800b2ce:	dd01      	ble.n	800b2d4 <_printf_common+0x7c>
 800b2d0:	1a9b      	subs	r3, r3, r2
 800b2d2:	18ed      	adds	r5, r5, r3
 800b2d4:	2700      	movs	r7, #0
 800b2d6:	42bd      	cmp	r5, r7
 800b2d8:	d120      	bne.n	800b31c <_printf_common+0xc4>
 800b2da:	2000      	movs	r0, #0
 800b2dc:	e010      	b.n	800b300 <_printf_common+0xa8>
 800b2de:	3701      	adds	r7, #1
 800b2e0:	68e3      	ldr	r3, [r4, #12]
 800b2e2:	682a      	ldr	r2, [r5, #0]
 800b2e4:	1a9b      	subs	r3, r3, r2
 800b2e6:	429f      	cmp	r7, r3
 800b2e8:	dad2      	bge.n	800b290 <_printf_common+0x38>
 800b2ea:	0022      	movs	r2, r4
 800b2ec:	2301      	movs	r3, #1
 800b2ee:	3219      	adds	r2, #25
 800b2f0:	9901      	ldr	r1, [sp, #4]
 800b2f2:	9800      	ldr	r0, [sp, #0]
 800b2f4:	9e08      	ldr	r6, [sp, #32]
 800b2f6:	47b0      	blx	r6
 800b2f8:	1c43      	adds	r3, r0, #1
 800b2fa:	d1f0      	bne.n	800b2de <_printf_common+0x86>
 800b2fc:	2001      	movs	r0, #1
 800b2fe:	4240      	negs	r0, r0
 800b300:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b302:	2030      	movs	r0, #48	; 0x30
 800b304:	18e1      	adds	r1, r4, r3
 800b306:	3143      	adds	r1, #67	; 0x43
 800b308:	7008      	strb	r0, [r1, #0]
 800b30a:	0021      	movs	r1, r4
 800b30c:	1c5a      	adds	r2, r3, #1
 800b30e:	3145      	adds	r1, #69	; 0x45
 800b310:	7809      	ldrb	r1, [r1, #0]
 800b312:	18a2      	adds	r2, r4, r2
 800b314:	3243      	adds	r2, #67	; 0x43
 800b316:	3302      	adds	r3, #2
 800b318:	7011      	strb	r1, [r2, #0]
 800b31a:	e7c1      	b.n	800b2a0 <_printf_common+0x48>
 800b31c:	0022      	movs	r2, r4
 800b31e:	2301      	movs	r3, #1
 800b320:	321a      	adds	r2, #26
 800b322:	9901      	ldr	r1, [sp, #4]
 800b324:	9800      	ldr	r0, [sp, #0]
 800b326:	9e08      	ldr	r6, [sp, #32]
 800b328:	47b0      	blx	r6
 800b32a:	1c43      	adds	r3, r0, #1
 800b32c:	d0e6      	beq.n	800b2fc <_printf_common+0xa4>
 800b32e:	3701      	adds	r7, #1
 800b330:	e7d1      	b.n	800b2d6 <_printf_common+0x7e>
	...

0800b334 <_printf_i>:
 800b334:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b336:	b08b      	sub	sp, #44	; 0x2c
 800b338:	9206      	str	r2, [sp, #24]
 800b33a:	000a      	movs	r2, r1
 800b33c:	3243      	adds	r2, #67	; 0x43
 800b33e:	9307      	str	r3, [sp, #28]
 800b340:	9005      	str	r0, [sp, #20]
 800b342:	9204      	str	r2, [sp, #16]
 800b344:	7e0a      	ldrb	r2, [r1, #24]
 800b346:	000c      	movs	r4, r1
 800b348:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b34a:	2a6e      	cmp	r2, #110	; 0x6e
 800b34c:	d100      	bne.n	800b350 <_printf_i+0x1c>
 800b34e:	e08f      	b.n	800b470 <_printf_i+0x13c>
 800b350:	d817      	bhi.n	800b382 <_printf_i+0x4e>
 800b352:	2a63      	cmp	r2, #99	; 0x63
 800b354:	d02c      	beq.n	800b3b0 <_printf_i+0x7c>
 800b356:	d808      	bhi.n	800b36a <_printf_i+0x36>
 800b358:	2a00      	cmp	r2, #0
 800b35a:	d100      	bne.n	800b35e <_printf_i+0x2a>
 800b35c:	e099      	b.n	800b492 <_printf_i+0x15e>
 800b35e:	2a58      	cmp	r2, #88	; 0x58
 800b360:	d054      	beq.n	800b40c <_printf_i+0xd8>
 800b362:	0026      	movs	r6, r4
 800b364:	3642      	adds	r6, #66	; 0x42
 800b366:	7032      	strb	r2, [r6, #0]
 800b368:	e029      	b.n	800b3be <_printf_i+0x8a>
 800b36a:	2a64      	cmp	r2, #100	; 0x64
 800b36c:	d001      	beq.n	800b372 <_printf_i+0x3e>
 800b36e:	2a69      	cmp	r2, #105	; 0x69
 800b370:	d1f7      	bne.n	800b362 <_printf_i+0x2e>
 800b372:	6821      	ldr	r1, [r4, #0]
 800b374:	681a      	ldr	r2, [r3, #0]
 800b376:	0608      	lsls	r0, r1, #24
 800b378:	d523      	bpl.n	800b3c2 <_printf_i+0x8e>
 800b37a:	1d11      	adds	r1, r2, #4
 800b37c:	6019      	str	r1, [r3, #0]
 800b37e:	6815      	ldr	r5, [r2, #0]
 800b380:	e025      	b.n	800b3ce <_printf_i+0x9a>
 800b382:	2a73      	cmp	r2, #115	; 0x73
 800b384:	d100      	bne.n	800b388 <_printf_i+0x54>
 800b386:	e088      	b.n	800b49a <_printf_i+0x166>
 800b388:	d808      	bhi.n	800b39c <_printf_i+0x68>
 800b38a:	2a6f      	cmp	r2, #111	; 0x6f
 800b38c:	d029      	beq.n	800b3e2 <_printf_i+0xae>
 800b38e:	2a70      	cmp	r2, #112	; 0x70
 800b390:	d1e7      	bne.n	800b362 <_printf_i+0x2e>
 800b392:	2220      	movs	r2, #32
 800b394:	6809      	ldr	r1, [r1, #0]
 800b396:	430a      	orrs	r2, r1
 800b398:	6022      	str	r2, [r4, #0]
 800b39a:	e003      	b.n	800b3a4 <_printf_i+0x70>
 800b39c:	2a75      	cmp	r2, #117	; 0x75
 800b39e:	d020      	beq.n	800b3e2 <_printf_i+0xae>
 800b3a0:	2a78      	cmp	r2, #120	; 0x78
 800b3a2:	d1de      	bne.n	800b362 <_printf_i+0x2e>
 800b3a4:	0022      	movs	r2, r4
 800b3a6:	2178      	movs	r1, #120	; 0x78
 800b3a8:	3245      	adds	r2, #69	; 0x45
 800b3aa:	7011      	strb	r1, [r2, #0]
 800b3ac:	4a6c      	ldr	r2, [pc, #432]	; (800b560 <_printf_i+0x22c>)
 800b3ae:	e030      	b.n	800b412 <_printf_i+0xde>
 800b3b0:	000e      	movs	r6, r1
 800b3b2:	681a      	ldr	r2, [r3, #0]
 800b3b4:	3642      	adds	r6, #66	; 0x42
 800b3b6:	1d11      	adds	r1, r2, #4
 800b3b8:	6019      	str	r1, [r3, #0]
 800b3ba:	6813      	ldr	r3, [r2, #0]
 800b3bc:	7033      	strb	r3, [r6, #0]
 800b3be:	2301      	movs	r3, #1
 800b3c0:	e079      	b.n	800b4b6 <_printf_i+0x182>
 800b3c2:	0649      	lsls	r1, r1, #25
 800b3c4:	d5d9      	bpl.n	800b37a <_printf_i+0x46>
 800b3c6:	1d11      	adds	r1, r2, #4
 800b3c8:	6019      	str	r1, [r3, #0]
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	5ed5      	ldrsh	r5, [r2, r3]
 800b3ce:	2d00      	cmp	r5, #0
 800b3d0:	da03      	bge.n	800b3da <_printf_i+0xa6>
 800b3d2:	232d      	movs	r3, #45	; 0x2d
 800b3d4:	9a04      	ldr	r2, [sp, #16]
 800b3d6:	426d      	negs	r5, r5
 800b3d8:	7013      	strb	r3, [r2, #0]
 800b3da:	4b62      	ldr	r3, [pc, #392]	; (800b564 <_printf_i+0x230>)
 800b3dc:	270a      	movs	r7, #10
 800b3de:	9303      	str	r3, [sp, #12]
 800b3e0:	e02f      	b.n	800b442 <_printf_i+0x10e>
 800b3e2:	6820      	ldr	r0, [r4, #0]
 800b3e4:	6819      	ldr	r1, [r3, #0]
 800b3e6:	0605      	lsls	r5, r0, #24
 800b3e8:	d503      	bpl.n	800b3f2 <_printf_i+0xbe>
 800b3ea:	1d08      	adds	r0, r1, #4
 800b3ec:	6018      	str	r0, [r3, #0]
 800b3ee:	680d      	ldr	r5, [r1, #0]
 800b3f0:	e005      	b.n	800b3fe <_printf_i+0xca>
 800b3f2:	0640      	lsls	r0, r0, #25
 800b3f4:	d5f9      	bpl.n	800b3ea <_printf_i+0xb6>
 800b3f6:	680d      	ldr	r5, [r1, #0]
 800b3f8:	1d08      	adds	r0, r1, #4
 800b3fa:	6018      	str	r0, [r3, #0]
 800b3fc:	b2ad      	uxth	r5, r5
 800b3fe:	4b59      	ldr	r3, [pc, #356]	; (800b564 <_printf_i+0x230>)
 800b400:	2708      	movs	r7, #8
 800b402:	9303      	str	r3, [sp, #12]
 800b404:	2a6f      	cmp	r2, #111	; 0x6f
 800b406:	d018      	beq.n	800b43a <_printf_i+0x106>
 800b408:	270a      	movs	r7, #10
 800b40a:	e016      	b.n	800b43a <_printf_i+0x106>
 800b40c:	3145      	adds	r1, #69	; 0x45
 800b40e:	700a      	strb	r2, [r1, #0]
 800b410:	4a54      	ldr	r2, [pc, #336]	; (800b564 <_printf_i+0x230>)
 800b412:	9203      	str	r2, [sp, #12]
 800b414:	681a      	ldr	r2, [r3, #0]
 800b416:	6821      	ldr	r1, [r4, #0]
 800b418:	1d10      	adds	r0, r2, #4
 800b41a:	6018      	str	r0, [r3, #0]
 800b41c:	6815      	ldr	r5, [r2, #0]
 800b41e:	0608      	lsls	r0, r1, #24
 800b420:	d522      	bpl.n	800b468 <_printf_i+0x134>
 800b422:	07cb      	lsls	r3, r1, #31
 800b424:	d502      	bpl.n	800b42c <_printf_i+0xf8>
 800b426:	2320      	movs	r3, #32
 800b428:	4319      	orrs	r1, r3
 800b42a:	6021      	str	r1, [r4, #0]
 800b42c:	2710      	movs	r7, #16
 800b42e:	2d00      	cmp	r5, #0
 800b430:	d103      	bne.n	800b43a <_printf_i+0x106>
 800b432:	2320      	movs	r3, #32
 800b434:	6822      	ldr	r2, [r4, #0]
 800b436:	439a      	bics	r2, r3
 800b438:	6022      	str	r2, [r4, #0]
 800b43a:	0023      	movs	r3, r4
 800b43c:	2200      	movs	r2, #0
 800b43e:	3343      	adds	r3, #67	; 0x43
 800b440:	701a      	strb	r2, [r3, #0]
 800b442:	6863      	ldr	r3, [r4, #4]
 800b444:	60a3      	str	r3, [r4, #8]
 800b446:	2b00      	cmp	r3, #0
 800b448:	db5c      	blt.n	800b504 <_printf_i+0x1d0>
 800b44a:	2204      	movs	r2, #4
 800b44c:	6821      	ldr	r1, [r4, #0]
 800b44e:	4391      	bics	r1, r2
 800b450:	6021      	str	r1, [r4, #0]
 800b452:	2d00      	cmp	r5, #0
 800b454:	d158      	bne.n	800b508 <_printf_i+0x1d4>
 800b456:	9e04      	ldr	r6, [sp, #16]
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d064      	beq.n	800b526 <_printf_i+0x1f2>
 800b45c:	0026      	movs	r6, r4
 800b45e:	9b03      	ldr	r3, [sp, #12]
 800b460:	3642      	adds	r6, #66	; 0x42
 800b462:	781b      	ldrb	r3, [r3, #0]
 800b464:	7033      	strb	r3, [r6, #0]
 800b466:	e05e      	b.n	800b526 <_printf_i+0x1f2>
 800b468:	0648      	lsls	r0, r1, #25
 800b46a:	d5da      	bpl.n	800b422 <_printf_i+0xee>
 800b46c:	b2ad      	uxth	r5, r5
 800b46e:	e7d8      	b.n	800b422 <_printf_i+0xee>
 800b470:	6809      	ldr	r1, [r1, #0]
 800b472:	681a      	ldr	r2, [r3, #0]
 800b474:	0608      	lsls	r0, r1, #24
 800b476:	d505      	bpl.n	800b484 <_printf_i+0x150>
 800b478:	1d11      	adds	r1, r2, #4
 800b47a:	6019      	str	r1, [r3, #0]
 800b47c:	6813      	ldr	r3, [r2, #0]
 800b47e:	6962      	ldr	r2, [r4, #20]
 800b480:	601a      	str	r2, [r3, #0]
 800b482:	e006      	b.n	800b492 <_printf_i+0x15e>
 800b484:	0649      	lsls	r1, r1, #25
 800b486:	d5f7      	bpl.n	800b478 <_printf_i+0x144>
 800b488:	1d11      	adds	r1, r2, #4
 800b48a:	6019      	str	r1, [r3, #0]
 800b48c:	6813      	ldr	r3, [r2, #0]
 800b48e:	8aa2      	ldrh	r2, [r4, #20]
 800b490:	801a      	strh	r2, [r3, #0]
 800b492:	2300      	movs	r3, #0
 800b494:	9e04      	ldr	r6, [sp, #16]
 800b496:	6123      	str	r3, [r4, #16]
 800b498:	e054      	b.n	800b544 <_printf_i+0x210>
 800b49a:	681a      	ldr	r2, [r3, #0]
 800b49c:	1d11      	adds	r1, r2, #4
 800b49e:	6019      	str	r1, [r3, #0]
 800b4a0:	6816      	ldr	r6, [r2, #0]
 800b4a2:	2100      	movs	r1, #0
 800b4a4:	6862      	ldr	r2, [r4, #4]
 800b4a6:	0030      	movs	r0, r6
 800b4a8:	f000 f85e 	bl	800b568 <memchr>
 800b4ac:	2800      	cmp	r0, #0
 800b4ae:	d001      	beq.n	800b4b4 <_printf_i+0x180>
 800b4b0:	1b80      	subs	r0, r0, r6
 800b4b2:	6060      	str	r0, [r4, #4]
 800b4b4:	6863      	ldr	r3, [r4, #4]
 800b4b6:	6123      	str	r3, [r4, #16]
 800b4b8:	2300      	movs	r3, #0
 800b4ba:	9a04      	ldr	r2, [sp, #16]
 800b4bc:	7013      	strb	r3, [r2, #0]
 800b4be:	e041      	b.n	800b544 <_printf_i+0x210>
 800b4c0:	6923      	ldr	r3, [r4, #16]
 800b4c2:	0032      	movs	r2, r6
 800b4c4:	9906      	ldr	r1, [sp, #24]
 800b4c6:	9805      	ldr	r0, [sp, #20]
 800b4c8:	9d07      	ldr	r5, [sp, #28]
 800b4ca:	47a8      	blx	r5
 800b4cc:	1c43      	adds	r3, r0, #1
 800b4ce:	d043      	beq.n	800b558 <_printf_i+0x224>
 800b4d0:	6823      	ldr	r3, [r4, #0]
 800b4d2:	2500      	movs	r5, #0
 800b4d4:	079b      	lsls	r3, r3, #30
 800b4d6:	d40f      	bmi.n	800b4f8 <_printf_i+0x1c4>
 800b4d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4da:	68e0      	ldr	r0, [r4, #12]
 800b4dc:	4298      	cmp	r0, r3
 800b4de:	da3d      	bge.n	800b55c <_printf_i+0x228>
 800b4e0:	0018      	movs	r0, r3
 800b4e2:	e03b      	b.n	800b55c <_printf_i+0x228>
 800b4e4:	0022      	movs	r2, r4
 800b4e6:	2301      	movs	r3, #1
 800b4e8:	3219      	adds	r2, #25
 800b4ea:	9906      	ldr	r1, [sp, #24]
 800b4ec:	9805      	ldr	r0, [sp, #20]
 800b4ee:	9e07      	ldr	r6, [sp, #28]
 800b4f0:	47b0      	blx	r6
 800b4f2:	1c43      	adds	r3, r0, #1
 800b4f4:	d030      	beq.n	800b558 <_printf_i+0x224>
 800b4f6:	3501      	adds	r5, #1
 800b4f8:	68e3      	ldr	r3, [r4, #12]
 800b4fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b4fc:	1a9b      	subs	r3, r3, r2
 800b4fe:	429d      	cmp	r5, r3
 800b500:	dbf0      	blt.n	800b4e4 <_printf_i+0x1b0>
 800b502:	e7e9      	b.n	800b4d8 <_printf_i+0x1a4>
 800b504:	2d00      	cmp	r5, #0
 800b506:	d0a9      	beq.n	800b45c <_printf_i+0x128>
 800b508:	9e04      	ldr	r6, [sp, #16]
 800b50a:	0028      	movs	r0, r5
 800b50c:	0039      	movs	r1, r7
 800b50e:	f7f4 fe81 	bl	8000214 <__aeabi_uidivmod>
 800b512:	9b03      	ldr	r3, [sp, #12]
 800b514:	3e01      	subs	r6, #1
 800b516:	5c5b      	ldrb	r3, [r3, r1]
 800b518:	0028      	movs	r0, r5
 800b51a:	7033      	strb	r3, [r6, #0]
 800b51c:	0039      	movs	r1, r7
 800b51e:	f7f4 fdf3 	bl	8000108 <__udivsi3>
 800b522:	1e05      	subs	r5, r0, #0
 800b524:	d1f1      	bne.n	800b50a <_printf_i+0x1d6>
 800b526:	2f08      	cmp	r7, #8
 800b528:	d109      	bne.n	800b53e <_printf_i+0x20a>
 800b52a:	6823      	ldr	r3, [r4, #0]
 800b52c:	07db      	lsls	r3, r3, #31
 800b52e:	d506      	bpl.n	800b53e <_printf_i+0x20a>
 800b530:	6863      	ldr	r3, [r4, #4]
 800b532:	6922      	ldr	r2, [r4, #16]
 800b534:	4293      	cmp	r3, r2
 800b536:	dc02      	bgt.n	800b53e <_printf_i+0x20a>
 800b538:	2330      	movs	r3, #48	; 0x30
 800b53a:	3e01      	subs	r6, #1
 800b53c:	7033      	strb	r3, [r6, #0]
 800b53e:	9b04      	ldr	r3, [sp, #16]
 800b540:	1b9b      	subs	r3, r3, r6
 800b542:	6123      	str	r3, [r4, #16]
 800b544:	9b07      	ldr	r3, [sp, #28]
 800b546:	aa09      	add	r2, sp, #36	; 0x24
 800b548:	9300      	str	r3, [sp, #0]
 800b54a:	0021      	movs	r1, r4
 800b54c:	9b06      	ldr	r3, [sp, #24]
 800b54e:	9805      	ldr	r0, [sp, #20]
 800b550:	f7ff fe82 	bl	800b258 <_printf_common>
 800b554:	1c43      	adds	r3, r0, #1
 800b556:	d1b3      	bne.n	800b4c0 <_printf_i+0x18c>
 800b558:	2001      	movs	r0, #1
 800b55a:	4240      	negs	r0, r0
 800b55c:	b00b      	add	sp, #44	; 0x2c
 800b55e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b560:	0800bd0b 	.word	0x0800bd0b
 800b564:	0800bcfa 	.word	0x0800bcfa

0800b568 <memchr>:
 800b568:	b2c9      	uxtb	r1, r1
 800b56a:	1882      	adds	r2, r0, r2
 800b56c:	4290      	cmp	r0, r2
 800b56e:	d101      	bne.n	800b574 <memchr+0xc>
 800b570:	2000      	movs	r0, #0
 800b572:	4770      	bx	lr
 800b574:	7803      	ldrb	r3, [r0, #0]
 800b576:	428b      	cmp	r3, r1
 800b578:	d0fb      	beq.n	800b572 <memchr+0xa>
 800b57a:	3001      	adds	r0, #1
 800b57c:	e7f6      	b.n	800b56c <memchr+0x4>

0800b57e <memmove>:
 800b57e:	b510      	push	{r4, lr}
 800b580:	4288      	cmp	r0, r1
 800b582:	d902      	bls.n	800b58a <memmove+0xc>
 800b584:	188b      	adds	r3, r1, r2
 800b586:	4298      	cmp	r0, r3
 800b588:	d308      	bcc.n	800b59c <memmove+0x1e>
 800b58a:	2300      	movs	r3, #0
 800b58c:	429a      	cmp	r2, r3
 800b58e:	d007      	beq.n	800b5a0 <memmove+0x22>
 800b590:	5ccc      	ldrb	r4, [r1, r3]
 800b592:	54c4      	strb	r4, [r0, r3]
 800b594:	3301      	adds	r3, #1
 800b596:	e7f9      	b.n	800b58c <memmove+0xe>
 800b598:	5c8b      	ldrb	r3, [r1, r2]
 800b59a:	5483      	strb	r3, [r0, r2]
 800b59c:	3a01      	subs	r2, #1
 800b59e:	d2fb      	bcs.n	800b598 <memmove+0x1a>
 800b5a0:	bd10      	pop	{r4, pc}
	...

0800b5a4 <_free_r>:
 800b5a4:	b570      	push	{r4, r5, r6, lr}
 800b5a6:	0005      	movs	r5, r0
 800b5a8:	2900      	cmp	r1, #0
 800b5aa:	d010      	beq.n	800b5ce <_free_r+0x2a>
 800b5ac:	1f0c      	subs	r4, r1, #4
 800b5ae:	6823      	ldr	r3, [r4, #0]
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	da00      	bge.n	800b5b6 <_free_r+0x12>
 800b5b4:	18e4      	adds	r4, r4, r3
 800b5b6:	0028      	movs	r0, r5
 800b5b8:	f000 f8d4 	bl	800b764 <__malloc_lock>
 800b5bc:	4a1d      	ldr	r2, [pc, #116]	; (800b634 <_free_r+0x90>)
 800b5be:	6813      	ldr	r3, [r2, #0]
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d105      	bne.n	800b5d0 <_free_r+0x2c>
 800b5c4:	6063      	str	r3, [r4, #4]
 800b5c6:	6014      	str	r4, [r2, #0]
 800b5c8:	0028      	movs	r0, r5
 800b5ca:	f000 f8cc 	bl	800b766 <__malloc_unlock>
 800b5ce:	bd70      	pop	{r4, r5, r6, pc}
 800b5d0:	42a3      	cmp	r3, r4
 800b5d2:	d909      	bls.n	800b5e8 <_free_r+0x44>
 800b5d4:	6821      	ldr	r1, [r4, #0]
 800b5d6:	1860      	adds	r0, r4, r1
 800b5d8:	4283      	cmp	r3, r0
 800b5da:	d1f3      	bne.n	800b5c4 <_free_r+0x20>
 800b5dc:	6818      	ldr	r0, [r3, #0]
 800b5de:	685b      	ldr	r3, [r3, #4]
 800b5e0:	1841      	adds	r1, r0, r1
 800b5e2:	6021      	str	r1, [r4, #0]
 800b5e4:	e7ee      	b.n	800b5c4 <_free_r+0x20>
 800b5e6:	0013      	movs	r3, r2
 800b5e8:	685a      	ldr	r2, [r3, #4]
 800b5ea:	2a00      	cmp	r2, #0
 800b5ec:	d001      	beq.n	800b5f2 <_free_r+0x4e>
 800b5ee:	42a2      	cmp	r2, r4
 800b5f0:	d9f9      	bls.n	800b5e6 <_free_r+0x42>
 800b5f2:	6819      	ldr	r1, [r3, #0]
 800b5f4:	1858      	adds	r0, r3, r1
 800b5f6:	42a0      	cmp	r0, r4
 800b5f8:	d10b      	bne.n	800b612 <_free_r+0x6e>
 800b5fa:	6820      	ldr	r0, [r4, #0]
 800b5fc:	1809      	adds	r1, r1, r0
 800b5fe:	1858      	adds	r0, r3, r1
 800b600:	6019      	str	r1, [r3, #0]
 800b602:	4282      	cmp	r2, r0
 800b604:	d1e0      	bne.n	800b5c8 <_free_r+0x24>
 800b606:	6810      	ldr	r0, [r2, #0]
 800b608:	6852      	ldr	r2, [r2, #4]
 800b60a:	1841      	adds	r1, r0, r1
 800b60c:	6019      	str	r1, [r3, #0]
 800b60e:	605a      	str	r2, [r3, #4]
 800b610:	e7da      	b.n	800b5c8 <_free_r+0x24>
 800b612:	42a0      	cmp	r0, r4
 800b614:	d902      	bls.n	800b61c <_free_r+0x78>
 800b616:	230c      	movs	r3, #12
 800b618:	602b      	str	r3, [r5, #0]
 800b61a:	e7d5      	b.n	800b5c8 <_free_r+0x24>
 800b61c:	6821      	ldr	r1, [r4, #0]
 800b61e:	1860      	adds	r0, r4, r1
 800b620:	4282      	cmp	r2, r0
 800b622:	d103      	bne.n	800b62c <_free_r+0x88>
 800b624:	6810      	ldr	r0, [r2, #0]
 800b626:	6852      	ldr	r2, [r2, #4]
 800b628:	1841      	adds	r1, r0, r1
 800b62a:	6021      	str	r1, [r4, #0]
 800b62c:	6062      	str	r2, [r4, #4]
 800b62e:	605c      	str	r4, [r3, #4]
 800b630:	e7ca      	b.n	800b5c8 <_free_r+0x24>
 800b632:	46c0      	nop			; (mov r8, r8)
 800b634:	20000524 	.word	0x20000524

0800b638 <_malloc_r>:
 800b638:	2303      	movs	r3, #3
 800b63a:	b570      	push	{r4, r5, r6, lr}
 800b63c:	1ccd      	adds	r5, r1, #3
 800b63e:	439d      	bics	r5, r3
 800b640:	3508      	adds	r5, #8
 800b642:	0006      	movs	r6, r0
 800b644:	2d0c      	cmp	r5, #12
 800b646:	d21e      	bcs.n	800b686 <_malloc_r+0x4e>
 800b648:	250c      	movs	r5, #12
 800b64a:	42a9      	cmp	r1, r5
 800b64c:	d81d      	bhi.n	800b68a <_malloc_r+0x52>
 800b64e:	0030      	movs	r0, r6
 800b650:	f000 f888 	bl	800b764 <__malloc_lock>
 800b654:	4a25      	ldr	r2, [pc, #148]	; (800b6ec <_malloc_r+0xb4>)
 800b656:	6814      	ldr	r4, [r2, #0]
 800b658:	0021      	movs	r1, r4
 800b65a:	2900      	cmp	r1, #0
 800b65c:	d119      	bne.n	800b692 <_malloc_r+0x5a>
 800b65e:	4c24      	ldr	r4, [pc, #144]	; (800b6f0 <_malloc_r+0xb8>)
 800b660:	6823      	ldr	r3, [r4, #0]
 800b662:	2b00      	cmp	r3, #0
 800b664:	d103      	bne.n	800b66e <_malloc_r+0x36>
 800b666:	0030      	movs	r0, r6
 800b668:	f000 f86a 	bl	800b740 <_sbrk_r>
 800b66c:	6020      	str	r0, [r4, #0]
 800b66e:	0029      	movs	r1, r5
 800b670:	0030      	movs	r0, r6
 800b672:	f000 f865 	bl	800b740 <_sbrk_r>
 800b676:	1c43      	adds	r3, r0, #1
 800b678:	d12c      	bne.n	800b6d4 <_malloc_r+0x9c>
 800b67a:	230c      	movs	r3, #12
 800b67c:	0030      	movs	r0, r6
 800b67e:	6033      	str	r3, [r6, #0]
 800b680:	f000 f871 	bl	800b766 <__malloc_unlock>
 800b684:	e003      	b.n	800b68e <_malloc_r+0x56>
 800b686:	2d00      	cmp	r5, #0
 800b688:	dadf      	bge.n	800b64a <_malloc_r+0x12>
 800b68a:	230c      	movs	r3, #12
 800b68c:	6033      	str	r3, [r6, #0]
 800b68e:	2000      	movs	r0, #0
 800b690:	bd70      	pop	{r4, r5, r6, pc}
 800b692:	680b      	ldr	r3, [r1, #0]
 800b694:	1b5b      	subs	r3, r3, r5
 800b696:	d41a      	bmi.n	800b6ce <_malloc_r+0x96>
 800b698:	2b0b      	cmp	r3, #11
 800b69a:	d903      	bls.n	800b6a4 <_malloc_r+0x6c>
 800b69c:	600b      	str	r3, [r1, #0]
 800b69e:	18cc      	adds	r4, r1, r3
 800b6a0:	6025      	str	r5, [r4, #0]
 800b6a2:	e003      	b.n	800b6ac <_malloc_r+0x74>
 800b6a4:	428c      	cmp	r4, r1
 800b6a6:	d10e      	bne.n	800b6c6 <_malloc_r+0x8e>
 800b6a8:	6863      	ldr	r3, [r4, #4]
 800b6aa:	6013      	str	r3, [r2, #0]
 800b6ac:	0030      	movs	r0, r6
 800b6ae:	f000 f85a 	bl	800b766 <__malloc_unlock>
 800b6b2:	0020      	movs	r0, r4
 800b6b4:	2207      	movs	r2, #7
 800b6b6:	300b      	adds	r0, #11
 800b6b8:	1d23      	adds	r3, r4, #4
 800b6ba:	4390      	bics	r0, r2
 800b6bc:	1ac3      	subs	r3, r0, r3
 800b6be:	d0e7      	beq.n	800b690 <_malloc_r+0x58>
 800b6c0:	425a      	negs	r2, r3
 800b6c2:	50e2      	str	r2, [r4, r3]
 800b6c4:	e7e4      	b.n	800b690 <_malloc_r+0x58>
 800b6c6:	684b      	ldr	r3, [r1, #4]
 800b6c8:	6063      	str	r3, [r4, #4]
 800b6ca:	000c      	movs	r4, r1
 800b6cc:	e7ee      	b.n	800b6ac <_malloc_r+0x74>
 800b6ce:	000c      	movs	r4, r1
 800b6d0:	6849      	ldr	r1, [r1, #4]
 800b6d2:	e7c2      	b.n	800b65a <_malloc_r+0x22>
 800b6d4:	2303      	movs	r3, #3
 800b6d6:	1cc4      	adds	r4, r0, #3
 800b6d8:	439c      	bics	r4, r3
 800b6da:	42a0      	cmp	r0, r4
 800b6dc:	d0e0      	beq.n	800b6a0 <_malloc_r+0x68>
 800b6de:	1a21      	subs	r1, r4, r0
 800b6e0:	0030      	movs	r0, r6
 800b6e2:	f000 f82d 	bl	800b740 <_sbrk_r>
 800b6e6:	1c43      	adds	r3, r0, #1
 800b6e8:	d1da      	bne.n	800b6a0 <_malloc_r+0x68>
 800b6ea:	e7c6      	b.n	800b67a <_malloc_r+0x42>
 800b6ec:	20000524 	.word	0x20000524
 800b6f0:	20000528 	.word	0x20000528

0800b6f4 <_realloc_r>:
 800b6f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6f6:	0007      	movs	r7, r0
 800b6f8:	000d      	movs	r5, r1
 800b6fa:	0016      	movs	r6, r2
 800b6fc:	2900      	cmp	r1, #0
 800b6fe:	d105      	bne.n	800b70c <_realloc_r+0x18>
 800b700:	0011      	movs	r1, r2
 800b702:	f7ff ff99 	bl	800b638 <_malloc_r>
 800b706:	0004      	movs	r4, r0
 800b708:	0020      	movs	r0, r4
 800b70a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b70c:	2a00      	cmp	r2, #0
 800b70e:	d103      	bne.n	800b718 <_realloc_r+0x24>
 800b710:	f7ff ff48 	bl	800b5a4 <_free_r>
 800b714:	0034      	movs	r4, r6
 800b716:	e7f7      	b.n	800b708 <_realloc_r+0x14>
 800b718:	f000 f826 	bl	800b768 <_malloc_usable_size_r>
 800b71c:	002c      	movs	r4, r5
 800b71e:	4286      	cmp	r6, r0
 800b720:	d9f2      	bls.n	800b708 <_realloc_r+0x14>
 800b722:	0031      	movs	r1, r6
 800b724:	0038      	movs	r0, r7
 800b726:	f7ff ff87 	bl	800b638 <_malloc_r>
 800b72a:	1e04      	subs	r4, r0, #0
 800b72c:	d0ec      	beq.n	800b708 <_realloc_r+0x14>
 800b72e:	0029      	movs	r1, r5
 800b730:	0032      	movs	r2, r6
 800b732:	f7ff fbf5 	bl	800af20 <memcpy>
 800b736:	0029      	movs	r1, r5
 800b738:	0038      	movs	r0, r7
 800b73a:	f7ff ff33 	bl	800b5a4 <_free_r>
 800b73e:	e7e3      	b.n	800b708 <_realloc_r+0x14>

0800b740 <_sbrk_r>:
 800b740:	2300      	movs	r3, #0
 800b742:	b570      	push	{r4, r5, r6, lr}
 800b744:	4c06      	ldr	r4, [pc, #24]	; (800b760 <_sbrk_r+0x20>)
 800b746:	0005      	movs	r5, r0
 800b748:	0008      	movs	r0, r1
 800b74a:	6023      	str	r3, [r4, #0]
 800b74c:	f000 f95e 	bl	800ba0c <_sbrk>
 800b750:	1c43      	adds	r3, r0, #1
 800b752:	d103      	bne.n	800b75c <_sbrk_r+0x1c>
 800b754:	6823      	ldr	r3, [r4, #0]
 800b756:	2b00      	cmp	r3, #0
 800b758:	d000      	beq.n	800b75c <_sbrk_r+0x1c>
 800b75a:	602b      	str	r3, [r5, #0]
 800b75c:	bd70      	pop	{r4, r5, r6, pc}
 800b75e:	46c0      	nop			; (mov r8, r8)
 800b760:	20004214 	.word	0x20004214

0800b764 <__malloc_lock>:
 800b764:	4770      	bx	lr

0800b766 <__malloc_unlock>:
 800b766:	4770      	bx	lr

0800b768 <_malloc_usable_size_r>:
 800b768:	1f0b      	subs	r3, r1, #4
 800b76a:	681b      	ldr	r3, [r3, #0]
 800b76c:	1f18      	subs	r0, r3, #4
 800b76e:	2b00      	cmp	r3, #0
 800b770:	da01      	bge.n	800b776 <_malloc_usable_size_r+0xe>
 800b772:	580b      	ldr	r3, [r1, r0]
 800b774:	18c0      	adds	r0, r0, r3
 800b776:	4770      	bx	lr

0800b778 <ceil>:
 800b778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b77a:	004b      	lsls	r3, r1, #1
 800b77c:	4a39      	ldr	r2, [pc, #228]	; (800b864 <ceil+0xec>)
 800b77e:	0d5b      	lsrs	r3, r3, #21
 800b780:	b085      	sub	sp, #20
 800b782:	189e      	adds	r6, r3, r2
 800b784:	9003      	str	r0, [sp, #12]
 800b786:	000c      	movs	r4, r1
 800b788:	0005      	movs	r5, r0
 800b78a:	2e13      	cmp	r6, #19
 800b78c:	dc32      	bgt.n	800b7f4 <ceil+0x7c>
 800b78e:	2e00      	cmp	r6, #0
 800b790:	da13      	bge.n	800b7ba <ceil+0x42>
 800b792:	4a35      	ldr	r2, [pc, #212]	; (800b868 <ceil+0xf0>)
 800b794:	4b35      	ldr	r3, [pc, #212]	; (800b86c <ceil+0xf4>)
 800b796:	f7f4 ff69 	bl	800066c <__aeabi_dadd>
 800b79a:	2200      	movs	r2, #0
 800b79c:	2300      	movs	r3, #0
 800b79e:	f7f4 fe53 	bl	8000448 <__aeabi_dcmpgt>
 800b7a2:	2800      	cmp	r0, #0
 800b7a4:	d006      	beq.n	800b7b4 <ceil+0x3c>
 800b7a6:	2c00      	cmp	r4, #0
 800b7a8:	db57      	blt.n	800b85a <ceil+0xe2>
 800b7aa:	432c      	orrs	r4, r5
 800b7ac:	2500      	movs	r5, #0
 800b7ae:	42ac      	cmp	r4, r5
 800b7b0:	d000      	beq.n	800b7b4 <ceil+0x3c>
 800b7b2:	4c2f      	ldr	r4, [pc, #188]	; (800b870 <ceil+0xf8>)
 800b7b4:	0028      	movs	r0, r5
 800b7b6:	0021      	movs	r1, r4
 800b7b8:	e026      	b.n	800b808 <ceil+0x90>
 800b7ba:	4f2e      	ldr	r7, [pc, #184]	; (800b874 <ceil+0xfc>)
 800b7bc:	4137      	asrs	r7, r6
 800b7be:	003b      	movs	r3, r7
 800b7c0:	400b      	ands	r3, r1
 800b7c2:	4303      	orrs	r3, r0
 800b7c4:	d020      	beq.n	800b808 <ceil+0x90>
 800b7c6:	9000      	str	r0, [sp, #0]
 800b7c8:	9101      	str	r1, [sp, #4]
 800b7ca:	4a27      	ldr	r2, [pc, #156]	; (800b868 <ceil+0xf0>)
 800b7cc:	4b27      	ldr	r3, [pc, #156]	; (800b86c <ceil+0xf4>)
 800b7ce:	9800      	ldr	r0, [sp, #0]
 800b7d0:	9901      	ldr	r1, [sp, #4]
 800b7d2:	f7f4 ff4b 	bl	800066c <__aeabi_dadd>
 800b7d6:	2200      	movs	r2, #0
 800b7d8:	2300      	movs	r3, #0
 800b7da:	f7f4 fe35 	bl	8000448 <__aeabi_dcmpgt>
 800b7de:	2800      	cmp	r0, #0
 800b7e0:	d0e8      	beq.n	800b7b4 <ceil+0x3c>
 800b7e2:	2c00      	cmp	r4, #0
 800b7e4:	dd03      	ble.n	800b7ee <ceil+0x76>
 800b7e6:	2380      	movs	r3, #128	; 0x80
 800b7e8:	035b      	lsls	r3, r3, #13
 800b7ea:	4133      	asrs	r3, r6
 800b7ec:	18e4      	adds	r4, r4, r3
 800b7ee:	43bc      	bics	r4, r7
 800b7f0:	2500      	movs	r5, #0
 800b7f2:	e7df      	b.n	800b7b4 <ceil+0x3c>
 800b7f4:	2e33      	cmp	r6, #51	; 0x33
 800b7f6:	dd09      	ble.n	800b80c <ceil+0x94>
 800b7f8:	2380      	movs	r3, #128	; 0x80
 800b7fa:	00db      	lsls	r3, r3, #3
 800b7fc:	429e      	cmp	r6, r3
 800b7fe:	d103      	bne.n	800b808 <ceil+0x90>
 800b800:	0002      	movs	r2, r0
 800b802:	000b      	movs	r3, r1
 800b804:	f7f4 ff32 	bl	800066c <__aeabi_dadd>
 800b808:	b005      	add	sp, #20
 800b80a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b80c:	2701      	movs	r7, #1
 800b80e:	4a1a      	ldr	r2, [pc, #104]	; (800b878 <ceil+0x100>)
 800b810:	427f      	negs	r7, r7
 800b812:	189b      	adds	r3, r3, r2
 800b814:	40df      	lsrs	r7, r3
 800b816:	4207      	tst	r7, r0
 800b818:	d0f6      	beq.n	800b808 <ceil+0x90>
 800b81a:	9000      	str	r0, [sp, #0]
 800b81c:	9101      	str	r1, [sp, #4]
 800b81e:	4a12      	ldr	r2, [pc, #72]	; (800b868 <ceil+0xf0>)
 800b820:	4b12      	ldr	r3, [pc, #72]	; (800b86c <ceil+0xf4>)
 800b822:	9800      	ldr	r0, [sp, #0]
 800b824:	9901      	ldr	r1, [sp, #4]
 800b826:	f7f4 ff21 	bl	800066c <__aeabi_dadd>
 800b82a:	2200      	movs	r2, #0
 800b82c:	2300      	movs	r3, #0
 800b82e:	f7f4 fe0b 	bl	8000448 <__aeabi_dcmpgt>
 800b832:	2800      	cmp	r0, #0
 800b834:	d0be      	beq.n	800b7b4 <ceil+0x3c>
 800b836:	2c00      	cmp	r4, #0
 800b838:	dd02      	ble.n	800b840 <ceil+0xc8>
 800b83a:	2e14      	cmp	r6, #20
 800b83c:	d102      	bne.n	800b844 <ceil+0xcc>
 800b83e:	3401      	adds	r4, #1
 800b840:	43bd      	bics	r5, r7
 800b842:	e7b7      	b.n	800b7b4 <ceil+0x3c>
 800b844:	2334      	movs	r3, #52	; 0x34
 800b846:	1b9e      	subs	r6, r3, r6
 800b848:	3b33      	subs	r3, #51	; 0x33
 800b84a:	40b3      	lsls	r3, r6
 800b84c:	18ed      	adds	r5, r5, r3
 800b84e:	9b03      	ldr	r3, [sp, #12]
 800b850:	429d      	cmp	r5, r3
 800b852:	419b      	sbcs	r3, r3
 800b854:	425b      	negs	r3, r3
 800b856:	18e4      	adds	r4, r4, r3
 800b858:	e7f2      	b.n	800b840 <ceil+0xc8>
 800b85a:	2480      	movs	r4, #128	; 0x80
 800b85c:	2500      	movs	r5, #0
 800b85e:	0624      	lsls	r4, r4, #24
 800b860:	e7a8      	b.n	800b7b4 <ceil+0x3c>
 800b862:	46c0      	nop			; (mov r8, r8)
 800b864:	fffffc01 	.word	0xfffffc01
 800b868:	8800759c 	.word	0x8800759c
 800b86c:	7e37e43c 	.word	0x7e37e43c
 800b870:	3ff00000 	.word	0x3ff00000
 800b874:	000fffff 	.word	0x000fffff
 800b878:	fffffbed 	.word	0xfffffbed

0800b87c <floor>:
 800b87c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b87e:	004b      	lsls	r3, r1, #1
 800b880:	4a39      	ldr	r2, [pc, #228]	; (800b968 <floor+0xec>)
 800b882:	0d5b      	lsrs	r3, r3, #21
 800b884:	b085      	sub	sp, #20
 800b886:	189e      	adds	r6, r3, r2
 800b888:	9003      	str	r0, [sp, #12]
 800b88a:	000c      	movs	r4, r1
 800b88c:	0005      	movs	r5, r0
 800b88e:	2e13      	cmp	r6, #19
 800b890:	dc34      	bgt.n	800b8fc <floor+0x80>
 800b892:	2e00      	cmp	r6, #0
 800b894:	da15      	bge.n	800b8c2 <floor+0x46>
 800b896:	4a35      	ldr	r2, [pc, #212]	; (800b96c <floor+0xf0>)
 800b898:	4b35      	ldr	r3, [pc, #212]	; (800b970 <floor+0xf4>)
 800b89a:	f7f4 fee7 	bl	800066c <__aeabi_dadd>
 800b89e:	2200      	movs	r2, #0
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	f7f4 fdd1 	bl	8000448 <__aeabi_dcmpgt>
 800b8a6:	2800      	cmp	r0, #0
 800b8a8:	d008      	beq.n	800b8bc <floor+0x40>
 800b8aa:	2c00      	cmp	r4, #0
 800b8ac:	da59      	bge.n	800b962 <floor+0xe6>
 800b8ae:	0063      	lsls	r3, r4, #1
 800b8b0:	085b      	lsrs	r3, r3, #1
 800b8b2:	432b      	orrs	r3, r5
 800b8b4:	2500      	movs	r5, #0
 800b8b6:	42ab      	cmp	r3, r5
 800b8b8:	d000      	beq.n	800b8bc <floor+0x40>
 800b8ba:	4c2e      	ldr	r4, [pc, #184]	; (800b974 <floor+0xf8>)
 800b8bc:	0028      	movs	r0, r5
 800b8be:	0021      	movs	r1, r4
 800b8c0:	e026      	b.n	800b910 <floor+0x94>
 800b8c2:	4f2d      	ldr	r7, [pc, #180]	; (800b978 <floor+0xfc>)
 800b8c4:	4137      	asrs	r7, r6
 800b8c6:	003b      	movs	r3, r7
 800b8c8:	400b      	ands	r3, r1
 800b8ca:	4303      	orrs	r3, r0
 800b8cc:	d020      	beq.n	800b910 <floor+0x94>
 800b8ce:	9000      	str	r0, [sp, #0]
 800b8d0:	9101      	str	r1, [sp, #4]
 800b8d2:	4a26      	ldr	r2, [pc, #152]	; (800b96c <floor+0xf0>)
 800b8d4:	4b26      	ldr	r3, [pc, #152]	; (800b970 <floor+0xf4>)
 800b8d6:	9800      	ldr	r0, [sp, #0]
 800b8d8:	9901      	ldr	r1, [sp, #4]
 800b8da:	f7f4 fec7 	bl	800066c <__aeabi_dadd>
 800b8de:	2200      	movs	r2, #0
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	f7f4 fdb1 	bl	8000448 <__aeabi_dcmpgt>
 800b8e6:	2800      	cmp	r0, #0
 800b8e8:	d0e8      	beq.n	800b8bc <floor+0x40>
 800b8ea:	2c00      	cmp	r4, #0
 800b8ec:	da03      	bge.n	800b8f6 <floor+0x7a>
 800b8ee:	2380      	movs	r3, #128	; 0x80
 800b8f0:	035b      	lsls	r3, r3, #13
 800b8f2:	4133      	asrs	r3, r6
 800b8f4:	18e4      	adds	r4, r4, r3
 800b8f6:	43bc      	bics	r4, r7
 800b8f8:	2500      	movs	r5, #0
 800b8fa:	e7df      	b.n	800b8bc <floor+0x40>
 800b8fc:	2e33      	cmp	r6, #51	; 0x33
 800b8fe:	dd09      	ble.n	800b914 <floor+0x98>
 800b900:	2380      	movs	r3, #128	; 0x80
 800b902:	00db      	lsls	r3, r3, #3
 800b904:	429e      	cmp	r6, r3
 800b906:	d103      	bne.n	800b910 <floor+0x94>
 800b908:	0002      	movs	r2, r0
 800b90a:	000b      	movs	r3, r1
 800b90c:	f7f4 feae 	bl	800066c <__aeabi_dadd>
 800b910:	b005      	add	sp, #20
 800b912:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b914:	2701      	movs	r7, #1
 800b916:	4a19      	ldr	r2, [pc, #100]	; (800b97c <floor+0x100>)
 800b918:	427f      	negs	r7, r7
 800b91a:	189b      	adds	r3, r3, r2
 800b91c:	40df      	lsrs	r7, r3
 800b91e:	4207      	tst	r7, r0
 800b920:	d0f6      	beq.n	800b910 <floor+0x94>
 800b922:	9000      	str	r0, [sp, #0]
 800b924:	9101      	str	r1, [sp, #4]
 800b926:	4a11      	ldr	r2, [pc, #68]	; (800b96c <floor+0xf0>)
 800b928:	4b11      	ldr	r3, [pc, #68]	; (800b970 <floor+0xf4>)
 800b92a:	9800      	ldr	r0, [sp, #0]
 800b92c:	9901      	ldr	r1, [sp, #4]
 800b92e:	f7f4 fe9d 	bl	800066c <__aeabi_dadd>
 800b932:	2200      	movs	r2, #0
 800b934:	2300      	movs	r3, #0
 800b936:	f7f4 fd87 	bl	8000448 <__aeabi_dcmpgt>
 800b93a:	2800      	cmp	r0, #0
 800b93c:	d0be      	beq.n	800b8bc <floor+0x40>
 800b93e:	2c00      	cmp	r4, #0
 800b940:	da02      	bge.n	800b948 <floor+0xcc>
 800b942:	2e14      	cmp	r6, #20
 800b944:	d102      	bne.n	800b94c <floor+0xd0>
 800b946:	3401      	adds	r4, #1
 800b948:	43bd      	bics	r5, r7
 800b94a:	e7b7      	b.n	800b8bc <floor+0x40>
 800b94c:	2334      	movs	r3, #52	; 0x34
 800b94e:	1b9e      	subs	r6, r3, r6
 800b950:	3b33      	subs	r3, #51	; 0x33
 800b952:	40b3      	lsls	r3, r6
 800b954:	18ed      	adds	r5, r5, r3
 800b956:	9b03      	ldr	r3, [sp, #12]
 800b958:	429d      	cmp	r5, r3
 800b95a:	419b      	sbcs	r3, r3
 800b95c:	425b      	negs	r3, r3
 800b95e:	18e4      	adds	r4, r4, r3
 800b960:	e7f2      	b.n	800b948 <floor+0xcc>
 800b962:	2500      	movs	r5, #0
 800b964:	002c      	movs	r4, r5
 800b966:	e7a9      	b.n	800b8bc <floor+0x40>
 800b968:	fffffc01 	.word	0xfffffc01
 800b96c:	8800759c 	.word	0x8800759c
 800b970:	7e37e43c 	.word	0x7e37e43c
 800b974:	bff00000 	.word	0xbff00000
 800b978:	000fffff 	.word	0x000fffff
 800b97c:	fffffbed 	.word	0xfffffbed

0800b980 <round>:
 800b980:	b570      	push	{r4, r5, r6, lr}
 800b982:	004a      	lsls	r2, r1, #1
 800b984:	4d1d      	ldr	r5, [pc, #116]	; (800b9fc <round+0x7c>)
 800b986:	0d52      	lsrs	r2, r2, #21
 800b988:	1955      	adds	r5, r2, r5
 800b98a:	000e      	movs	r6, r1
 800b98c:	2d13      	cmp	r5, #19
 800b98e:	dc18      	bgt.n	800b9c2 <round+0x42>
 800b990:	2d00      	cmp	r5, #0
 800b992:	da09      	bge.n	800b9a8 <round+0x28>
 800b994:	0fcb      	lsrs	r3, r1, #31
 800b996:	07db      	lsls	r3, r3, #31
 800b998:	2200      	movs	r2, #0
 800b99a:	1c69      	adds	r1, r5, #1
 800b99c:	d101      	bne.n	800b9a2 <round+0x22>
 800b99e:	4918      	ldr	r1, [pc, #96]	; (800ba00 <round+0x80>)
 800b9a0:	430b      	orrs	r3, r1
 800b9a2:	0019      	movs	r1, r3
 800b9a4:	0010      	movs	r0, r2
 800b9a6:	e016      	b.n	800b9d6 <round+0x56>
 800b9a8:	4a16      	ldr	r2, [pc, #88]	; (800ba04 <round+0x84>)
 800b9aa:	412a      	asrs	r2, r5
 800b9ac:	420a      	tst	r2, r1
 800b9ae:	d101      	bne.n	800b9b4 <round+0x34>
 800b9b0:	2800      	cmp	r0, #0
 800b9b2:	d010      	beq.n	800b9d6 <round+0x56>
 800b9b4:	2380      	movs	r3, #128	; 0x80
 800b9b6:	031b      	lsls	r3, r3, #12
 800b9b8:	412b      	asrs	r3, r5
 800b9ba:	199b      	adds	r3, r3, r6
 800b9bc:	4393      	bics	r3, r2
 800b9be:	2200      	movs	r2, #0
 800b9c0:	e7ef      	b.n	800b9a2 <round+0x22>
 800b9c2:	2d33      	cmp	r5, #51	; 0x33
 800b9c4:	dd08      	ble.n	800b9d8 <round+0x58>
 800b9c6:	2380      	movs	r3, #128	; 0x80
 800b9c8:	00db      	lsls	r3, r3, #3
 800b9ca:	429d      	cmp	r5, r3
 800b9cc:	d103      	bne.n	800b9d6 <round+0x56>
 800b9ce:	0002      	movs	r2, r0
 800b9d0:	000b      	movs	r3, r1
 800b9d2:	f7f4 fe4b 	bl	800066c <__aeabi_dadd>
 800b9d6:	bd70      	pop	{r4, r5, r6, pc}
 800b9d8:	4e0b      	ldr	r6, [pc, #44]	; (800ba08 <round+0x88>)
 800b9da:	1992      	adds	r2, r2, r6
 800b9dc:	2601      	movs	r6, #1
 800b9de:	4276      	negs	r6, r6
 800b9e0:	40d6      	lsrs	r6, r2
 800b9e2:	4206      	tst	r6, r0
 800b9e4:	d0f7      	beq.n	800b9d6 <round+0x56>
 800b9e6:	2233      	movs	r2, #51	; 0x33
 800b9e8:	1b55      	subs	r5, r2, r5
 800b9ea:	3a32      	subs	r2, #50	; 0x32
 800b9ec:	40aa      	lsls	r2, r5
 800b9ee:	1812      	adds	r2, r2, r0
 800b9f0:	4282      	cmp	r2, r0
 800b9f2:	41a4      	sbcs	r4, r4
 800b9f4:	4264      	negs	r4, r4
 800b9f6:	190b      	adds	r3, r1, r4
 800b9f8:	43b2      	bics	r2, r6
 800b9fa:	e7d2      	b.n	800b9a2 <round+0x22>
 800b9fc:	fffffc01 	.word	0xfffffc01
 800ba00:	3ff00000 	.word	0x3ff00000
 800ba04:	000fffff 	.word	0x000fffff
 800ba08:	fffffbed 	.word	0xfffffbed

0800ba0c <_sbrk>:
 800ba0c:	4b05      	ldr	r3, [pc, #20]	; (800ba24 <_sbrk+0x18>)
 800ba0e:	0002      	movs	r2, r0
 800ba10:	6819      	ldr	r1, [r3, #0]
 800ba12:	2900      	cmp	r1, #0
 800ba14:	d101      	bne.n	800ba1a <_sbrk+0xe>
 800ba16:	4904      	ldr	r1, [pc, #16]	; (800ba28 <_sbrk+0x1c>)
 800ba18:	6019      	str	r1, [r3, #0]
 800ba1a:	6818      	ldr	r0, [r3, #0]
 800ba1c:	1882      	adds	r2, r0, r2
 800ba1e:	601a      	str	r2, [r3, #0]
 800ba20:	4770      	bx	lr
 800ba22:	46c0      	nop			; (mov r8, r8)
 800ba24:	2000052c 	.word	0x2000052c
 800ba28:	20004218 	.word	0x20004218

0800ba2c <_init>:
 800ba2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba2e:	46c0      	nop			; (mov r8, r8)
 800ba30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba32:	bc08      	pop	{r3}
 800ba34:	469e      	mov	lr, r3
 800ba36:	4770      	bx	lr

0800ba38 <_fini>:
 800ba38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba3a:	46c0      	nop			; (mov r8, r8)
 800ba3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba3e:	bc08      	pop	{r3}
 800ba40:	469e      	mov	lr, r3
 800ba42:	4770      	bx	lr
