{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686782865928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686782865932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 01:47:45 2023 " "Processing started: Thu Jun 15 01:47:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686782865932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782865932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eru446 -c eru446 " "Command: quartus_map --read_settings_files=on --write_settings_files=off eru446 -c eru446" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782865932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686782866358 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686782866359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/controller_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/controller_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_v2 " "Found entity 1: Controller_v2" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/conditionallogicunit.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/conditionallogicunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 combinationalLogicUnit " "Found entity 1: combinationalLogicUnit" {  } { { "codes/conditionalLogicUnit.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/conditionalLogicUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/decoderunit.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/decoderunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderUnit " "Found entity 1: decoderUnit" {  } { { "codes/decoderUnit.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/decoderUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "codes/shifter.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/register_sync_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/register_sync_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_sync_rw " "Found entity 1: Register_sync_rw" {  } { { "codes/Register_sync_rw.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/register_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/register_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_simple " "Found entity 1: Register_simple" {  } { { "codes/Register_simple.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_file " "Found entity 1: Register_file" {  } { { "codes/Register_file.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/mux_16to1.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/mux_16to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16to1 " "Found entity 1: Mux_16to1" {  } { { "codes/Mux_16to1.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Mux_16to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/mux_4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/mux_4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "codes/Mux_4to1.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/mux_2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/mux_2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Found entity 1: Mux_2to1" {  } { { "codes/Mux_2to1.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Mux_2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "codes/Memory.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_memory " "Found entity 1: Instruction_memory" {  } { { "codes/Instruction_memory.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/extender.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 Extender " "Found entity 1: Extender" {  } { { "codes/Extender.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Extender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/decoder_4to16.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/decoder_4to16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_4to16 " "Found entity 1: Decoder_4to16" {  } { { "codes/Decoder_4to16.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Decoder_4to16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/decoder_2to4.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/decoder_2to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "codes/Decoder_2to4.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "codes/ALU.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "codes/Adder.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eru446.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eru446.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 eru446 " "Found entity 1: eru446" {  } { { "eru446.bdf" "" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/constantvaluegenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/constantvaluegenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 constantValueGenerator " "Found entity 1: constantValueGenerator" {  } { { "codes/constantValueGenerator.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/constantValueGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/register_exec.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/register_exec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_exec " "Found entity 1: Register_exec" {  } { { "codes/Register_exec.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_exec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/register_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/register_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_mem " "Found entity 1: Register_mem" {  } { { "codes/Register_mem.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/register_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/register_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_wb " "Found entity 1: Register_wb" {  } { { "codes/Register_wb.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_wb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 conditioncheck " "Found entity 1: conditioncheck" {  } { { "codes/conditioncheck.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/conditioncheck.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "codes/controller.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/hazardunit.v 1 1 " "Found 1 design units, including 1 entities, in source file codes/hazardunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazardUnit " "Found entity 1: hazardUnit" {  } { { "codes/hazardUnit.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/hazardUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686782873425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873425 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "shifter shifter.v(13) " "Verilog HDL Parameter Declaration warning at shifter.v(13): Parameter Declaration in module \"shifter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "codes/shifter.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/shifter.v" 13 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686782873426 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(24) " "Verilog HDL Parameter Declaration warning at ALU.v(24): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "codes/ALU.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/ALU.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686782873428 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eru446 " "Elaborating entity \"eru446\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686782873460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_wb Register_wb:reg_wb " "Elaborating entity \"Register_wb\" for hierarchy \"Register_wb:reg_wb\"" {  } { { "eru446.bdf" "reg_wb" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { -56 5992 6240 120 "reg_wb" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_mem Register_mem:reg_mem " "Elaborating entity \"Register_mem\" for hierarchy \"Register_mem:reg_mem\"" {  } { { "eru446.bdf" "reg_mem" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { -8 5024 5296 200 "reg_mem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditioncheck conditioncheck:condchecker " "Elaborating entity \"conditioncheck\" for hierarchy \"conditioncheck:condchecker\"" {  } { { "eru446.bdf" "condchecker" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { -288 3632 3824 -112 "condchecker" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_exec Register_exec:reg_exec " "Elaborating entity \"Register_exec\" for hierarchy \"Register_exec:reg_exec\"" {  } { { "eru446.bdf" "reg_exec" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { -8 3184 3440 296 "reg_exec" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_v2 Controller_v2:controller2 " "Elaborating entity \"Controller_v2\" for hierarchy \"Controller_v2:controller2\"" {  } { { "eru446.bdf" "controller2" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { -360 2152 2376 -88 "controller2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873473 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller_v2.v(22) " "Verilog HDL Case Statement warning at controller_v2.v(22): incomplete case statement has no default case item" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1686782873474 "|eru446|Controller_v2:controller2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrcD controller_v2.v(22) " "Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable \"PCSrcD\", which holds its previous value in one or more paths through the always construct" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686782873474 "|eru446|Controller_v2:controller2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BranchD controller_v2.v(22) " "Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable \"BranchD\", which holds its previous value in one or more paths through the always construct" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686782873474 "|eru446|Controller_v2:controller2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWriteD controller_v2.v(22) " "Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable \"RegWriteD\", which holds its previous value in one or more paths through the always construct" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686782873474 "|eru446|Controller_v2:controller2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWriteD controller_v2.v(22) " "Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable \"MemWriteD\", which holds its previous value in one or more paths through the always construct" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686782873474 "|eru446|Controller_v2:controller2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoRegD controller_v2.v(22) " "Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable \"MemtoRegD\", which holds its previous value in one or more paths through the always construct" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686782873474 "|eru446|Controller_v2:controller2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControlD controller_v2.v(22) " "Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable \"ALUControlD\", which holds its previous value in one or more paths through the always construct" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrcD controller_v2.v(22) " "Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable \"ALUSrcD\", which holds its previous value in one or more paths through the always construct" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FlagWriteD controller_v2.v(22) " "Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable \"FlagWriteD\", which holds its previous value in one or more paths through the always construct" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrcD controller_v2.v(22) " "Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable \"ImmSrcD\", which holds its previous value in one or more paths through the always construct" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegSrcD controller_v2.v(22) " "Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable \"RegSrcD\", which holds its previous value in one or more paths through the always construct" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shamtReg controller_v2.v(22) " "Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable \"shamtReg\", which holds its previous value in one or more paths through the always construct" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shReg controller_v2.v(22) " "Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable \"shReg\", which holds its previous value in one or more paths through the always construct" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shamtImm controller_v2.v(22) " "Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable \"shamtImm\", which holds its previous value in one or more paths through the always construct" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shImm controller_v2.v(22) " "Verilog HDL Always Construct warning at controller_v2.v(22): inferring latch(es) for variable \"shImm\", which holds its previous value in one or more paths through the always construct" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shImm\[0\] controller_v2.v(22) " "Inferred latch for \"shImm\[0\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shImm\[1\] controller_v2.v(22) " "Inferred latch for \"shImm\[1\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamtImm\[0\] controller_v2.v(22) " "Inferred latch for \"shamtImm\[0\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamtImm\[1\] controller_v2.v(22) " "Inferred latch for \"shamtImm\[1\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamtImm\[2\] controller_v2.v(22) " "Inferred latch for \"shamtImm\[2\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamtImm\[3\] controller_v2.v(22) " "Inferred latch for \"shamtImm\[3\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamtImm\[4\] controller_v2.v(22) " "Inferred latch for \"shamtImm\[4\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shReg\[0\] controller_v2.v(22) " "Inferred latch for \"shReg\[0\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shReg\[1\] controller_v2.v(22) " "Inferred latch for \"shReg\[1\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamtReg\[0\] controller_v2.v(22) " "Inferred latch for \"shamtReg\[0\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamtReg\[1\] controller_v2.v(22) " "Inferred latch for \"shamtReg\[1\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamtReg\[2\] controller_v2.v(22) " "Inferred latch for \"shamtReg\[2\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamtReg\[3\] controller_v2.v(22) " "Inferred latch for \"shamtReg\[3\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shamtReg\[4\] controller_v2.v(22) " "Inferred latch for \"shamtReg\[4\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrcD\[0\] controller_v2.v(22) " "Inferred latch for \"RegSrcD\[0\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrcD\[1\] controller_v2.v(22) " "Inferred latch for \"RegSrcD\[1\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrcD\[0\] controller_v2.v(22) " "Inferred latch for \"ImmSrcD\[0\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrcD\[1\] controller_v2.v(22) " "Inferred latch for \"ImmSrcD\[1\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FlagWriteD controller_v2.v(22) " "Inferred latch for \"FlagWriteD\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrcD controller_v2.v(22) " "Inferred latch for \"ALUSrcD\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[0\] controller_v2.v(22) " "Inferred latch for \"ALUControlD\[0\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[1\] controller_v2.v(22) " "Inferred latch for \"ALUControlD\[1\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[2\] controller_v2.v(22) " "Inferred latch for \"ALUControlD\[2\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControlD\[3\] controller_v2.v(22) " "Inferred latch for \"ALUControlD\[3\]\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoRegD controller_v2.v(22) " "Inferred latch for \"MemtoRegD\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWriteD controller_v2.v(22) " "Inferred latch for \"MemWriteD\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWriteD controller_v2.v(22) " "Inferred latch for \"RegWriteD\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BranchD controller_v2.v(22) " "Inferred latch for \"BranchD\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrcD controller_v2.v(22) " "Inferred latch for \"PCSrcD\" at controller_v2.v(22)" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782873475 "|eru446|Controller_v2:controller2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_sync_rw Register_sync_rw:decode_reg " "Elaborating entity \"Register_sync_rw\" for hierarchy \"Register_sync_rw:decode_reg\"" {  } { { "eru446.bdf" "decode_reg" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { 104 1752 2008 216 "decode_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_memory Instruction_memory:inst_mem " "Elaborating entity \"Instruction_memory\" for hierarchy \"Instruction_memory:inst_mem\"" {  } { { "eru446.bdf" "inst_mem" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { 152 1344 1664 232 "inst_mem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873478 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "132 0 127 Instruction_memory.v(10) " "Verilog HDL warning at Instruction_memory.v(10): number of words (132) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "codes/Instruction_memory.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Instruction_memory.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1686782873480 "|eru446|Instruction_memory:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 Mux_2to1:mux2 " "Elaborating entity \"Mux_2to1\" for hierarchy \"Mux_2to1:mux2\"" {  } { { "eru446.bdf" "mux2" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { 200 680 968 312 "mux2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:adder4 " "Elaborating entity \"Adder\" for hierarchy \"Adder:adder4\"" {  } { { "eru446.bdf" "adder4" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { 344 1360 1632 424 "adder4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constantValueGenerator constantValueGenerator:const4 " "Elaborating entity \"constantValueGenerator\" for hierarchy \"constantValueGenerator:const4\"" {  } { { "eru446.bdf" "const4" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { 360 1096 1232 440 "const4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "eru446.bdf" "ALU" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { 64 4536 4808 208 "ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 Mux_4to1:mux5 " "Elaborating entity \"Mux_4to1\" for hierarchy \"Mux_4to1:mux5\"" {  } { { "eru446.bdf" "mux5" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { 8 3744 4032 152 "mux5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:imm_shifter " "Elaborating entity \"shifter\" for hierarchy \"shifter:imm_shifter\"" {  } { { "eru446.bdf" "imm_shifter" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { 576 2632 2888 688 "imm_shifter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873505 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 shifter.v(20) " "Verilog HDL assignment warning at shifter.v(20): truncated value with size 64 to match size of target (32)" {  } { { "codes/shifter.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/shifter.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686782873506 "|eru446|shifter:imm_shifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extender Extender:extender " "Elaborating entity \"Extender\" for hierarchy \"Extender:extender\"" {  } { { "eru446.bdf" "extender" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { 272 2648 2824 352 "extender" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_file Register_file:regfile " "Elaborating entity \"Register_file\" for hierarchy \"Register_file:regfile\"" {  } { { "eru446.bdf" "regfile" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { 8 2648 2920 184 "regfile" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_4to16 Register_file:regfile\|Decoder_4to16:dec " "Elaborating entity \"Decoder_4to16\" for hierarchy \"Register_file:regfile\|Decoder_4to16:dec\"" {  } { { "codes/Register_file.v" "dec" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_file.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16to1 Register_file:regfile\|Mux_16to1:mux_0 " "Elaborating entity \"Mux_16to1\" for hierarchy \"Register_file:regfile\|Mux_16to1:mux_0\"" {  } { { "codes/Register_file.v" "mux_0" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_file.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 Mux_2to1:mux3 " "Elaborating entity \"Mux_2to1\" for hierarchy \"Mux_2to1:mux3\"" {  } { { "eru446.bdf" "mux3" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { -8 2184 2472 104 "mux3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constantValueGenerator constantValueGenerator:const15gen " "Elaborating entity \"constantValueGenerator\" for hierarchy \"constantValueGenerator:const15gen\"" {  } { { "eru446.bdf" "const15gen" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { 520 1096 1232 600 "const15gen" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 constantValueGenerator.v(7) " "Verilog HDL assignment warning at constantValueGenerator.v(7): truncated value with size 32 to match size of target (4)" {  } { { "codes/constantValueGenerator.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/constantValueGenerator.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686782873526 "|eru446|constantValueGenerator:const15gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:data_mem " "Elaborating entity \"Memory\" for hierarchy \"Memory:data_mem\"" {  } { { "eru446.bdf" "data_mem" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { 24 5528 5848 136 "data_mem" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_simple Register_simple:test_reg " "Elaborating entity \"Register_simple\" for hierarchy \"Register_simple:test_reg\"" {  } { { "eru446.bdf" "test_reg" { Schematic "C:/Users/erkan/Desktop/eru446/eru446.bdf" { { -392 632 888 -280 "test_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782873622 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1686782876656 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller_v2:controller2\|PCSrcD Controller_v2:controller2\|RegSrcD\[0\] " "Duplicate LATCH primitive \"Controller_v2:controller2\|PCSrcD\" merged with LATCH primitive \"Controller_v2:controller2\|RegSrcD\[0\]\"" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1686782876686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller_v2:controller2\|BranchD Controller_v2:controller2\|RegSrcD\[0\] " "Duplicate LATCH primitive \"Controller_v2:controller2\|BranchD\" merged with LATCH primitive \"Controller_v2:controller2\|RegSrcD\[0\]\"" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1686782876686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller_v2:controller2\|ImmSrcD\[1\] Controller_v2:controller2\|RegSrcD\[0\] " "Duplicate LATCH primitive \"Controller_v2:controller2\|ImmSrcD\[1\]\" merged with LATCH primitive \"Controller_v2:controller2\|RegSrcD\[0\]\"" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1686782876686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller_v2:controller2\|MemtoRegD Controller_v2:controller2\|RegSrcD\[1\] " "Duplicate LATCH primitive \"Controller_v2:controller2\|MemtoRegD\" merged with LATCH primitive \"Controller_v2:controller2\|RegSrcD\[1\]\"" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1686782876686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller_v2:controller2\|ImmSrcD\[0\] Controller_v2:controller2\|RegSrcD\[1\] " "Duplicate LATCH primitive \"Controller_v2:controller2\|ImmSrcD\[0\]\" merged with LATCH primitive \"Controller_v2:controller2\|RegSrcD\[1\]\"" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1686782876686 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller_v2:controller2\|shImm\[1\] Controller_v2:controller2\|shImm\[0\] " "Duplicate LATCH primitive \"Controller_v2:controller2\|shImm\[1\]\" merged with LATCH primitive \"Controller_v2:controller2\|shImm\[0\]\"" {  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1686782876686 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1686782876686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_v2:controller2\|ALUControlD\[2\] " "Latch Controller_v2:controller2\|ALUControlD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register_sync_rw:decode_reg\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg\|OUT\[26\]" {  } { { "codes/Register_sync_rw.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686782876688 ""}  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686782876688 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_v2:controller2\|ALUControlD\[1\] " "Latch Controller_v2:controller2\|ALUControlD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register_sync_rw:decode_reg\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg\|OUT\[26\]" {  } { { "codes/Register_sync_rw.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686782876689 ""}  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686782876689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_v2:controller2\|ALUControlD\[0\] " "Latch Controller_v2:controller2\|ALUControlD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register_sync_rw:decode_reg\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg\|OUT\[26\]" {  } { { "codes/Register_sync_rw.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686782876689 ""}  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686782876689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_v2:controller2\|ALUControlD\[3\] " "Latch Controller_v2:controller2\|ALUControlD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register_sync_rw:decode_reg\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg\|OUT\[26\]" {  } { { "codes/Register_sync_rw.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686782876689 ""}  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686782876689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_v2:controller2\|RegSrcD\[0\] " "Latch Controller_v2:controller2\|RegSrcD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register_sync_rw:decode_reg\|OUT\[27\] " "Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg\|OUT\[27\]" {  } { { "codes/Register_sync_rw.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686782876689 ""}  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686782876689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_v2:controller2\|ALUSrcD " "Latch Controller_v2:controller2\|ALUSrcD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register_sync_rw:decode_reg\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg\|OUT\[26\]" {  } { { "codes/Register_sync_rw.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686782876689 ""}  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686782876689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_v2:controller2\|RegSrcD\[1\] " "Latch Controller_v2:controller2\|RegSrcD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register_sync_rw:decode_reg\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg\|OUT\[26\]" {  } { { "codes/Register_sync_rw.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686782876689 ""}  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686782876689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_v2:controller2\|MemWriteD " "Latch Controller_v2:controller2\|MemWriteD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register_sync_rw:decode_reg\|OUT\[26\] " "Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg\|OUT\[26\]" {  } { { "codes/Register_sync_rw.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686782876689 ""}  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686782876689 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_v2:controller2\|RegWriteD " "Latch Controller_v2:controller2\|RegWriteD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Register_sync_rw:decode_reg\|OUT\[27\] " "Ports D and ENA on the latch are fed by the same signal Register_sync_rw:decode_reg\|OUT\[27\]" {  } { { "codes/Register_sync_rw.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/Register_sync_rw.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1686782876689 ""}  } { { "codes/controller_v2.v" "" { Text "C:/Users/erkan/Desktop/eru446/codes/controller_v2.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1686782876689 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1686782879119 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1686782881350 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1686782881350 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5267 " "Implemented 5267 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1686782881560 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1686782881560 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5217 " "Implemented 5217 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1686782881560 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1686782881560 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4882 " "Peak virtual memory: 4882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686782881579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 01:48:01 2023 " "Processing ended: Thu Jun 15 01:48:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686782881579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686782881579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686782881579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686782881579 ""}
