Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug  3 11:34:44 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_long_div6_timing_summary_routed.rpt -pb operator_long_div6_timing_summary_routed.pb -rpx operator_long_div6_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_long_div6
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 66 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.920        0.000                      0                  100        0.167        0.000                      0                  100        4.600        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.920        0.000                      0                  100        0.167        0.000                      0                  100        4.600        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.920ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_6_i_i_reg_461_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 0.948ns (15.681%)  route 5.098ns (84.319%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X27Y58         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.900     1.818    ap_done
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.161     1.979 r  ap_return[28]_INST_0_i_1/O
                         net (fo=3, routed)           0.684     2.663    r_in_V[1]
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.170     2.833 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.457     3.290    grp_lut_div3_chunk_fu_98_ap_return_1[1]
    SLICE_X24Y58         LUT6 (Prop_lut6_I0_O)        0.053     3.343 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     3.922    grp_lut_div3_chunk_fu_105_ap_return_1[1]
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.053     3.975 r  ap_return[19]_INST_0_i_2/O
                         net (fo=6, routed)           0.439     4.414    grp_lut_div3_chunk_fu_111_ap_return_1[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I1_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.623     5.090    grp_lut_div3_chunk_fu_117_ap_return_1[1]
    SLICE_X25Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.143 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.356     5.500    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X27Y60         LUT6 (Prop_lut6_I1_O)        0.053     5.553 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.445     5.997    grp_lut_div3_chunk_fu_129_ap_return_1[0]
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.053     6.050 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.614     6.665    grp_lut_div3_chunk_fu_135_ap_return_1[1]
    SLICE_X27Y59         LUT5 (Prop_lut5_I0_O)        0.053     6.718 r  ap_return[1]_INST_0/O
                         net (fo=1, routed)           0.000     6.718    ap_return[1]
    SLICE_X27Y59         FDRE                                         r  q_chunk_V_ret2_6_i_i_reg_461_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X27Y59         FDRE                                         r  q_chunk_V_ret2_6_i_i_reg_461_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.034    10.637    q_chunk_V_ret2_6_i_i_reg_461_reg[1]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                  3.920    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_6_i_i_reg_461_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.948ns (16.002%)  route 4.976ns (83.998%))
  Logic Levels:           9  (LUT2=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X27Y58         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.900     1.818    ap_done
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.161     1.979 r  ap_return[28]_INST_0_i_1/O
                         net (fo=3, routed)           0.684     2.663    r_in_V[1]
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.170     2.833 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.457     3.290    grp_lut_div3_chunk_fu_98_ap_return_1[1]
    SLICE_X24Y58         LUT6 (Prop_lut6_I0_O)        0.053     3.343 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     3.922    grp_lut_div3_chunk_fu_105_ap_return_1[1]
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.053     3.975 r  ap_return[19]_INST_0_i_2/O
                         net (fo=6, routed)           0.439     4.414    grp_lut_div3_chunk_fu_111_ap_return_1[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I1_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.623     5.090    grp_lut_div3_chunk_fu_117_ap_return_1[1]
    SLICE_X25Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.143 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.356     5.500    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X27Y60         LUT6 (Prop_lut6_I1_O)        0.053     5.553 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.445     5.997    grp_lut_div3_chunk_fu_129_ap_return_1[0]
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.053     6.050 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.493     6.543    grp_lut_div3_chunk_fu_135_ap_return_1[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.053     6.596 r  ap_return[0]_INST_0/O
                         net (fo=1, routed)           0.000     6.596    ap_return[0]
    SLICE_X27Y59         FDRE                                         r  q_chunk_V_ret2_6_i_i_reg_461_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X27Y59         FDRE                                         r  q_chunk_V_ret2_6_i_i_reg_461_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.035    10.638    q_chunk_V_ret2_6_i_i_reg_461_reg[0]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.596    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_6_i_i_reg_461_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 0.948ns (16.068%)  route 4.952ns (83.932%))
  Logic Levels:           9  (LUT2=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X27Y58         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.900     1.818    ap_done
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.161     1.979 r  ap_return[28]_INST_0_i_1/O
                         net (fo=3, routed)           0.684     2.663    r_in_V[1]
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.170     2.833 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.457     3.290    grp_lut_div3_chunk_fu_98_ap_return_1[1]
    SLICE_X24Y58         LUT6 (Prop_lut6_I0_O)        0.053     3.343 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     3.922    grp_lut_div3_chunk_fu_105_ap_return_1[1]
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.053     3.975 r  ap_return[19]_INST_0_i_2/O
                         net (fo=6, routed)           0.439     4.414    grp_lut_div3_chunk_fu_111_ap_return_1[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I1_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.623     5.090    grp_lut_div3_chunk_fu_117_ap_return_1[1]
    SLICE_X25Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.143 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.356     5.500    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X27Y60         LUT6 (Prop_lut6_I1_O)        0.053     5.553 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.444     5.996    grp_lut_div3_chunk_fu_129_ap_return_1[0]
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.053     6.049 r  ap_return[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.470     6.519    grp_lut_div3_chunk_fu_135_ap_return_1[0]
    SLICE_X28Y59         LUT6 (Prop_lut6_I1_O)        0.053     6.572 r  ap_return[2]_INST_0/O
                         net (fo=1, routed)           0.000     6.572    ap_return[2]
    SLICE_X28Y59         FDRE                                         r  q_chunk_V_ret2_6_i_i_reg_461_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X28Y59         FDRE                                         r  q_chunk_V_ret2_6_i_i_reg_461_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.035    10.638    q_chunk_V_ret2_6_i_i_reg_461_reg[2]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.572    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_6_i_i_reg_461_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.948ns (16.076%)  route 4.949ns (83.924%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X27Y58         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.900     1.818    ap_done
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.161     1.979 r  ap_return[28]_INST_0_i_1/O
                         net (fo=3, routed)           0.684     2.663    r_in_V[1]
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.170     2.833 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.457     3.290    grp_lut_div3_chunk_fu_98_ap_return_1[1]
    SLICE_X24Y58         LUT6 (Prop_lut6_I0_O)        0.053     3.343 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     3.922    grp_lut_div3_chunk_fu_105_ap_return_1[1]
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.053     3.975 r  ap_return[19]_INST_0_i_2/O
                         net (fo=6, routed)           0.439     4.414    grp_lut_div3_chunk_fu_111_ap_return_1[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I1_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.623     5.090    grp_lut_div3_chunk_fu_117_ap_return_1[1]
    SLICE_X25Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.143 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.356     5.500    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X27Y60         LUT6 (Prop_lut6_I1_O)        0.053     5.553 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.444     5.996    grp_lut_div3_chunk_fu_129_ap_return_1[0]
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.053     6.049 r  ap_return[3]_INST_0_i_2/O
                         net (fo=6, routed)           0.467     6.516    grp_lut_div3_chunk_fu_135_ap_return_1[0]
    SLICE_X28Y59         LUT5 (Prop_lut5_I1_O)        0.053     6.569 r  ap_return[3]_INST_0/O
                         net (fo=1, routed)           0.000     6.569    ap_return[3]
    SLICE_X28Y59         FDRE                                         r  q_chunk_V_ret2_6_i_i_reg_461_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X28Y59         FDRE                                         r  q_chunk_V_ret2_6_i_i_reg_461_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X28Y59         FDRE (Setup_fdre_C_D)        0.035    10.638    q_chunk_V_ret2_6_i_i_reg_461_reg[3]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.569    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.074ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_V_ret3_6_i_i_reg_466_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.893ns  (logic 0.948ns (16.088%)  route 4.945ns (83.912%))
  Logic Levels:           9  (LUT2=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X27Y58         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.900     1.818    ap_done
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.161     1.979 r  ap_return[28]_INST_0_i_1/O
                         net (fo=3, routed)           0.684     2.663    r_in_V[1]
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.170     2.833 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.457     3.290    grp_lut_div3_chunk_fu_98_ap_return_1[1]
    SLICE_X24Y58         LUT6 (Prop_lut6_I0_O)        0.053     3.343 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     3.922    grp_lut_div3_chunk_fu_105_ap_return_1[1]
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.053     3.975 r  ap_return[19]_INST_0_i_2/O
                         net (fo=6, routed)           0.439     4.414    grp_lut_div3_chunk_fu_111_ap_return_1[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I1_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.623     5.090    grp_lut_div3_chunk_fu_117_ap_return_1[1]
    SLICE_X25Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.143 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.356     5.500    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X27Y60         LUT6 (Prop_lut6_I1_O)        0.053     5.553 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.445     5.997    grp_lut_div3_chunk_fu_129_ap_return_1[0]
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.053     6.050 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.461     6.512    grp_lut_div3_chunk_fu_135_ap_return_1[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.053     6.565 r  r_V_ret3_6_i_i_reg_466[0]_i_1/O
                         net (fo=1, routed)           0.000     6.565    grp_lut_div3_chunk_fu_141_ap_return_1[0]
    SLICE_X27Y59         FDRE                                         r  r_V_ret3_6_i_i_reg_466_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X27Y59         FDRE                                         r  r_V_ret3_6_i_i_reg_466_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.035    10.638    r_V_ret3_6_i_i_reg_466_reg[0]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.565    
  -------------------------------------------------------------------
                         slack                                  4.074    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_V_ret3_6_i_i_reg_466_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 0.948ns (16.372%)  route 4.842ns (83.628%))
  Logic Levels:           9  (LUT2=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X27Y58         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.900     1.818    ap_done
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.161     1.979 r  ap_return[28]_INST_0_i_1/O
                         net (fo=3, routed)           0.684     2.663    r_in_V[1]
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.170     2.833 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.457     3.290    grp_lut_div3_chunk_fu_98_ap_return_1[1]
    SLICE_X24Y58         LUT6 (Prop_lut6_I0_O)        0.053     3.343 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     3.922    grp_lut_div3_chunk_fu_105_ap_return_1[1]
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.053     3.975 r  ap_return[19]_INST_0_i_2/O
                         net (fo=6, routed)           0.439     4.414    grp_lut_div3_chunk_fu_111_ap_return_1[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I1_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.623     5.090    grp_lut_div3_chunk_fu_117_ap_return_1[1]
    SLICE_X25Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.143 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.356     5.500    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X27Y60         LUT6 (Prop_lut6_I1_O)        0.053     5.553 r  ap_return[7]_INST_0_i_2/O
                         net (fo=6, routed)           0.445     5.997    grp_lut_div3_chunk_fu_129_ap_return_1[0]
    SLICE_X28Y60         LUT6 (Prop_lut6_I1_O)        0.053     6.050 r  ap_return[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.359     6.409    grp_lut_div3_chunk_fu_135_ap_return_1[1]
    SLICE_X27Y59         LUT6 (Prop_lut6_I0_O)        0.053     6.462 r  r_V_ret3_6_i_i_reg_466[1]_i_1/O
                         net (fo=1, routed)           0.000     6.462    grp_lut_div3_chunk_fu_141_ap_return_1[1]
    SLICE_X27Y59         FDRE                                         r  r_V_ret3_6_i_i_reg_466_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X27Y59         FDRE                                         r  r_V_ret3_6_i_i_reg_466_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X27Y59         FDRE (Setup_fdre_C_D)        0.035    10.638    r_V_ret3_6_i_i_reg_466_reg[1]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.462    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.464ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_5_i_i_reg_456_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.501ns  (logic 0.895ns (16.270%)  route 4.606ns (83.730%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X27Y58         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.900     1.818    ap_done
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.161     1.979 r  ap_return[28]_INST_0_i_1/O
                         net (fo=3, routed)           0.684     2.663    r_in_V[1]
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.170     2.833 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.457     3.290    grp_lut_div3_chunk_fu_98_ap_return_1[1]
    SLICE_X24Y58         LUT6 (Prop_lut6_I0_O)        0.053     3.343 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     3.922    grp_lut_div3_chunk_fu_105_ap_return_1[1]
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.053     3.975 r  ap_return[19]_INST_0_i_2/O
                         net (fo=6, routed)           0.439     4.414    grp_lut_div3_chunk_fu_111_ap_return_1[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I1_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.623     5.090    grp_lut_div3_chunk_fu_117_ap_return_1[1]
    SLICE_X25Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.143 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.352     5.496    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X27Y60         LUT6 (Prop_lut6_I1_O)        0.053     5.549 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.571     6.120    grp_lut_div3_chunk_fu_129_ap_return_1[1]
    SLICE_X28Y60         LUT5 (Prop_lut5_I0_O)        0.053     6.173 r  ap_return[5]_INST_0/O
                         net (fo=1, routed)           0.000     6.173    ap_return[5]
    SLICE_X28Y60         FDRE                                         r  q_chunk_V_ret2_5_i_i_reg_456_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X28Y60         FDRE                                         r  q_chunk_V_ret2_5_i_i_reg_456_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.034    10.637    q_chunk_V_ret2_5_i_i_reg_456_reg[1]
  -------------------------------------------------------------------
                         required time                         10.637    
                         arrival time                          -6.173    
  -------------------------------------------------------------------
                         slack                                  4.464    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_5_i_i_reg_456_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 0.895ns (16.520%)  route 4.523ns (83.480%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X27Y58         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.900     1.818    ap_done
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.161     1.979 r  ap_return[28]_INST_0_i_1/O
                         net (fo=3, routed)           0.684     2.663    r_in_V[1]
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.170     2.833 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.457     3.290    grp_lut_div3_chunk_fu_98_ap_return_1[1]
    SLICE_X24Y58         LUT6 (Prop_lut6_I0_O)        0.053     3.343 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     3.922    grp_lut_div3_chunk_fu_105_ap_return_1[1]
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.053     3.975 r  ap_return[19]_INST_0_i_2/O
                         net (fo=6, routed)           0.439     4.414    grp_lut_div3_chunk_fu_111_ap_return_1[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I1_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.623     5.090    grp_lut_div3_chunk_fu_117_ap_return_1[1]
    SLICE_X25Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.143 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.352     5.496    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X27Y60         LUT6 (Prop_lut6_I1_O)        0.053     5.549 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.488     6.037    grp_lut_div3_chunk_fu_129_ap_return_1[1]
    SLICE_X29Y60         LUT6 (Prop_lut6_I0_O)        0.053     6.090 r  ap_return[6]_INST_0/O
                         net (fo=1, routed)           0.000     6.090    ap_return[6]
    SLICE_X29Y60         FDRE                                         r  q_chunk_V_ret2_5_i_i_reg_456_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X29Y60         FDRE                                         r  q_chunk_V_ret2_5_i_i_reg_456_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X29Y60         FDRE (Setup_fdre_C_D)        0.035    10.638    q_chunk_V_ret2_5_i_i_reg_456_reg[2]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.550ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_5_i_i_reg_456_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.895ns (16.526%)  route 4.521ns (83.474%))
  Logic Levels:           8  (LUT2=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X27Y58         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.900     1.818    ap_done
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.161     1.979 r  ap_return[28]_INST_0_i_1/O
                         net (fo=3, routed)           0.684     2.663    r_in_V[1]
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.170     2.833 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.457     3.290    grp_lut_div3_chunk_fu_98_ap_return_1[1]
    SLICE_X24Y58         LUT6 (Prop_lut6_I0_O)        0.053     3.343 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     3.922    grp_lut_div3_chunk_fu_105_ap_return_1[1]
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.053     3.975 r  ap_return[19]_INST_0_i_2/O
                         net (fo=6, routed)           0.439     4.414    grp_lut_div3_chunk_fu_111_ap_return_1[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I1_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.623     5.090    grp_lut_div3_chunk_fu_117_ap_return_1[1]
    SLICE_X25Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.143 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.352     5.496    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X27Y60         LUT6 (Prop_lut6_I1_O)        0.053     5.549 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.486     6.035    grp_lut_div3_chunk_fu_129_ap_return_1[1]
    SLICE_X29Y60         LUT5 (Prop_lut5_I0_O)        0.053     6.088 r  ap_return[7]_INST_0/O
                         net (fo=1, routed)           0.000     6.088    ap_return[7]
    SLICE_X29Y60         FDRE                                         r  q_chunk_V_ret2_5_i_i_reg_456_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X29Y60         FDRE                                         r  q_chunk_V_ret2_5_i_i_reg_456_reg[3]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X29Y60         FDRE (Setup_fdre_C_D)        0.035    10.638    q_chunk_V_ret2_5_i_i_reg_456_reg[3]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.088    
  -------------------------------------------------------------------
                         slack                                  4.550    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_5_i_i_reg_456_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.361ns  (logic 0.895ns (16.695%)  route 4.466ns (83.305%))
  Logic Levels:           8  (LUT2=1 LUT6=7)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.672     0.672    ap_clk
    SLICE_X27Y58         FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.246     0.918 r  ap_CS_fsm_reg[1]/Q
                         net (fo=53, routed)          0.900     1.818    ap_done
    SLICE_X25Y59         LUT2 (Prop_lut2_I1_O)        0.161     1.979 r  ap_return[28]_INST_0_i_1/O
                         net (fo=3, routed)           0.684     2.663    r_in_V[1]
    SLICE_X26Y59         LUT6 (Prop_lut6_I0_O)        0.170     2.833 r  ap_return[27]_INST_0_i_1/O
                         net (fo=6, routed)           0.457     3.290    grp_lut_div3_chunk_fu_98_ap_return_1[1]
    SLICE_X24Y58         LUT6 (Prop_lut6_I0_O)        0.053     3.343 r  ap_return[23]_INST_0_i_1/O
                         net (fo=6, routed)           0.579     3.922    grp_lut_div3_chunk_fu_105_ap_return_1[1]
    SLICE_X25Y57         LUT6 (Prop_lut6_I0_O)        0.053     3.975 r  ap_return[19]_INST_0_i_2/O
                         net (fo=6, routed)           0.439     4.414    grp_lut_div3_chunk_fu_111_ap_return_1[0]
    SLICE_X26Y57         LUT6 (Prop_lut6_I1_O)        0.053     4.467 r  ap_return[15]_INST_0_i_1/O
                         net (fo=6, routed)           0.623     5.090    grp_lut_div3_chunk_fu_117_ap_return_1[1]
    SLICE_X25Y60         LUT6 (Prop_lut6_I0_O)        0.053     5.143 r  ap_return[11]_INST_0_i_2/O
                         net (fo=6, routed)           0.352     5.496    grp_lut_div3_chunk_fu_123_ap_return_1[0]
    SLICE_X27Y60         LUT6 (Prop_lut6_I1_O)        0.053     5.549 r  ap_return[7]_INST_0_i_1/O
                         net (fo=6, routed)           0.431     5.980    grp_lut_div3_chunk_fu_129_ap_return_1[1]
    SLICE_X28Y60         LUT6 (Prop_lut6_I0_O)        0.053     6.033 r  ap_return[4]_INST_0/O
                         net (fo=1, routed)           0.000     6.033    ap_return[4]
    SLICE_X28Y60         FDRE                                         r  q_chunk_V_ret2_5_i_i_reg_456_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.638    10.638    ap_clk
    SLICE_X28Y60         FDRE                                         r  q_chunk_V_ret2_5_i_i_reg_456_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X28Y60         FDRE (Setup_fdre_C_D)        0.035    10.638    q_chunk_V_ret2_5_i_i_reg_456_reg[0]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                          -6.033    
  -------------------------------------------------------------------
                         slack                                  4.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 p_Result_19_i_i_4_reg_486_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_2_i_i_reg_441_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.128ns (52.629%)  route 0.115ns (47.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X27Y57         FDRE                                         r  p_Result_19_i_i_4_reg_486_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_i_i_4_reg_486_reg[2]/Q
                         net (fo=2, routed)           0.115     0.498    p_Result_19_i_i_4_reg_486[2]
    SLICE_X27Y57         LUT6 (Prop_lut6_I5_O)        0.028     0.526 r  ap_return[18]_INST_0/O
                         net (fo=1, routed)           0.000     0.526    ap_return[18]
    SLICE_X27Y57         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_441_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X27Y57         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_441_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X27Y57         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_ret2_2_i_i_reg_441_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.526    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 r_V_ret3_6_i_i_reg_466_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg_426_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.370%)  route 0.126ns (49.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X27Y59         FDRE                                         r  r_V_ret3_6_i_i_reg_466_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y59         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  r_V_ret3_6_i_i_reg_466_reg[0]/Q
                         net (fo=4, routed)           0.126     0.509    r_V_ret3_6_i_i_reg_466[0]
    SLICE_X26Y58         LUT6 (Prop_lut6_I2_O)        0.028     0.537 r  ap_return[29]_INST_0/O
                         net (fo=1, routed)           0.000     0.537    ap_return[29]
    SLICE_X26Y58         FDRE                                         r  tmp_reg_426_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X26Y58         FDRE                                         r  tmp_reg_426_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X26Y58         FDRE (Hold_fdre_C_D)         0.060     0.358    tmp_reg_426_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 p_Result_19_8_i_i_reg_476_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_i_i_reg_431_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.299%)  route 0.182ns (58.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X25Y58         FDRE                                         r  p_Result_19_8_i_i_reg_476_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_8_i_i_reg_476_reg[3]/Q
                         net (fo=2, routed)           0.182     0.565    p_Result_19_8_i_i_reg_476[3]
    SLICE_X25Y58         LUT5 (Prop_lut5_I4_O)        0.028     0.593 r  ap_return[27]_INST_0/O
                         net (fo=1, routed)           0.000     0.593    ap_return[27]
    SLICE_X25Y58         FDRE                                         r  q_chunk_V_ret2_i_i_reg_431_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X25Y58         FDRE                                         r  q_chunk_V_ret2_i_i_reg_431_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X25Y58         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_ret2_i_i_reg_431_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 p_Result_19_12_i_i_reg_501_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_5_i_i_reg_456_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.282%)  route 0.182ns (58.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X29Y60         FDRE                                         r  p_Result_19_12_i_i_reg_501_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_12_i_i_reg_501_reg[3]/Q
                         net (fo=2, routed)           0.182     0.565    p_Result_19_12_i_i_reg_501[3]
    SLICE_X29Y60         LUT5 (Prop_lut5_I4_O)        0.028     0.593 r  ap_return[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.593    ap_return[7]
    SLICE_X29Y60         FDRE                                         r  q_chunk_V_ret2_5_i_i_reg_456_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X29Y60         FDRE                                         r  q_chunk_V_ret2_5_i_i_reg_456_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X29Y60         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_ret2_5_i_i_reg_456_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 p_Result_19_i_i_4_reg_486_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_2_i_i_reg_441_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.621%)  route 0.195ns (60.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X27Y57         FDRE                                         r  p_Result_19_i_i_4_reg_486_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y57         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_i_i_4_reg_486_reg[3]/Q
                         net (fo=2, routed)           0.195     0.578    p_Result_19_i_i_4_reg_486[3]
    SLICE_X27Y57         LUT5 (Prop_lut5_I4_O)        0.028     0.606 r  ap_return[19]_INST_0/O
                         net (fo=1, routed)           0.000     0.606    ap_return[19]
    SLICE_X27Y57         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_441_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X27Y57         FDRE                                         r  q_chunk_V_ret2_2_i_i_reg_441_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X27Y57         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_ret2_2_i_i_reg_441_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.606    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 p_Result_19_7_i_i_reg_471_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_reg_426_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.049%)  route 0.217ns (62.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X26Y58         FDRE                                         r  p_Result_19_7_i_i_reg_471_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_7_i_i_reg_471_reg[3]/Q
                         net (fo=4, routed)           0.217     0.601    p_Result_19_7_i_i_reg_471[3]
    SLICE_X26Y58         LUT5 (Prop_lut5_I3_O)        0.028     0.629 r  ap_return[30]_INST_0/O
                         net (fo=1, routed)           0.000     0.629    ap_return[30]
    SLICE_X26Y58         FDRE                                         r  tmp_reg_426_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X26Y58         FDRE                                         r  tmp_reg_426_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X26Y58         FDRE (Hold_fdre_C_D)         0.061     0.359    tmp_reg_426_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 p_Result_19_10_i_i_reg_491_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_3_i_i_reg_446_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.155ns (44.446%)  route 0.194ns (55.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X25Y59         FDRE                                         r  p_Result_19_10_i_i_reg_491_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y59         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  p_Result_19_10_i_i_reg_491_reg[2]/Q
                         net (fo=2, routed)           0.194     0.568    p_Result_19_10_i_i_reg_491[2]
    SLICE_X25Y59         LUT6 (Prop_lut6_I5_O)        0.064     0.632 r  ap_return[14]_INST_0/O
                         net (fo=1, routed)           0.000     0.632    ap_return[14]
    SLICE_X25Y59         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_446_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X25Y59         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_446_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X25Y59         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_ret2_3_i_i_reg_446_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 p_Result_19_10_i_i_reg_491_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_3_i_i_reg_446_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.155ns (44.446%)  route 0.194ns (55.554%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X25Y60         FDRE                                         r  p_Result_19_10_i_i_reg_491_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y60         FDRE (Prop_fdre_C_Q)         0.091     0.374 r  p_Result_19_10_i_i_reg_491_reg[3]/Q
                         net (fo=2, routed)           0.194     0.568    p_Result_19_10_i_i_reg_491[3]
    SLICE_X25Y60         LUT5 (Prop_lut5_I4_O)        0.064     0.632 r  ap_return[15]_INST_0/O
                         net (fo=1, routed)           0.000     0.632    ap_return[15]
    SLICE_X25Y60         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_446_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X25Y60         FDRE                                         r  q_chunk_V_ret2_3_i_i_reg_446_reg[3]/C
                         clock pessimism              0.000     0.298    
    SLICE_X25Y60         FDRE (Hold_fdre_C_D)         0.060     0.358    q_chunk_V_ret2_3_i_i_reg_446_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.632    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ap_CS_fsm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.131ns (34.706%)  route 0.246ns (65.294%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X27Y58         FDRE                                         r  ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[0]/Q
                         net (fo=4, routed)           0.246     0.630    ap_CS_fsm_reg_n_0_[0]
    SLICE_X27Y58         LUT4 (Prop_lut4_I2_O)        0.031     0.661 r  ap_CS_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     0.661    ap_CS_fsm[1]_i_1_n_0
    SLICE_X27Y58         FDRE                                         r  ap_CS_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X27Y58         FDRE                                         r  ap_CS_fsm_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X27Y58         FDRE (Hold_fdre_C_D)         0.075     0.373    ap_CS_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.373    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 p_Result_19_13_i_i_reg_506_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            q_chunk_V_ret2_6_i_i_reg_461_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.932%)  route 0.238ns (65.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.283     0.283    ap_clk
    SLICE_X28Y59         FDRE                                         r  p_Result_19_13_i_i_reg_506_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y59         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  p_Result_19_13_i_i_reg_506_reg[2]/Q
                         net (fo=2, routed)           0.238     0.622    p_Result_19_13_i_i_reg_506[2]
    SLICE_X28Y59         LUT6 (Prop_lut6_I5_O)        0.028     0.650 r  ap_return[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.650    ap_return[2]
    SLICE_X28Y59         FDRE                                         r  q_chunk_V_ret2_6_i_i_reg_461_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=66, unset)           0.298     0.298    ap_clk
    SLICE_X28Y59         FDRE                                         r  q_chunk_V_ret2_6_i_i_reg_461_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.061     0.359    q_chunk_V_ret2_6_i_i_reg_461_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.359    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X27Y58  ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X25Y59  p_Result_19_10_i_i_reg_491_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X25Y60  p_Result_19_10_i_i_reg_491_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X27Y60  p_Result_19_11_i_i_reg_496_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X28Y60  p_Result_19_11_i_i_reg_496_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X27Y60  p_Result_19_11_i_i_reg_496_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X26Y60  p_Result_19_11_i_i_reg_496_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X28Y60  p_Result_19_12_i_i_reg_501_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X26Y60  p_Result_19_12_i_i_reg_501_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X26Y59  p_Result_19_7_i_i_reg_471_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X27Y58  ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X25Y59  p_Result_19_10_i_i_reg_491_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X25Y60  p_Result_19_10_i_i_reg_491_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X27Y60  p_Result_19_11_i_i_reg_496_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X28Y60  p_Result_19_11_i_i_reg_496_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X27Y60  p_Result_19_11_i_i_reg_496_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X26Y60  p_Result_19_11_i_i_reg_496_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X28Y60  p_Result_19_12_i_i_reg_501_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X26Y60  p_Result_19_12_i_i_reg_501_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X26Y59  p_Result_19_7_i_i_reg_471_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X27Y58  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X27Y58  ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X25Y59  p_Result_19_10_i_i_reg_491_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X25Y60  p_Result_19_10_i_i_reg_491_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X25Y59  p_Result_19_10_i_i_reg_491_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X25Y60  p_Result_19_10_i_i_reg_491_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X27Y60  p_Result_19_11_i_i_reg_496_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X28Y60  p_Result_19_11_i_i_reg_496_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X27Y60  p_Result_19_11_i_i_reg_496_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X26Y60  p_Result_19_11_i_i_reg_496_reg[3]/C



