Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 18 09:16:11 2024
| Host         : TinkPad-Dani running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sintesis_div_timing_summary_routed.rpt -pb sintesis_div_timing_summary_routed.pb -rpx sintesis_div_timing_summary_routed.rpx -warn_on_violation
| Design       : sintesis_div
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  34          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.908        0.000                      0                   99        0.233        0.000                      0                   99        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.908        0.000                      0                   99        0.233        0.000                      0                   99        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.908ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 1.795ns (36.079%)  route 3.180ns (63.921%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  divInstance/my_controller/FSM_sequential_STATE_reg[2]/Q
                         net (fo=62, routed)          1.509     7.036    divInstance/my_controller/Q[2]
    SLICE_X11Y20         LUT3 (Prop_lut3_I0_O)        0.124     7.160 r  divInstance/my_controller/mux_out0_carry_i_1/O
                         net (fo=2, routed)           0.528     7.688    divInstance/my_datapath/dout_reg[3]_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.268 r  divInstance/my_datapath/mux_out0__16_carry/CO[3]
                         net (fo=1, routed)           0.000     8.268    divInstance/my_datapath/mux_out0__16_carry_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.382 r  divInstance/my_datapath/mux_out0__16_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.382    divInstance/my_datapath/mux_out0__16_carry__0_n_0
    SLICE_X11Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.604 r  divInstance/my_datapath/mux_out0__16_carry__1/O[0]
                         net (fo=1, routed)           0.622     9.226    divInstance/my_controller/cout_reg[0]
    SLICE_X8Y24          LUT5 (Prop_lut5_I0_O)        0.299     9.525 r  divInstance/my_controller/cout_i_1/O
                         net (fo=1, routed)           0.521    10.045    divInstance/my_datapath/RegDividendo/cout_reg_0
    SLICE_X8Y24          FDRE                                         r  divInstance/my_datapath/RegDividendo/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.433    14.774    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  divInstance/my_datapath/RegDividendo/cout_reg/C
                         clock pessimism              0.260    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X8Y24          FDRE (Setup_fdre_C_D)       -0.045    14.954    divInstance/my_datapath/RegDividendo/cout_reg
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  4.908    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 2.081ns (46.180%)  route 2.425ns (53.820%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/Q
                         net (fo=62, routed)          1.509     7.036    divInstance/my_controller/Q[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.154     7.190 r  divInstance/my_controller/mux_out0_carry_i_5/O
                         net (fo=1, routed)           0.421     7.610    divInstance/my_datapath/dout_reg[3]_1[0]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.840     8.450 r  divInstance/my_datapath/mux_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.450    divInstance/my_datapath/mux_out0_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.567 r  divInstance/my_datapath/mux_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.567    divInstance/my_datapath/mux_out0_carry__0_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.786 r  divInstance/my_datapath/mux_out0_carry__1/O[0]
                         net (fo=1, routed)           0.495     9.282    divInstance/my_controller/O[0]
    SLICE_X9Y23          LUT6 (Prop_lut6_I0_O)        0.295     9.577 r  divInstance/my_controller/dout[8]_i_1/O
                         net (fo=1, routed)           0.000     9.577    divInstance/my_datapath/RegDividendo/dout_reg[8]_0
    SLICE_X9Y23          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[8]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y23          FDRE (Setup_fdre_C_D)        0.029    15.030    divInstance/my_datapath/RegDividendo/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.577    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.458ns  (logic 2.072ns (46.480%)  route 2.386ns (53.520%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/Q
                         net (fo=62, routed)          1.509     7.036    divInstance/my_controller/Q[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.154     7.190 r  divInstance/my_controller/mux_out0_carry_i_5/O
                         net (fo=1, routed)           0.421     7.610    divInstance/my_datapath/dout_reg[3]_1[0]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.840     8.450 r  divInstance/my_datapath/mux_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.450    divInstance/my_datapath/mux_out0_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.765 r  divInstance/my_datapath/mux_out0_carry__0/O[3]
                         net (fo=1, routed)           0.456     9.221    divInstance/my_controller/dout_reg[7]_2[3]
    SLICE_X9Y22          LUT6 (Prop_lut6_I1_O)        0.307     9.528 r  divInstance/my_controller/dout[7]_i_1/O
                         net (fo=1, routed)           0.000     9.528    divInstance/my_datapath/RegDividendo/dout_reg[7]_0
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[7]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)        0.032    15.034    divInstance/my_datapath/RegDividendo/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -9.528    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.964ns (44.967%)  route 2.404ns (55.033%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/Q
                         net (fo=62, routed)          1.509     7.036    divInstance/my_controller/Q[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.154     7.190 r  divInstance/my_controller/mux_out0_carry_i_5/O
                         net (fo=1, routed)           0.421     7.610    divInstance/my_datapath/dout_reg[3]_1[0]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.840     8.450 r  divInstance/my_datapath/mux_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.450    divInstance/my_datapath/mux_out0_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.669 r  divInstance/my_datapath/mux_out0_carry__0/O[0]
                         net (fo=1, routed)           0.474     9.143    divInstance/my_controller/dout_reg[7]_2[0]
    SLICE_X9Y22          LUT6 (Prop_lut6_I1_O)        0.295     9.438 r  divInstance/my_controller/dout[4]_i_1/O
                         net (fo=1, routed)           0.000     9.438    divInstance/my_datapath/RegDividendo/dout_reg[4]_0
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)        0.029    15.031    divInstance/my_datapath/RegDividendo/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.649ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.314ns  (logic 2.079ns (48.197%)  route 2.235ns (51.803%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/Q
                         net (fo=62, routed)          1.509     7.036    divInstance/my_controller/Q[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.154     7.190 r  divInstance/my_controller/mux_out0_carry_i_5/O
                         net (fo=1, routed)           0.421     7.610    divInstance/my_datapath/dout_reg[3]_1[0]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.840     8.450 r  divInstance/my_datapath/mux_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.450    divInstance/my_datapath/mux_out0_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.773 r  divInstance/my_datapath/mux_out0_carry__0/O[1]
                         net (fo=1, routed)           0.305     9.078    divInstance/my_controller/dout_reg[7]_2[1]
    SLICE_X9Y22          LUT6 (Prop_lut6_I1_O)        0.306     9.384 r  divInstance/my_controller/dout[5]_i_1/O
                         net (fo=1, routed)           0.000     9.384    divInstance/my_datapath/RegDividendo/dout_reg[5]_0
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[5]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)        0.031    15.033    divInstance/my_datapath/RegDividendo/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  5.649    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.222ns  (logic 1.990ns (47.135%)  route 2.232ns (52.865%))
  Logic Levels:           4  (CARRY4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/Q
                         net (fo=62, routed)          1.509     7.036    divInstance/my_controller/Q[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.154     7.190 r  divInstance/my_controller/mux_out0_carry_i_5/O
                         net (fo=1, routed)           0.421     7.610    divInstance/my_datapath/dout_reg[3]_1[0]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.840     8.450 r  divInstance/my_datapath/mux_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.450    divInstance/my_datapath/mux_out0_carry_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.689 r  divInstance/my_datapath/mux_out0_carry__0/O[2]
                         net (fo=1, routed)           0.302     8.991    divInstance/my_controller/dout_reg[7]_2[2]
    SLICE_X9Y22          LUT6 (Prop_lut6_I1_O)        0.301     9.292 r  divInstance/my_controller/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     9.292    divInstance/my_datapath/RegDividendo/dout_reg[6]_0
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436    14.777    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[6]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y22          FDRE (Setup_fdre_C_D)        0.031    15.033    divInstance/my_datapath/RegDividendo/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.852ns (43.469%)  route 2.408ns (56.531%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/Q
                         net (fo=62, routed)          1.509     7.036    divInstance/my_controller/Q[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.154     7.190 r  divInstance/my_controller/mux_out0_carry_i_5/O
                         net (fo=1, routed)           0.421     7.610    divInstance/my_datapath/dout_reg[3]_1[0]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.935     8.545 r  divInstance/my_datapath/mux_out0_carry/O[3]
                         net (fo=1, routed)           0.479     9.024    divInstance/my_controller/dout_reg[3]_2[3]
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.307     9.331 r  divInstance/my_controller/dout[3]_i_1/O
                         net (fo=1, routed)           0.000     9.331    divInstance/my_datapath/RegDividendo/dout_reg[3]_0
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.440    14.781    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[3]/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)        0.079    15.098    divInstance/my_datapath/RegDividendo/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.767    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 1.670ns (39.410%)  route 2.567ns (60.590%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/Q
                         net (fo=62, routed)          1.509     7.036    divInstance/my_controller/Q[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.154     7.190 r  divInstance/my_controller/mux_out0_carry_i_5/O
                         net (fo=1, routed)           0.421     7.610    divInstance/my_datapath/dout_reg[3]_1[0]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.754     8.364 r  divInstance/my_datapath/mux_out0_carry/O[1]
                         net (fo=1, routed)           0.638     9.002    divInstance/my_controller/dout_reg[3]_2[1]
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.306     9.308 r  divInstance/my_controller/dout[1]_i_1/O
                         net (fo=1, routed)           0.000     9.308    divInstance/my_datapath/RegDividendo/dout_reg[1]_0
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.440    14.781    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[1]/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)        0.081    15.100    divInstance/my_datapath/RegDividendo/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 1.782ns (44.346%)  route 2.236ns (55.654%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/Q
                         net (fo=62, routed)          1.509     7.036    divInstance/my_controller/Q[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.154     7.190 r  divInstance/my_controller/mux_out0_carry_i_5/O
                         net (fo=1, routed)           0.421     7.610    divInstance/my_datapath/dout_reg[3]_1[0]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.871     8.481 r  divInstance/my_datapath/mux_out0_carry/O[2]
                         net (fo=1, routed)           0.307     8.788    divInstance/my_controller/dout_reg[3]_2[2]
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.301     9.089 r  divInstance/my_controller/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     9.089    divInstance/my_datapath/RegDividendo/dout_reg[2]_0
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.440    14.781    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[2]/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)        0.079    15.098    divInstance/my_datapath/RegDividendo/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 1.484ns (39.856%)  route 2.239ns (60.144%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/Q
                         net (fo=62, routed)          1.509     7.036    divInstance/my_controller/Q[2]
    SLICE_X11Y20         LUT5 (Prop_lut5_I2_O)        0.154     7.190 r  divInstance/my_controller/mux_out0_carry_i_5/O
                         net (fo=1, routed)           0.421     7.610    divInstance/my_datapath/dout_reg[3]_1[0]
    SLICE_X10Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.579     8.189 r  divInstance/my_datapath/mux_out0_carry/O[0]
                         net (fo=1, routed)           0.310     8.499    divInstance/my_controller/dout_reg[3]_2[0]
    SLICE_X10Y20         LUT6 (Prop_lut6_I1_O)        0.295     8.794 r  divInstance/my_controller/dout[0]_i_1/O
                         net (fo=1, routed)           0.000     8.794    divInstance/my_datapath/RegDividendo/dout_reg[0]_0
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.440    14.781    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[0]/C
                         clock pessimism              0.273    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X10Y20         FDRE (Setup_fdre_C_D)        0.077    15.096    divInstance/my_datapath/RegDividendo/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  6.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/ContRk/aux_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.212ns (60.105%)  route 0.141ns (39.895%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.600 f  divInstance/my_controller/FSM_sequential_STATE_reg[0]/Q
                         net (fo=62, routed)          0.141     1.741    divInstance/my_controller/Q[0]
    SLICE_X9Y24          LUT4 (Prop_lut4_I1_O)        0.048     1.789 r  divInstance/my_controller/aux_out[2]_i_1/O
                         net (fo=1, routed)           0.000     1.789    divInstance/my_datapath/ContRk/aux_out_reg[8]_1[2]
    SLICE_X9Y24          FDCE                                         r  divInstance/my_datapath/ContRk/aux_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.820     1.947    divInstance/my_datapath/ContRk/clk_IBUF_BUFG
    SLICE_X9Y24          FDCE                                         r  divInstance/my_datapath/ContRk/aux_out_reg[2]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X9Y24          FDCE (Hold_fdce_C_D)         0.107     1.556    divInstance/my_datapath/ContRk/aux_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/ContRk/aux_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.213ns (60.048%)  route 0.142ns (39.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.600 f  divInstance/my_controller/FSM_sequential_STATE_reg[0]/Q
                         net (fo=62, routed)          0.142     1.742    divInstance/my_controller/Q[0]
    SLICE_X9Y24          LUT4 (Prop_lut4_I1_O)        0.049     1.791 r  divInstance/my_controller/aux_out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.791    divInstance/my_datapath/ContRk/aux_out_reg[8]_1[4]
    SLICE_X9Y24          FDCE                                         r  divInstance/my_datapath/ContRk/aux_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.820     1.947    divInstance/my_datapath/ContRk/clk_IBUF_BUFG
    SLICE_X9Y24          FDCE                                         r  divInstance/my_datapath/ContRk/aux_out_reg[4]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X9Y24          FDCE (Hold_fdce_C_D)         0.107     1.556    divInstance/my_datapath/ContRk/aux_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/ContRk/aux_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.600 f  divInstance/my_controller/FSM_sequential_STATE_reg[0]/Q
                         net (fo=62, routed)          0.141     1.741    divInstance/my_controller/Q[0]
    SLICE_X9Y24          LUT4 (Prop_lut4_I1_O)        0.045     1.786 r  divInstance/my_controller/aux_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.786    divInstance/my_datapath/ContRk/aux_out_reg[8]_1[1]
    SLICE_X9Y24          FDCE                                         r  divInstance/my_datapath/ContRk/aux_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.820     1.947    divInstance/my_datapath/ContRk/clk_IBUF_BUFG
    SLICE_X9Y24          FDCE                                         r  divInstance/my_datapath/ContRk/aux_out_reg[1]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X9Y24          FDCE (Hold_fdce_C_D)         0.091     1.540    divInstance/my_datapath/ContRk/aux_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/ContRk/aux_out_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.592%)  route 0.142ns (40.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.164     1.600 f  divInstance/my_controller/FSM_sequential_STATE_reg[0]/Q
                         net (fo=62, routed)          0.142     1.742    divInstance/my_controller/Q[0]
    SLICE_X9Y24          LUT4 (Prop_lut4_I1_O)        0.045     1.787 r  divInstance/my_controller/aux_out[3]_i_1/O
                         net (fo=1, routed)           0.000     1.787    divInstance/my_datapath/ContRk/aux_out_reg[8]_1[3]
    SLICE_X9Y24          FDCE                                         r  divInstance/my_datapath/ContRk/aux_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.820     1.947    divInstance/my_datapath/ContRk/clk_IBUF_BUFG
    SLICE_X9Y24          FDCE                                         r  divInstance/my_datapath/ContRk/aux_out_reg[3]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X9Y24          FDCE (Hold_fdce_C_D)         0.092     1.541    divInstance/my_datapath/ContRk/aux_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 divInstance/my_datapath/RegDividendo/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.557     1.440    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  divInstance/my_datapath/RegDividendo/dout_reg[3]/Q
                         net (fo=5, routed)           0.161     1.766    divInstance/my_controller/dout_reg[3]
    SLICE_X10Y20         LUT6 (Prop_lut6_I0_O)        0.045     1.811 r  divInstance/my_controller/dout[3]_i_1/O
                         net (fo=1, routed)           0.000     1.811    divInstance/my_datapath/RegDividendo/dout_reg[3]_0
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.825     1.952    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.121     1.561    divInstance/my_datapath/RegDividendo/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 conv_7segInstance/contador_refresco_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_7segInstance/contador_refresco_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.554     1.437    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  conv_7segInstance/contador_refresco_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  conv_7segInstance/contador_refresco_reg[10]/Q
                         net (fo=1, routed)           0.114     1.716    conv_7segInstance/contador_refresco_reg_n_0_[10]
    SLICE_X12Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.826 r  conv_7segInstance/contador_refresco_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    conv_7segInstance/contador_refresco_reg[8]_i_1_n_5
    SLICE_X12Y23         FDRE                                         r  conv_7segInstance/contador_refresco_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.821     1.948    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  conv_7segInstance/contador_refresco_reg[10]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.134     1.571    conv_7segInstance/contador_refresco_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 conv_7segInstance/contador_refresco_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_7segInstance/contador_refresco_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  conv_7segInstance/contador_refresco_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  conv_7segInstance/contador_refresco_reg[6]/Q
                         net (fo=1, routed)           0.114     1.718    conv_7segInstance/contador_refresco_reg_n_0_[6]
    SLICE_X12Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  conv_7segInstance/contador_refresco_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    conv_7segInstance/contador_refresco_reg[4]_i_1_n_5
    SLICE_X12Y22         FDRE                                         r  conv_7segInstance/contador_refresco_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     1.950    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  conv_7segInstance/contador_refresco_reg[6]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    conv_7segInstance/contador_refresco_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 conv_7segInstance/contador_refresco_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            conv_7segInstance/contador_refresco_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  conv_7segInstance/contador_refresco_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y24         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  conv_7segInstance/contador_refresco_reg[14]/Q
                         net (fo=1, routed)           0.114     1.715    conv_7segInstance/contador_refresco_reg_n_0_[14]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  conv_7segInstance/contador_refresco_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    conv_7segInstance/contador_refresco_reg[12]_i_1_n_5
    SLICE_X12Y24         FDRE                                         r  conv_7segInstance/contador_refresco_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.820     1.947    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  conv_7segInstance/contador_refresco_reg[14]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.134     1.570    conv_7segInstance/contador_refresco_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divInstance/my_datapath/RegDividendo/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  divInstance/my_datapath/RegDividendo/dout_reg[4]/Q
                         net (fo=5, routed)           0.168     1.748    divInstance/my_controller/dout_reg[4]
    SLICE_X9Y22          LUT6 (Prop_lut6_I0_O)        0.045     1.793 r  divInstance/my_controller/dout[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    divInstance/my_datapath/RegDividendo/dout_reg[4]_0
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.823     1.950    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[4]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y22          FDRE (Hold_fdre_C_D)         0.091     1.530    divInstance/my_datapath/RegDividendo/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 divInstance/my_datapath/ContRk/aux_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divInstance/my_datapath/ContRk/aux_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    divInstance/my_datapath/ContRk/clk_IBUF_BUFG
    SLICE_X13Y24         FDCE                                         r  divInstance/my_datapath/ContRk/aux_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.141     1.577 f  divInstance/my_datapath/ContRk/aux_out_reg[0]/Q
                         net (fo=3, routed)           0.168     1.745    divInstance/my_controller/aux_out0_carry[0]
    SLICE_X13Y24         LUT4 (Prop_lut4_I3_O)        0.045     1.790 r  divInstance/my_controller/aux_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    divInstance/my_datapath/ContRk/aux_out_reg[8]_1[0]
    SLICE_X13Y24         FDCE                                         r  divInstance/my_datapath/ContRk/aux_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.820     1.947    divInstance/my_datapath/ContRk/clk_IBUF_BUFG
    SLICE_X13Y24         FDCE                                         r  divInstance/my_datapath/ContRk/aux_out_reg[0]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X13Y24         FDCE (Hold_fdce_C_D)         0.091     1.527    divInstance/my_datapath/ContRk/aux_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y21   conv_7segInstance/contador_refresco_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y23   conv_7segInstance/contador_refresco_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y23   conv_7segInstance/contador_refresco_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y24   conv_7segInstance/contador_refresco_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y24   conv_7segInstance/contador_refresco_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y24   conv_7segInstance/contador_refresco_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y24   conv_7segInstance/contador_refresco_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y25   conv_7segInstance/contador_refresco_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y25   conv_7segInstance/contador_refresco_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   conv_7segInstance/contador_refresco_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   conv_7segInstance/contador_refresco_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y23   conv_7segInstance/contador_refresco_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y23   conv_7segInstance/contador_refresco_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y23   conv_7segInstance/contador_refresco_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y23   conv_7segInstance/contador_refresco_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   conv_7segInstance/contador_refresco_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   conv_7segInstance/contador_refresco_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   conv_7segInstance/contador_refresco_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   conv_7segInstance/contador_refresco_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   conv_7segInstance/contador_refresco_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y21   conv_7segInstance/contador_refresco_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y23   conv_7segInstance/contador_refresco_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y23   conv_7segInstance/contador_refresco_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y23   conv_7segInstance/contador_refresco_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y23   conv_7segInstance/contador_refresco_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   conv_7segInstance/contador_refresco_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   conv_7segInstance/contador_refresco_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   conv_7segInstance/contador_refresco_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y24   conv_7segInstance/contador_refresco_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.345ns  (logic 4.331ns (41.870%)  route 6.013ns (58.130%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  divInstance/my_controller/FSM_sequential_STATE_reg[2]/Q
                         net (fo=62, routed)          1.231     6.757    divInstance/my_controller/Q[2]
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.152     6.909 r  divInstance/my_controller/fin_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.782    11.692    fin_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.723    15.415 r  fin_OBUF_inst/O
                         net (fo=0)                   0.000    15.415    fin
    L1                                                                r  fin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.563ns  (logic 4.240ns (44.333%)  route 5.323ns (55.667%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  divInstance/my_datapath/Rq/out_aux_reg[1]/Q
                         net (fo=8, routed)           1.455     6.982    divInstance/my_datapath/Rq/Q[1]
    SLICE_X15Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.106 r  divInstance/my_datapath/Rq/display_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.729     7.834    divInstance/my_datapath/Rq/display_OBUF[3]_inst_i_2_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.958 r  divInstance/my_datapath/Rq/display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.140    11.098    display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.633 r  display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.633    display[3]
    V8                                                                r  display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.454ns  (logic 4.235ns (44.800%)  route 5.219ns (55.200%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  divInstance/my_datapath/Rq/out_aux_reg[1]/Q
                         net (fo=8, routed)           1.803     7.329    divInstance/my_datapath/Rq/Q[1]
    SLICE_X15Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.453 r  divInstance/my_datapath/Rq/display_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.433     7.886    divInstance/my_datapath/Rq/display_OBUF[6]_inst_i_3_n_0
    SLICE_X15Y22         LUT3 (Prop_lut3_I1_O)        0.124     8.010 r  divInstance/my_datapath/Rq/display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.983    10.993    display_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.525 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.525    display[6]
    U7                                                                r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.357ns  (logic 4.277ns (45.705%)  route 5.081ns (54.295%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv_7segInstance/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  conv_7segInstance/contador_refresco_reg[18]/Q
                         net (fo=13, routed)          0.820     6.408    conv_7segInstance/L[18]
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  conv_7segInstance/s_display_OBUF[1]_inst_i_1/O
                         net (fo=7, routed)           0.979     7.511    divInstance/my_datapath/Rq/s_display_OBUF[0]
    SLICE_X13Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  divInstance/my_datapath/Rq/display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.282    10.917    display_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.427 r  display_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.427    display[0]
    W7                                                                r  display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.262ns  (logic 4.295ns (46.373%)  route 4.967ns (53.627%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv_7segInstance/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  conv_7segInstance/contador_refresco_reg[18]/Q
                         net (fo=13, routed)          0.820     6.408    conv_7segInstance/L[18]
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  conv_7segInstance/s_display_OBUF[1]_inst_i_1/O
                         net (fo=7, routed)           1.008     7.540    divInstance/my_datapath/Rq/s_display_OBUF[0]
    SLICE_X14Y22         LUT6 (Prop_lut6_I4_O)        0.124     7.664 r  divInstance/my_datapath/Rq/display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.139    10.803    display_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.332 r  display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.332    display[1]
    W6                                                                r  display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.260ns  (logic 4.286ns (46.286%)  route 4.974ns (53.714%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv_7segInstance/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  conv_7segInstance/contador_refresco_reg[18]/Q
                         net (fo=13, routed)          0.820     6.408    conv_7segInstance/L[18]
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.532 f  conv_7segInstance/s_display_OBUF[1]_inst_i_1/O
                         net (fo=7, routed)           1.225     7.757    divInstance/my_datapath/Rq/s_display_OBUF[0]
    SLICE_X14Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  divInstance/my_datapath/Rq/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.929    10.810    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.330 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.330    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.988ns  (logic 4.270ns (47.514%)  route 4.717ns (52.486%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.551     5.072    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X10Y23         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.518     5.590 r  divInstance/my_datapath/Rq/out_aux_reg[0]/Q
                         net (fo=8, routed)           1.015     6.606    divInstance/my_datapath/Rq/Q[0]
    SLICE_X13Y22         LUT6 (Prop_lut6_I2_O)        0.124     6.730 r  divInstance/my_datapath/Rq/display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.799     7.529    divInstance/my_datapath/Rq/display_OBUF[5]_inst_i_2_n_0
    SLICE_X13Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.653 r  divInstance/my_datapath/Rq/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.903    10.556    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.060 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.060    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.872ns  (logic 4.239ns (47.781%)  route 4.633ns (52.219%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  divInstance/my_datapath/Rq/out_aux_reg[1]/Q
                         net (fo=8, routed)           1.315     6.842    divInstance/my_datapath/Rq/Q[1]
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.124     6.966 r  divInstance/my_datapath/Rq/display_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.304     7.270    divInstance/my_datapath/Rq/display_OBUF[2]_inst_i_2_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.394 r  divInstance/my_datapath/Rq/display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.013    10.407    display_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.942 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.942    display[2]
    U8                                                                r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.354ns  (logic 4.382ns (52.458%)  route 3.972ns (47.542%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv_7segInstance/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  conv_7segInstance/contador_refresco_reg[18]/Q
                         net (fo=13, routed)          0.820     6.408    conv_7segInstance/L[18]
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.152     6.560 r  conv_7segInstance/s_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.152     9.712    s_display_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.712    13.424 r  s_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.424    s_display[3]
    W4                                                                r  s_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 conv_7segInstance/contador_refresco_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.168ns  (logic 4.141ns (50.699%)  route 4.027ns (49.301%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.549     5.070    conv_7segInstance/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  conv_7segInstance/contador_refresco_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.518     5.588 f  conv_7segInstance/contador_refresco_reg[18]/Q
                         net (fo=13, routed)          0.820     6.408    conv_7segInstance/L[18]
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124     6.532 r  conv_7segInstance/s_display_OBUF[1]_inst_i_1/O
                         net (fo=7, routed)           3.207     9.739    s_display_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.238 r  s_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.238    s_display[1]
    U4                                                                r  s_display[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.351ns (73.447%)  route 0.488ns (26.553%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  divInstance/my_datapath/Rq/out_aux_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.488     2.070    lopt_4
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.280 r  cociente_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.280    cociente[4]
    W18                                                               r  cociente[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.926ns  (logic 1.366ns (70.916%)  route 0.560ns (29.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.554     1.437    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X10Y23         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  divInstance/my_datapath/Rq/out_aux_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.560     2.161    lopt_2
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.364 r  cociente_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.364    cociente[2]
    U19                                                               r  cociente[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.374ns (70.911%)  route 0.564ns (29.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.554     1.437    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X10Y23         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  divInstance/my_datapath/Rq/out_aux_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.564     2.165    lopt_3
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.375 r  cociente_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    cociente[3]
    V19                                                               r  cociente[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.357ns (66.803%)  route 0.674ns (33.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  divInstance/my_datapath/Rq/out_aux_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.674     2.256    lopt_5
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.472 r  cociente_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.472    cociente[5]
    U15                                                               r  cociente[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.372ns (66.236%)  route 0.699ns (33.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.553     1.436    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X11Y25         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  divInstance/my_datapath/Rq/out_aux_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.699     2.276    lopt_1
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.507 r  cociente_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.507    cociente[1]
    E19                                                               r  cociente[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.105ns  (logic 1.348ns (64.064%)  route 0.756ns (35.936%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.558     1.441    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  divInstance/my_datapath/Rq/out_aux_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.756     2.338    lopt_6
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.546 r  cociente_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.546    cociente[6]
    U14                                                               r  cociente[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.120ns  (logic 1.370ns (64.607%)  route 0.750ns (35.393%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.554     1.437    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X10Y23         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  divInstance/my_datapath/Rq/out_aux_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.750     2.352    lopt
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.557 r  cociente_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.557    cociente[0]
    U16                                                               r  cociente[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cociente[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.173ns  (logic 1.383ns (63.647%)  route 0.790ns (36.353%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X13Y21         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  divInstance/my_datapath/Rq/out_aux_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.790     2.357    lopt_7
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.612 r  cociente_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.612    cociente[7]
    V14                                                               r  cociente[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.392ns (56.446%)  route 1.074ns (43.554%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X13Y21         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  divInstance/my_datapath/Rq/out_aux_reg[6]/Q
                         net (fo=8, routed)           0.136     1.716    divInstance/my_datapath/Rq/Q[6]
    SLICE_X13Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.761 r  divInstance/my_datapath/Rq/display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.938     2.699    display_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.904 r  display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.904    display[5]
    V5                                                                r  display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divInstance/my_datapath/Rq/out_aux_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.407ns (53.911%)  route 1.203ns (46.089%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.556     1.439    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X13Y21         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  divInstance/my_datapath/Rq/out_aux_reg[6]/Q
                         net (fo=8, routed)           0.215     1.795    divInstance/my_datapath/Rq/Q[6]
    SLICE_X14Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.840 r  divInstance/my_datapath/Rq/display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.988     2.828    display_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.049 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.049    display[4]
    U5                                                                r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divisor[2]
                            (input port)
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.702ns  (logic 1.582ns (27.742%)  route 4.120ns (72.258%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  divisor[2] (IN)
                         net (fo=0)                   0.000     0.000    divisor[2]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  divisor_IBUF[2]_inst/O
                         net (fo=1, routed)           3.433     4.891    divInstance/my_controller/divisor_IBUF[2]
    SLICE_X13Y25         LUT5 (Prop_lut5_I0_O)        0.124     5.015 r  divInstance/my_controller/out_aux[6]_i_1/O
                         net (fo=1, routed)           0.687     5.702    divInstance/my_datapath/RegDivisor/D[6]
    SLICE_X10Y25         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.434     4.775    divInstance/my_datapath/RegDivisor/clk_IBUF_BUFG
    SLICE_X10Y25         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[6]/C

Slack:                    inf
  Source:                 divisor[0]
                            (input port)
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.571ns  (logic 1.578ns (28.335%)  route 3.992ns (71.665%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  divisor[0] (IN)
                         net (fo=0)                   0.000     0.000    divisor[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  divisor_IBUF[0]_inst/O
                         net (fo=1, routed)           3.472     4.926    divInstance/my_controller/divisor_IBUF[0]
    SLICE_X11Y25         LUT5 (Prop_lut5_I0_O)        0.124     5.050 r  divInstance/my_controller/out_aux[4]_i_1/O
                         net (fo=1, routed)           0.520     5.571    divInstance/my_datapath/RegDivisor/D[4]
    SLICE_X10Y25         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.434     4.775    divInstance/my_datapath/RegDivisor/clk_IBUF_BUFG
    SLICE_X10Y25         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[4]/C

Slack:                    inf
  Source:                 divisor[1]
                            (input port)
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.300ns  (logic 1.570ns (29.624%)  route 3.730ns (70.376%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  divisor[1] (IN)
                         net (fo=0)                   0.000     0.000    divisor[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  divisor_IBUF[1]_inst/O
                         net (fo=1, routed)           3.019     4.471    divInstance/my_controller/divisor_IBUF[1]
    SLICE_X11Y24         LUT5 (Prop_lut5_I0_O)        0.118     4.589 r  divInstance/my_controller/out_aux[5]_i_1/O
                         net (fo=1, routed)           0.712     5.300    divInstance/my_datapath/RegDivisor/D[5]
    SLICE_X10Y24         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.434     4.775    divInstance/my_datapath/RegDivisor/clk_IBUF_BUFG
    SLICE_X10Y24         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[5]/C

Slack:                    inf
  Source:                 divisor[3]
                            (input port)
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.078ns  (logic 1.616ns (31.822%)  route 3.462ns (68.178%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  divisor[3] (IN)
                         net (fo=0)                   0.000     0.000    divisor[3]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  divisor_IBUF[3]_inst/O
                         net (fo=1, routed)           3.462     4.926    divInstance/my_controller/divisor_IBUF[3]
    SLICE_X13Y24         LUT4 (Prop_lut4_I3_O)        0.152     5.078 r  divInstance/my_controller/out_aux[7]_i_2/O
                         net (fo=1, routed)           0.000     5.078    divInstance/my_datapath/RegDivisor/D[7]
    SLICE_X13Y24         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.433     4.774    divInstance/my_datapath/RegDivisor/clk_IBUF_BUFG
    SLICE_X13Y24         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.505ns  (logic 1.578ns (35.019%)  route 2.928ns (64.981%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  rst_IBUF_inst/O
                         net (fo=66, routed)          2.928     4.381    divInstance/my_controller/rst_IBUF
    SLICE_X9Y23          LUT6 (Prop_lut6_I5_O)        0.124     4.505 r  divInstance/my_controller/dout[8]_i_1/O
                         net (fo=1, routed)           0.000     4.505    divInstance/my_datapath/RegDividendo/dout_reg[8]_0
    SLICE_X9Y23          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435     4.776    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.410ns  (logic 1.454ns (32.962%)  route 2.957ns (67.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=66, routed)          2.957     4.410    divInstance/my_datapath/RegDividendo/rst_IBUF
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436     4.777    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.410ns  (logic 1.454ns (32.962%)  route 2.957ns (67.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=66, routed)          2.957     4.410    divInstance/my_datapath/RegDividendo/rst_IBUF
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436     4.777    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.410ns  (logic 1.454ns (32.962%)  route 2.957ns (67.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=66, routed)          2.957     4.410    divInstance/my_datapath/RegDividendo/rst_IBUF
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436     4.777    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.410ns  (logic 1.454ns (32.962%)  route 2.957ns (67.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=66, routed)          2.957     4.410    divInstance/my_datapath/RegDividendo/rst_IBUF
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.436     4.777    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_controller/FSM_sequential_STATE_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.277ns  (logic 1.454ns (33.992%)  route 2.823ns (66.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=66, routed)          2.823     4.277    divInstance/my_controller/rst_IBUF
    SLICE_X8Y24          FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.433     4.774    divInstance/my_controller/clk_IBUF_BUFG
    SLICE_X8Y24          FDRE                                         r  divInstance/my_controller/FSM_sequential_STATE_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/Rq/out_aux_reg[4]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.222ns (27.491%)  route 0.585ns (72.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=66, routed)          0.585     0.807    divInstance/my_datapath/Rq/rst_IBUF
    SLICE_X11Y19         FDCE                                         f  divInstance/my_datapath/Rq/out_aux_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.826     1.953    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/Rq/out_aux_reg[5]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.222ns (27.491%)  route 0.585ns (72.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=66, routed)          0.585     0.807    divInstance/my_datapath/Rq/rst_IBUF
    SLICE_X11Y19         FDCE                                         f  divInstance/my_datapath/Rq/out_aux_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.826     1.953    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/Rq/out_aux_reg[6]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.222ns (27.491%)  route 0.585ns (72.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=66, routed)          0.585     0.807    divInstance/my_datapath/Rq/rst_IBUF
    SLICE_X11Y19         FDCE                                         f  divInstance/my_datapath/Rq/out_aux_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.826     1.953    divInstance/my_datapath/Rq/clk_IBUF_BUFG
    SLICE_X11Y19         FDCE                                         r  divInstance/my_datapath/Rq/out_aux_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.222ns (24.992%)  route 0.666ns (75.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=66, routed)          0.666     0.888    divInstance/my_datapath/RegDividendo/rst_IBUF
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.825     1.952    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.222ns (24.992%)  route 0.666ns (75.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=66, routed)          0.666     0.888    divInstance/my_datapath/RegDividendo/rst_IBUF
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.825     1.952    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.222ns (24.992%)  route 0.666ns (75.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=66, routed)          0.666     0.888    divInstance/my_datapath/RegDividendo/rst_IBUF
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.825     1.952    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/RegDividendo/dout_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.222ns (24.992%)  route 0.666ns (75.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  rst_IBUF_inst/O
                         net (fo=66, routed)          0.666     0.888    divInstance/my_datapath/RegDividendo/rst_IBUF
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.825     1.952    divInstance/my_datapath/RegDividendo/clk_IBUF_BUFG
    SLICE_X10Y20         FDRE                                         r  divInstance/my_datapath/RegDividendo/dout_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.222ns (24.992%)  route 0.666ns (75.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=66, routed)          0.666     0.888    divInstance/my_datapath/RegDivisor/rst_IBUF
    SLICE_X11Y20         FDCE                                         f  divInstance/my_datapath/RegDivisor/out_aux_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.825     1.952    divInstance/my_datapath/RegDivisor/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.222ns (24.992%)  route 0.666ns (75.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=66, routed)          0.666     0.888    divInstance/my_datapath/RegDivisor/rst_IBUF
    SLICE_X11Y20         FDCE                                         f  divInstance/my_datapath/RegDivisor/out_aux_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.825     1.952    divInstance/my_datapath/RegDivisor/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            divInstance/my_datapath/RegDivisor/out_aux_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.222ns (24.992%)  route 0.666ns (75.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 f  rst_IBUF_inst/O
                         net (fo=66, routed)          0.666     0.888    divInstance/my_datapath/RegDivisor/rst_IBUF
    SLICE_X11Y20         FDCE                                         f  divInstance/my_datapath/RegDivisor/out_aux_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.825     1.952    divInstance/my_datapath/RegDivisor/clk_IBUF_BUFG
    SLICE_X11Y20         FDCE                                         r  divInstance/my_datapath/RegDivisor/out_aux_reg[2]/C





