$date
	Sat Oct 22 22:23:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#469894
b11010 &
b11010 %
1$
b11010 !
1"
#469895
0"
#469898
b1101 &
b1101 %
#469902
b101000 &
b101000 %
#469906
b10100 &
b10100 %
#469910
b1010 &
b1010 %
#469914
b101 &
b101 %
#469918
b10000 &
b10000 %
#469922
b1000 &
b1000 %
#469926
b100 &
b100 %
#469930
b10 &
b10 %
#469934
b1 &
1#
b1 %
#469938
b0 &
b0 %
0#
0$
#1533887
b101 !
1"
#1533890
b101 &
b101 %
1$
#1533891
0"
#1533894
b10000 &
b10000 %
#1533898
b1000 &
b1000 %
#1533902
b100 &
b100 %
#1533906
b10 &
b10 %
#1533910
b1 &
1#
b1 %
#1533914
b0 &
b0 %
0#
0$
#2512990
b1001 &
b1001 %
1$
b1001 !
1"
#2512991
0"
#2512994
b11100 &
b11100 %
#2512998
b1110 &
b1110 %
#2513002
b111 &
b111 %
#2513006
b10110 &
b10110 %
#2513010
b1011 &
b1011 %
#2513014
b100010 &
b100010 %
#2513018
b10001 &
b10001 %
#2513022
b110100 &
b110100 %
#2513026
b11010 &
b11010 %
#2513030
b1101 &
b1101 %
#2513034
b101000 &
b101000 %
#2513038
b10100 &
b10100 %
#2513042
b1010 &
b1010 %
#2513046
b101 &
b101 %
#2513050
b10000 &
b10000 %
#2513054
b1000 &
b1000 %
#2513058
b100 &
b100 %
#2513062
b10 &
b10 %
#2513066
b1 &
b1 %
1#
#2513070
b0 &
0#
b0 %
0$
#4500012
