;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* CLK */
CLK__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
CLK__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
CLK__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
CLK__CFG2_SRC_SEL_MASK EQU 0x07
CLK__INDEX EQU 0x03
CLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK__PM_ACT_MSK EQU 0x08
CLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK__PM_STBY_MSK EQU 0x08
CLK_CNT__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
CLK_CNT__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
CLK_CNT__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
CLK_CNT__CFG2_SRC_SEL_MASK EQU 0x07
CLK_CNT__INDEX EQU 0x00
CLK_CNT__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK_CNT__PM_ACT_MSK EQU 0x01
CLK_CNT__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK_CNT__PM_STBY_MSK EQU 0x01
CLK_PWM__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
CLK_PWM__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
CLK_PWM__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
CLK_PWM__CFG2_SRC_SEL_MASK EQU 0x07
CLK_PWM__INDEX EQU 0x02
CLK_PWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CLK_PWM__PM_ACT_MSK EQU 0x04
CLK_PWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CLK_PWM__PM_STBY_MSK EQU 0x04

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* MOTOR */
MOTOR__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
MOTOR__0__MASK EQU 0x40
MOTOR__0__PC EQU CYREG_PRT2_PC6
MOTOR__0__PORT EQU 2
MOTOR__0__SHIFT EQU 6
MOTOR__AG EQU CYREG_PRT2_AG
MOTOR__AMUX EQU CYREG_PRT2_AMUX
MOTOR__BIE EQU CYREG_PRT2_BIE
MOTOR__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOTOR__BYP EQU CYREG_PRT2_BYP
MOTOR__CTL EQU CYREG_PRT2_CTL
MOTOR__DM0 EQU CYREG_PRT2_DM0
MOTOR__DM1 EQU CYREG_PRT2_DM1
MOTOR__DM2 EQU CYREG_PRT2_DM2
MOTOR__DR EQU CYREG_PRT2_DR
MOTOR__INP_DIS EQU CYREG_PRT2_INP_DIS
MOTOR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOTOR__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOTOR__LCD_EN EQU CYREG_PRT2_LCD_EN
MOTOR__MASK EQU 0x40
MOTOR__PORT EQU 2
MOTOR__PRT EQU CYREG_PRT2_PRT
MOTOR__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOTOR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOTOR__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOTOR__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOTOR__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOTOR__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOTOR__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOTOR__PS EQU CYREG_PRT2_PS
MOTOR__SHIFT EQU 6
MOTOR__SLW EQU CYREG_PRT2_SLW

/* UART_1 */
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB11_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB11_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB11_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB11_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB11_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB11_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02

/* Direction */
Direction__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Direction__0__MASK EQU 0x80
Direction__0__PC EQU CYREG_PRT2_PC7
Direction__0__PORT EQU 2
Direction__0__SHIFT EQU 7
Direction__AG EQU CYREG_PRT2_AG
Direction__AMUX EQU CYREG_PRT2_AMUX
Direction__BIE EQU CYREG_PRT2_BIE
Direction__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Direction__BYP EQU CYREG_PRT2_BYP
Direction__CTL EQU CYREG_PRT2_CTL
Direction__DM0 EQU CYREG_PRT2_DM0
Direction__DM1 EQU CYREG_PRT2_DM1
Direction__DM2 EQU CYREG_PRT2_DM2
Direction__DR EQU CYREG_PRT2_DR
Direction__INP_DIS EQU CYREG_PRT2_INP_DIS
Direction__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Direction__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Direction__LCD_EN EQU CYREG_PRT2_LCD_EN
Direction__MASK EQU 0x80
Direction__PORT EQU 2
Direction__PRT EQU CYREG_PRT2_PRT
Direction__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Direction__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Direction__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Direction__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Direction__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Direction__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Direction__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Direction__PS EQU CYREG_PRT2_PS
Direction__SHIFT EQU 7
Direction__SLW EQU CYREG_PRT2_SLW

/* IRQ_PRESS */
IRQ_PRESS__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IRQ_PRESS__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IRQ_PRESS__INTC_MASK EQU 0x40
IRQ_PRESS__INTC_NUMBER EQU 6
IRQ_PRESS__INTC_PRIOR_NUM EQU 7
IRQ_PRESS__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
IRQ_PRESS__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IRQ_PRESS__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* IRQ_TACHO */
IRQ_TACHO__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IRQ_TACHO__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IRQ_TACHO__INTC_MASK EQU 0x01
IRQ_TACHO__INTC_NUMBER EQU 0
IRQ_TACHO__INTC_PRIOR_NUM EQU 7
IRQ_TACHO__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
IRQ_TACHO__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IRQ_TACHO__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* LED_TACHO */
LED_TACHO__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LED_TACHO__0__MASK EQU 0x02
LED_TACHO__0__PC EQU CYREG_PRT2_PC1
LED_TACHO__0__PORT EQU 2
LED_TACHO__0__SHIFT EQU 1
LED_TACHO__AG EQU CYREG_PRT2_AG
LED_TACHO__AMUX EQU CYREG_PRT2_AMUX
LED_TACHO__BIE EQU CYREG_PRT2_BIE
LED_TACHO__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_TACHO__BYP EQU CYREG_PRT2_BYP
LED_TACHO__CTL EQU CYREG_PRT2_CTL
LED_TACHO__DM0 EQU CYREG_PRT2_DM0
LED_TACHO__DM1 EQU CYREG_PRT2_DM1
LED_TACHO__DM2 EQU CYREG_PRT2_DM2
LED_TACHO__DR EQU CYREG_PRT2_DR
LED_TACHO__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_TACHO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_TACHO__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_TACHO__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_TACHO__MASK EQU 0x02
LED_TACHO__PORT EQU 2
LED_TACHO__PRT EQU CYREG_PRT2_PRT
LED_TACHO__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_TACHO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_TACHO__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_TACHO__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_TACHO__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_TACHO__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_TACHO__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_TACHO__PS EQU CYREG_PRT2_PS
LED_TACHO__SHIFT EQU 1
LED_TACHO__SLW EQU CYREG_PRT2_SLW

/* PWM_MOTOR */
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_MOTOR_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
PWM_MOTOR_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_MOTOR_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_MOTOR_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_MOTOR_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
PWM_MOTOR_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_MOTOR_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_MOTOR_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_MOTOR_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_MOTOR_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_MOTOR_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
PWM_MOTOR_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_MOTOR_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_MOTOR_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL

/* PWM_TACHO */
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_TACHO_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_TACHO_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_TACHO_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_TACHO_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_TACHO_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_TACHO_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
PWM_TACHO_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_TACHO_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_TACHO_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_TACHO_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_TACHO_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_TACHO_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_TACHO_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_TACHO_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
PWM_TACHO_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_TACHO_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_TACHO_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
PWM_TACHO_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1

/* SW_TOGGLE */
SW_TOGGLE__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
SW_TOGGLE__0__MASK EQU 0x20
SW_TOGGLE__0__PC EQU CYREG_PRT2_PC5
SW_TOGGLE__0__PORT EQU 2
SW_TOGGLE__0__SHIFT EQU 5
SW_TOGGLE__AG EQU CYREG_PRT2_AG
SW_TOGGLE__AMUX EQU CYREG_PRT2_AMUX
SW_TOGGLE__BIE EQU CYREG_PRT2_BIE
SW_TOGGLE__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SW_TOGGLE__BYP EQU CYREG_PRT2_BYP
SW_TOGGLE__CTL EQU CYREG_PRT2_CTL
SW_TOGGLE__DM0 EQU CYREG_PRT2_DM0
SW_TOGGLE__DM1 EQU CYREG_PRT2_DM1
SW_TOGGLE__DM2 EQU CYREG_PRT2_DM2
SW_TOGGLE__DR EQU CYREG_PRT2_DR
SW_TOGGLE__INP_DIS EQU CYREG_PRT2_INP_DIS
SW_TOGGLE__INTSTAT EQU CYREG_PICU2_INTSTAT
SW_TOGGLE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SW_TOGGLE__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SW_TOGGLE__LCD_EN EQU CYREG_PRT2_LCD_EN
SW_TOGGLE__MASK EQU 0x20
SW_TOGGLE__PORT EQU 2
SW_TOGGLE__PRT EQU CYREG_PRT2_PRT
SW_TOGGLE__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SW_TOGGLE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SW_TOGGLE__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SW_TOGGLE__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SW_TOGGLE__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SW_TOGGLE__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SW_TOGGLE__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SW_TOGGLE__PS EQU CYREG_PRT2_PS
SW_TOGGLE__SHIFT EQU 5
SW_TOGGLE__SLW EQU CYREG_PRT2_SLW
SW_TOGGLE__SNAP EQU CYREG_PICU2_SNAP

/* LED_TOGGLE */
LED_TOGGLE__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
LED_TOGGLE__0__MASK EQU 0x10
LED_TOGGLE__0__PC EQU CYREG_PRT2_PC4
LED_TOGGLE__0__PORT EQU 2
LED_TOGGLE__0__SHIFT EQU 4
LED_TOGGLE__AG EQU CYREG_PRT2_AG
LED_TOGGLE__AMUX EQU CYREG_PRT2_AMUX
LED_TOGGLE__BIE EQU CYREG_PRT2_BIE
LED_TOGGLE__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED_TOGGLE__BYP EQU CYREG_PRT2_BYP
LED_TOGGLE__CTL EQU CYREG_PRT2_CTL
LED_TOGGLE__DM0 EQU CYREG_PRT2_DM0
LED_TOGGLE__DM1 EQU CYREG_PRT2_DM1
LED_TOGGLE__DM2 EQU CYREG_PRT2_DM2
LED_TOGGLE__DR EQU CYREG_PRT2_DR
LED_TOGGLE__INP_DIS EQU CYREG_PRT2_INP_DIS
LED_TOGGLE__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED_TOGGLE__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED_TOGGLE__LCD_EN EQU CYREG_PRT2_LCD_EN
LED_TOGGLE__MASK EQU 0x10
LED_TOGGLE__PORT EQU 2
LED_TOGGLE__PRT EQU CYREG_PRT2_PRT
LED_TOGGLE__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED_TOGGLE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED_TOGGLE__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED_TOGGLE__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED_TOGGLE__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED_TOGGLE__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED_TOGGLE__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED_TOGGLE__PS EQU CYREG_PRT2_PS
LED_TOGGLE__SHIFT EQU 4
LED_TOGGLE__SLW EQU CYREG_PRT2_SLW

/* TACHO_SENSOR */
TACHO_SENSOR__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
TACHO_SENSOR__0__MASK EQU 0x01
TACHO_SENSOR__0__PC EQU CYREG_PRT2_PC0
TACHO_SENSOR__0__PORT EQU 2
TACHO_SENSOR__0__SHIFT EQU 0
TACHO_SENSOR__AG EQU CYREG_PRT2_AG
TACHO_SENSOR__AMUX EQU CYREG_PRT2_AMUX
TACHO_SENSOR__BIE EQU CYREG_PRT2_BIE
TACHO_SENSOR__BIT_MASK EQU CYREG_PRT2_BIT_MASK
TACHO_SENSOR__BYP EQU CYREG_PRT2_BYP
TACHO_SENSOR__CTL EQU CYREG_PRT2_CTL
TACHO_SENSOR__DM0 EQU CYREG_PRT2_DM0
TACHO_SENSOR__DM1 EQU CYREG_PRT2_DM1
TACHO_SENSOR__DM2 EQU CYREG_PRT2_DM2
TACHO_SENSOR__DR EQU CYREG_PRT2_DR
TACHO_SENSOR__INP_DIS EQU CYREG_PRT2_INP_DIS
TACHO_SENSOR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
TACHO_SENSOR__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
TACHO_SENSOR__LCD_EN EQU CYREG_PRT2_LCD_EN
TACHO_SENSOR__MASK EQU 0x01
TACHO_SENSOR__PORT EQU 2
TACHO_SENSOR__PRT EQU CYREG_PRT2_PRT
TACHO_SENSOR__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
TACHO_SENSOR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
TACHO_SENSOR__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
TACHO_SENSOR__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
TACHO_SENSOR__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
TACHO_SENSOR__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
TACHO_SENSOR__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
TACHO_SENSOR__PS EQU CYREG_PRT2_PS
TACHO_SENSOR__SHIFT EQU 0
TACHO_SENSOR__SLW EQU CYREG_PRT2_SLW

/* Counter_TACHO */
Counter_TACHO_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__A0_REG EQU CYREG_B0_UDB12_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u2__A1_REG EQU CYREG_B0_UDB12_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__D0_REG EQU CYREG_B0_UDB12_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u2__D1_REG EQU CYREG_B0_UDB12_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u2__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u2__F0_REG EQU CYREG_B0_UDB12_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u2__F1_REG EQU CYREG_B0_UDB12_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__A0_REG EQU CYREG_B0_UDB13_A0
Counter_TACHO_CounterUDB_sC32_counterdp_u3__A1_REG EQU CYREG_B0_UDB13_A1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__D0_REG EQU CYREG_B0_UDB13_D0
Counter_TACHO_CounterUDB_sC32_counterdp_u3__D1_REG EQU CYREG_B0_UDB13_D1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u3__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__F0_REG EQU CYREG_B0_UDB13_F0
Counter_TACHO_CounterUDB_sC32_counterdp_u3__F1_REG EQU CYREG_B0_UDB13_F1
Counter_TACHO_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Counter_TACHO_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__0__MASK EQU 0x01
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__0__POS EQU 0
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__1__MASK EQU 0x02
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__1__POS EQU 1
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__2__MASK EQU 0x04
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__2__POS EQU 2
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x87
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Counter_TACHO_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
Counter_TACHO_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
Counter_TACHO_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
Counter_TACHO_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
Counter_TACHO_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
Counter_TACHO_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Counter_TACHO_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
Counter_TACHO_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
Counter_TACHO_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
Counter_TACHO_CounterUDB_sSTSReg_stsreg__4__MASK EQU 0x10
Counter_TACHO_CounterUDB_sSTSReg_stsreg__4__POS EQU 4
Counter_TACHO_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
Counter_TACHO_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
Counter_TACHO_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
Counter_TACHO_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
Counter_TACHO_CounterUDB_sSTSReg_stsreg__MASK EQU 0x77
Counter_TACHO_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
Counter_TACHO_CounterUDB_sSTSReg_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Counter_TACHO_CounterUDB_sSTSReg_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Counter_TACHO_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Counter_TACHO_CounterUDB_sSTSReg_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
Counter_TACHO_CounterUDB_sSTSReg_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
Counter_TACHO_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
