<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>EDESR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">EDESR, External Debug Event Status Register</h1><p>The EDESR characteristics are:</p><h2>Purpose</h2>
          <p>Indicates the status of internally pending Halting debug events.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Off</th><th>DLK</th><th>SLK</th><th>Default</th></tr><tr><td>Error</td><td>Error</td><td>RO</td><td>RW</td></tr></table>
          <p>If a request to clear a pending Halting debug event is received at or about the time when halting becomes allowed, it is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> whether the event is taken.</p>
        
          <p>If Core power is removed while a Halting debug event is pending, it is lost. However, it might become pending again when the Core is powered back on and Cold reset.</p>
        <h2>Configuration</h2><p>EDESR is in the Core power domain.
      Some or all RW fields of this register have defined reset values. These apply on a Warm or Cold reset. The register is not affected by an External debug reset.</p><h2>Attributes</h2>
          <p>EDESR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The EDESR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#SS">SS</a></td><td class="lr" colspan="1"><a href="#RC">RC</a></td><td class="lr" colspan="1"><a href="#OSUC">OSUC</a></td></tr></tbody></table><h4 id="0">
                Bits [31:3]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="SS">SS, bit [2]
              </h4>
              <p>Halting step debug event pending. Possible values of this field are:</p>
            <table class="valuetable"><tr><th>SS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Reading this means that a Halting step debug event is not pending. Writing this means no action.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Reading this means that a Halting step debug event is pending. Writing this clears the pending Halting step debug event.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to the value of <a href="ext-edecr.html&#10;        ">EDECR</a>.SS.</p><h4 id="RC">RC, bit [1]
              </h4>
              <p>Reset Catch debug event pending. Possible values of this field are:</p>
            <table class="valuetable"><tr><th>RC</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Reading this means that a Reset Catch debug event is not pending. Writing this means no action.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Reading this means that a Reset Catch debug event is pending. Writing this clears the pending Reset Catch debug event.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to the value of <a href="ext-edecr.html&#10;        ">EDECR</a>.RCE.</p><h4 id="OSUC">OSUC, bit [0]
              </h4>
              <p>OS Unlock Catch debug event pending. Possible values of this field are:</p>
            <table class="valuetable"><tr><th>OSUC</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Reading this means that an OS Unlock Catch debug event is not pending. Writing this means no action.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Reading this means that an OS Unlock Catch debug event is pending. Writing this clears the pending OS Unlock Catch debug event.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h2>Accessing the EDESR</h2><p>EDESR can be accessed through the external debug interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>Debug</td><td>
          <span class="hexnumber">0x020</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
