//MODULOS
module Flipflop(preset,data,clk,rst,Q);
input preset,data,clk,rst;
output reg Q;


//ASIGNACIONES
always@(posedge clk)
begin
	if(~rst)
		Q=0;
	else if(~preset)
		Q=1;
	else
		Q=data;
	
end
endmodule
