Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date              : Mon Feb 10 14:13:00 2025
| Host              : work5.itiv.kit.edu running 64-bit Rocky Linux 9.5 (Blue Onyx)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file route_report_timing_summary_0.rpt -pb route_report_timing_summary_0.pb -rpx route_report_timing_summary_0.rpx
| Design            : vitis_design_wrapper
| Device            : xcvc1902-vsva2197
| Speed File        : -2MP  PRODUCTION 2.13 2024-03-28
| Design State      : Routed
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                                        Violations  
--------  --------  -------------------------------------------------  ----------  
AVAL-344  Warning   Design_needs_USER_RAM_AVERAGE_ACTIVITY_set         1           
TIMING-9  Warning   Unknown CDC Logic                                  1           
XDCB-5    Warning   Runtime inefficient way to find pin objects        2           
CLKC-69   Advisory  MMCME5 not driven by IO has BUFG in feedback loop  1           
CLKC-72   Advisory  Substitute PLL for MMCME5 check                    1           
CLKC-75   Advisory  MMCME5 with global clock driver has no LOC         2           
XDCB-6    Advisory  Timing constraint pointing to hierarchical pins    2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (1)
4. checking unconstrained_internal_endpoints (5)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (1)
---------------------------------
 There is 1 register/latch pin which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (5)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 5 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.454        0.000                      0               205620        0.010        0.000                      0               205399        0.000        0.000                       0                105730  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)           Period(ns)      Frequency(MHz)
-----                         ------------           ----------      --------------
clk_pl_0                      {0.000 5.000}          10.000          100.000         
  clkfbout_primitive          {0.000 5.000}          10.000          100.000         
  clkout1_primitive           {0.000 0.800}          1.600           625.000         
    clk_wizard_0_clk_out1_o2  {0.000 1.600}          3.200           312.500         
  clkout4_primitive           {0.000 1.200}          2.400           416.667         
    clkout1_primitive_1       {0.000 3.906}          7.813           128.000         
ddr4_dimm1_sma_clk_clk_p      {0.000 2.500}          5.000           200.000         
  bank1_clkout0               {0.000 0.625}          1.250           800.000         
    pll_clktoxphy[0]          {0.000 0.156}          0.312           3200.000        
    pll_clktoxphy[2]          {0.000 0.156}          0.312           3200.000        
  bank1_xpll0_fifo_rd_clk     {0.000 0.625}          1.250           800.000         
  mc_clk_xpll                 {0.000 0.625}          1.250           800.000         
  pll_clk_xpll                {0.000 0.156}          0.312           3200.000        
lpddr4_sma_clk1_clk_p         {0.000 2.496}          4.992           200.321         
  bank1_clkout0_1             {0.000 0.512}          1.024           976.562         
    pll_clktoxphy[0]_1        {0.000 0.128}          0.256           3906.250        
    pll_clktoxphy[2]_1        {0.000 0.128}          0.256           3906.250        
  bank1_xpll0_fifo_rd_clk_1   {0.000 0.512}          1.024           976.562         
  mc_clk_xpll_1               {0.000 0.512}          1.024           976.562         
  pll_clk_xpll_1              {0.000 0.128}          0.256           3906.248        
lpddr4_sma_clk2_clk_p         {0.000 2.496}          4.992           200.321         
  bank1_clkout0_2             {0.000 0.512}          1.024           976.562         
    pll_clktoxphy[0]_2        {0.000 0.128}          0.256           3906.250        
    pll_clktoxphy[2]_2        {0.000 0.128}          0.256           3906.250        
  bank1_xpll0_fifo_rd_clk_2   {0.000 0.512}          1.024           976.562         
  mc_clk_xpll_2               {0.000 0.512}          1.024           976.562         
  pll_clk_xpll_2              {0.000 0.128}          0.256           3906.248        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                            2.068        0.000                      0                38257        0.010        0.000                      0                38257        4.000        0.000                       0                 20410  
  clkfbout_primitive                                                                                                                                                            4.609        0.000                       0                     3  
  clkout1_primitive                 0.731        0.000                      0                   22        0.038        0.000                      0                   22        0.194        0.000                       0                    17  
    clk_wizard_0_clk_out1_o2        0.646        0.000                      0                 8406        0.035        0.000                      0                 8406        0.171        0.000                       0                  4057  
  clkout4_primitive                 1.480        0.000                      0                   48        0.038        0.000                      0                   48        0.594        0.000                       0                    40  
    clkout1_primitive_1             0.454        0.000                      0               158666        0.013        0.000                      0               158666        2.906        0.000                       0                 81034  
ddr4_dimm1_sma_clk_clk_p                                                                                                                                                        2.109        0.000                       0                     1  
  bank1_clkout0                                                                                                                                                                 0.000        0.000                       0                     3  
    pll_clktoxphy[0]                                                                                                                                                            0.054        0.000                       0                     9  
    pll_clktoxphy[2]                                                                                                                                                            0.054        0.000                       0                     7  
  bank1_xpll0_fifo_rd_clk                                                                                                                                                       0.000        0.000                       0                    24  
  mc_clk_xpll                                                                                                                                                                   0.000        0.000                       0                     1  
  pll_clk_xpll                                                                                                                                                                  0.054        0.000                       0                    10  
lpddr4_sma_clk1_clk_p                                                                                                                                                           2.105        0.000                       0                     1  
  bank1_clkout0_1                                                                                                                                                               0.007        0.000                       0                     3  
    pll_clktoxphy[0]_1                                                                                                                                                          0.002        0.000                       0                     9  
    pll_clktoxphy[2]_1                                                                                                                                                          0.002        0.000                       0                     9  
  bank1_xpll0_fifo_rd_clk_1                                                                                                                                                     0.007        0.000                       0                    25  
  mc_clk_xpll_1                                                                                                                                                                 0.007        0.000                       0                     1  
  pll_clk_xpll_1                                                                                                                                                                0.002        0.000                       0                     9  
lpddr4_sma_clk2_clk_p                                                                                                                                                           2.105        0.000                       0                     1  
  bank1_clkout0_2                                                                                                                                                               0.007        0.000                       0                     3  
    pll_clktoxphy[0]_2                                                                                                                                                          0.002        0.000                       0                     9  
    pll_clktoxphy[2]_2                                                                                                                                                          0.002        0.000                       0                     9  
  bank1_xpll0_fifo_rd_clk_2                                                                                                                                                     0.007        0.000                       0                    25  
  mc_clk_xpll_2                                                                                                                                                                 0.007        0.000                       0                     1  
  pll_clk_xpll_2                                                                                                                                                                0.002        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1_primitive_1       clk_wizard_0_clk_out1_o2        8.805        0.000                      0                   72                                                                        
clk_pl_0                  clkout1_primitive_1             7.051        0.000                      0                   35                                                                        
clk_wizard_0_clk_out1_o2  clkout1_primitive_1             2.529        0.000                      0                  114                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                                              clk_pl_0                  
(none)                    clkout1_primitive_1       clk_pl_0                  
(none)                                              clk_wizard_0_clk_out1_o2  
(none)                    clk_wizard_0_clk_out1_o2  clk_wizard_0_clk_out1_o2  
(none)                    clkout1_primitive_1       clk_wizard_0_clk_out1_o2  
(none)                    clkout1_primitive         clkout1_primitive         
(none)                    clk_pl_0                  clkout1_primitive_1       
(none)                    clk_wizard_0_clk_out1_o2  clkout1_primitive_1       
(none)                    clkout1_primitive_1       clkout1_primitive_1       
(none)                    clkout4_primitive         clkout1_primitive_1       
(none)                                              clkout4_primitive         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     pll_clk_xpll                                          
(none)                     pll_clk_xpll_1                                        
(none)                     pll_clk_xpll_2                                        
(none)                     pll_clktoxphy[0]                                      
(none)                     pll_clktoxphy[0]_1                                    
(none)                     pll_clktoxphy[0]_2                                    
(none)                     pll_clktoxphy[2]                                      
(none)                     pll_clktoxphy[2]_1                                    
(none)                     pll_clktoxphy[2]_2                                    
(none)                                                bank1_xpll0_fifo_rd_clk    
(none)                                                bank1_xpll0_fifo_rd_clk_1  
(none)                                                bank1_xpll0_fifo_rd_clk_2  
(none)                                                clk_pl_0                   
(none)                                                clk_wizard_0_clk_out1_o2   
(none)                                                clkout1_primitive          
(none)                                                clkout1_primitive_1        
(none)                                                clkout4_primitive          


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.068ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/ADDRBWRADDRU[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 0.230ns (2.954%)  route 7.555ns (97.046%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 13.291 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.236ns (routing 1.078ns, distribution 2.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.247    10.997    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/ADDRBWRADDRU[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.236    13.291    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLKU
                         clock pessimism              0.205    13.496    
                         clock uncertainty           -0.111    13.386    
    RAMB36_X1Y69         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[6])
                                                     -0.320    13.066    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                         -10.997    
  -------------------------------------------------------------------
                         slack                                  2.068    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/ADDRBWRADDRL[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.798ns  (logic 0.230ns (2.949%)  route 7.568ns (97.051%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 13.291 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.236ns (routing 1.078ns, distribution 2.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.260    11.011    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/ADDRBWRADDRL[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.236    13.291    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y69         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLKL
                         clock pessimism              0.205    13.496    
                         clock uncertainty           -0.111    13.386    
    RAMB36_X1Y69         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[6])
                                                     -0.303    13.083    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10
  -------------------------------------------------------------------
                         required time                         13.083    
                         arrival time                         -11.011    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.113ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/ADDRBWRADDRL[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.604ns  (logic 0.230ns (3.025%)  route 7.374ns (96.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.214ns = ( 13.214 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.159ns (routing 1.078ns, distribution 2.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.066    10.817    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y72         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/ADDRBWRADDRL[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.159    13.214    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y72         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/CLKBWRCLKL
                         clock pessimism              0.130    13.344    
                         clock uncertainty           -0.111    13.233    
    RAMB36_X1Y72         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[6])
                                                     -0.303    12.930    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  2.113    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/ADDRBWRADDRL[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 0.230ns (2.969%)  route 7.516ns (97.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.293ns = ( 13.293 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.238ns (routing 1.078ns, distribution 2.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.208    10.959    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y71         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/ADDRBWRADDRL[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.238    13.293    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y71         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/CLKBWRCLKL
                         clock pessimism              0.205    13.498    
                         clock uncertainty           -0.111    13.388    
    RAMB36_X1Y71         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[6])
                                                     -0.303    13.085    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12
  -------------------------------------------------------------------
                         required time                         13.085    
                         arrival time                         -10.959    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/ADDRBWRADDRU[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.717ns  (logic 0.230ns (2.981%)  route 7.487ns (97.019%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 13.292 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.078ns, distribution 2.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.179    10.929    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y70         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/ADDRBWRADDRU[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.237    13.292    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y70         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLKU
                         clock pessimism              0.205    13.497    
                         clock uncertainty           -0.111    13.387    
    RAMB36_X1Y70         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[6])
                                                     -0.320    13.067    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11
  -------------------------------------------------------------------
                         required time                         13.067    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/ADDRBWRADDRL[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 0.230ns (2.974%)  route 7.503ns (97.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.292ns = ( 13.292 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.237ns (routing 1.078ns, distribution 2.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.195    10.946    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y70         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/ADDRBWRADDRL[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.237    13.292    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y70         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLKL
                         clock pessimism              0.205    13.497    
                         clock uncertainty           -0.111    13.387    
    RAMB36_X1Y70         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[6])
                                                     -0.303    13.084    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11
  -------------------------------------------------------------------
                         required time                         13.084    
                         arrival time                         -10.946    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/ADDRBWRADDRU[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 0.230ns (3.048%)  route 7.315ns (96.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.217ns = ( 13.217 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.162ns (routing 1.078ns, distribution 2.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.007    10.758    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y72         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/ADDRBWRADDRU[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.162    13.217    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y72         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13/CLKBWRCLKU
                         clock pessimism              0.130    13.347    
                         clock uncertainty           -0.111    13.236    
    RAMB36_X1Y72         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[6])
                                                     -0.320    12.916    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_13
  -------------------------------------------------------------------
                         required time                         12.916    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/ADDRBWRADDRU[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.657ns  (logic 0.230ns (3.004%)  route 7.427ns (96.996%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.293ns = ( 13.293 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.205ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.238ns (routing 1.078ns, distribution 2.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         7.119    10.870    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y71         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/ADDRBWRADDRU[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.238    13.293    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y71         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12/CLKBWRCLKU
                         clock pessimism              0.205    13.498    
                         clock uncertainty           -0.111    13.388    
    RAMB36_X1Y71         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[6])
                                                     -0.320    13.068    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_12
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ADDRBWRADDRL[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.482ns  (logic 0.230ns (3.074%)  route 7.252ns (96.926%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.226ns = ( 13.226 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.171ns (routing 1.078ns, distribution 2.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         6.944    10.694    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y74         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ADDRBWRADDRL[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.171    13.226    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y74         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKL
                         clock pessimism              0.130    13.356    
                         clock uncertainty           -0.111    13.245    
    RAMB36_X1Y74         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKL_ADDRBWRADDRL[6])
                                                     -0.303    12.942    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         12.942    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ADDRBWRADDRU[6]
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.432ns  (logic 0.230ns (3.095%)  route 7.202ns (96.905%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 13.229 - 10.000 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.111ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.222ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.109ns (routing 1.244ns, distribution 1.865ns)
  Clock Net Delay (Destination): 3.174ns (routing 1.078ns, distribution 2.096ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.109     3.212    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X205Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y244       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.091     3.303 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/read_addr_reg[4]/Q
                         net (fo=4, routed)           0.308     3.611    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/trace_rd_addr_o[4]
    SLICE_X205Y244       LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.139     3.750 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/BRAM.XPM.BLKMEM[0].sdpram_i_7/O
                         net (fo=215, routed)         6.894    10.644    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/addrb[4]
    RAMB36_X1Y74         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/ADDRBWRADDRU[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS9_X0Y0             PS9                          0.000    10.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000    10.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055    10.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.174    13.229    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y74         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKU
                         clock pessimism              0.130    13.359    
                         clock uncertainty           -0.111    13.248    
    RAMB36_X1Y74         RAMB36E5_INT (Setup_RAMB36_CLKBWRCLKU_ADDRBWRADDRU[6])
                                                     -0.320    12.928    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                         12.928    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  2.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3325]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.099ns (21.951%)  route 0.352ns (78.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.514ns
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      2.849ns (routing 1.078ns, distribution 1.771ns)
  Clock Net Delay (Destination): 3.411ns (routing 1.244ns, distribution 2.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.849     2.904    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X4Y72         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y72         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[1])
                                                      0.099     3.003 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_7/DOUTBDOUT[1]
                         net (fo=1, routed)           0.352     3.355    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[3325]
    SLICE_X131Y282       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3325]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.411     3.514    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X131Y282       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3325]/C
                         clock pessimism             -0.208     3.306    
    SLICE_X131Y282       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.039     3.345    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3325]
  -------------------------------------------------------------------
                         required time                         -3.345    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2646]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.090ns (36.437%)  route 0.157ns (63.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.829ns
    Source Clock Delay      (SCD):    3.263ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Net Delay (Source):      3.208ns (routing 1.078ns, distribution 2.130ns)
  Clock Net Delay (Destination): 3.726ns (routing 1.244ns, distribution 2.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.208     3.263    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y57         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y57         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[14])
                                                      0.090     3.353 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/DOUTBDOUT[14]
                         net (fo=1, routed)           0.157     3.510    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[2646]
    SLICE_X59Y225        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2646]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.726     3.829    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X59Y225        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2646]/C
                         clock pessimism             -0.370     3.459    
    SLICE_X59Y225        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.039     3.498    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2646]
  -------------------------------------------------------------------
                         required time                         -3.498    
                         arrival time                           3.510    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1087]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.084ns (33.600%)  route 0.166ns (66.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      2.837ns (routing 1.078ns, distribution 1.759ns)
  Clock Net Delay (Destination): 3.329ns (routing 1.244ns, distribution 2.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.837     2.892    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X5Y48         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y48         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[27])
                                                      0.084     2.976 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DOUTBDOUT[27]
                         net (fo=1, routed)           0.166     3.142    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[1087]
    SLICE_X186Y191       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1087]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.329     3.432    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X186Y191       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1087]/C
                         clock pessimism             -0.340     3.092    
    SLICE_X186Y191       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.038     3.130    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1087]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.142    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[423]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.084ns (33.235%)  route 0.169ns (66.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.494ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      2.891ns (routing 1.078ns, distribution 1.813ns)
  Clock Net Delay (Destination): 3.391ns (routing 1.244ns, distribution 2.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.891     2.946    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y36         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/CLKBWRCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y36         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKU_DOUTBDOUT[27])
                                                      0.084     3.030 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[0].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_11/DOUTBDOUT[27]
                         net (fo=1, routed)           0.169     3.199    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[423]
    SLICE_X130Y143       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[423]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.391     3.494    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X130Y143       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[423]/C
                         clock pessimism             -0.346     3.148    
    SLICE_X130Y143       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.038     3.186    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[423]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1024]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.087ns (35.268%)  route 0.160ns (64.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.430ns
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      2.841ns (routing 1.078ns, distribution 1.763ns)
  Clock Net Delay (Destination): 3.327ns (routing 1.244ns, distribution 2.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.841     2.896    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X5Y46         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y46         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[0])
                                                      0.087     2.983 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/DOUTBDOUT[0]
                         net (fo=1, routed)           0.160     3.143    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[1024]
    SLICE_X186Y180       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1024]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.327     3.430    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X186Y180       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1024]/C
                         clock pessimism             -0.340     3.090    
    SLICE_X186Y180       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.040     3.130    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1024]
  -------------------------------------------------------------------
                         required time                         -3.130    
                         arrival time                           3.143    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3314]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.089ns (35.178%)  route 0.164ns (64.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      2.928ns (routing 1.078ns, distribution 1.850ns)
  Clock Net Delay (Destination): 3.427ns (routing 1.244ns, distribution 2.183ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.928     2.983    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y71         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y71         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[26])
                                                      0.089     3.072 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/DOUTBDOUT[26]
                         net (fo=1, routed)           0.164     3.236    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[3314]
    SLICE_X130Y281       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3314]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.427     3.530    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X130Y281       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3314]/C
                         clock pessimism             -0.346     3.184    
    SLICE_X130Y281       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.038     3.222    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3314]
  -------------------------------------------------------------------
                         required time                         -3.222    
                         arrival time                           3.236    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1086]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.089ns (35.222%)  route 0.164ns (64.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      2.837ns (routing 1.078ns, distribution 1.759ns)
  Clock Net Delay (Destination): 3.329ns (routing 1.244ns, distribution 2.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.837     2.892    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X5Y48         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y48         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[26])
                                                      0.089     2.981 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DOUTBDOUT[26]
                         net (fo=1, routed)           0.164     3.145    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[1086]
    SLICE_X186Y189       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1086]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.329     3.432    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X186Y189       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1086]/C
                         clock pessimism             -0.340     3.092    
    SLICE_X186Y189       FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.039     3.131    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1086]
  -------------------------------------------------------------------
                         required time                         -3.131    
                         arrival time                           3.145    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3448]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.092ns (36.800%)  route 0.158ns (63.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.454ns
    Source Clock Delay      (SCD):    2.910ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Net Delay (Source):      2.855ns (routing 1.078ns, distribution 1.777ns)
  Clock Net Delay (Destination): 3.351ns (routing 1.244ns, distribution 2.107ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.855     2.910    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X3Y73         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y73         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[16])
                                                      0.092     3.002 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[6].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_10/DOUTBDOUT[16]
                         net (fo=1, routed)           0.158     3.160    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[3448]
    SLICE_X130Y288       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3448]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.351     3.454    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X130Y288       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3448]/C
                         clock pessimism             -0.348     3.106    
    SLICE_X130Y288       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.040     3.146    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[3448]
  -------------------------------------------------------------------
                         required time                         -3.146    
                         arrival time                           3.160    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1076]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.092ns (36.103%)  route 0.163ns (63.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.432ns
    Source Clock Delay      (SCD):    2.892ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Net Delay (Source):      2.837ns (routing 1.078ns, distribution 1.759ns)
  Clock Net Delay (Destination): 3.329ns (routing 1.244ns, distribution 2.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.837     2.892    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X5Y48         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y48         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[16])
                                                      0.092     2.984 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[2].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DOUTBDOUT[16]
                         net (fo=1, routed)           0.163     3.147    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[1076]
    SLICE_X186Y188       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1076]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.329     3.432    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X186Y188       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1076]/C
                         clock pessimism             -0.340     3.092    
    SLICE_X186Y188       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.040     3.132    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[1076]
  -------------------------------------------------------------------
                         required time                         -3.132    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2792]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.092ns (36.364%)  route 0.161ns (63.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.796ns
    Source Clock Delay      (SCD):    3.226ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      3.171ns (routing 1.078ns, distribution 2.093ns)
  Clock Net Delay (Destination): 3.693ns (routing 1.244ns, distribution 2.449ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.171     3.226    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/clkb
    RAMB36_X1Y74         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/CLKBWRCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y74         RAMB36E5_INT (Prop_RAMB36_CLKBWRCLKL_DOUTBDOUT[16])
                                                      0.092     3.318 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/BRAM.XPM.BLKMEM[5].sdpram/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_6/DOUTBDOUT[16]
                         net (fo=1, routed)           0.161     3.479    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/DIN_I[2792]
    SLICE_X58Y292        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2792]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.693     3.796    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/M_AXIS_ACLK
    SLICE_X58Y292        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2792]/C
                         clock pessimism             -0.372     3.424    
    SLICE_X58Y292        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.039     3.463    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/input_data_reg[2792]
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.479    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0] }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NSU512/CLK  n/a            2.000         10.000      8.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X195Y135   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X115Y185   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X115Y180   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X115Y180   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X109Y180   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[10].l1_cfglut/S1/CLK
Min Period        n/a     SRL16E/CLK      n/a            1.213         10.000      8.787      SLICE_X109Y180   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[10].l1_cfglut/S2/CLK
Min Period        n/a     SRLC32E/CLK     n/a            1.213         10.000      8.787      SLICE_X107Y179   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.L2_FULL[0].u_allx/L1[11].l1_cfglut/S1/CLK
Max Period        n/a     MMCME5/CLKIN1   n/a            100.000       10.000      90.000     MMCM_X8Y0        vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Fast    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X195Y135   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X195Y135   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
Low Pulse Width   Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X115Y185   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
Low Pulse Width   Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X115Y185   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Slow    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Fast    NOC_NSU512/CLK  n/a            1.000         5.000       4.000      NOC_NSU512_X2Y5  axi_noc/inst/M00_AXI_nsu/bd_1091_M00_AXI_nsu_0_top_INST/NOC_NSU512_INST/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X195Y135   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X195Y135   proc_sys_reset/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_enable_latency.enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         5.000       4.394      SLICE_X205Y245   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_generic_memrd/multiple_read_latency.read_enable_out_reg[2]_srl2/CLK
High Pulse Width  Slow    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X115Y185   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK
High Pulse Width  Fast    SRLC32E/CLK     n/a            0.606         5.000       4.394      SLICE_X115Y185   vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu0_0/inst/ALLX.drive_srl/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_primitive
  To Clock:  clkfbout_primitive

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.609ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_primitive
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBOUT }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I         n/a            0.935         10.000      9.065      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
Min Period        n/a     MMCME5/CLKFBOUT  n/a            0.934         10.000      9.066      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBOUT
Min Period        n/a     MMCME5/CLKFBIN   n/a            0.934         10.000      9.066      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Max Period        n/a     MMCME5/CLKFBIN   n/a            100.000       10.000      90.000     MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Slow    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Fast    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
Low Pulse Width   Slow    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
Low Pulse Width   Fast    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
High Pulse Width  Slow    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
High Pulse Width  Fast    MMCME5/CLKFBIN   n/a            0.391         5.000       4.609      MMCM_X8Y0     vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKFBIN
High Pulse Width  Slow    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I
High Pulse Width  Fast    BUFGCE/I         n/a            0.380         5.000       4.620      BUFGCE_X8Y22  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkfbin_inst/I



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Setup :            0  Failing Endpoints,  Worst Slack        0.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.210ns (26.230%)  route 0.591ns (73.770%))
  Logic Levels:           2  (LUT4=1 RAMS32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.609ns = ( 4.209 - 1.600 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 0.772ns, distribution 1.759ns)
  Clock Net Delay (Destination): 2.254ns (routing 0.677ns, distribution 1.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.531     3.618    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y131       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.710 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/Q
                         net (fo=4, routed)           0.312     4.022    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/MBUFG_CE_DLY_RAM/A2
    SLICE_X189Y131       RAMS32 (Prop_H6LUT_SLICEM_ADR2_O)
                                                      0.089     4.111 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/MBUFG_CE_DLY_RAM/SP/O
                         net (fo=1, routed)           0.208     4.319    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/data_o
    SLICE_X188Y130       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.029     4.348 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1/O
                         net (fo=1, routed)           0.071     4.419    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1_n_0
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.254     4.209    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                         clock pessimism              0.965     5.174    
                         clock uncertainty           -0.032     5.142    
    SLICE_X188Y130       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     5.150    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg
  -------------------------------------------------------------------
                         required time                          5.150    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.119ns (19.038%)  route 0.506ns (80.962%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.557ns = ( 4.157 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.930ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.202ns (routing 0.677ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.718 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/Q
                         net (fo=2, routed)           0.286     4.004    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly
    SLICE_X188Y130       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.028     4.032 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5_i_1/O
                         net (fo=1, routed)           0.220     4.252    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in
    SLICE_X193Y129       SRL16E                                       r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.202     4.157    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X193Y129       SRL16E                                       r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
                         clock pessimism              0.930     5.087    
                         clock uncertainty           -0.032     5.055    
    SLICE_X193Y129       SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.023     5.032    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5
  -------------------------------------------------------------------
                         required time                          5.032    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.933ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.141ns (23.366%)  route 0.462ns (76.634%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 4.223 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.268ns (routing 0.677ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.719 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.391     4.110    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X190Y112       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.049     4.159 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/LUT2_inst/O
                         net (fo=1, routed)           0.071     4.230    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_wire
    SLICE_X190Y112       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.268     4.223    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X190Y112       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C
                         clock pessimism              0.965     5.188    
                         clock uncertainty           -0.032     5.156    
    SLICE_X190Y112       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     5.164    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg
  -------------------------------------------------------------------
                         required time                          5.164    
                         arrival time                          -4.230    
  -------------------------------------------------------------------
                         slack                                  0.933    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.092ns (21.161%)  route 0.343ns (78.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 4.204 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.677ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.719 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.343     4.062    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.249     4.204    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                         clock pessimism              0.965     5.169    
                         clock uncertainty           -0.032     5.137    
    SLICE_X188Y131       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.121     5.016    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.092ns (21.161%)  route 0.343ns (78.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 4.204 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.677ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.719 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.343     4.062    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.249     4.204    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                         clock pessimism              0.965     5.169    
                         clock uncertainty           -0.032     5.137    
    SLICE_X188Y131       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.121     5.016    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.092ns (21.161%)  route 0.343ns (78.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 4.204 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.677ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.719 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.343     4.062    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.249     4.204    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                         clock pessimism              0.965     5.169    
                         clock uncertainty           -0.032     5.137    
    SLICE_X188Y131       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.121     5.016    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.092ns (21.161%)  route 0.343ns (78.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 4.204 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.677ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.719 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.343     4.062    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.249     4.204    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                         clock pessimism              0.965     5.169    
                         clock uncertainty           -0.032     5.137    
    SLICE_X188Y131       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.121     5.016    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.092ns (21.161%)  route 0.343ns (78.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 4.204 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.677ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.719 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.343     4.062    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.249     4.204    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism              0.965     5.169    
                         clock uncertainty           -0.032     5.137    
    SLICE_X188Y131       FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.121     5.016    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.016    
                         arrival time                          -4.062    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.163ns (31.589%)  route 0.353ns (68.411%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 4.204 - 1.600 ) 
    Source Clock Delay      (SCD):    3.618ns
    Clock Pessimism Removal (CPR):    0.979ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.531ns (routing 0.772ns, distribution 1.759ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.677ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.531     3.618    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y131       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.710 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/Q
                         net (fo=5, routed)           0.277     3.987    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
    SLICE_X188Y131       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.071     4.058 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[1]_i_1/O
                         net (fo=1, routed)           0.076     4.134    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[1]
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.249     4.204    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                         clock pessimism              0.979     5.183    
                         clock uncertainty           -0.032     5.151    
    SLICE_X188Y131       FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.008     5.159    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.159    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clkout1_primitive rise@1.600ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.092ns (23.316%)  route 0.303ns (76.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.604ns = ( 4.204 - 1.600 ) 
    Source Clock Delay      (SCD):    3.627ns
    Clock Pessimism Removal (CPR):    0.965ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.540ns (routing 0.772ns, distribution 1.768ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.677ns, distribution 1.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.540     3.627    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.719 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.303     4.021    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      1.600     1.600 r  
    PS9_X0Y0             PS9                          0.000     1.600 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     1.600    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     1.655 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     3.666    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     1.524 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     1.892    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     1.955 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.249     4.204    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism              0.965     5.169    
                         clock uncertainty           -0.032     5.137    
    SLICE_X188Y131       FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.089     5.048    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          5.048    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  1.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.949ns
  Clock Net Delay (Source):      1.529ns (routing 0.463ns, distribution 1.066ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.553ns, distribution 1.262ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.529     1.638    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X193Y129       SRL16E                                       r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y129       SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     1.752 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/Q
                         net (fo=1, routed)           0.016     1.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5_n_0
    SLICE_X193Y129       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.815     2.644    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X193Y129       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg/C
                         clock pessimism             -0.949     1.695    
    SLICE_X193Y129       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.730    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync3_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.435%)  route 0.112ns (69.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.553ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.723 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.112     1.835    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff[1]
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.825     2.654    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
                         clock pessimism             -0.951     1.702    
    SLICE_X188Y130       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     1.737    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.080ns (41.723%)  route 0.112ns (58.277%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.553ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.724 f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly_reg/Q
                         net (fo=2, routed)           0.097     1.821    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_dly
    SLICE_X188Y130       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.030     1.851 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1/O
                         net (fo=1, routed)           0.015     1.866    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_i_1_n_0
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.825     2.654    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                         clock pessimism             -0.951     1.702    
    SLICE_X188Y130       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.737    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.049ns (25.389%)  route 0.144ns (74.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.951ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.553ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.723 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.144     1.867    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.825     2.654    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.951     1.702    
    SLICE_X188Y130       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.035     1.737    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.070ns (36.111%)  route 0.124ns (63.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.947ns
  Clock Net Delay (Source):      1.562ns (routing 0.463ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.553ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.562     1.671    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y131       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.721 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/Q
                         net (fo=3, routed)           0.107     1.828    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
    SLICE_X188Y131       LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.020     1.848 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt[4]_i_1/O
                         net (fo=1, routed)           0.017     1.865    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/p_0_in__0[4]
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.817     2.646    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism             -0.947     1.699    
    SLICE_X188Y131       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     1.734    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.050ns (23.582%)  route 0.162ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.553ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.162     1.886    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.817     2.646    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
                         clock pessimism             -0.928     1.718    
    SLICE_X188Y131       FDRE (Hold_AFF_SLICEL_C_CE)
                                                      0.033     1.751    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.050ns (23.582%)  route 0.162ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.553ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.162     1.886    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.817     2.646    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
                         clock pessimism             -0.928     1.718    
    SLICE_X188Y131       FDRE (Hold_AFF2_SLICEL_C_CE)
                                                      0.033     1.751    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.050ns (23.582%)  route 0.162ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.553ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.162     1.886    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.817     2.646    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
                         clock pessimism             -0.928     1.718    
    SLICE_X188Y131       FDRE (Hold_BFF2_SLICEL_C_CE)
                                                      0.033     1.751    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.050ns (23.582%)  route 0.162ns (76.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.553ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.162     1.886    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.817     2.646    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
                         clock pessimism             -0.928     1.718    
    SLICE_X188Y131       FDRE (Hold_BFF_SLICEL_C_CE)
                                                      0.033     1.751    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             clkout1_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive rise@0.000ns - clkout1_primitive rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.050ns (23.362%)  route 0.164ns (76.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.928ns
  Clock Net Delay (Source):      1.565ns (routing 0.463ns, distribution 1.102ns)
  Clock Net Delay (Destination): 1.817ns (routing 0.553ns, distribution 1.264ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.565     1.674    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y130       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.724 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state_reg/Q
                         net (fo=12, routed)          0.164     1.888    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/state
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.817     2.646    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X188Y131       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
                         clock pessimism             -0.928     1.718    
    SLICE_X188Y131       FDRE (Hold_CFF2_SLICEL_C_CE)
                                                      0.032     1.750    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive
Waveform(ns):       { 0.000 0.800 }
Period(ns):         1.600
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SRL16E/CLK      n/a            1.213         1.600       0.387      SLICE_X193Y129  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
Min Period        n/a     BUFGCE/I        n/a            0.935         1.600       0.665      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
Min Period        n/a     MBUFGCE/I       n/a            0.935         1.600       0.665      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
Min Period        n/a     MMCME5/CLKOUT0  n/a            0.934         1.600       0.666      MMCM_X8Y0       vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[2]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[3]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[4]/C
Min Period        n/a     FDRE/C          n/a            0.550         1.600       1.050      SLICE_X190Y112  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X193Y129  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X193Y129  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
Low Pulse Width   Slow    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
Low Pulse Width   Fast    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
Low Pulse Width   Slow    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
Low Pulse Width   Fast    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
Low Pulse Width   Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X193Y129  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         0.800       0.194      SLICE_X193Y129  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clrb_leaf_hsync2_reg_srl5/CLK
High Pulse Width  Slow    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.380         0.800       0.420      BUFGCE_X8Y23    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/I
High Pulse Width  Slow    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
High Pulse Width  Fast    MBUFGCE/I       n/a            0.380         0.800       0.420      BUFGCE_X8Y20    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/I
High Pulse Width  Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         0.800       0.525      SLICE_X188Y131  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/addr_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clk_wizard_0_clk_out1_o2

Setup :            0  Failing Endpoints,  Worst Slack        0.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 1.293ns (49.919%)  route 1.297ns (50.081%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 5.802 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.255ns (routing 0.755ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      0.977     4.444 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WSTRB[0]
                         net (fo=1, routed)           0.355     4.799    <hidden>
    SLICE_X42Y28         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.048     4.847 r  <hidden>
                         net (fo=2, routed)           0.171     5.018    <hidden>
    SLICE_X42Y26         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.088     5.106 r  <hidden>
                         net (fo=10, routed)          0.219     5.325    <hidden>
    SLICE_X42Y26         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.123     5.448 r  <hidden>
                         net (fo=2, routed)           0.289     5.737    <hidden>
    SLICE_X44Y26         LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.057     5.794 r  <hidden>
                         net (fo=1, routed)           0.263     6.057    <hidden>
    SLICE_X44Y26         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.255     5.802    <hidden>
    SLICE_X44Y26         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.743    
                         clock uncertainty           -0.047     6.695    
    SLICE_X44Y26         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.008     6.703    <hidden>
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -6.057    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.118ns (47.287%)  route 1.246ns (52.713%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 5.802 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.255ns (routing 0.755ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.339     5.831    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.255     5.802    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.743    
                         clock uncertainty           -0.047     6.695    
    SLICE_X44Y23         FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.090     6.605    <hidden>
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.118ns (47.287%)  route 1.246ns (52.713%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 5.802 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.255ns (routing 0.755ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.339     5.831    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.255     5.802    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.743    
                         clock uncertainty           -0.047     6.695    
    SLICE_X44Y23         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.090     6.605    <hidden>
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 1.118ns (47.327%)  route 1.244ns (52.673%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 5.801 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.254ns (routing 0.755ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.337     5.829    <hidden>
    SLICE_X46Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.254     5.801    <hidden>
    SLICE_X46Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.742    
                         clock uncertainty           -0.047     6.694    
    SLICE_X46Y23         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.089     6.605    <hidden>
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 1.118ns (47.327%)  route 1.244ns (52.673%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 5.801 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.254ns (routing 0.755ns, distribution 1.499ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.337     5.829    <hidden>
    SLICE_X46Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.254     5.801    <hidden>
    SLICE_X46Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.742    
                         clock uncertainty           -0.047     6.694    
    SLICE_X46Y23         FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.089     6.605    <hidden>
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 1.118ns (47.332%)  route 1.244ns (52.668%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 5.802 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.255ns (routing 0.755ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.337     5.829    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.255     5.802    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.743    
                         clock uncertainty           -0.047     6.695    
    SLICE_X44Y23         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.090     6.605    <hidden>
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 1.118ns (47.332%)  route 1.244ns (52.668%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.602ns = ( 5.802 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.255ns (routing 0.755ns, distribution 1.500ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.337     5.829    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.255     5.802    <hidden>
    SLICE_X44Y23         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.743    
                         clock uncertainty           -0.047     6.695    
    SLICE_X44Y23         FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.090     6.605    <hidden>
  -------------------------------------------------------------------
                         required time                          6.605    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 1.118ns (47.524%)  route 1.234ns (52.476%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.594ns = ( 5.794 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.755ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.327     5.819    <hidden>
    SLICE_X42Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.247     5.794    <hidden>
    SLICE_X42Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.735    
                         clock uncertainty           -0.047     6.688    
    SLICE_X42Y24         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.090     6.598    <hidden>
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.441ns  (logic 1.316ns (53.913%)  route 1.125ns (46.087%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.587ns = ( 5.787 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.240ns (routing 0.755ns, distribution 1.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0AWADDR[20])
                                                      1.001     4.468 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0AWADDR[20]
                         net (fo=1, routed)           0.314     4.782    <hidden>
    SLICE_X41Y30         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.077     4.859 f  <hidden>
                         net (fo=1, routed)           0.156     5.015    <hidden>
    SLICE_X41Y30         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.119     5.134 f  <hidden>
                         net (fo=20, routed)          0.259     5.393    <hidden>
    SLICE_X44Y29         LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.119     5.512 r  <hidden>
                         net (fo=1, routed)           0.396     5.908    <hidden>
    SLICE_X43Y30         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.240     5.787    <hidden>
    SLICE_X43Y30         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.728    
                         clock uncertainty           -0.047     6.680    
    SLICE_X43Y30         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.007     6.687    <hidden>
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
                            (rising edge-triggered cell PS9 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk_wizard_0_clk_out1_o2 rise@3.200ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        2.352ns  (logic 1.118ns (47.544%)  route 1.234ns (52.457%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.594ns = ( 5.794 - 3.200 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.941ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.388ns (routing 0.882ns, distribution 1.506ns)
  Clock Net Delay (Destination): 2.247ns (routing 0.755ns, distribution 1.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.388     3.467    vitis_design_i/CIPS_0/inst/pspmc_0/inst/m_axi_fpd_aclk
    PS9_X0Y0             PS9                                          r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9 (Prop_PS9_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      0.887     4.354 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0WVALID
                         net (fo=2, routed)           0.275     4.629    <hidden>
    SLICE_X44Y27         LUT4 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.053     4.682 r  <hidden>
                         net (fo=5, routed)           0.274     4.956    <hidden>
    SLICE_X43Y26         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.128     5.084 r  <hidden>
                         net (fo=2, routed)           0.358     5.442    <hidden>
    SLICE_X45Y26         LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.050     5.492 r  <hidden>
                         net (fo=10, routed)          0.326     5.819    <hidden>
    SLICE_X42Y24         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      3.200     3.200 r  
    PS9_X0Y0             PS9                          0.000     3.200 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     3.200    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     3.255 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     5.266    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142     3.124 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     3.484    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     3.547 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.247     5.794    <hidden>
    SLICE_X42Y24         FDRE                                         r  <hidden>
                         clock pessimism              0.941     6.735    
                         clock uncertainty           -0.047     6.688    
    SLICE_X42Y24         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.089     6.599    <hidden>
  -------------------------------------------------------------------
                         required time                          6.599    
                         arrival time                          -5.819    
  -------------------------------------------------------------------
                         slack                                  0.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.945ns
  Clock Net Delay (Source):      1.571ns (routing 0.548ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.655ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.571     1.675    <hidden>
    SLICE_X65Y66         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.785 r  <hidden>
                         net (fo=1, routed)           0.017     1.802    <hidden>
    SLICE_X65Y66         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.855     2.677    <hidden>
    SLICE_X65Y66         FDRE                                         r  <hidden>
                         clock pessimism             -0.945     1.732    
    SLICE_X65Y66         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.767    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.675ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Net Delay (Source):      1.568ns (routing 0.548ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.853ns (routing 0.655ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.568     1.672    <hidden>
    SLICE_X69Y65         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y65         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.782 r  <hidden>
                         net (fo=1, routed)           0.017     1.799    <hidden>
    SLICE_X69Y65         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.853     2.675    <hidden>
    SLICE_X69Y65         FDRE                                         r  <hidden>
                         clock pessimism             -0.946     1.729    
    SLICE_X69Y65         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.764    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.947ns
  Clock Net Delay (Source):      1.572ns (routing 0.548ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.655ns, distribution 1.203ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.572     1.676    <hidden>
    SLICE_X71Y76         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y76         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.786 r  <hidden>
                         net (fo=1, routed)           0.017     1.803    <hidden>
    SLICE_X71Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.858     2.680    <hidden>
    SLICE_X71Y76         FDRE                                         r  <hidden>
                         clock pessimism             -0.947     1.733    
    SLICE_X71Y76         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.768    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.942ns
  Clock Net Delay (Source):      1.569ns (routing 0.548ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.655ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.569     1.673    <hidden>
    SLICE_X71Y74         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y74         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.783 r  <hidden>
                         net (fo=1, routed)           0.017     1.800    <hidden>
    SLICE_X71Y74         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.851     2.673    <hidden>
    SLICE_X71Y74         FDRE                                         r  <hidden>
                         clock pessimism             -0.942     1.730    
    SLICE_X71Y74         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.765    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.678ns
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.945ns
  Clock Net Delay (Source):      1.572ns (routing 0.548ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.856ns (routing 0.655ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.572     1.676    <hidden>
    SLICE_X73Y75         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.786 r  <hidden>
                         net (fo=1, routed)           0.017     1.803    <hidden>
    SLICE_X73Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.856     2.678    <hidden>
    SLICE_X73Y75         FDRE                                         r  <hidden>
                         clock pessimism             -0.945     1.733    
    SLICE_X73Y75         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.768    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.945ns
  Clock Net Delay (Source):      1.571ns (routing 0.548ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.655ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.571     1.675    <hidden>
    SLICE_X73Y73         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y73         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.785 r  <hidden>
                         net (fo=1, routed)           0.017     1.802    <hidden>
    SLICE_X73Y73         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.855     2.677    <hidden>
    SLICE_X73Y73         FDRE                                         r  <hidden>
                         clock pessimism             -0.945     1.732    
    SLICE_X73Y73         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.767    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.676ns
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.945ns
  Clock Net Delay (Source):      1.570ns (routing 0.548ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.854ns (routing 0.655ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.570     1.674    <hidden>
    SLICE_X65Y64         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.784 r  <hidden>
                         net (fo=1, routed)           0.017     1.801    <hidden>
    SLICE_X65Y64         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.854     2.676    <hidden>
    SLICE_X65Y64         FDRE                                         r  <hidden>
                         clock pessimism             -0.945     1.731    
    SLICE_X65Y64         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.766    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    0.946ns
  Clock Net Delay (Source):      1.566ns (routing 0.548ns, distribution 1.018ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.655ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.566     1.670    <hidden>
    SLICE_X71Y63         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y63         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     1.780 r  <hidden>
                         net (fo=1, routed)           0.017     1.797    <hidden>
    SLICE_X71Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.851     2.673    <hidden>
    SLICE_X71Y63         FDRE                                         r  <hidden>
                         clock pessimism             -0.946     1.727    
    SLICE_X71Y63         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.035     1.762    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.050ns (32.024%)  route 0.106ns (67.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.885ns
  Clock Net Delay (Source):      1.589ns (routing 0.548ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.655ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.589     1.693    <hidden>
    SLICE_X72Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     1.743 r  <hidden>
                         net (fo=20, routed)          0.106     1.850    <hidden>
    SLICE_X71Y50         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.800     2.622    <hidden>
    SLICE_X71Y50         RAMD32                                       r  <hidden>
                         clock pessimism             -0.885     1.737    
    SLICE_X71Y50         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.077     1.814    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_wizard_0_clk_out1_o2 rise@0.000ns - clk_wizard_0_clk_out1_o2 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.050ns (32.024%)  route 0.106ns (67.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.885ns
  Clock Net Delay (Source):      1.589ns (routing 0.548ns, distribution 1.041ns)
  Clock Net Delay (Destination): 1.800ns (routing 0.655ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.589     1.693    <hidden>
    SLICE_X72Y50         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y50         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     1.743 r  <hidden>
                         net (fo=20, routed)          0.106     1.850    <hidden>
    SLICE_X71Y50         RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.800     2.622    <hidden>
    SLICE_X71Y50         RAMD32                                       r  <hidden>
                         clock pessimism             -0.885     1.737    
    SLICE_X71Y50         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.077     1.814    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wizard_0_clk_out1_o2
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2 }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS9/MAXIGP0ACLK  n/a            2.857         3.200       0.343      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X77Y63  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X61Y48  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X65Y49  <hidden>
Min Period        n/a     SRL16E/CLK       n/a            1.213         3.200       1.987      SLICE_X65Y49  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X65Y45  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X65Y45  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X65Y45  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X65Y45  <hidden>
Min Period        n/a     RAMD32/CLK       n/a            1.213         3.200       1.987      SLICE_X65Y45  <hidden>
Low Pulse Width   Slow    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Fast    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y63  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y63  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X61Y48  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X61Y48  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>
Low Pulse Width   Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>
Low Pulse Width   Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>
High Pulse Width  Slow    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Fast    PS9/MAXIGP0ACLK  n/a            1.429         1.600       0.171      PS9_X0Y0      vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/MAXIGP0ACLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y63  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X77Y63  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X61Y48  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X61Y48  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>
High Pulse Width  Slow    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>
High Pulse Width  Fast    SRL16E/CLK       n/a            0.606         1.600       0.994      SLICE_X65Y49  <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  clkout4_primitive
  To Clock:  clkout4_primitive

Setup :            0  Failing Endpoints,  Worst Slack        1.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.212ns (30.114%)  route 0.492ns (69.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 5.001 - 2.400 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.545ns (routing 0.767ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.246ns (routing 0.668ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.545     3.632    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y118       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.724 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/Q
                         net (fo=1, routed)           0.185     3.909    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1_n_0
    SLICE_X213Y118       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     4.029 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.307     4.336    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.246     5.001    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/C
                         clock pessimism              0.971     5.972    
                         clock uncertainty           -0.034     5.937    
    SLICE_X214Y118       FDSE (Setup_AFF2_SLICEL_C_S)
                                                     -0.121     5.816    vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                          5.816    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.212ns (30.114%)  route 0.492ns (69.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 5.001 - 2.400 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.545ns (routing 0.767ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.246ns (routing 0.668ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.545     3.632    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y118       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.724 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/Q
                         net (fo=1, routed)           0.185     3.909    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1_n_0
    SLICE_X213Y118       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     4.029 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.307     4.336    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.246     5.001    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.971     5.972    
                         clock uncertainty           -0.034     5.937    
    SLICE_X214Y118       FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.121     5.816    vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                          5.816    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.212ns (30.114%)  route 0.492ns (69.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 5.001 - 2.400 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.545ns (routing 0.767ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.246ns (routing 0.668ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.545     3.632    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y118       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.724 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/Q
                         net (fo=1, routed)           0.185     3.909    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1_n_0
    SLICE_X213Y118       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     4.029 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.307     4.336    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.246     5.001    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                         clock pessimism              0.971     5.972    
                         clock uncertainty           -0.034     5.937    
    SLICE_X214Y118       FDSE (Setup_BFF2_SLICEL_C_S)
                                                     -0.121     5.816    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          5.816    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.212ns (30.114%)  route 0.492ns (69.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 5.001 - 2.400 ) 
    Source Clock Delay      (SCD):    3.632ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.545ns (routing 0.767ns, distribution 1.778ns)
  Clock Net Delay (Destination): 2.246ns (routing 0.668ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.545     3.632    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y118       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.092     3.724 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1/Q
                         net (fo=1, routed)           0.185     3.909    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__1_n_0
    SLICE_X213Y118       LUT4 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     4.029 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/seq_clr_i_1/O
                         net (fo=4, routed)           0.307     4.336    vitis_design_i/proc_sys_reset_6/U0/SEQ/lpf_int0
    SLICE_X214Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.246     5.001    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.971     5.972    
                         clock uncertainty           -0.034     5.937    
    SLICE_X214Y118       FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.121     5.816    vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                          5.816    
                         arrival time                          -4.336    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.164ns (24.153%)  route 0.515ns (75.847%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.592ns = ( 4.992 - 2.400 ) 
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.971ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.544ns (routing 0.767ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.237ns (routing 0.668ns, distribution 1.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.544     3.631    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y118       FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.723 f  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.231     3.954    vitis_design_i/proc_sys_reset_6/U0/SEQ/Pr_out
    SLICE_X214Y118       LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.072     4.026 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.284     4.310    vitis_design_i/proc_sys_reset_6/U0/SEQ_n_4
    SLICE_X215Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.237     4.992    vitis_design_i/proc_sys_reset_6/U0/slowest_sync_clk
    SLICE_X215Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.971     5.963    
                         clock uncertainty           -0.034     5.928    
    SLICE_X215Y118       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.007     5.935    vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          5.935    
                         arrival time                          -4.310    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.672ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.178ns (26.750%)  route 0.487ns (73.250%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 4.997 - 2.400 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.533ns (routing 0.767ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.668ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.533     3.620    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y117       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.712 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.414     4.126    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X212Y117       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.086     4.212 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int[3]_i_1/O
                         net (fo=1, routed)           0.073     4.285    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int0[3]
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.242     4.997    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.988     5.985    
                         clock uncertainty           -0.034     5.950    
    SLICE_X212Y117       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     5.957    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                          5.957    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  1.672    

Slack (MET) :             1.673ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.171ns (25.676%)  route 0.495ns (74.324%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 5.001 - 2.400 ) 
    Source Clock Delay      (SCD):    3.631ns
    Clock Pessimism Removal (CPR):    0.995ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.544ns (routing 0.767ns, distribution 1.777ns)
  Clock Net Delay (Destination): 2.246ns (routing 0.668ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.544     3.631    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y118       FDSE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.723 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.231     3.954    vitis_design_i/proc_sys_reset_6/U0/SEQ/Pr_out
    SLICE_X214Y118       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.079     4.033 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_i_1/O
                         net (fo=1, routed)           0.264     4.297    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_i_1_n_0
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.246     5.001    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg/C
                         clock pessimism              0.995     5.996    
                         clock uncertainty           -0.034     5.962    
    SLICE_X214Y118       FDSE (Setup_BFF2_SLICEL_C_D)
                                                      0.008     5.970    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                          5.970    
                         arrival time                          -4.297    
  -------------------------------------------------------------------
                         slack                                  1.673    

Slack (MET) :             1.697ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.183ns (28.530%)  route 0.458ns (71.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 4.997 - 2.400 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.533ns (routing 0.767ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.668ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.533     3.620    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y117       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.712 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.414     4.126    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X212Y117       LUT5 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.091     4.217 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.044     4.261    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.242     4.997    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.988     5.985    
                         clock uncertainty           -0.034     5.950    
    SLICE_X212Y117       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008     5.958    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -4.261    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.164ns (25.611%)  route 0.476ns (74.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 4.997 - 2.400 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.533ns (routing 0.767ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.668ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.533     3.620    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y117       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.712 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.407     4.119    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X212Y117       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.072     4.191 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int[1]_i_1/O
                         net (fo=1, routed)           0.069     4.260    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int0[1]
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.242     4.997    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism              0.988     5.985    
                         clock uncertainty           -0.034     5.950    
    SLICE_X212Y117       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     5.958    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                          5.958    
                         arrival time                          -4.260    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.714ns  (required time - arrival time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clkout4_primitive rise@2.400ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.171ns (27.432%)  route 0.452ns (72.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 4.997 - 2.400 ) 
    Source Clock Delay      (SCD):    3.620ns
    Clock Pessimism Removal (CPR):    0.988ns
  Clock Uncertainty:      0.034ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.069ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.533ns (routing 0.767ns, distribution 1.766ns)
  Clock Net Delay (Destination): 2.242ns (routing 0.668ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.533     3.620    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y117       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.712 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.407     4.119    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X212Y117       LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.079     4.198 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.045     4.243    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      2.400     2.400 r  
    PS9_X0Y0             PS9                          0.000     2.400 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     2.400    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     2.455 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     4.466    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     2.324 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     2.692    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.755 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.242     4.997    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X212Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism              0.988     5.985    
                         clock uncertainty           -0.034     5.950    
    SLICE_X212Y117       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     5.957    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                          5.957    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                  1.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.960ns
  Clock Net Delay (Source):      1.531ns (routing 0.461ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.550ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.531     1.639    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X213Y118       SRL16E                                       r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y118       SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     1.753 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/Q
                         net (fo=1, routed)           0.016     1.769    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/Q
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.829     2.657    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret/C
                         clock pessimism             -0.960     1.696    
    SLICE_X213Y118       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.035     1.731    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.071ns (38.172%)  route 0.115ns (61.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Net Delay (Source):      1.560ns (routing 0.461ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.550ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.560     1.668    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y118       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.050     1.718 f  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[2]/Q
                         net (fo=1, routed)           0.100     1.818    vitis_design_i/proc_sys_reset_6/U0/SEQ/p_0_in
    SLICE_X214Y118       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.021     1.839 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.015     1.854    vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_i_1_n_0
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.833     2.661    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg/C
                         clock pessimism             -0.929     1.732    
    SLICE_X214Y118       FDSE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.767    vitis_design_i/proc_sys_reset_6/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.049ns (31.013%)  route 0.109ns (68.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.960ns
  Clock Net Delay (Source):      1.560ns (routing 0.461ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.550ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.560     1.668    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y118       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.049     1.717 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.109     1.826    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/p_3_in1_in
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.829     2.657    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.960     1.696    
    SLICE_X213Y118       FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.035     1.731    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.049ns (30.625%)  route 0.111ns (69.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.960ns
  Clock Net Delay (Source):      1.564ns (routing 0.461ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.550ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.564     1.672    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y118       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     1.721 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.111     1.832    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.833     2.661    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.960     1.700    
    SLICE_X212Y118       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     1.735    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.059ns (31.617%)  route 0.128ns (68.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Net Delay (Source):      1.564ns (routing 0.461ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.550ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.564     1.672    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X214Y118       FDSE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y118       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.722 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.104     1.826    vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_cnt_en
    SLICE_X213Y118       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.009     1.835 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.024     1.859    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec0__0
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.829     2.657    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.929     1.728    
    SLICE_X213Y118       FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.034     1.762    vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.050ns (29.832%)  route 0.118ns (70.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.960ns
  Clock Net Delay (Source):      1.560ns (routing 0.461ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.550ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.560     1.668    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y118       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     1.718 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.118     1.836    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/p_1_in
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.829     2.657    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -0.960     1.696    
    SLICE_X213Y118       FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.035     1.731    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.071ns (34.603%)  route 0.134ns (65.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Net Delay (Source):      1.557ns (routing 0.461ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.550ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.557     1.665    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X213Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y117       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     1.715 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.110     1.825    vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_cnt[5]
    SLICE_X213Y118       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.021     1.846 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.024     1.870    vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.829     2.657    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.927     1.730    
    SLICE_X213Y118       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.035     1.765    vitis_design_i/proc_sys_reset_6/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.058ns (32.955%)  route 0.118ns (67.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.960ns
  Clock Net Delay (Source):      1.564ns (routing 0.461ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.550ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.564     1.672    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y118       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     1.722 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.094     1.816    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_lpf[0]
    SLICE_X212Y118       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.008     1.824 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.024     1.848    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.833     2.661    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.960     1.700    
    SLICE_X212Y118       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     1.735    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.081ns (37.995%)  route 0.132ns (62.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.927ns
  Clock Net Delay (Source):      1.557ns (routing 0.461ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.550ns, distribution 1.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.557     1.665    vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X213Y117       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y117       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     1.715 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.110     1.825    vitis_design_i/proc_sys_reset_6/U0/SEQ/seq_cnt[5]
    SLICE_X213Y118       LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.031     1.856 r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.022     1.878    vitis_design_i/proc_sys_reset_6/U0/SEQ/p_3_out[0]
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.829     2.657    vitis_design_i/proc_sys_reset_6/U0/SEQ/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.927     1.730    
    SLICE_X213Y118       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.035     1.765    vitis_design_i/proc_sys_reset_6/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clkout4_primitive
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout4_primitive rise@0.000ns - clkout4_primitive rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.102ns (46.020%)  route 0.120ns (53.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.929ns
  Clock Net Delay (Source):      1.560ns (routing 0.461ns, distribution 1.099ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.550ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.560     1.668    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X213Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y118       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     1.717 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.105     1.822    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_2_in
    SLICE_X212Y118       LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.053     1.875 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.015     1.890    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.833     2.661    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.929     1.732    
    SLICE_X212Y118       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.035     1.767    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout4_primitive
Waveform(ns):       { 0.000 1.200 }
Period(ns):         2.400
Sources:            { vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SRL16E/CLK      n/a            1.213         2.400       1.187      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     BUFGCE/I        n/a            0.935         2.400       1.465      BUFGCE_X8Y21    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
Min Period        n/a     MMCME5/CLKIN1   n/a            0.934         2.400       1.466      MMCM_X9Y0       vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Min Period        n/a     MMCME5/CLKOUT3  n/a            0.934         2.400       1.466      MMCM_X8Y0       vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X215Y118  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C          n/a            0.550         2.400       1.850      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Max Period        n/a     MMCME5/CLKIN1   n/a            100.000       2.400       97.600     MMCM_X9Y0       vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0       vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Fast    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0       vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
Low Pulse Width   Slow    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
Low Pulse Width   Fast    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X215Y118  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X215Y118  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.606         1.200       0.594      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0       vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Fast    MMCME5/CLKIN1   n/a            0.391         1.200       0.809      MMCM_X9Y0       vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKIN1
High Pulse Width  Slow    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
High Pulse Width  Fast    BUFGCE/I        n/a            0.380         1.200       0.820      BUFGCE_X8Y21    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/I
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X215Y118  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X215Y118  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         1.200       0.925      SLICE_X213Y118  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive_1
  To Clock:  clkout1_primitive_1

Setup :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.906ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[496]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 0.177ns (2.567%)  route 6.719ns (97.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.733 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.702ns (routing 1.027ns, distribution 1.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.648    13.347    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X131Y151       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.087    13.434 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[496]_i_1/O
                         net (fo=1, routed)           0.071    13.505    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[496]
    SLICE_X131Y151       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[496]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.702    12.733    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X131Y151       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[496]/C
                         clock pessimism              1.286    14.019    
                         clock uncertainty           -0.066    13.954    
    SLICE_X131Y151       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006    13.960    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[496]
  -------------------------------------------------------------------
                         required time                         13.960    
                         arrival time                         -13.505    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        7.068ns  (logic 0.209ns (2.957%)  route 6.859ns (97.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 12.911 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.880ns (routing 1.027ns, distribution 1.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.786    13.484    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X112Y186       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.119    13.603 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[58]_i_1/O
                         net (fo=1, routed)           0.073    13.676    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[58]
    SLICE_X112Y186       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.880    12.911    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X112Y186       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[58]/C
                         clock pessimism              1.286    14.197    
                         clock uncertainty           -0.066    14.132    
    SLICE_X112Y186       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007    14.139    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[58]
  -------------------------------------------------------------------
                         required time                         14.139    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[497]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.882ns  (logic 0.187ns (2.717%)  route 6.695ns (97.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.733 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.702ns (routing 1.027ns, distribution 1.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.648    13.347    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X131Y151       LUT3 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.097    13.444 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[497]_i_1/O
                         net (fo=1, routed)           0.047    13.491    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[497]
    SLICE_X131Y151       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[497]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.702    12.733    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X131Y151       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[497]/C
                         clock pessimism              1.286    14.019    
                         clock uncertainty           -0.066    13.954    
    SLICE_X131Y151       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.007    13.961    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[497]
  -------------------------------------------------------------------
                         required time                         13.961    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[144]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 0.209ns (2.961%)  route 6.850ns (97.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 12.910 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.879ns (routing 1.027ns, distribution 1.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.777    13.476    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X114Y187       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.119    13.595 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[144]_i_1/O
                         net (fo=1, routed)           0.073    13.668    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[144]
    SLICE_X114Y187       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[144]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.879    12.910    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X114Y187       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[144]/C
                         clock pessimism              1.286    14.196    
                         clock uncertainty           -0.066    14.131    
    SLICE_X114Y187       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007    14.138    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[144]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                         -13.668    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[500]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 0.163ns (2.368%)  route 6.721ns (97.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 12.740 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.709ns (routing 1.027ns, distribution 1.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.648    13.346    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X130Y152       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.073    13.419 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[500]_i_1/O
                         net (fo=1, routed)           0.073    13.492    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[500]
    SLICE_X130Y152       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[500]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.709    12.740    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X130Y152       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[500]/C
                         clock pessimism              1.286    14.026    
                         clock uncertainty           -0.066    13.961    
    SLICE_X130Y152       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007    13.968    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[500]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                         -13.492    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.476ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[484]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 0.218ns (3.170%)  route 6.659ns (96.830%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.734 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.703ns (routing 1.027ns, distribution 1.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.586    13.285    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X130Y147       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.128    13.413 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[484]_i_1/O
                         net (fo=1, routed)           0.073    13.486    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[484]
    SLICE_X130Y147       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[484]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.703    12.734    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X130Y147       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[484]/C
                         clock pessimism              1.286    14.020    
                         clock uncertainty           -0.066    13.955    
    SLICE_X130Y147       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007    13.962    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[484]
  -------------------------------------------------------------------
                         required time                         13.962    
                         arrival time                         -13.486    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[660]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.878ns  (logic 0.217ns (3.155%)  route 6.661ns (96.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 12.737 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.706ns (routing 1.027ns, distribution 1.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.592    13.291    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X134Y156       LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.127    13.418 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[660]_i_1/O
                         net (fo=1, routed)           0.069    13.487    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[660]
    SLICE_X134Y156       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[660]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.706    12.737    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X134Y156       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[660]/C
                         clock pessimism              1.286    14.023    
                         clock uncertainty           -0.066    13.958    
    SLICE_X134Y156       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    13.966    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[660]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -13.487    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[476]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.876ns  (logic 0.164ns (2.385%)  route 6.712ns (97.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 12.737 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.706ns (routing 1.027ns, distribution 1.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.649    13.348    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X126Y149       LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.074    13.422 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[476]_i_1/O
                         net (fo=1, routed)           0.063    13.485    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[476]
    SLICE_X126Y149       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[476]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.706    12.737    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X126Y149       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[476]/C
                         clock pessimism              1.286    14.023    
                         clock uncertainty           -0.066    13.958    
    SLICE_X126Y149       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.007    13.965    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[476]
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                         -13.485    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[514]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.858ns  (logic 0.217ns (3.164%)  route 6.641ns (96.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 12.719 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.688ns (routing 1.027ns, distribution 1.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.572    13.271    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X134Y142       LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.127    13.398 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[514]_i_1/O
                         net (fo=1, routed)           0.069    13.467    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[514]
    SLICE_X134Y142       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[514]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.688    12.719    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X134Y142       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[514]/C
                         clock pessimism              1.286    14.005    
                         clock uncertainty           -0.066    13.940    
    SLICE_X134Y142       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008    13.948    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[514]
  -------------------------------------------------------------------
                         required time                         13.948    
                         arrival time                         -13.467    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[474]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (clkout1_primitive_1 rise@7.813ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        6.865ns  (logic 0.177ns (2.578%)  route 6.688ns (97.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 12.728 - 7.813 ) 
    Source Clock Delay      (SCD):    6.609ns
    Clock Pessimism Removal (CPR):    1.286ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.279ns (routing 1.202ns, distribution 2.077ns)
  Clock Net Delay (Destination): 2.697ns (routing 1.027ns, distribution 1.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.279     6.609    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y248       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/full_data_iclk_reg_reg[100]/Q
                         net (fo=3797, routed)        6.617    13.316    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/en_adv_trigger_i
    SLICE_X127Y149       LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.087    13.403 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i[474]_i_1/O
                         net (fo=1, routed)           0.071    13.474    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/WRITE_DATA_I0[474]
    SLICE_X127Y149       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[474]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      7.813     7.813 r  
    PS9_X0Y0             PS9                          0.000     7.813 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     7.813    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     7.868 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     9.879    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142     7.737 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     8.105    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     8.168 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     9.646    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     9.641 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     9.969    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063    10.031 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.697    12.728    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/clk
    SLICE_X127Y149       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[474]/C
                         clock pessimism              1.286    14.014    
                         clock uncertainty           -0.066    13.949    
    SLICE_X127Y149       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006    13.955    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/u_trace_mem/write_data_i_reg[474]
  -------------------------------------------------------------------
                         required time                         13.955    
                         arrival time                         -13.474    
  -------------------------------------------------------------------
                         slack                                  0.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/tmp_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.049ns (19.681%)  route 0.200ns (80.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.875ns
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    1.248ns
  Clock Net Delay (Source):      2.041ns (routing 0.763ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.397ns (routing 0.918ns, distribution 1.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.041     3.426    vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/ap_clk
    SLICE_X103Y190       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/tmp_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y190       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     3.475 r  vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/load_unit_0/tmp_addr_reg[18]/Q
                         net (fo=2, routed)           0.200     3.675    vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[95]_0[11]
    SLICE_X102Y186       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.397     4.875    vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/ap_clk
    SLICE_X102Y186       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[18]/C
                         clock pessimism             -1.248     3.627    
    SLICE_X102Y186       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.035     3.662    vitis_design_i/VitisRegion/harness_1/inst/gmem0_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.662    
                         arrival time                           3.675    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_1/CLKARDCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][100]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.109ns (45.607%)  route 0.130ns (54.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.541ns
    Source Clock Delay      (SCD):    4.990ns
    Clock Pessimism Removal (CPR):    1.411ns
  Clock Net Delay (Source):      2.771ns (routing 1.027ns, distribution 1.744ns)
  Clock Net Delay (Destination): 3.211ns (routing 1.202ns, distribution 2.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.771     4.990    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X2Y68         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_1/CLKARDCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y68         RAMB36E5_INT (Prop_RAMB36_CLKARDCLKL_DOUTADOUT[28])
                                                      0.109     5.099 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_1/DOUTADOUT[28]
                         net (fo=1, routed)           0.130     5.229    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/in[100]
    SLICE_X115Y269       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][100]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.211     6.541    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X115Y269       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][100]_srl15/CLK
                         clock pessimism             -1.411     5.130    
    SLICE_X115Y269       SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.083     5.213    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][100]_srl15
  -------------------------------------------------------------------
                         required time                         -5.213    
                         arrival time                           5.229    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[3].ss_i/buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[4].merge_i/data_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.081ns (35.526%)  route 0.147ns (64.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    1.284ns
  Clock Net Delay (Source):      2.029ns (routing 0.763ns, distribution 1.266ns)
  Clock Net Delay (Destination): 2.398ns (routing 0.918ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.029     3.414    vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[3].ss_i/trace_clk
    SLICE_X82Y90         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[3].ss_i/buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     3.464 r  vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[3].ss_i/buffer_reg[0]/Q
                         net (fo=1, routed)           0.123     3.587    vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[3].ss_i/buffer_reg_n_0_[0]
    SLICE_X84Y92         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.031     3.618 r  vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/b1[3].ss_i/data_i[0]_i_1__2/O
                         net (fo=1, routed)           0.024     3.642    vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[4].merge_i/data_i_reg[63]_0[0]
    SLICE_X84Y92         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[4].merge_i/data_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.398     4.876    vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[4].merge_i/trace_clk
    SLICE_X84Y92         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[4].merge_i/data_i_reg[0]/C
                         clock pessimism             -1.284     3.592    
    SLICE_X84Y92         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.035     3.627    vitis_design_i/VitisRegion/System_DPA/dpa_hub/inst/merge_tree_i/b2[4].merge_i/data_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.627    
                         arrival time                           3.642    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_4/CLKARDCLKU
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][303]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.118ns (47.581%)  route 0.130ns (52.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.531ns
    Source Clock Delay      (SCD):    4.976ns
    Clock Pessimism Removal (CPR):    1.411ns
  Clock Net Delay (Source):      2.757ns (routing 1.027ns, distribution 1.730ns)
  Clock Net Delay (Destination): 3.201ns (routing 1.202ns, distribution 1.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.757     4.976    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X2Y64         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_4/CLKARDCLKU
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y64         RAMB36E5_INT (Prop_RAMB36_CLKARDCLKU_DOUTADOUT[15])
                                                      0.118     5.094 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_4/DOUTADOUT[15]
                         net (fo=1, routed)           0.130     5.224    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/in[303]
    SLICE_X115Y255       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][303]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.201     6.531    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X115Y255       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][303]_srl15/CLK
                         clock pessimism             -1.411     5.120    
    SLICE_X115Y255       SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.086     5.206    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][303]_srl15
  -------------------------------------------------------------------
                         required time                         -5.206    
                         arrival time                           5.224    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22_ff_reg[1][1016]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/data_in_dly1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.050ns (19.732%)  route 0.203ns (80.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.747ns
    Source Clock Delay      (SCD):    3.300ns
    Clock Pessimism Removal (CPR):    1.248ns
  Clock Net Delay (Source):      1.915ns (routing 0.763ns, distribution 1.152ns)
  Clock Net Delay (Destination): 2.269ns (routing 0.918ns, distribution 1.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.915     3.300    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/clk
    SLICE_X148Y187       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22_ff_reg[1][1016]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y187       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.050     3.350 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_pp/inst/probe22_ff_reg[1][1016]/Q
                         net (fo=4, routed)           0.203     3.554    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/data_in[24]
    SLICE_X144Y188       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/data_in_dly1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.269     4.747    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/clk
    SLICE_X144Y188       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/data_in_dly1_reg[24]/C
                         clock pessimism             -1.248     3.499    
    SLICE_X144Y188       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.035     3.534    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[31].u_allx/data_in_dly1_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.534    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.shift_probe61_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.mem_shift_probe61_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.050ns (17.730%)  route 0.232ns (82.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    3.432ns
    Clock Pessimism Removal (CPR):    1.242ns
  Clock Net Delay (Source):      2.047ns (routing 0.763ns, distribution 1.284ns)
  Clock Net Delay (Destination): 2.421ns (routing 0.918ns, distribution 1.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.047     3.432    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/clk
    SLICE_X106Y275       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.shift_probe61_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y275       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.050     3.482 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.shift_probe61_reg[1][22]/Q
                         net (fo=1, routed)           0.232     3.714    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.shift_probe61_reg[1][22]
    SLICE_X110Y285       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.mem_shift_probe61_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.421     4.899    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/clk
    SLICE_X110Y285       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.mem_shift_probe61_reg[22]/C
                         clock pessimism             -1.242     3.657    
    SLICE_X110Y285       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     3.692    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE61.mem_shift_probe61_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.692    
                         arrival time                           3.714    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLKL
                            (rising edge-triggered cell RAMB36E5_INT clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.108ns (44.082%)  route 0.137ns (55.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.529ns
    Source Clock Delay      (SCD):    4.985ns
    Clock Pessimism Removal (CPR):    1.411ns
  Clock Net Delay (Source):      2.766ns (routing 1.027ns, distribution 1.739ns)
  Clock Net Delay (Destination): 3.199ns (routing 1.202ns, distribution 1.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.766     4.985    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/ap_clk
    RAMB36_X2Y66         RAMB36E5_INT                                 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_0/CLKARDCLKL
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y66         RAMB36E5_INT (Prop_RAMB36_CLKARDCLKL_DOUTADOUT[26])
                                                      0.108     5.093 r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/store_unit_0/buff_wdata/U_fifo_mem/mem_reg_bram_0/DOUTADOUT[26]
                         net (fo=1, routed)           0.137     5.230    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/in[26]
    SLICE_X115Y261       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.199     6.529    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/ap_clk
    SLICE_X115Y261       SRL16E                                       r  vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15/CLK
                         clock pessimism             -1.411     5.118    
    SLICE_X115Y261       SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.088     5.206    vitis_design_i/VitisRegion/harness_1/inst/gmem1_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][26]_srl15
  -------------------------------------------------------------------
                         required time                         -5.206    
                         arrival time                           5.230    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE10.mem_shift_probe10_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/SQC_EN.mem_data_shift0_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.050ns (19.920%)  route 0.201ns (80.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    1.248ns
  Clock Net Delay (Source):      2.044ns (routing 0.763ns, distribution 1.281ns)
  Clock Net Delay (Destination): 2.391ns (routing 0.918ns, distribution 1.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.044     3.429    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/clk
    SLICE_X110Y194       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE10.mem_shift_probe10_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y194       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     3.479 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/FF_MEM_PROBE10.mem_shift_probe10_reg[57]/Q
                         net (fo=2, routed)           0.201     3.680    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/mem_data_i[151]
    SLICE_X114Y186       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/SQC_EN.mem_data_shift0_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.391     4.869    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/clk
    SLICE_X114Y186       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/SQC_EN.mem_data_shift0_reg[151]/C
                         clock pessimism             -1.248     3.622    
    SLICE_X114Y186       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.035     3.657    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mem/inst/SQC_EN.mem_data_shift0_reg[151]
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           3.680    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/regslice_both_s_axis_V_data_V_U/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/local_data_data_2_reg_325_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.101ns (35.007%)  route 0.188ns (64.993%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    3.421ns
    Clock Pessimism Removal (CPR):    1.322ns
  Clock Net Delay (Source):      2.036ns (routing 0.763ns, distribution 1.273ns)
  Clock Net Delay (Destination): 2.496ns (routing 0.918ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.036     3.421    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/regslice_both_s_axis_V_data_V_U/ap_clk
    SLICE_X77Y104        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/regslice_both_s_axis_V_data_V_U/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y104        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     3.469 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/regslice_both_s_axis_V_data_V_U/state_reg[0]/Q
                         net (fo=68, routed)          0.171     3.640    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/regslice_both_s_axis_V_data_V_U/state_reg[0]_0[0]
    SLICE_X72Y104        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.053     3.693 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/regslice_both_s_axis_V_data_V_U/local_data_data_2_reg_325[56]_i_1/O
                         net (fo=1, routed)           0.017     3.710    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/local_data_data_2_reg_325_reg[63]_1[56]
    SLICE_X72Y104        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/local_data_data_2_reg_325_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.496     4.974    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/ap_clk
    SLICE_X72Y104        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/local_data_data_2_reg_325_reg[56]/C
                         clock pessimism             -1.322     3.652    
    SLICE_X72Y104        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.035     3.687    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/read_stream_U0/grp_read_stream_Pipeline_VITIS_LOOP_31_1_fu_119/local_data_data_2_reg_325_reg[56]
  -------------------------------------------------------------------
                         required time                         -3.687    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/Accum_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_primitive_1 rise@0.000ns - clkout1_primitive_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.050ns (17.007%)  route 0.244ns (82.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.867ns
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    1.302ns
  Clock Net Delay (Source):      1.945ns (routing 0.763ns, distribution 1.182ns)
  Clock Net Delay (Destination): 2.389ns (routing 0.918ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.945     3.330    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/mon_clk
    SLICE_X116Y157       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/Accum_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y157       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.050     3.380 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/Accum_i_reg[56]/Q
                         net (fo=1, routed)           0.244     3.624    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/Accum_i_reg_n_0_[56]
    SLICE_X113Y157       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.389     4.867    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/mon_clk
    SLICE_X113Y157       FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]/C
                         clock pessimism             -1.302     3.566    
    SLICE_X113Y157       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.035     3.601    vitis_design_i/VitisRegion/System_DPA/dpa_mon1/inst/metric_counters_i/GEN_COUNTERS_EXT[6].acc_extnd_inst_0/GEN_SAMPLE_METRIC_CNT.Samp_Metric_Cnt_reg[56]
  -------------------------------------------------------------------
                         required time                         -3.601    
                         arrival time                           3.624    
  -------------------------------------------------------------------
                         slack                                  0.024    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_primitive_1
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.813
Sources:            { vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     NOC_NMU512/CLK           n/a            2.000         7.813       5.813      NOC_NMU512_X1Y3  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     NOC_NMU512/CLK           n/a            2.000         7.813       5.813      NOC_NMU512_X0Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     NOC_NMU512/CLK           n/a            2.000         7.813       5.813      NOC_NMU512_X0Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Min Period        n/a     URAM288E5/CLK            n/a            1.818         7.813       5.995      URAM288_X2Y51    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
Min Period        n/a     URAM288E5/CLK            n/a            1.818         7.813       5.995      URAM288_X2Y53    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
Min Period        n/a     URAM288E5/CLK            n/a            1.818         7.813       5.995      URAM288_X2Y63    vitis_design_i/VitisRegion/harness_1/inst/store_U0/nums_U/ram_reg_uram_0/CLK
Min Period        n/a     RAMB36E5_INT/CLKARDCLKL  n/a            1.379         7.813       6.434      RAMB36_X1Y26     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKARDCLKL
Min Period        n/a     RAMB36E5_INT/CLKARDCLKU  n/a            1.379         7.813       6.434      RAMB36_X1Y26     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKARDCLKU
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKL  n/a            1.379         7.813       6.434      RAMB36_X1Y26     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKBWRCLKL
Min Period        n/a     RAMB36E5_INT/CLKBWRCLKU  n/a            1.379         7.813       6.434      RAMB36_X1Y26     vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/fifo_data_out_U/U_vitis_design_dpa_trace_s2mm_0_fifo_w64_d256_A_ram/mem_reg_bram_0/CLKBWRCLKU
Low Pulse Width   Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y3  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y3  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
Low Pulse Width   Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y51    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y51    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
Low Pulse Width   Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y53    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
Low Pulse Width   Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y53    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
High Pulse Width  Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y3  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X1Y3  vitis_design_i/noc_ddr4/inst/S00_AXI_nmu/bd_90d1_S00_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y5  vitis_design_i/noc_ddr4/inst/S01_AXI_nmu/bd_90d1_S01_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Fast    NOC_NMU512/CLK           n/a            1.000         3.906       2.906      NOC_NMU512_X0Y2  vitis_design_i/noc_ddr4/inst/S02_AXI_nmu/bd_90d1_S02_AXI_nmu_0_top_INST/NOC_NMU512_INST/CLK
High Pulse Width  Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y51    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
High Pulse Width  Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y51    vitis_design_i/VitisRegion/harness_1/inst/load_U0/nums_1_U/ram_reg_uram_0/CLK
High Pulse Width  Slow    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y53    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK
High Pulse Width  Fast    URAM288E5/CLK            n/a            0.666         3.906       3.240      URAM288_X2Y53    vitis_design_i/VitisRegion/harness_1/inst/numStream_U/U_harness_fifo_w32_d8192_A_ram/mem_reg_uram_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ddr4_dimm1_sma_clk_clk_p
  To Clock:  ddr4_dimm1_sma_clk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ddr4_dimm1_sma_clk_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ddr4_dimm1_sma_clk_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.250         5.000       3.750      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        5.000       5.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.500       2.109      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0
  To Clock:  bank1_clkout0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.250         1.250       0.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.250         1.250       0.000      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.250       8.750      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.625       0.234      XPLL_X4Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]
  To Clock:  pll_clktoxphy[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X6Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X7Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X8Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]
  To Clock:  pll_clktoxphy[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X26Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X4Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X20Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X21Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X23Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X24Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X25Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk
  To Clock:  bank1_xpll0_fifo_rd_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.250         1.250       0.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X6Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X7Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X8Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.250       0.234      XPHY_X9Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X0Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X1Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X3Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.625       0.219      XPHY_X5Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll
  To Clock:  mc_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.250         1.250       0.000      XPLL_X2Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll
  To Clock:  pll_clk_xpll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll
Waveform(ns):       { 0.000 0.156 }
Period(ns):         0.312
Sources:            { vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X15Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X16Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X17Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.312       0.059      XPHY_X13Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.312       0.082      XPLL_X2Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X9Y0   vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X10Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X11Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X12Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.156       0.054      XPHY_X14Y0  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  lpddr4_sma_clk1_clk_p
  To Clock:  lpddr4_sma_clk1_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lpddr4_sma_clk1_clk_p
Waveform(ns):       { 0.000 2.496 }
Period(ns):         4.992
Sources:            { lpddr4_sma_clk1_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.017         4.992       3.975      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        4.992       5.008      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_1
  To Clock:  bank1_clkout0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_1
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.017         1.024       0.007      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X22Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_1
  To Clock:  pll_clktoxphy[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_1
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X87Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X88Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X89Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X18Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_1
  To Clock:  pll_clktoxphy[2]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_1
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X105Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X106Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X107Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X22Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X99Y0   vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X100Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X101Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X102Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X104Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_1
  To Clock:  bank1_xpll0_fifo_rd_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_1
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.017         1.024       0.007      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X87Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X88Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X89Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X81Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X82Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X83Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X84Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X86Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_1
  To Clock:  mc_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_1
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.017         1.024       0.007      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_1
  To Clock:  pll_clk_xpll_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_1
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X96Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X97Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X98Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X20Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X90Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X91Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X92Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X93Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X95Y0  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  lpddr4_sma_clk2_clk_p
  To Clock:  lpddr4_sma_clk2_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lpddr4_sma_clk2_clk_p
Waveform(ns):       { 0.000 2.496 }
Period(ns):         4.992
Sources:            { lpddr4_sma_clk2_clk_p }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     XPLL/CLKIN  n/a            1.017         4.992       3.975      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Max Period        n/a     XPLL/CLKIN  n/a            10.000        4.992       5.008      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Slow    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN
High Pulse Width  Fast    XPLL/CLKIN  n/a            0.391         2.496       2.105      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  bank1_clkout0_2
  To Clock:  bank1_clkout0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_clkout0_2
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0 }

Check Type        Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Min Period        n/a     XPLL/CLKOUT0  n/a            1.017         1.024       0.007      XPLL_X8Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
Min Period        n/a     XPLL/CLKIN    n/a            1.017         1.024       0.007      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Max Period        n/a     XPLL/CLKIN    n/a            10.000        1.024       8.976      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
Low Pulse Width   Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
Low Pulse Width   Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKIN
High Pulse Width  Slow    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN
High Pulse Width  Fast    XPLL/CLKIN    n/a            0.391         0.512       0.121      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[0]_2
  To Clock:  pll_clktoxphy[0]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[0]_2
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X33Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X34Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X35Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X6Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clktoxphy[2]_2
  To Clock:  pll_clktoxphy[2]_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clktoxphy[2]_2
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X51Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X52Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X53Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X10Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X45Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X46Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X47Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X48Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X50Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  bank1_xpll0_fifo_rd_clk_2
  To Clock:  bank1_xpll0_fifo_rd_clk_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         bank1_xpll0_fifo_rd_clk_2
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPLL/CLKOUT2      n/a            1.017         1.024       0.007      XPLL_X8Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X33Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X34Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X35Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK
Min Period        n/a     XPHY/FIFO_RD_CLK  n/a            1.016         1.024       0.008      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
Low Pulse Width   Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X27Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X28Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X29Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X30Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Slow    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK
High Pulse Width  Fast    XPHY/FIFO_RD_CLK  n/a            0.406         0.512       0.106      XPHY_X32Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  mc_clk_xpll_2
  To Clock:  mc_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mc_clk_xpll_2
Waveform(ns):       { 0.000 0.512 }
Period(ns):         1.024
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1 }

Check Type  Corner  Lib Pin       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period  n/a     XPLL/CLKOUT1  n/a            1.017         1.024       0.007      XPLL_X8Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk_xpll_2
  To Clock:  pll_clk_xpll_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk_xpll_2
Waveform(ns):       { 0.000 0.128 }
Period(ns):         0.256
Sources:            { vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X42Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X43Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPHY/PLL_CLK    n/a            0.254         0.256       0.002      XPHY_X44Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
Min Period        n/a     XPLL/CLKOUTPHY  n/a            0.231         0.256       0.025      XPLL_X8Y0   vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
Low Pulse Width   Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X36Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X37Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X38Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X39Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Slow    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
High Pulse Width  Fast    XPHY/PLL_CLK    n/a            0.102         0.128       0.026      XPHY_X41Y0  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_primitive_1
  To Clock:  clk_wizard_0_clk_out1_o2

Setup :            0  Failing Endpoints,  Worst Slack        8.805ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.805ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.802ns  (logic 0.092ns (11.471%)  route 0.710ns (88.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82                                      0.000     0.000 r  <hidden>
    SLICE_X74Y82         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.710     0.802    <hidden>
    SLICE_X73Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X73Y77         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                  8.805    

Slack (MET) :             8.828ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.778ns  (logic 0.091ns (11.697%)  route 0.687ns (88.303%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82                                      0.000     0.000 r  <hidden>
    SLICE_X74Y82         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.687     0.778    <hidden>
    SLICE_X73Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X73Y77         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     9.606    <hidden>
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  8.828    

Slack (MET) :             8.828ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.778ns  (logic 0.092ns (11.825%)  route 0.686ns (88.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y83                                      0.000     0.000 r  <hidden>
    SLICE_X74Y83         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.686     0.778    <hidden>
    SLICE_X73Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X73Y78         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.006     9.606    <hidden>
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  8.828    

Slack (MET) :             8.829ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.778ns  (logic 0.092ns (11.825%)  route 0.686ns (88.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90                                      0.000     0.000 r  <hidden>
    SLICE_X76Y90         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.686     0.778    <hidden>
    SLICE_X75Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X75Y76         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  8.829    

Slack (MET) :             8.832ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.776ns  (logic 0.091ns (11.727%)  route 0.685ns (88.273%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90                                      0.000     0.000 r  <hidden>
    SLICE_X77Y90         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.685     0.776    <hidden>
    SLICE_X74Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X74Y80         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.008     9.608    <hidden>
  -------------------------------------------------------------------
                         required time                          9.608    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                  8.832    

Slack (MET) :             8.855ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.751ns  (logic 0.092ns (12.250%)  route 0.659ns (87.750%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90                                      0.000     0.000 r  <hidden>
    SLICE_X76Y90         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.659     0.751    <hidden>
    SLICE_X73Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X73Y77         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.006     9.606    <hidden>
  -------------------------------------------------------------------
                         required time                          9.606    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  8.855    

Slack (MET) :             8.859ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.748ns  (logic 0.090ns (12.032%)  route 0.658ns (87.968%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90                                      0.000     0.000 r  <hidden>
    SLICE_X76Y90         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.658     0.748    <hidden>
    SLICE_X74Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X74Y78         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  8.859    

Slack (MET) :             8.861ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.746ns  (logic 0.090ns (12.064%)  route 0.656ns (87.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90                                      0.000     0.000 r  <hidden>
    SLICE_X77Y90         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.656     0.746    <hidden>
    SLICE_X74Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X74Y80         FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.746    
  -------------------------------------------------------------------
                         slack                                  8.861    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.745ns  (logic 0.091ns (12.215%)  route 0.654ns (87.785%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90                                      0.000     0.000 r  <hidden>
    SLICE_X77Y90         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.654     0.745    <hidden>
    SLICE_X73Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X73Y78         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  8.862    

Slack (MET) :             8.863ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk_wizard_0_clk_out1_o2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.600ns  (MaxDelay Path 9.600ns)
  Data Path Delay:        0.744ns  (logic 0.091ns (12.231%)  route 0.653ns (87.769%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.600ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90                                      0.000     0.000 r  <hidden>
    SLICE_X77Y90         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.653     0.744    <hidden>
    SLICE_X75Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    9.600     9.600    
    SLICE_X75Y76         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.007     9.607    <hidden>
  -------------------------------------------------------------------
                         required time                          9.607    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  8.863    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clkout1_primitive_1

Setup :            0  Failing Endpoints,  Worst Slack        7.051ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.051ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.769ns  (logic 0.091ns (11.834%)  route 0.678ns (88.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y250                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[37]/C
    SLICE_X207Y250       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[37]/Q
                         net (fo=1, routed)           0.678     0.769    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[37]
    SLICE_X206Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y250       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[37]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  7.051    

Slack (MET) :             7.126ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.694ns  (logic 0.092ns (13.256%)  route 0.602ns (86.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y248                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/C
    SLICE_X212Y248       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     0.092 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.602     0.694    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[5]
    SLICE_X209Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X209Y248       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  7.126    

Slack (MET) :             7.171ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.649ns  (logic 0.090ns (13.867%)  route 0.559ns (86.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y253                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[109]/C
    SLICE_X207Y253       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.090     0.090 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[109]/Q
                         net (fo=1, routed)           0.559     0.649    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[109]
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y253       FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[109]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  7.171    

Slack (MET) :             7.178ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.643ns  (logic 0.089ns (13.841%)  route 0.554ns (86.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y253                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[108]/C
    SLICE_X207Y253       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     0.089 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[108]/Q
                         net (fo=1, routed)           0.554     0.643    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[108]
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y253       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.008     7.821    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[108]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  7.178    

Slack (MET) :             7.263ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.557ns  (logic 0.091ns (16.338%)  route 0.466ns (83.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y250                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[39]/C
    SLICE_X207Y250       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[39]/Q
                         net (fo=1, routed)           0.466     0.557    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[39]
    SLICE_X204Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X204Y251       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[39]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  7.263    

Slack (MET) :             7.310ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.510ns  (logic 0.091ns (17.843%)  route 0.419ns (82.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y250                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/C
    SLICE_X207Y250       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.419     0.510    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[4]
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y248       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  7.310    

Slack (MET) :             7.318ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.503ns  (logic 0.090ns (17.893%)  route 0.413ns (82.107%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y250                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[34]/C
    SLICE_X207Y250       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     0.090 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[34]/Q
                         net (fo=1, routed)           0.413     0.503    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[34]
    SLICE_X204Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X204Y251       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.008     7.821    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[34]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  7.318    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.493ns  (logic 0.091ns (18.458%)  route 0.402ns (81.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y252                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[112]/C
    SLICE_X215Y252       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[112]/Q
                         net (fo=1, routed)           0.402     0.493    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[112]
    SLICE_X209Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X209Y248       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006     7.819    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[112]
  -------------------------------------------------------------------
                         required time                          7.819    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.333ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.488ns  (logic 0.091ns (18.648%)  route 0.397ns (81.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y253                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[110]/C
    SLICE_X215Y253       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.091     0.091 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[110]/Q
                         net (fo=1, routed)           0.397     0.488    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[110]
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X206Y253       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.008     7.821    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[110]
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  7.333    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.813ns  (MaxDelay Path 7.813ns)
  Data Path Delay:        0.477ns  (logic 0.090ns (18.868%)  route 0.387ns (81.132%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.813ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y251                                    0.000     0.000 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[38]/C
    SLICE_X207Y251       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     0.090 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[38]/Q
                         net (fo=1, routed)           0.387     0.477    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[38]
    SLICE_X204Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.813     7.813    
    SLICE_X204Y251       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.007     7.820    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[38]
  -------------------------------------------------------------------
                         required time                          7.820    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  7.343    





---------------------------------------------------------------------------------------------------
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clkout1_primitive_1

Setup :            0  Failing Endpoints,  Worst Slack        2.529ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.678ns  (logic 0.091ns (13.422%)  route 0.587ns (86.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.587     0.678    <hidden>
    SLICE_X79Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y138        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.647ns  (logic 0.091ns (14.065%)  route 0.556ns (85.935%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.556     0.647    <hidden>
    SLICE_X79Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y138        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.640ns  (logic 0.090ns (14.063%)  route 0.550ns (85.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.550     0.640    <hidden>
    SLICE_X79Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y136        FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.637ns  (logic 0.089ns (13.972%)  route 0.548ns (86.028%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119                                     0.000     0.000 r  <hidden>
    SLICE_X73Y119        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.089     0.089 r  <hidden>
                         net (fo=1, routed)           0.548     0.637    <hidden>
    SLICE_X75Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X75Y120        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.630ns  (logic 0.090ns (14.286%)  route 0.540ns (85.714%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.540     0.630    <hidden>
    SLICE_X79Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y138        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.619ns  (logic 0.092ns (14.863%)  route 0.527ns (85.137%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     0.092 r  <hidden>
                         net (fo=1, routed)           0.527     0.619    <hidden>
    SLICE_X79Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y138        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.619    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.611ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.596ns  (logic 0.093ns (15.604%)  route 0.503ns (84.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y133                                     0.000     0.000 r  <hidden>
    SLICE_X74Y133        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     0.093 r  <hidden>
                         net (fo=1, routed)           0.503     0.596    <hidden>
    SLICE_X76Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X76Y133        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  2.611    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.593ns  (logic 0.090ns (15.177%)  route 0.503ns (84.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     0.090 r  <hidden>
                         net (fo=1, routed)           0.503     0.593    <hidden>
    SLICE_X79Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y138        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.569ns  (logic 0.091ns (15.993%)  route 0.478ns (84.007%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.478     0.569    <hidden>
    SLICE_X79Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y138        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.007     3.207    <hidden>
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             clkout1_primitive_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        0.547ns  (logic 0.091ns (16.636%)  route 0.456ns (83.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y131                                     0.000     0.000 r  <hidden>
    SLICE_X75Y131        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.091     0.091 r  <hidden>
                         net (fo=1, routed)           0.456     0.547    <hidden>
    SLICE_X79Y138        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
    SLICE_X79Y138        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.006     3.206    <hidden>
  -------------------------------------------------------------------
                         required time                          3.206    
                         arrival time                          -0.547    
  -------------------------------------------------------------------
                         slack                                  2.659    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.505ns  (logic 0.085ns (2.425%)  route 3.420ns (97.575%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.746ns (routing 1.078ns, distribution 1.668ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           3.057     3.057    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X194Y136       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.085     3.142 r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.363     3.505    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X194Y136       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.746     2.801    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X194Y136       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.073ns  (logic 0.034ns (1.640%)  route 2.039ns (98.360%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.213ns (routing 0.872ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           1.854     1.854    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X194Y136       LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.034     1.888 r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.185     2.073    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X194Y136       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.213     2.293    proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X194Y136       FDRE                                         r  proc_sys_reset/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive_1
  To Clock:  clk_pl_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.587ns  (logic 0.092ns (15.661%)  route 0.495ns (84.339%))
  Logic Levels:           0  
  Clock Path Skew:        -3.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    6.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.288ns (routing 1.202ns, distribution 2.086ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.078ns, distribution 1.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.288     6.618    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y249       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     6.710 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[6]/Q
                         net (fo=10, routed)          0.495     7.205    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[6]
    SLICE_X205Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.751     2.806    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X205Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.538ns  (logic 0.090ns (16.725%)  route 0.448ns (83.275%))
  Logic Levels:           0  
  Clock Path Skew:        -3.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.277ns (routing 1.202ns, distribution 2.075ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.078ns, distribution 1.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.277     6.607    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X205Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y249       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.090     6.697 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[2]/Q
                         net (fo=8, routed)           0.448     7.146    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[2]
    SLICE_X205Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.751     2.806    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X205Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.525ns  (logic 0.091ns (17.336%)  route 0.434ns (82.664%))
  Logic Levels:           0  
  Clock Path Skew:        -3.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    6.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.288ns (routing 1.202ns, distribution 2.086ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.078ns, distribution 1.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.288     6.618    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y249       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.091     6.709 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[1]/Q
                         net (fo=12, routed)          0.434     7.142    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[1]
    SLICE_X209Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.748     2.803    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X209Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.528ns  (logic 0.092ns (17.424%)  route 0.436ns (82.576%))
  Logic Levels:           0  
  Clock Path Skew:        -3.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.277ns (routing 1.202ns, distribution 2.075ns)
  Clock Net Delay (Destination): 2.749ns (routing 1.078ns, distribution 1.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.277     6.607    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X205Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y249       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.092     6.699 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[8]/Q
                         net (fo=5, routed)           0.436     7.135    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[8]
    SLICE_X205Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.749     2.804    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X205Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.518ns  (logic 0.091ns (17.575%)  route 0.427ns (82.425%))
  Logic Levels:           0  
  Clock Path Skew:        -3.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.806ns
    Source Clock Delay      (SCD):    6.607ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.277ns (routing 1.202ns, distribution 2.075ns)
  Clock Net Delay (Destination): 2.751ns (routing 1.078ns, distribution 1.673ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.277     6.607    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X205Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y249       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.091     6.698 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[5]/Q
                         net (fo=5, routed)           0.427     7.125    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[5]
    SLICE_X205Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.751     2.806    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X205Y252       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.501ns  (logic 0.092ns (18.356%)  route 0.409ns (81.644%))
  Logic Levels:           0  
  Clock Path Skew:        -3.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    6.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.288ns (routing 1.202ns, distribution 2.086ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.078ns, distribution 1.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.288     6.618    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y249       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     6.710 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[2]/Q
                         net (fo=11, routed)          0.409     7.119    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[2]
    SLICE_X207Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.748     2.803    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X207Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.498ns  (logic 0.092ns (18.479%)  route 0.406ns (81.521%))
  Logic Levels:           0  
  Clock Path Skew:        -3.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    6.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.288ns (routing 1.202ns, distribution 2.086ns)
  Clock Net Delay (Destination): 2.749ns (routing 1.078ns, distribution 1.671ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.288     6.618    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y249       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.092     6.710 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[8]/Q
                         net (fo=6, routed)           0.406     7.115    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[8]
    SLICE_X205Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.749     2.804    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X205Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][8]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.489ns  (logic 0.093ns (19.013%)  route 0.396ns (80.987%))
  Logic Levels:           0  
  Clock Path Skew:        -3.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    6.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.288ns (routing 1.202ns, distribution 2.086ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.078ns, distribution 1.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.288     6.618    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y249       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.093     6.711 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[5]/Q
                         net (fo=8, routed)           0.396     7.107    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[5]
    SLICE_X207Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.748     2.803    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X207Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][5]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.488ns  (logic 0.092ns (18.865%)  route 0.396ns (81.135%))
  Logic Levels:           0  
  Clock Path Skew:        -3.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    6.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.288ns (routing 1.202ns, distribution 2.086ns)
  Clock Net Delay (Destination): 2.741ns (routing 1.078ns, distribution 1.663ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.288     6.618    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y249       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     6.710 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[4]/Q
                         net (fo=9, routed)           0.396     7.105    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[4]
    SLICE_X207Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.741     2.796    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X207Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.481ns  (logic 0.092ns (19.112%)  route 0.389ns (80.888%))
  Logic Levels:           0  
  Clock Path Skew:        -3.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    6.618ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.288ns (routing 1.202ns, distribution 2.086ns)
  Clock Net Delay (Destination): 2.748ns (routing 1.078ns, distribution 1.670ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.288     6.618    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y249       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     6.710 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[0]/Q
                         net (fo=13, routed)          0.389     7.099    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[0]
    SLICE_X207Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.748     2.803    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X207Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.049ns (24.939%)  route 0.147ns (75.061%))
  Logic Levels:           0  
  Clock Path Skew:        -1.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.055ns (routing 0.763ns, distribution 1.292ns)
  Clock Net Delay (Destination): 2.214ns (routing 0.872ns, distribution 1.342ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.055     3.440    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X205Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y249       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.049     3.489 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[6]/Q
                         net (fo=7, routed)           0.147     3.637    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[6]
    SLICE_X205Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.214     2.294    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X205Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][6]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.049ns (25.128%)  route 0.146ns (74.872%))
  Logic Levels:           0  
  Clock Path Skew:        -1.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    3.449ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.064ns (routing 0.763ns, distribution 1.301ns)
  Clock Net Delay (Destination): 2.230ns (routing 0.872ns, distribution 1.358ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.064     3.449    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X206Y254       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y254       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     3.498 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/done_reg/Q
                         net (fo=2, routed)           0.146     3.644    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/src_in
    SLICE_X208Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.230     2.310    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/dest_clk
    SLICE_X208Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_2/inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.049ns (23.476%)  route 0.160ns (76.524%))
  Logic Levels:           0  
  Clock Path Skew:        -1.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.055ns (routing 0.763ns, distribution 1.292ns)
  Clock Net Delay (Destination): 2.214ns (routing 0.872ns, distribution 1.342ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.055     3.440    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X205Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y249       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.049     3.489 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[7]/Q
                         net (fo=6, routed)           0.160     3.649    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[7]
    SLICE_X205Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.214     2.294    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X205Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.050ns (22.529%)  route 0.172ns (77.471%))
  Logic Levels:           0  
  Clock Path Skew:        -1.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.055ns (routing 0.763ns, distribution 1.292ns)
  Clock Net Delay (Destination): 2.220ns (routing 0.872ns, distribution 1.348ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.055     3.440    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X205Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y249       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.050     3.490 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[0]/Q
                         net (fo=10, routed)          0.172     3.662    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[0]
    SLICE_X205Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.220     2.300    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X205Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.048ns (21.409%)  route 0.176ns (78.591%))
  Logic Levels:           0  
  Clock Path Skew:        -1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.055ns (routing 0.763ns, distribution 1.292ns)
  Clock Net Delay (Destination): 2.213ns (routing 0.872ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.055     3.440    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X205Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y249       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     3.488 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[3]/Q
                         net (fo=7, routed)           0.176     3.665    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[3]
    SLICE_X207Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.213     2.293    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X207Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.050ns (21.988%)  route 0.177ns (78.012%))
  Logic Levels:           0  
  Clock Path Skew:        -1.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    3.440ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.055ns (routing 0.763ns, distribution 1.292ns)
  Clock Net Delay (Destination): 2.220ns (routing 0.872ns, distribution 1.348ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.055     3.440    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X205Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y249       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.050     3.490 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/lwcnt_temp_reg[1]/Q
                         net (fo=9, routed)           0.177     3.668    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[1]
    SLICE_X205Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.220     2.300    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X205Y251       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_4/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][1]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.050ns (20.161%)  route 0.198ns (79.839%))
  Logic Levels:           0  
  Clock Path Skew:        -1.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    3.430ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.045ns (routing 0.763ns, distribution 1.282ns)
  Clock Net Delay (Destination): 2.215ns (routing 0.872ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.045     3.430    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_clk
    SLICE_X218Y243       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y243       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     3.480 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/src_ff_reg/Q
                         net (fo=1, routed)           0.198     3.678    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/p_0_in[0]
    SLICE_X217Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.215     2.295    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/dest_clk
    SLICE_X217Y244       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_clk_status/des_flag_0_sync_inst/genblk1_3.xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.049ns (20.325%)  route 0.192ns (79.675%))
  Logic Levels:           0  
  Clock Path Skew:        -1.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.308ns
    Source Clock Delay      (SCD):    3.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.059ns (routing 0.763ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.228ns (routing 0.872ns, distribution 1.356ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.059     3.444    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y249       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.049     3.493 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[3]/Q
                         net (fo=10, routed)          0.192     3.685    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[3]
    SLICE_X208Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.228     2.308    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X208Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][3]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.050ns (20.013%)  route 0.200ns (79.987%))
  Logic Levels:           0  
  Clock Path Skew:        -1.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    3.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.052ns (routing 0.763ns, distribution 1.289ns)
  Clock Net Delay (Destination): 2.220ns (routing 0.872ns, distribution 1.348ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.052     3.437    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/ila_clk
    SLICE_X206Y246       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y246       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     3.487 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/dest_ack_reg/Q
                         net (fo=2, routed)           0.200     3.687    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X207Y245       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.220     2.300    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X207Y245       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.050ns (20.547%)  route 0.193ns (79.453%))
  Logic Levels:           0  
  Clock Path Skew:        -1.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    3.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.059ns (routing 0.763ns, distribution 1.296ns)
  Clock Net Delay (Destination): 2.209ns (routing 0.872ns, distribution 1.337ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.059     3.444    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/ila_clk
    SLICE_X204Y249       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y249       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     3.494 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_cap_ctrl/inst/hwcnt_temp_reg[7]/Q
                         net (fo=9, routed)           0.193     3.688    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/async_path_bit[7]
    SLICE_X207Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.209     2.289    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/dest_clk
    SLICE_X207Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_3/inst/genblk1_2.xpm_cdc_array_single_inst/syncstages_ff_reg[0][7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_wizard_0_clk_out1_o2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.433ns  (logic 0.119ns (4.890%)  route 2.314ns (95.110%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.574ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.607ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.971ns (routing 0.755ns, distribution 1.216ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           1.935     1.935    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X177Y64        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.119     2.054 r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.379     2.433    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X177Y64        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.971     2.318    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X177Y64        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.406ns  (logic 0.054ns (3.840%)  route 1.352ns (96.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.574ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.607ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.641ns (routing 0.655ns, distribution 0.986ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           1.160     1.160    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X177Y64        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.054     1.214 r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.192     1.406    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X177Y64        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.641     2.463    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X177Y64        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clk_wizard_0_clk_out1_o2

Max Delay           267 Endpoints
Min Delay           267 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.909ns  (logic 0.092ns (4.820%)  route 1.817ns (95.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 0.882ns, distribution 1.542ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.755ns, distribution 1.474ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.424     3.503    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X76Y62         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.595 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.817     5.411    <hidden>
    SLICE_X55Y33         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.229     2.576    <hidden>
    SLICE_X55Y33         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.909ns  (logic 0.092ns (4.820%)  route 1.817ns (95.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 0.882ns, distribution 1.542ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.755ns, distribution 1.474ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.424     3.503    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X76Y62         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.595 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.817     5.411    <hidden>
    SLICE_X55Y33         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.229     2.576    <hidden>
    SLICE_X55Y33         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.909ns  (logic 0.092ns (4.820%)  route 1.817ns (95.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 0.882ns, distribution 1.542ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.755ns, distribution 1.474ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.424     3.503    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X76Y62         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.595 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.817     5.411    <hidden>
    SLICE_X55Y33         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.229     2.576    <hidden>
    SLICE_X55Y33         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.909ns  (logic 0.092ns (4.820%)  route 1.817ns (95.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 0.882ns, distribution 1.542ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.755ns, distribution 1.474ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.424     3.503    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X76Y62         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.595 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.817     5.411    <hidden>
    SLICE_X55Y33         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.229     2.576    <hidden>
    SLICE_X55Y33         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.909ns  (logic 0.092ns (4.820%)  route 1.817ns (95.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 0.882ns, distribution 1.542ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.755ns, distribution 1.474ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.424     3.503    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X76Y62         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.595 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.817     5.411    <hidden>
    SLICE_X55Y33         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.229     2.576    <hidden>
    SLICE_X55Y33         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.909ns  (logic 0.092ns (4.820%)  route 1.817ns (95.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 0.882ns, distribution 1.542ns)
  Clock Net Delay (Destination): 2.229ns (routing 0.755ns, distribution 1.474ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.424     3.503    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X76Y62         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.595 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.817     5.411    <hidden>
    SLICE_X55Y33         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.229     2.576    <hidden>
    SLICE_X55Y33         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.877ns  (logic 0.176ns (9.375%)  route 1.701ns (90.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 0.882ns, distribution 1.543ns)
  Clock Net Delay (Destination): 2.224ns (routing 0.755ns, distribution 1.469ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.425     3.504    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X96Y64         FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.595 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         1.497     5.092    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X64Y50         LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.085     5.177 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.204     5.381    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X65Y50         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.224     2.571    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X65Y50         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.839ns  (logic 0.092ns (5.004%)  route 1.747ns (94.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 0.882ns, distribution 1.542ns)
  Clock Net Delay (Destination): 2.228ns (routing 0.755ns, distribution 1.473ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.424     3.503    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X76Y62         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.595 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.747     5.341    <hidden>
    SLICE_X51Y35         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.228     2.575    <hidden>
    SLICE_X51Y35         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.839ns  (logic 0.092ns (5.004%)  route 1.747ns (94.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 0.882ns, distribution 1.542ns)
  Clock Net Delay (Destination): 2.228ns (routing 0.755ns, distribution 1.473ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.424     3.503    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X76Y62         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.595 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.747     5.341    <hidden>
    SLICE_X51Y35         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.228     2.575    <hidden>
    SLICE_X51Y35         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.839ns  (logic 0.092ns (5.004%)  route 1.747ns (94.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    3.503ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.424ns (routing 0.882ns, distribution 1.542ns)
  Clock Net Delay (Destination): 2.228ns (routing 0.755ns, distribution 1.473ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.424     3.503    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X76Y62         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.092     3.595 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=165, routed)         1.747     5.341    <hidden>
    SLICE_X51Y35         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.228     2.575    <hidden>
    SLICE_X51Y35         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[31].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.049ns (24.623%)  route 0.150ns (75.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.600ns (routing 0.548ns, distribution 1.052ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.655ns, distribution 1.200ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.600     1.704    vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X66Y60         FDRE                                         r  vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y60         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.753 r  vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/IRQ_LEVEL_GEN.IRQ_LEVEL_NORMAL_ON_AXI_CLK_GEN.Irq_reg/Q
                         net (fo=2, routed)           0.150     1.903    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/intr[31]
    SLICE_X66Y60         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[31].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.855     2.677    vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X66Y60         FDRE                                         r  vitis_design_i/axi_intc_parent/U0/INTC_CORE_I/INTR_DETECT_GEN[31].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.050ns (22.285%)  route 0.174ns (77.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.548ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.655ns, distribution 1.191ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.593     1.697    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y50         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.747 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.174     1.922    <hidden>
    SLICE_X64Y50         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.846     2.668    <hidden>
    SLICE_X64Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.050ns (22.285%)  route 0.174ns (77.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.548ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.655ns, distribution 1.191ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.593     1.697    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y50         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.747 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.174     1.922    <hidden>
    SLICE_X64Y50         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.846     2.668    <hidden>
    SLICE_X64Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.050ns (22.285%)  route 0.174ns (77.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.548ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.655ns, distribution 1.191ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.593     1.697    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y50         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.747 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.174     1.922    <hidden>
    SLICE_X64Y50         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.846     2.668    <hidden>
    SLICE_X64Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.050ns (22.285%)  route 0.174ns (77.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.548ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.655ns, distribution 1.191ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.593     1.697    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y50         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.747 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.174     1.922    <hidden>
    SLICE_X64Y50         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.846     2.668    <hidden>
    SLICE_X64Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.050ns (22.285%)  route 0.174ns (77.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.548ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.655ns, distribution 1.191ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.593     1.697    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y50         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.747 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.174     1.922    <hidden>
    SLICE_X64Y50         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.846     2.668    <hidden>
    SLICE_X64Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.050ns (22.285%)  route 0.174ns (77.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.548ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.655ns, distribution 1.191ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.593     1.697    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y50         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.747 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.174     1.922    <hidden>
    SLICE_X64Y50         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.846     2.668    <hidden>
    SLICE_X64Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.050ns (22.285%)  route 0.174ns (77.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.548ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.655ns, distribution 1.191ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.593     1.697    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y50         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.747 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.174     1.922    <hidden>
    SLICE_X64Y50         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.846     2.668    <hidden>
    SLICE_X64Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.050ns (22.285%)  route 0.174ns (77.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.548ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.655ns, distribution 1.191ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.593     1.697    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y50         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.747 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.174     1.922    <hidden>
    SLICE_X64Y50         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.846     2.668    <hidden>
    SLICE_X64Y50         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.050ns (22.285%)  route 0.174ns (77.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.971ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.047ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.095ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.593ns (routing 0.548ns, distribution 1.045ns)
  Clock Net Delay (Destination): 1.846ns (routing 0.655ns, distribution 1.191ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.593     1.697    vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X62Y50         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.050     1.747 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=24, routed)          0.174     1.922    <hidden>
    SLICE_X64Y50         FDCE                                         f  <hidden>  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.846     2.668    <hidden>
    SLICE_X64Y50         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive_1
  To Clock:  clk_wizard_0_clk_out1_o2

Max Delay            16 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.904ns  (logic 0.092ns (10.174%)  route 0.812ns (89.826%))
  Logic Levels:           0  
  Clock Path Skew:        -4.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    6.724ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.394ns (routing 1.202ns, distribution 2.192ns)
  Clock Net Delay (Destination): 2.245ns (routing 0.755ns, distribution 1.490ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.394     6.724    <hidden>
    SLICE_X72Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     6.816 r  <hidden>
                         net (fo=2, routed)           0.812     7.629    <hidden>
    SLICE_X74Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.245     2.592    <hidden>
    SLICE_X74Y80         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_interrupt_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.999ns  (logic 0.092ns (9.211%)  route 0.907ns (90.789%))
  Logic Levels:           0  
  Clock Path Skew:        -4.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    6.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.264ns (routing 1.202ns, distribution 2.062ns)
  Clock Net Delay (Destination): 2.132ns (routing 0.755ns, distribution 1.377ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.264     6.594    vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/ap_clk
    SLICE_X92Y208        FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_interrupt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y208        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.092     6.686 r  vitis_design_i/VitisRegion/harness_1/inst/control_s_axi_U/int_interrupt_reg/Q
                         net (fo=2, routed)           0.907     7.593    vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/intr[1]
    SLICE_X84Y137        FDRE                                         r  vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.132     2.479    vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X84Y137        FDRE                                         r  vitis_design_i/axi_intc_cascaded_1/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.681ns  (logic 0.091ns (13.363%)  route 0.590ns (86.637%))
  Logic Levels:           0  
  Clock Path Skew:        -4.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    6.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.371ns (routing 1.202ns, distribution 2.169ns)
  Clock Net Delay (Destination): 2.251ns (routing 0.755ns, distribution 1.496ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.371     6.701    <hidden>
    SLICE_X74Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y128        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.091     6.792 r  <hidden>
                         net (fo=1, routed)           0.590     7.382    <hidden>
    SLICE_X64Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.251     2.598    <hidden>
    SLICE_X64Y85         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.695ns  (logic 0.091ns (13.094%)  route 0.604ns (86.906%))
  Logic Levels:           0  
  Clock Path Skew:        -4.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.581ns
    Source Clock Delay      (SCD):    6.649ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.319ns (routing 1.202ns, distribution 2.117ns)
  Clock Net Delay (Destination): 2.234ns (routing 0.755ns, distribution 1.479ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.319     6.649    <hidden>
    SLICE_X69Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y57         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     6.740 r  <hidden>
                         net (fo=1, routed)           0.604     7.344    <hidden>
    SLICE_X68Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.234     2.581    <hidden>
    SLICE_X68Y57         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.586ns  (logic 0.092ns (15.700%)  route 0.494ns (84.300%))
  Logic Levels:           0  
  Clock Path Skew:        -4.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    6.724ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.394ns (routing 1.202ns, distribution 2.192ns)
  Clock Net Delay (Destination): 2.248ns (routing 0.755ns, distribution 1.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.394     6.724    <hidden>
    SLICE_X72Y114        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y114        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     6.816 r  <hidden>
                         net (fo=1, routed)           0.494     7.310    <hidden>
    SLICE_X72Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.248     2.595    <hidden>
    SLICE_X72Y90         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.091ns (15.771%)  route 0.486ns (84.229%))
  Logic Levels:           0  
  Clock Path Skew:        -4.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    6.701ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.371ns (routing 1.202ns, distribution 2.169ns)
  Clock Net Delay (Destination): 2.248ns (routing 0.755ns, distribution 1.493ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.371     6.701    <hidden>
    SLICE_X74Y128        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y128        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.091     6.792 r  <hidden>
                         net (fo=1, routed)           0.486     7.278    <hidden>
    SLICE_X72Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.248     2.595    <hidden>
    SLICE_X72Y90         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.559ns  (logic 0.090ns (16.100%)  route 0.469ns (83.900%))
  Logic Levels:           0  
  Clock Path Skew:        -4.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.343ns (routing 1.202ns, distribution 2.141ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.755ns, distribution 1.494ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.343     6.673    <hidden>
    SLICE_X66Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     6.763 r  <hidden>
                         net (fo=1, routed)           0.469     7.232    <hidden>
    SLICE_X62Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.249     2.596    <hidden>
    SLICE_X62Y75         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.684ns  (logic 0.211ns (30.856%)  route 0.473ns (69.144%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    6.544ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.214ns (routing 1.202ns, distribution 2.012ns)
  Clock Net Delay (Destination): 2.121ns (routing 0.755ns, distribution 1.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.214     6.544    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/aclk1
    SLICE_X78Y63         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y63         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     6.636 f  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=1, routed)           0.187     6.823    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/psr0_interconnect_aresetn
    SLICE_X77Y63         LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.119     6.942 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=2, routed)           0.286     7.228    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X77Y63         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.121     2.468    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/aclk
    SLICE_X77Y63         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.552ns  (logic 0.092ns (16.667%)  route 0.460ns (83.333%))
  Logic Levels:           0  
  Clock Path Skew:        -4.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.586ns
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.343ns (routing 1.202ns, distribution 2.141ns)
  Clock Net Delay (Destination): 2.239ns (routing 0.755ns, distribution 1.484ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.343     6.673    <hidden>
    SLICE_X66Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     6.765 r  <hidden>
                         net (fo=1, routed)           0.460     7.225    <hidden>
    SLICE_X65Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.239     2.586    <hidden>
    SLICE_X65Y75         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.512ns  (logic 0.091ns (17.773%)  route 0.421ns (82.227%))
  Logic Levels:           0  
  Clock Path Skew:        -4.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    6.673ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      3.343ns (routing 1.202ns, distribution 2.141ns)
  Clock Net Delay (Destination): 2.249ns (routing 0.755ns, distribution 1.494ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.343     6.673    <hidden>
    SLICE_X66Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y85         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.764 r  <hidden>
                         net (fo=1, routed)           0.421     7.185    <hidden>
    SLICE_X62Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.249     2.596    <hidden>
    SLICE_X62Y75         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.050ns (23.148%)  route 0.166ns (76.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.826ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.013ns (routing 0.763ns, distribution 1.250ns)
  Clock Net Delay (Destination): 1.750ns (routing 0.655ns, distribution 1.095ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.013     3.398    <hidden>
    SLICE_X78Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     3.448 r  <hidden>
                         net (fo=1, routed)           0.166     3.614    <hidden>
    SLICE_X77Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.750     2.572    <hidden>
    SLICE_X77Y61         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.049ns (23.767%)  route 0.157ns (76.233%))
  Logic Levels:           0  
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    3.470ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.085ns (routing 0.763ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.655ns, distribution 1.183ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.085     3.470    <hidden>
    SLICE_X69Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y57         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     3.519 r  <hidden>
                         net (fo=2, routed)           0.157     3.676    <hidden>
    SLICE_X68Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.838     2.660    <hidden>
    SLICE_X68Y57         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.050ns (23.256%)  route 0.165ns (76.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.098ns (routing 0.763ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.655ns, distribution 1.196ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.098     3.483    <hidden>
    SLICE_X74Y83         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y83         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.050     3.533 r  <hidden>
                         net (fo=1, routed)           0.165     3.698    <hidden>
    SLICE_X73Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.851     2.673    <hidden>
    SLICE_X73Y78         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.049ns (15.806%)  route 0.261ns (84.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.672ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.013ns (routing 0.763ns, distribution 1.250ns)
  Clock Net Delay (Destination): 1.850ns (routing 0.655ns, distribution 1.195ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.013     3.398    <hidden>
    SLICE_X78Y61         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y61         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     3.447 r  <hidden>
                         net (fo=1, routed)           0.261     3.708    <hidden>
    SLICE_X70Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.850     2.672    <hidden>
    SLICE_X70Y55         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.048ns (19.835%)  route 0.194ns (80.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.092ns (routing 0.763ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.655ns, distribution 1.189ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.092     3.477    <hidden>
    SLICE_X75Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y80         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     3.525 r  <hidden>
                         net (fo=1, routed)           0.194     3.719    <hidden>
    SLICE_X73Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.844     2.666    <hidden>
    SLICE_X73Y77         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.049ns (20.675%)  route 0.188ns (79.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.098ns (routing 0.763ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.655ns, distribution 1.204ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.098     3.483    <hidden>
    SLICE_X74Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y77         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     3.532 r  <hidden>
                         net (fo=1, routed)           0.188     3.720    <hidden>
    SLICE_X74Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.859     2.681    <hidden>
    SLICE_X74Y72         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.050ns (20.576%)  route 0.193ns (79.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    3.483ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.098ns (routing 0.763ns, distribution 1.335ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.655ns, distribution 1.200ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.098     3.483    <hidden>
    SLICE_X74Y82         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.050     3.533 r  <hidden>
                         net (fo=1, routed)           0.193     3.726    <hidden>
    SLICE_X72Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.855     2.677    <hidden>
    SLICE_X72Y79         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.317ns  (logic 0.049ns (15.457%)  route 0.268ns (84.543%))
  Logic Levels:           0  
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.027ns (routing 0.763ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.655ns, distribution 1.196ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.027     3.412    <hidden>
    SLICE_X76Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y90         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.049     3.461 r  <hidden>
                         net (fo=1, routed)           0.268     3.729    <hidden>
    SLICE_X73Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.851     2.673    <hidden>
    SLICE_X73Y78         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.049ns (19.057%)  route 0.208ns (80.943%))
  Logic Levels:           0  
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.677ns
    Source Clock Delay      (SCD):    3.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.092ns (routing 0.763ns, distribution 1.329ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.655ns, distribution 1.200ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.092     3.477    <hidden>
    SLICE_X75Y80         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     3.526 r  <hidden>
                         net (fo=2, routed)           0.208     3.734    <hidden>
    SLICE_X72Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.855     2.677    <hidden>
    SLICE_X72Y79         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.049ns (14.985%)  route 0.278ns (85.015%))
  Logic Levels:           0  
  Clock Path Skew:        -0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.666ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.023ns (routing 0.763ns, distribution 1.260ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.655ns, distribution 1.189ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.023     3.408    <hidden>
    SLICE_X77Y90         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y90         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     3.457 r  <hidden>
                         net (fo=1, routed)           0.278     3.735    <hidden>
    SLICE_X73Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.844     2.666    <hidden>
    SLICE_X73Y77         FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive
  To Clock:  clkout1_primitive

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.406ns  (logic 0.090ns (22.167%)  route 0.316ns (77.833%))
  Logic Levels:           0  
  Clock Path Skew:        -1.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      2.530ns (routing 0.772ns, distribution 1.758ns)
  Clock Net Delay (Destination): 2.254ns (routing 0.677ns, distribution 1.577ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.530     3.617    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X189Y130       FDPE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y130       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.707 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/Q
                         net (fo=1, routed)           0.316     4.023    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/src_rst
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.254     2.609    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.049ns (23.671%)  route 0.158ns (76.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.032ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.065ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.561ns (routing 0.463ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.553ns, distribution 1.272ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.243     0.064    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.109 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.561     1.670    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X189Y130       FDPE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X189Y130       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.719 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/Q
                         net (fo=1, routed)           0.158     1.877    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/src_rst
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.825     2.654    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X188Y130       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clkout1_primitive_1

Max Delay            99 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.037ns  (logic 3.364ns (66.786%)  route 1.673ns (33.214%))
  Logic Levels:           67  (LOOKAHEAD8=65 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.080ns (routing 1.244ns, distribution 1.836ns)
  Clock Net Delay (Destination): 2.665ns (routing 1.027ns, distribution 1.638ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.080     3.183    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/cfg_clk
    SLICE_X193Y192       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y192       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     3.570 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.788     4.358    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X195Y145       LUTCY2 (Prop_A6LUT_SLICEM_I2_GE)
                                                      0.088     4.446 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     4.482    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/GE_net_168
    SLICE_X195Y145       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.242     4.724 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.725    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X195Y146       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.765 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.766    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X195Y147       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.806 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.807    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X195Y148       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.847 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.848    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X195Y149       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.888 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.889    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X195Y150       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.929 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.930    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X195Y151       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.970 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.971    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X195Y152       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.011 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.012    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X195Y153       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.052 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.053    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X195Y154       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.093 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.094    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X195Y155       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.134 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.135    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X195Y156       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.175 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.176    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X195Y157       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.216 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.217    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X195Y158       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.257 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.258    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X195Y159       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.298 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.299    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X195Y160       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.339 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.340    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X195Y161       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.380 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.381    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X195Y162       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.421 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.422    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X195Y163       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.462 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.463    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X195Y164       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.503 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.504    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X195Y165       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.544 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.545    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X195Y166       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.585 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.586    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X195Y167       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.626 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.627    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X195Y168       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.667 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.668    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X195Y169       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.708 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.709    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X195Y170       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.749 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.750    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X195Y171       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.790 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.791    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X195Y172       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.831 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.832    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X195Y173       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.872 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.873    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X195Y174       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.913 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[57].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.914    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_59
    SLICE_X195Y175       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.954 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[59].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.955    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_61
    SLICE_X195Y176       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.995 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[61].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.996    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_63
    SLICE_X195Y177       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.036 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[63].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.037    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_65
    SLICE_X195Y178       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.077 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[65].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.078    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_67
    SLICE_X195Y179       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.118 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[67].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.119    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_69
    SLICE_X195Y180       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.159 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[69].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.160    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_71
    SLICE_X195Y181       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.200 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[71].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.201    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_73
    SLICE_X195Y182       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.241 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[73].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.242    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_75
    SLICE_X195Y183       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.282 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[75].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.283    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_77
    SLICE_X195Y184       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.323 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[77].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.324    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_79
    SLICE_X195Y185       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.364 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[79].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.365    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_81
    SLICE_X195Y186       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.405 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[81].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.406    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_83
    SLICE_X195Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.446 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[83].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.448    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_85
    SLICE_X195Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.488 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[85].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.489    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_87
    SLICE_X195Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.529 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[87].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.530    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_89
    SLICE_X195Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.570 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[89].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.571    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_91
    SLICE_X195Y191       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.611 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[91].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.612    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_93
    SLICE_X195Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.652 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[93].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.653    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_95
    SLICE_X195Y193       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.693 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[95].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.694    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_97
    SLICE_X195Y194       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.734 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[97].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.735    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_99
    SLICE_X195Y195       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.775 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[99].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.776    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_101
    SLICE_X195Y196       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.816 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[101].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.817    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_103
    SLICE_X195Y197       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.857 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[103].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.858    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_105
    SLICE_X195Y198       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.898 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[105].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.899    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_107
    SLICE_X195Y199       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.939 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[107].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.940    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_109
    SLICE_X195Y200       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.980 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[109].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.981    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_111
    SLICE_X195Y201       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.021 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[111].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     7.022    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_113
    SLICE_X195Y202       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.062 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[113].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     7.063    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_115
    SLICE_X195Y203       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.103 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[115].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     7.104    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_117
    SLICE_X195Y204       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.144 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[117].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     7.145    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_119
    SLICE_X195Y205       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.185 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[119].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     7.186    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_121
    SLICE_X195Y206       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.226 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[121].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     7.227    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_123
    SLICE_X195Y207       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.267 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[123].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     7.268    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_125
    SLICE_X195Y208       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     7.308 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[125].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     7.309    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_127
    SLICE_X195Y209       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     7.351 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/L1[127].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.713     8.064    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/all_carry_128
    SLICE_X170Y224       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.085     8.149 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.071     8.220    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X170Y224       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.665     4.884    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/clk
    SLICE_X170Y224       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu25_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.436ns  (logic 3.118ns (70.288%)  route 1.318ns (29.711%))
  Logic Levels:           67  (LOOKAHEAD8=65 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns
    Source Clock Delay      (SCD):    3.430ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.327ns (routing 1.244ns, distribution 2.083ns)
  Clock Net Delay (Destination): 2.730ns (routing 1.027ns, distribution 1.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.327     3.430    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/CLK
    SLICE_X121Y143       SRL16E                                       r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y143       SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.363     3.793 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.L2_FULL[0].u_allx/L1[0].l1_cfglut/S2/Q
                         net (fo=2, routed)           0.650     4.443    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_4/I3
    SLICE_X138Y129       LUTCY2 (Prop_E6LUT_SLICEL_I3_GE)
                                                      0.086     4.529 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_4/LUTCY2_INST/GE
                         net (fo=1, routed)           0.037     4.566    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/GE_net_172
    SLICE_X138Y129       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEE_COUTH)
                                                      0.082     4.648 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.649    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X138Y130       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.688 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.689    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X138Y131       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.728 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.729    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X138Y132       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.768 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.769    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X138Y133       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.808 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.809    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X138Y134       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.848 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.849    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X138Y135       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.888 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.889    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X138Y136       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.928 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.929    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X138Y137       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.968 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.969    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X138Y138       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.008 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.009    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X138Y139       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.048 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.006     5.054    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X138Y140       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.093 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.094    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X138Y141       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.133 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.134    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X138Y142       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.173 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.174    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X138Y143       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.213 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.214    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X138Y144       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.253 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.254    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X138Y145       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.293 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.294    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X138Y146       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.333 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.334    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X138Y147       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.373 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.374    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X138Y148       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.413 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.414    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X138Y149       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.453 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.454    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X138Y150       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.493 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.494    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X138Y151       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.533 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.534    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X138Y152       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.573 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.574    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X138Y153       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.613 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.614    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X138Y154       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.653 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.654    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X138Y155       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.693 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.694    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X138Y156       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.733 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.734    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X138Y157       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.773 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.774    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X138Y158       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.813 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[57].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.814    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_59
    SLICE_X138Y159       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.853 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[59].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.854    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_61
    SLICE_X138Y160       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.893 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[61].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.894    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_63
    SLICE_X138Y161       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.933 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[63].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.934    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_65
    SLICE_X138Y162       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.973 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[65].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     5.974    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_67
    SLICE_X138Y163       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.013 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[67].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.014    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_69
    SLICE_X138Y164       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.053 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[69].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.054    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_71
    SLICE_X138Y165       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.093 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[71].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.094    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_73
    SLICE_X138Y166       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.133 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[73].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.134    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_75
    SLICE_X138Y167       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.173 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[75].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.174    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_77
    SLICE_X138Y168       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.213 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[77].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.214    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_79
    SLICE_X138Y169       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.253 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[79].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.254    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_81
    SLICE_X138Y170       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.293 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[81].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.294    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_83
    SLICE_X138Y171       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.333 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[83].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.334    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_85
    SLICE_X138Y172       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.373 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[85].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.374    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_87
    SLICE_X138Y173       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.413 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[87].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.414    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_89
    SLICE_X138Y174       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.453 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[89].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.454    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_91
    SLICE_X138Y175       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.493 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[91].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.494    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_93
    SLICE_X138Y176       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.533 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[93].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.534    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_95
    SLICE_X138Y177       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.573 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[95].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.574    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_97
    SLICE_X138Y178       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.613 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[97].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.614    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_99
    SLICE_X138Y179       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.653 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[99].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.654    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_101
    SLICE_X138Y180       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.693 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[101].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.694    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_103
    SLICE_X138Y181       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.733 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[103].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.734    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_105
    SLICE_X138Y182       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.773 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[105].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.774    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_107
    SLICE_X138Y183       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.813 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[107].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.814    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_109
    SLICE_X138Y184       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.853 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[109].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.854    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_111
    SLICE_X138Y185       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.893 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[111].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.894    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_113
    SLICE_X138Y186       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.933 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[113].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     6.934    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_115
    SLICE_X138Y187       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.973 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[115].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.975    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_117
    SLICE_X138Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     7.014 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[117].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     7.015    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_119
    SLICE_X138Y189       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     7.054 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[119].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     7.055    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_121
    SLICE_X138Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     7.094 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[121].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     7.095    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_123
    SLICE_X138Y191       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     7.134 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[123].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     7.135    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_125
    SLICE_X138Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     7.174 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[125].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     7.175    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_127
    SLICE_X138Y193       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042     7.217 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/L1[127].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.509     7.726    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/all_carry_128
    SLICE_X122Y193       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.088     7.814 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.052     7.866    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X122Y193       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.730     4.949    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/clk
    SLICE_X122Y193       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu22_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.444ns  (logic 2.116ns (61.440%)  route 1.328ns (38.560%))
  Logic Levels:           35  (LOOKAHEAD8=33 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.093ns
    Source Clock Delay      (SCD):    3.755ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.652ns (routing 1.244ns, distribution 2.408ns)
  Clock Net Delay (Destination): 2.874ns (routing 1.027ns, distribution 1.847ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.652     3.755    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/cfg_clk
    SLICE_X71Y249        SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y249        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.142 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.515     4.657    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X65Y240        LUTCY2 (Prop_A6LUT_SLICEM_I2_GE)
                                                      0.088     4.745 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     4.781    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/GE_net_136
    SLICE_X65Y240        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.242     5.023 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.025    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X65Y241        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.065 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.067    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X65Y242        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.107 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.109    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X65Y243        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.149 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.151    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X65Y244        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.191 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.193    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X65Y245        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.233 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.235    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X65Y246        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.275 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.277    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X65Y247        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.317 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.319    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X65Y248        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.359 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.361    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X65Y249        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.401 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.403    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X65Y250        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.443 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.445    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X65Y251        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.485 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.487    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X65Y252        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.527 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.529    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X65Y253        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.569 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.571    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X65Y254        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.611 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.613    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X65Y255        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.653 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.655    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X65Y256        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.695 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.697    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X65Y257        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.737 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.739    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X65Y258        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.779 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.781    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X65Y259        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.821 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.823    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X65Y260        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.863 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.865    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X65Y261        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.905 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.907    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X65Y262        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.947 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.949    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X65Y263        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     5.989 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.991    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X65Y264        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.031 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.033    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X65Y265        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.073 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.075    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X65Y266        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.115 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.117    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X65Y267        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.157 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.159    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X65Y268        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.199 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.201    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X65Y269        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.241 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[57].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.243    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_59
    SLICE_X65Y270        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.283 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[59].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.285    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_61
    SLICE_X65Y271        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     6.325 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[61].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.327    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_63
    SLICE_X65Y272        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     6.369 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/L1[63].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.642     7.011    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/all_carry_64
    SLICE_X98Y267        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.117     7.128 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.071     7.199    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X98Y267        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.874     5.093    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/clk
    SLICE_X98Y267        FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu56_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.273ns  (logic 2.014ns (61.534%)  route 1.259ns (38.466%))
  Logic Levels:           35  (LOOKAHEAD8=33 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns
    Source Clock Delay      (SCD):    3.651ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.548ns (routing 1.244ns, distribution 2.304ns)
  Clock Net Delay (Destination): 2.875ns (routing 1.027ns, distribution 1.848ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.548     3.651    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/cfg_clk
    SLICE_X111Y273       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y273       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.038 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.425     4.463    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X120Y267       LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.085     4.548 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.587    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/GE_net_136
    SLICE_X120Y267       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.829 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.831    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X120Y268       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.870 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.872    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X120Y269       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.911 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.913    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X120Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.952 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.954    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X120Y271       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.993 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.995    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X120Y272       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.034 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.036    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X120Y273       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.075 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.077    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X120Y274       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.116 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.118    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X120Y275       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.157 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.159    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_17
    SLICE_X120Y276       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.198 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[17].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.200    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_19
    SLICE_X120Y277       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.239 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[19].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.241    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_21
    SLICE_X120Y278       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.280 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[21].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.282    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_23
    SLICE_X120Y279       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.321 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[23].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.323    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_25
    SLICE_X120Y280       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.362 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[25].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.364    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_27
    SLICE_X120Y281       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.403 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[27].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.405    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_29
    SLICE_X120Y282       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.444 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[29].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.446    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_31
    SLICE_X120Y283       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.485 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[31].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.008     5.493    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_33
    SLICE_X120Y284       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.532 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[33].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.534    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_35
    SLICE_X120Y285       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.573 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[35].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.575    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_37
    SLICE_X120Y286       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.614 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[37].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.616    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_39
    SLICE_X120Y287       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.655 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[39].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.657    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_41
    SLICE_X120Y288       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.696 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[41].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.698    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_43
    SLICE_X120Y289       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.737 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[43].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.739    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_45
    SLICE_X120Y290       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.778 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[45].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.780    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_47
    SLICE_X120Y291       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.819 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[47].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.821    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_49
    SLICE_X120Y292       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.860 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[49].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.862    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_51
    SLICE_X120Y293       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.901 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[51].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.903    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_53
    SLICE_X120Y294       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.942 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[53].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.944    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_55
    SLICE_X120Y295       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     5.983 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[55].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     5.985    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_57
    SLICE_X120Y296       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.024 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[57].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.026    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_59
    SLICE_X120Y297       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.065 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[59].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.067    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_61
    SLICE_X120Y298       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     6.106 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[61].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     6.108    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_63
    SLICE_X120Y299       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042     6.150 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/L1[63].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.654     6.804    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/all_carry_64
    SLICE_X108Y269       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.049     6.853 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.071     6.924    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X108Y269       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.875     5.094    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/clk
    SLICE_X108Y269       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu59_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.548ns  (logic 0.092ns (3.611%)  route 2.456ns (96.389%))
  Logic Levels:           0  
  Clock Path Skew:        1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.111ns (routing 1.244ns, distribution 1.867ns)
  Clock Net Delay (Destination): 2.880ns (routing 1.027ns, distribution 1.853ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.111     3.214    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X194Y136       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y136       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     3.306 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        2.456     5.762    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/src_arst
    SLICE_X208Y245       FDCE                                         f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.880     5.099    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/dest_clk
    SLICE_X208Y245       FDCE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.548ns  (logic 0.092ns (3.611%)  route 2.456ns (96.389%))
  Logic Levels:           0  
  Clock Path Skew:        1.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    3.214ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.111ns (routing 1.244ns, distribution 1.867ns)
  Clock Net Delay (Destination): 2.880ns (routing 1.027ns, distribution 1.853ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.111     3.214    proc_sys_reset/U0/slowest_sync_clk
    SLICE_X194Y136       FDRE                                         r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y136       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.092     3.306 r  proc_sys_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=3174, routed)        2.456     5.762    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/src_arst
    SLICE_X208Y245       FDCE                                         f  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.880     5.099    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/dest_clk
    SLICE_X208Y245       FDCE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_dbg_sync_6/inst/genblk1.xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/L1[2].l1_cfglut/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.888ns  (logic 0.604ns (31.989%)  route 1.284ns (68.011%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    3.663ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.560ns (routing 1.244ns, distribution 2.316ns)
  Clock Net Delay (Destination): 2.839ns (routing 1.027ns, distribution 1.812ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.560     3.663    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/cfg_clk
    SLICE_X115Y199       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/L1[2].l1_cfglut/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y199       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.050 r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/L1[2].l1_cfglut/Q
                         net (fo=2, routed)           0.737     4.787    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/o6_o[2]
    SLICE_X110Y232       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.126     4.913 r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_i_3/O
                         net (fo=1, routed)           0.290     5.203    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_i_3_n_0
    SLICE_X108Y236       LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.091     5.294 r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_i_1/O
                         net (fo=1, routed)           0.257     5.551    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_i_1_n_0
    SLICE_X108Y236       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.839     5.058    vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/clk
    SLICE_X108Y236       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/tc_axis_mu0/inst/MU_EQ.L2_FULL[0].u_eq/match_dout_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/L1[5].l1_cfglut/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.216ns  (logic 0.961ns (43.366%)  route 1.255ns (56.634%))
  Logic Levels:           10  (LOOKAHEAD8=8 LUT2=1 LUTCY1=1)
  Clock Path Skew:        1.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    3.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.217ns (routing 1.244ns, distribution 1.973ns)
  Clock Net Delay (Destination): 2.691ns (routing 1.027ns, distribution 1.664ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.217     3.320    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/L1[5].l1_cfglut/CLK
    SLICE_X155Y238       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/L1[5].l1_cfglut/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y238       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     3.707 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.L2_FULL[0].u_allx/L1[5].l1_cfglut/S1/Q
                         net (fo=2, routed)           0.557     4.264    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LUT6CY_1/I2
    SLICE_X147Y238       LUTCY1 (Prop_B5LUT_SLICEM_I2_PROP)
                                                      0.086     4.350 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LUT6CY_1/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.002     4.352    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/PROP_net_49
    SLICE_X147Y238       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_PROPB_COUTH)
                                                      0.177     4.529 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.530    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X147Y239       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.570 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.571    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X147Y240       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.611 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.612    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X147Y241       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.652 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.653    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/all_carry_9
    SLICE_X147Y242       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.693 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[9].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.694    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/all_carry_11
    SLICE_X147Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.734 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[11].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.735    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/all_carry_13
    SLICE_X147Y244       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.775 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[13].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.001     4.776    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/all_carry_15
    SLICE_X147Y245       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     4.818 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/L1[15].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.630     5.448    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/all_carry_16
    SLICE_X129Y243       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.029     5.477 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.059     5.536    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X129Y243       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.691     4.910    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/clk
    SLICE_X129Y243       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu27_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.861ns  (logic 0.994ns (53.412%)  route 0.867ns (46.588%))
  Logic Levels:           7  (LOOKAHEAD8=5 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    3.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.535ns (routing 1.244ns, distribution 2.291ns)
  Clock Net Delay (Destination): 2.839ns (routing 1.027ns, distribution 1.812ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.535     3.638    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/cfg_clk
    SLICE_X97Y229        SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y229        SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.025 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.395     4.420    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X100Y230       LUTCY2 (Prop_A6LUT_SLICEL_I2_GE)
                                                      0.085     4.505 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.039     4.544    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/GE_net_24
    SLICE_X100Y230       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_GEA_COUTH)
                                                      0.242     4.786 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.788    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X100Y231       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.827 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.829    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X100Y232       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.868 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.870    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X100Y233       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTH)
                                                      0.039     4.909 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.911    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X100Y234       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTD)
                                                      0.042     4.953 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.368     5.321    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/all_carry_8
    SLICE_X106Y232       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.121     5.442 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.057     5.499    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X106Y232       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.839     5.058    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/clk
    SLICE_X106Y232       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu44_0/inst/ALLX.u_allx_carry/co_temp_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.drive_srl/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.828ns  (logic 1.000ns (54.705%)  route 0.828ns (45.295%))
  Logic Levels:           7  (LOOKAHEAD8=5 LUT2=1 LUTCY2=1)
  Clock Path Skew:        1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    3.665ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      3.562ns (routing 1.244ns, distribution 2.318ns)
  Clock Net Delay (Destination): 2.873ns (routing 1.027ns, distribution 1.846ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       3.562     3.665    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/cfg_clk
    SLICE_X115Y190       SRLC32E                                      r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.drive_srl/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y190       SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.387     4.052 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.drive_srl/Q
                         net (fo=2, routed)           0.349     4.401    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/I2
    SLICE_X113Y191       LUTCY2 (Prop_A6LUT_SLICEM_I2_GE)
                                                      0.088     4.489 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LUT6CY_0/LUTCY2_INST/GE
                         net (fo=1, routed)           0.036     4.525    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/GE_net_24
    SLICE_X113Y191       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_GEA_COUTH)
                                                      0.242     4.767 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/carry_start_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.769    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/all_carry_1
    SLICE_X113Y192       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.809 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/L1[1].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.811    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/all_carry_3
    SLICE_X113Y193       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.851 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/L1[3].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.853    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/all_carry_5
    SLICE_X113Y194       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTH)
                                                      0.040     4.893 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/L1[5].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTH
                         net (fo=3, routed)           0.002     4.895    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/all_carry_7
    SLICE_X113Y195       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEM_CIN_COUTD)
                                                      0.042     4.937 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/L1[7].u_carry4_inst_CARRY8_LOOKAHEAD8_0/COUTD
                         net (fo=1, routed)           0.377     5.314    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/all_carry_8
    SLICE_X112Y198       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.121     5.435 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_i_1/O
                         net (fo=1, routed)           0.058     5.493    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_i_1_n_0
    SLICE_X112Y198       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.873     5.092    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/clk
    SLICE_X112Y198       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_mu10_0/inst/ALLX.u_allx_carry/co_temp_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.049ns (28.486%)  route 0.123ns (71.514%))
  Logic Levels:           0  
  Clock Path Skew:        2.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.868ns (routing 0.707ns, distribution 1.161ns)
  Clock Net Delay (Destination): 2.391ns (routing 0.918ns, distribution 1.473ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.868     1.910    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X207Y245       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y245       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.959 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.123     2.082    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X206Y246       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.391     4.869    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X206Y246       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.049ns (24.873%)  route 0.148ns (75.127%))
  Logic Levels:           0  
  Clock Path Skew:        2.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.867ns (routing 0.707ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.407ns (routing 0.918ns, distribution 1.489ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.867     1.909    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X207Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y250       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.958 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           0.148     2.106    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[35]
    SLICE_X206Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.407     4.885    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X206Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[35]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[96]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[96]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.050ns (25.907%)  route 0.143ns (74.093%))
  Logic Levels:           0  
  Clock Path Skew:        2.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.872ns (routing 0.707ns, distribution 1.165ns)
  Clock Net Delay (Destination): 2.391ns (routing 0.918ns, distribution 1.473ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.872     1.914    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X210Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y247       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.050     1.964 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[96]/Q
                         net (fo=1, routed)           0.143     2.107    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[96]
    SLICE_X208Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.391     4.869    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X208Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[96]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.050ns (25.510%)  route 0.146ns (74.490%))
  Logic Levels:           0  
  Clock Path Skew:        2.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.872ns (routing 0.707ns, distribution 1.165ns)
  Clock Net Delay (Destination): 2.391ns (routing 0.918ns, distribution 1.473ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.872     1.914    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X212Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y247       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     1.964 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[97]/Q
                         net (fo=1, routed)           0.146     2.110    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[97]
    SLICE_X208Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.391     4.869    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X208Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[97]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.049ns (24.747%)  route 0.149ns (75.253%))
  Logic Levels:           0  
  Clock Path Skew:        2.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.880ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.871ns (routing 0.707ns, distribution 1.164ns)
  Clock Net Delay (Destination): 2.402ns (routing 0.918ns, distribution 1.484ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.871     1.913    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X207Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y253       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.962 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[102]/Q
                         net (fo=1, routed)           0.149     2.111    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[102]
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.402     4.880    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X206Y253       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[102]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.050ns (25.510%)  route 0.146ns (74.490%))
  Logic Levels:           0  
  Clock Path Skew:        2.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.873ns (routing 0.707ns, distribution 1.166ns)
  Clock Net Delay (Destination): 2.398ns (routing 0.918ns, distribution 1.480ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.873     1.915    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X212Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y248       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.050     1.965 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.146     2.111    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[0]
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.398     4.876    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[0]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.049ns (24.500%)  route 0.151ns (75.500%))
  Logic Levels:           0  
  Clock Path Skew:        2.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    1.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.872ns (routing 0.707ns, distribution 1.165ns)
  Clock Net Delay (Destination): 2.391ns (routing 0.918ns, distribution 1.473ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.872     1.914    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X212Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y247       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.049     1.963 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.151     2.114    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[1]
    SLICE_X208Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.391     4.869    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X208Y247       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[1]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.049ns (24.623%)  route 0.150ns (75.377%))
  Logic Levels:           0  
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.885ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.877ns (routing 0.707ns, distribution 1.170ns)
  Clock Net Delay (Destination): 2.407ns (routing 0.918ns, distribution 1.489ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.877     1.919    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X208Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y250       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.049     1.968 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.150     2.118    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[2]
    SLICE_X206Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.407     4.885    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X206Y250       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        2.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    1.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.868ns (routing 0.707ns, distribution 1.161ns)
  Clock Net Delay (Destination): 2.387ns (routing 0.918ns, distribution 1.469ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.868     1.910    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X211Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y248       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     1.959 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[9]/Q
                         net (fo=1, routed)           0.165     2.124    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[9]
    SLICE_X209Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.387     4.865    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X209Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[9]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        2.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    1.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.799ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.264ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.867ns (routing 0.707ns, distribution 1.160ns)
  Clock Net Delay (Destination): 2.398ns (routing 0.918ns, distribution 1.480ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       1.867     1.909    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_clk
    SLICE_X207Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y248       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.049     1.958 r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff_reg[106]/Q
                         net (fo=1, routed)           0.169     2.127    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/src_hsdata_ff[106]
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.398     4.876    vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_clk
    SLICE_X206Y248       FDRE                                         r  vitis_design_i/VitisRegion/axis_ila_0/inst/axis_ila_intf/inst/u_core_reg/u_done_sync/genblk1_0.xpm_cdc_handshake_inst/dest_hsdata_ff_reg[106]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_wizard_0_clk_out1_o2
  To Clock:  clkout1_primitive_1

Max Delay            16 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.066ns  (logic 0.091ns (8.533%)  route 0.975ns (91.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns
    Source Clock Delay      (SCD):    3.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.547ns (routing 0.882ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.839ns (routing 1.027ns, distribution 1.812ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.547     3.626    <hidden>
    SLICE_X64Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.717 r  <hidden>
                         net (fo=2, routed)           0.975     4.692    <hidden>
    SLICE_X76Y134        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.839     5.058    <hidden>
    SLICE_X76Y134        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.106ns  (logic 0.217ns (19.621%)  route 0.889ns (80.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.425ns (routing 0.882ns, distribution 1.543ns)
  Clock Net Delay (Destination): 2.827ns (routing 1.027ns, distribution 1.800ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.425     3.504    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X96Y64         FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.595 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         0.501     4.096    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X78Y61         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.126     4.222 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.388     4.610    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X78Y61         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.827     5.046    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X78Y61         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.060ns  (logic 0.217ns (20.464%)  route 0.843ns (79.536%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns
    Source Clock Delay      (SCD):    3.504ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.425ns (routing 0.882ns, distribution 1.543ns)
  Clock Net Delay (Destination): 2.833ns (routing 1.027ns, distribution 1.806ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.425     3.504    vitis_design_i/proc_sys_reset_1/U0/slowest_sync_clk
    SLICE_X96Y64         FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y64         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     3.595 f  vitis_design_i/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=419, routed)         0.501     4.096    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X78Y61         LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.126     4.222 r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=3, routed)           0.343     4.564    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_0
    SLICE_X76Y64         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.833     5.052    vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk1
    SLICE_X76Y64         FDRE                                         r  vitis_design_i/axi_smc_vip_hier/icn_ctrl/inst/clk_map/psr_aclk1/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.888ns  (logic 0.092ns (10.365%)  route 0.796ns (89.635%))
  Logic Levels:           0  
  Clock Path Skew:        1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    3.626ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.547ns (routing 0.882ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.832ns (routing 1.027ns, distribution 1.805ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.547     3.626    <hidden>
    SLICE_X64Y85         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.718 r  <hidden>
                         net (fo=2, routed)           0.796     4.514    <hidden>
    SLICE_X78Y136        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.832     5.051    <hidden>
    SLICE_X78Y136        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.854ns  (logic 0.090ns (10.544%)  route 0.764ns (89.456%))
  Logic Levels:           0  
  Clock Path Skew:        1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns
    Source Clock Delay      (SCD):    3.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.554ns (routing 0.882ns, distribution 1.672ns)
  Clock Net Delay (Destination): 2.840ns (routing 1.027ns, distribution 1.813ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.554     3.633    <hidden>
    SLICE_X72Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y79         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     3.723 r  <hidden>
                         net (fo=2, routed)           0.764     4.486    <hidden>
    SLICE_X76Y133        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.840     5.059    <hidden>
    SLICE_X76Y133        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.766ns  (logic 0.090ns (11.742%)  route 0.676ns (88.258%))
  Logic Levels:           0  
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns
    Source Clock Delay      (SCD):    3.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.544ns (routing 0.882ns, distribution 1.662ns)
  Clock Net Delay (Destination): 2.978ns (routing 1.027ns, distribution 1.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.544     3.623    <hidden>
    SLICE_X62Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.090     3.713 r  <hidden>
                         net (fo=2, routed)           0.676     4.389    <hidden>
    SLICE_X69Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.978     5.197    <hidden>
    SLICE_X69Y118        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.090ns (12.067%)  route 0.656ns (87.933%))
  Logic Levels:           0  
  Clock Path Skew:        1.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.197ns
    Source Clock Delay      (SCD):    3.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.533ns (routing 0.882ns, distribution 1.651ns)
  Clock Net Delay (Destination): 2.978ns (routing 1.027ns, distribution 1.951ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.533     3.612    <hidden>
    SLICE_X65Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y75         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.702 r  <hidden>
                         net (fo=2, routed)           0.656     4.358    <hidden>
    SLICE_X69Y118        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.978     5.197    <hidden>
    SLICE_X69Y118        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.092ns (12.999%)  route 0.616ns (87.001%))
  Logic Levels:           0  
  Clock Path Skew:        1.579ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.202ns
    Source Clock Delay      (SCD):    3.623ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.544ns (routing 0.882ns, distribution 1.662ns)
  Clock Net Delay (Destination): 2.983ns (routing 1.027ns, distribution 1.956ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.544     3.623    <hidden>
    SLICE_X62Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.092     3.715 r  <hidden>
                         net (fo=2, routed)           0.616     4.331    <hidden>
    SLICE_X72Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.983     5.202    <hidden>
    SLICE_X72Y119        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.498ns  (logic 0.090ns (18.072%)  route 0.408ns (81.928%))
  Logic Levels:           0  
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns
    Source Clock Delay      (SCD):    3.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.555ns (routing 0.882ns, distribution 1.673ns)
  Clock Net Delay (Destination): 2.946ns (routing 1.027ns, distribution 1.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.555     3.634    <hidden>
    SLICE_X74Y72         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y72         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.090     3.724 r  <hidden>
                         net (fo=1, routed)           0.408     4.132    <hidden>
    SLICE_X74Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.946     5.165    <hidden>
    SLICE_X74Y77         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.425ns  (logic 0.092ns (21.647%)  route 0.333ns (78.353%))
  Logic Levels:           0  
  Clock Path Skew:        1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns
    Source Clock Delay      (SCD):    3.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      2.557ns (routing 0.882ns, distribution 1.675ns)
  Clock Net Delay (Destination): 2.946ns (routing 1.027ns, distribution 1.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.418     1.001    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.078     1.079 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        2.557     3.636    <hidden>
    SLICE_X74Y75         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y75         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.092     3.728 r  <hidden>
                         net (fo=1, routed)           0.333     4.061    <hidden>
    SLICE_X74Y77         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.946     5.165    <hidden>
    SLICE_X74Y77         FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.049ns (30.625%)  route 0.111ns (69.375%))
  Logic Levels:           0  
  Clock Path Skew:        3.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.864ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.532ns (routing 0.548ns, distribution 0.984ns)
  Clock Net Delay (Destination): 2.386ns (routing 0.918ns, distribution 1.468ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.532     1.636    <hidden>
    SLICE_X82Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y122        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.685 r  <hidden>
                         net (fo=1, routed)           0.111     1.796    <hidden>
    SLICE_X82Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.386     4.864    <hidden>
    SLICE_X82Y121        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.049ns (28.324%)  route 0.124ns (71.676%))
  Logic Levels:           0  
  Clock Path Skew:        3.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.527ns (routing 0.548ns, distribution 0.979ns)
  Clock Net Delay (Destination): 2.380ns (routing 0.918ns, distribution 1.462ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.527     1.631    <hidden>
    SLICE_X83Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y122        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.680 r  <hidden>
                         net (fo=1, routed)           0.124     1.804    <hidden>
    SLICE_X83Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.380     4.858    <hidden>
    SLICE_X83Y121        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.049ns (28.000%)  route 0.126ns (72.000%))
  Logic Levels:           0  
  Clock Path Skew:        3.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.528ns (routing 0.548ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.382ns (routing 0.918ns, distribution 1.464ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.528     1.632    <hidden>
    SLICE_X81Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.681 r  <hidden>
                         net (fo=1, routed)           0.126     1.807    <hidden>
    SLICE_X81Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.382     4.860    <hidden>
    SLICE_X81Y120        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.049ns (24.623%)  route 0.150ns (75.377%))
  Logic Levels:           0  
  Clock Path Skew:        3.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.518ns (routing 0.548ns, distribution 0.970ns)
  Clock Net Delay (Destination): 2.352ns (routing 0.918ns, distribution 1.434ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.518     1.622    <hidden>
    SLICE_X76Y62         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y62         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.671 r  <hidden>
                         net (fo=1, routed)           0.150     1.821    <hidden>
    SLICE_X78Y63         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.352     4.830    <hidden>
    SLICE_X78Y63         FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.050ns (25.773%)  route 0.144ns (74.227%))
  Logic Levels:           0  
  Clock Path Skew:        3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.532ns (routing 0.548ns, distribution 0.984ns)
  Clock Net Delay (Destination): 2.384ns (routing 0.918ns, distribution 1.466ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.532     1.636    <hidden>
    SLICE_X82Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y122        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.050     1.686 r  <hidden>
                         net (fo=1, routed)           0.144     1.830    <hidden>
    SLICE_X82Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.384     4.862    <hidden>
    SLICE_X82Y123        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.049ns (24.020%)  route 0.155ns (75.980%))
  Logic Levels:           0  
  Clock Path Skew:        3.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.527ns (routing 0.548ns, distribution 0.979ns)
  Clock Net Delay (Destination): 2.380ns (routing 0.918ns, distribution 1.462ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.527     1.631    <hidden>
    SLICE_X83Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.680 r  <hidden>
                         net (fo=1, routed)           0.155     1.835    <hidden>
    SLICE_X83Y121        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.380     4.858    <hidden>
    SLICE_X83Y121        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.050ns (22.727%)  route 0.170ns (77.273%))
  Logic Levels:           0  
  Clock Path Skew:        3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.532ns (routing 0.548ns, distribution 0.984ns)
  Clock Net Delay (Destination): 2.384ns (routing 0.918ns, distribution 1.466ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.532     1.636    <hidden>
    SLICE_X82Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y122        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.050     1.686 r  <hidden>
                         net (fo=1, routed)           0.170     1.856    <hidden>
    SLICE_X82Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.384     4.862    <hidden>
    SLICE_X82Y123        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.049ns (21.586%)  route 0.178ns (78.414%))
  Logic Levels:           0  
  Clock Path Skew:        3.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.528ns (routing 0.548ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.382ns (routing 0.918ns, distribution 1.464ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.528     1.632    <hidden>
    SLICE_X81Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.049     1.681 r  <hidden>
                         net (fo=1, routed)           0.178     1.859    <hidden>
    SLICE_X81Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.382     4.860    <hidden>
    SLICE_X81Y120        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.049ns (21.875%)  route 0.175ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.862ns
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.532ns (routing 0.548ns, distribution 0.984ns)
  Clock Net Delay (Destination): 2.384ns (routing 0.918ns, distribution 1.466ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.532     1.636    <hidden>
    SLICE_X82Y122        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y122        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.685 r  <hidden>
                         net (fo=1, routed)           0.175     1.860    <hidden>
    SLICE_X82Y123        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.384     4.862    <hidden>
    SLICE_X82Y123        FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        3.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.884ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.162ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.683ns
  Clock Net Delay (Source):      1.528ns (routing 0.548ns, distribution 0.980ns)
  Clock Net Delay (Destination): 2.382ns (routing 0.918ns, distribution 1.464ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.238     0.059    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.045     0.104 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.528     1.632    <hidden>
    SLICE_X81Y119        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y119        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.681 r  <hidden>
                         net (fo=1, routed)           0.181     1.862    <hidden>
    SLICE_X81Y120        FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.382     4.860    <hidden>
    SLICE_X81Y120        FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1_primitive_1
  To Clock:  clkout1_primitive_1

Max Delay           610 Endpoints
Min Delay          1002 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.286ns  (logic 0.178ns (5.416%)  route 3.108ns (94.584%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns
    Source Clock Delay      (SCD):    6.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.042ns (routing 1.202ns, distribution 1.840ns)
  Clock Net Delay (Destination): 2.734ns (routing 1.027ns, distribution 1.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.042     6.372    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/slowest_sync_clk
    SLICE_X158Y116       FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y116       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.463 f  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=917, routed)         2.827     9.290    vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X116Y168       LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.087     9.377 r  vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.281     9.658    vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X116Y168       FDRE                                         r  vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.734     4.953    vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X116Y168       FDRE                                         r  vitis_design_i/VitisRegion/axi_ic_noc_ddr4_S00_AXI/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/write_going_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.555ns  (logic 0.212ns (8.297%)  route 2.343ns (91.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    6.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.042ns (routing 1.202ns, distribution 1.840ns)
  Clock Net Delay (Destination): 2.823ns (routing 1.027ns, distribution 1.796ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.042     6.372    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/slowest_sync_clk
    SLICE_X158Y116       FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y116       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.463 r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=917, routed)         2.286     8.749    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/mon_resetn
    SLICE_X77Y142        LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.121     8.870 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/write_going_on_i_1/O
                         net (fo=1, routed)           0.057     8.927    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst_n_1
    SLICE_X77Y142        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/write_going_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.823     5.042    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/mon_clk
    SLICE_X77Y142        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/write_going_on_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/read_going_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.550ns  (logic 0.222ns (8.706%)  route 2.328ns (91.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    6.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.042ns (routing 1.202ns, distribution 1.840ns)
  Clock Net Delay (Destination): 2.823ns (routing 1.027ns, distribution 1.796ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.042     6.372    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/slowest_sync_clk
    SLICE_X158Y116       FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y116       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.463 r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=917, routed)         2.274     8.737    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/mon_resetn
    SLICE_X77Y142        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.131     8.868 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/read_going_on_i_1/O
                         net (fo=1, routed)           0.054     8.922    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst_n_0
    SLICE_X77Y142        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/read_going_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.823     5.042    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/mon_clk
    SLICE_X77Y142        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/read_going_on_reg/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.458ns  (logic 0.091ns (3.702%)  route 2.367ns (96.298%))
  Logic Levels:           0  
  Clock Path Skew:        -1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    6.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.042ns (routing 1.202ns, distribution 1.840ns)
  Clock Net Delay (Destination): 2.782ns (routing 1.027ns, distribution 1.755ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.042     6.372    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/slowest_sync_clk
    SLICE_X158Y116       FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y116       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.463 r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=917, routed)         2.367     8.830    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/trace_rst
    SLICE_X77Y142        SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.782     5.001    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/mon_clk
    SLICE_X77Y142        SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.290ns  (logic 0.211ns (9.212%)  route 2.079ns (90.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.194ns
    Source Clock Delay      (SCD):    6.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.042ns (routing 1.202ns, distribution 1.840ns)
  Clock Net Delay (Destination): 2.975ns (routing 1.027ns, distribution 1.948ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.042     6.372    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/slowest_sync_clk
    SLICE_X158Y116       FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y116       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.091     6.463 f  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=917, routed)         1.809     8.272    vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X71Y121        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.120     8.392 r  vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.270     8.662    vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X71Y121        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.975     5.194    vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X71Y121        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_ctrl_interconnect/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.761ns  (logic 0.295ns (16.753%)  route 1.466ns (83.247%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.201ns (routing 1.202ns, distribution 1.999ns)
  Clock Net Delay (Destination): 2.873ns (routing 1.027ns, distribution 1.846ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.201     6.531    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/trace_clk
    SLICE_X77Y139        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y139        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     6.622 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/Q
                         net (fo=3, routed)           0.390     7.012    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/p_0_in
    SLICE_X78Y134        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.087     7.099 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.175     7.274    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X78Y134        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.117     7.391 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          0.900     8.292    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/E[0]
    SLICE_X80Y95         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.873     5.092    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/trace_clk
    SLICE_X80Y95         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[14]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.761ns  (logic 0.295ns (16.753%)  route 1.466ns (83.247%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.201ns (routing 1.202ns, distribution 1.999ns)
  Clock Net Delay (Destination): 2.873ns (routing 1.027ns, distribution 1.846ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.201     6.531    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/trace_clk
    SLICE_X77Y139        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y139        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     6.622 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/Q
                         net (fo=3, routed)           0.390     7.012    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/p_0_in
    SLICE_X78Y134        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.087     7.099 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.175     7.274    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X78Y134        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.117     7.391 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          0.900     8.292    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/E[0]
    SLICE_X80Y95         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.873     5.092    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/trace_clk
    SLICE_X80Y95         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[16]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.761ns  (logic 0.295ns (16.753%)  route 1.466ns (83.247%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.201ns (routing 1.202ns, distribution 1.999ns)
  Clock Net Delay (Destination): 2.873ns (routing 1.027ns, distribution 1.846ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.201     6.531    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/trace_clk
    SLICE_X77Y139        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y139        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     6.622 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/Q
                         net (fo=3, routed)           0.390     7.012    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/p_0_in
    SLICE_X78Y134        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.087     7.099 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.175     7.274    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X78Y134        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.117     7.391 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          0.900     8.292    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/E[0]
    SLICE_X80Y95         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.873     5.092    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/trace_clk
    SLICE_X80Y95         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[22]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.761ns  (logic 0.295ns (16.753%)  route 1.466ns (83.247%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns
    Source Clock Delay      (SCD):    6.531ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.201ns (routing 1.202ns, distribution 1.999ns)
  Clock Net Delay (Destination): 2.873ns (routing 1.027ns, distribution 1.846ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.201     6.531    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/trace_clk
    SLICE_X77Y139        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y139        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     6.622 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/Q
                         net (fo=3, routed)           0.390     7.012    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/p_0_in
    SLICE_X78Y134        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.087     7.099 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/event_valid_i_i_2/O
                         net (fo=3, routed)           0.175     7.274    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_valid_i3__0
    SLICE_X78Y134        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.117     7.391 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/event_buf_i[50]_i_1/O
                         net (fo=49, routed)          0.900     8.292    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/E[0]
    SLICE_X80Y95         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.873     5.092    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/trace_clk
    SLICE_X80Y95         FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_0i/event_buf_i_reg[8]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/event_buf_i_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.741ns  (logic 0.344ns (19.764%)  route 1.397ns (80.236%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.077ns
    Source Clock Delay      (SCD):    6.550ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      3.220ns (routing 1.202ns, distribution 2.018ns)
  Clock Net Delay (Destination): 2.858ns (routing 1.027ns, distribution 1.831ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.735     2.822    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.051     2.873 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.379     3.252    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     3.330 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       3.220     6.550    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/trace_clk
    SLICE_X79Y135        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y135        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.091     6.641 f  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[3]/Q
                         net (fo=3, routed)           0.310     6.951    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep3/p_1_in_0
    SLICE_X78Y132        LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.126     7.077 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep3/event_valid_i_i_2__0/O
                         net (fo=3, routed)           0.173     7.250    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/event_valid_i3__0
    SLICE_X78Y132        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.127     7.377 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/event_buf_i[50]_i_1__0/O
                         net (fo=49, routed)          0.914     8.291    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/E[0]
    SLICE_X79Y101        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/event_buf_i_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.858     5.077    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/trace_clk
    SLICE_X79Y101        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ts_1i/event_buf_i_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.763ns, distribution 1.214ns)
  Clock Net Delay (Destination): 2.347ns (routing 0.918ns, distribution 1.429ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.977     3.362    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/trace_clk
    SLICE_X79Y139        SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        SRL16E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     3.473 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[1]_srl2/Q
                         net (fo=1, routed)           0.017     3.490    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[1]_srl2_n_0
    SLICE_X79Y139        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.347     4.825    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/trace_clk
    SLICE_X79Y139        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep8/reg_i_reg[2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/reg_i_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.763ns, distribution 1.214ns)
  Clock Net Delay (Destination): 2.347ns (routing 0.918ns, distribution 1.429ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.977     3.362    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/trace_clk
    SLICE_X79Y139        SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/reg_i_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     3.476 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/reg_i_reg[1]_srl2/Q
                         net (fo=1, routed)           0.016     3.492    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/reg_i_reg[1]_srl2_n_0
    SLICE_X79Y139        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.347     4.825    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/trace_clk
    SLICE_X79Y139        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep4/reg_i_reg[2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.115ns (85.821%)  route 0.019ns (14.179%))
  Logic Levels:           0  
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.825ns
    Source Clock Delay      (SCD):    3.362ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.977ns (routing 0.763ns, distribution 1.214ns)
  Clock Net Delay (Destination): 2.347ns (routing 0.918ns, distribution 1.429ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.977     3.362    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/trace_clk
    SLICE_X79Y139        SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y139        SRL16E (Prop_C6LUT_SLICEM_CLK_Q)
                                                      0.115     3.477 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[1]_srl2/Q
                         net (fo=1, routed)           0.019     3.496    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[1]_srl2_n_0
    SLICE_X79Y139        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.347     4.825    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/trace_clk
    SLICE_X79Y139        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep7/reg_i_reg[2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.134ns  (logic 0.115ns (85.821%)  route 0.019ns (14.179%))
  Logic Levels:           0  
  Clock Path Skew:        1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.827ns
    Source Clock Delay      (SCD):    3.363ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.978ns (routing 0.763ns, distribution 1.215ns)
  Clock Net Delay (Destination): 2.349ns (routing 0.918ns, distribution 1.431ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.978     3.363    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/trace_clk
    SLICE_X77Y139        SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y139        SRL16E (Prop_C6LUT_SLICEM_CLK_Q)
                                                      0.115     3.478 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[1]_srl2/Q
                         net (fo=1, routed)           0.019     3.497    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[1]_srl2_n_0
    SLICE_X77Y139        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.349     4.827    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/trace_clk
    SLICE_X77Y139        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep5/reg_i_reg[2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        1.462ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.830ns
    Source Clock Delay      (SCD):    3.368ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.983ns (routing 0.763ns, distribution 1.220ns)
  Clock Net Delay (Destination): 2.352ns (routing 0.918ns, distribution 1.434ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.983     3.368    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/mon_clk
    SLICE_X77Y142        SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y142        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     3.482 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[1]_srl2/Q
                         net (fo=1, routed)           0.016     3.498    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[1]_srl2_n_0
    SLICE_X77Y142        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.352     4.830    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/mon_clk
    SLICE_X77Y142        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep_rst/reg_i_reg[2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.987ns (routing 0.763ns, distribution 1.224ns)
  Clock Net Delay (Destination): 2.367ns (routing 0.918ns, distribution 1.449ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.987     3.372    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/WCLK
    SLICE_X91Y137        RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     3.482 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/RAMG_D1/O
                         net (fo=1, routed)           0.017     3.499    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[55]
    SLICE_X91Y137        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.367     4.845    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X91Y137        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[55]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/reg_i_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.111ns (86.719%)  route 0.017ns (13.281%))
  Logic Levels:           0  
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.763ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.367ns (routing 0.918ns, distribution 1.449ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.986     3.371    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/trace_clk
    SLICE_X77Y135        SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/reg_i_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        SRL16E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.111     3.482 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/reg_i_reg[1]_srl2/Q
                         net (fo=1, routed)           0.017     3.499    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/reg_i_reg[1]_srl2_n_0
    SLICE_X77Y135        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.367     4.845    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/trace_clk
    SLICE_X77Y135        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep6/reg_i_reg[2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep0/reg_i_reg[1]_srl2/CLK
                            (rising edge-triggered cell SRL16E clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep0/reg_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.114ns (87.692%)  route 0.016ns (12.308%))
  Logic Levels:           0  
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    3.371ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.763ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.367ns (routing 0.918ns, distribution 1.449ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.986     3.371    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep0/trace_clk
    SLICE_X77Y135        SRL16E                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep0/reg_i_reg[1]_srl2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y135        SRL16E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.114     3.485 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep0/reg_i_reg[1]_srl2/Q
                         net (fo=1, routed)           0.016     3.501    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep0/reg_i_reg[1]_srl2_n_0
    SLICE_X77Y135        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep0/reg_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.367     4.845    vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep0/trace_clk
    SLICE_X77Y135        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon2/inst/trace_i/ep0/reg_i_reg[2]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.127ns  (logic 0.110ns (86.614%)  route 0.017ns (13.386%))
  Logic Levels:           0  
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    3.375ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.990ns (routing 0.763ns, distribution 1.227ns)
  Clock Net Delay (Destination): 2.371ns (routing 0.918ns, distribution 1.453ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.990     3.375    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41/WCLK
    SLICE_X89Y135        RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y135        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.110     3.485 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_41/RAMG_D1/O
                         net (fo=1, routed)           0.017     3.502    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[41]
    SLICE_X89Y135        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.371     4.849    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X89Y135        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[41]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.131ns  (logic 0.114ns (87.023%)  route 0.017ns (12.977%))
  Logic Levels:           0  
  Clock Path Skew:        1.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    3.372ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.066ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.132ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Source):      1.987ns (routing 0.763ns, distribution 1.224ns)
  Clock Net Delay (Destination): 2.367ns (routing 0.918ns, distribution 1.449ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.048     1.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.034     1.122 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.218     1.340    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     1.385 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       1.987     3.372    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/WCLK
    SLICE_X91Y137        RAMD32                                       r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y137        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.114     3.486 r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_42_55/RAME_D1/O
                         net (fo=1, routed)           0.017     3.503    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg0[51]
    SLICE_X91Y137        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.367     4.845    vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X91Y137        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_mon0/inst/acc_ctr_i/min_max_ctr_i/fifo_minmax/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[51]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout4_primitive
  To Clock:  clkout1_primitive_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.717ns  (logic 0.224ns (31.259%)  route 0.493ns (68.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.106ns
    Source Clock Delay      (SCD):    3.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.741ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.149ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      2.534ns (routing 0.767ns, distribution 1.767ns)
  Clock Net Delay (Destination): 2.887ns (routing 1.027ns, distribution 1.860ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.103     0.103 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.315     2.418    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.835     0.583 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.426     1.009    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.078     1.087 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.534     3.621    vitis_design_i/proc_sys_reset_6/U0/slowest_sync_clk
    SLICE_X215Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y118       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.090     3.711 f  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.203     3.914    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X215Y116       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.134     4.048 r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.290     4.338    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X215Y116       FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.887     5.106    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X215Y116       FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.110ns (29.158%)  route 0.267ns (70.842%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.878ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.741ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.149ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Source):      1.559ns (routing 0.461ns, distribution 1.098ns)
  Clock Net Delay (Destination): 2.400ns (routing 0.918ns, distribution 1.482ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.042     0.042 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.346     1.388    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.567    -0.179 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.242     0.063    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.045     0.108 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.559     1.667    vitis_design_i/proc_sys_reset_6/U0/slowest_sync_clk
    SLICE_X215Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y118       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.716 f  vitis_design_i/proc_sys_reset_6/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.119     1.836    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X215Y116       LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.061     1.897 r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.148     2.045    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X215Y116       FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.400     4.878    vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X215Y116       FDRE                                         r  vitis_design_i/VitisRegion/psr_clk_wiz_clk_out1_128mhz/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout4_primitive

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.225ns  (logic 0.124ns (3.845%)  route 3.101ns (96.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.604ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.247ns (routing 0.668ns, distribution 1.579ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           2.717     2.717    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X213Y118       LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.124     2.841 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.384     3.225    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.247     2.602    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.908ns  (logic 0.058ns (3.041%)  route 1.850ns (96.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.604ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.833ns (routing 0.550ns, distribution 1.283ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 f  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           1.643     1.643    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X213Y118       LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.058     1.701 r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.207     1.908    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.833     2.661    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clk_xpll
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.035     1.139    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X15Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.035     1.139    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X16Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.035     1.139    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X17Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.034     1.138    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X14Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.033ns  (logic 0.000ns (0.000%)  route 0.033ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.033     1.137    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X13Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.032     1.136    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X9Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.032     1.136    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X10Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.032     1.136    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X11Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.104 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.031     1.135    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X12Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.017     0.466    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X9Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.017     0.466    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X10Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.017     0.466    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X11Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.017     0.466    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X12Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.018     0.467    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X14Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.018     0.467    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X15Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.018     0.467    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X13Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[8].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.019     0.468    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X16Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.684ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.449 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=9, routed)           0.019     0.468    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X17Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clk_xpll_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.142    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X96Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.142    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X97Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.142    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X98Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.141    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X95Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.139    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X90Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.139    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X91Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.139    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X92Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.107 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.138    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X93Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.426    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X90Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.426    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X91Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.426    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X92Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.426    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X93Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.427    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X95Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.427    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X96Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.428    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X97Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.409 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.428    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X98Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clk_xpll_2
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.159    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X42Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.159    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X43Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.159    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X44Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.158    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X41Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.156    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X36Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.156    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X37Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.156    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X38Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.124 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.155    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X39Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.438    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X36Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.438    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X37Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.438    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X38Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.438    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X39Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.439    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X41Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.439    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X42Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.440    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X43Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                            (clock source 'pll_clk_xpll_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.694ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk_xpll_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
  -------------------------------------------------------------------    -------------------
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.421 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.440    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/out
    XPHY_X44Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[0]
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.970    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X6Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.970    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X7Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.970    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X8Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.969    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X5Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.967    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X0Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.967    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X1Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.967    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X2Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.935 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.966    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X3Y0            XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.030    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X0Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.030    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X1Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.030    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X2Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.030    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X3Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.031    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X5Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.031    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X6Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.032    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X7Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.158    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X0Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.013 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.032    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X8Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[0]_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.973    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X87Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.973    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X88Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.973    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X89Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.972    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X86Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.970    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X81Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.970    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X82Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.970    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X83Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     1.984    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.938 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.969    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X84Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.990    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X81Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.990    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X82Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.990    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X83Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.990    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X84Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.991    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X86Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.991    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X87Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.992    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X88Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.118    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X18Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.973 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     0.992    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X89Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[0]_2
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.990    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X33Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.990    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X34Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.990    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X35Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.989    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X32Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.987    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X27Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.987    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X28Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.987    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X29Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.418     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.955 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.986    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X30Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X27Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X28Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X29Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X30Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.003    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X32Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.003    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X33Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.004    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X34Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                            (clock source 'pll_clktoxphy[0]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[0]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.220     1.130    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X6Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.985 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank0/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.004    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/pll_clktoxphy[0]
    XPHY_X35Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[2]
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.035     1.985    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X24Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.035     1.985    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X25Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.035     1.985    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X26Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.034     1.984    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X23Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.032     1.982    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X20Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] fall edge)
                                                      0.156     0.156 f  
    IOB_X4Y0                                          0.000     0.156 f  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.156    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.529 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     1.150    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.563 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     1.996    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.950 f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.031     1.981    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X21Y0           XPHY                                         f  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.017     1.038    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X20Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.017     1.038    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X21Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.018     1.039    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X23Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.018     1.039    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X24Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.019     1.040    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X25Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]'  {rise@0.000ns fall@0.156ns period=0.312ns})
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.670ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2] rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.259     0.259 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.335     0.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.938 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.166    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X4Y0            XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     1.021 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=6, routed)           0.019     1.040    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X26Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[2]_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.989    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X105Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.989    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X106Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     1.989    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X107Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.034     1.988    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X104Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.986    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X99Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.986    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X100Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     1.986    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X101Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 fall edge)
                                                      0.128     0.128 f  
    IOB_X105Y0                                        0.000     0.128 f  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.567 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.153    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.566 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.434     2.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.954 f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.031     1.985    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X102Y0          XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.998    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X99Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.998    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X100Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.998    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X101Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     0.998    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X102Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.999    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X104Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     0.999    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X105Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X106Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_1'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.237     0.237 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.317     0.554    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.898 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.126    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X22Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.981 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X107Y0          XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  pll_clktoxphy[2]_2
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     2.005    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X51Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     2.005    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X52Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.035ns  (logic 0.000ns (0.000%)  route 0.035ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.035     2.005    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X53Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.034ns  (logic 0.000ns (0.000%)  route 0.034ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.034     2.004    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X50Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     2.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X45Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     2.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X46Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.032ns  (logic 0.000ns (0.000%)  route 0.032ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.032     2.002    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X47Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.031ns  (logic 0.000ns (0.000%)  route 0.031ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 fall edge)
                                                      0.128     0.128 f  
    IOB_X50Y0                                         0.000     0.128 f  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.128    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.572 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.170    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.413     1.583 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.433     2.016    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.046     1.970 f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.031     2.001    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X48Y0           XPHY                                         f  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.010    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X45Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[0].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.010    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X46Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[1].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.010    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X47Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[2].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.017ns  (logic 0.000ns (0.000%)  route 0.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.017     1.010    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X48Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[3].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.011    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X50Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[4].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.018ns  (logic 0.000ns (0.000%)  route 0.018ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.018     1.011    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X51Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[5].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.012    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X52Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[6].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                            (clock source 'pll_clktoxphy[2]_2'  {rise@0.000ns fall@0.128ns period=0.256ns})
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.019ns  (logic 0.000ns (0.000%)  route 0.019ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.656ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.849ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clktoxphy[2]_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.242     0.242 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.324     0.566    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT0)
                                                      0.344     0.910 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT0
                         net (fo=2, routed)           0.228     1.138    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/bank1_clkout0
  -------------------------------------------------------------------    -------------------
    XPLL_X10Y0           XPLL (Prop_XPLL_CLKIN_CLKOUTPHY)
                                                     -0.145     0.993 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank2/CLKOUTPHY
                         net (fo=8, routed)           0.019     1.012    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/pll_clktoxphy[0]
    XPHY_X53Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST2/NIBBLE[7].UNISIM.I_XPHY/PLL_CLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  bank1_xpll0_fifo_rd_clk

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X0Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.147     1.386    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X0Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X1Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.147     1.386    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X1Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X2Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.146     1.385    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X2Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X3Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.146     1.385    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X3Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X5Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.148     1.387    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X5Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X6Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.149     1.388    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X6Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X7Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.149     1.388    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X7Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X8Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.149     1.388    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X8Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X9Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.144     1.383    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X9Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X10Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.279     0.279 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.538     0.817    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.239 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.144     1.383    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X10Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X0Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.175     1.596    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X0Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X1Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.175     1.596    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X1Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X2Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.174     1.595    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X2Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X3Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.173     1.594    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X3Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X5Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.178     1.599    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X5Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X6Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.179     1.600    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X6Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X7Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.179     1.600    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X7Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X8Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.180     1.601    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X8Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X9Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.171     1.592    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X9Y0            XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk  {rise@0.000ns fall@0.625ns period=1.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.686ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X0Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X10Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk rise edge)
                                                      0.000     0.000 r  
    IOB_X4Y0                                          0.000     0.000 r  ddr4_dimm1_sma_clk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X4Y0             IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.372     0.372 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.621     0.993    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X2Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.421 r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=23, routed)          0.170     1.591    vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X10Y0           XPHY                                         r  vitis_design_i/noc_ddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  bank1_xpll0_fifo_rd_clk_1

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X81Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.147     1.383    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X81Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X82Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.147     1.383    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X82Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X83Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.146     1.382    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X83Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X84Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.146     1.382    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X84Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X86Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.148     1.384    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X86Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X87Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.385    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X87Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X88Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.385    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X88Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X89Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.385    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X89Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X90Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.144     1.380    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X90Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X91Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.297     0.297 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.517     0.814    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.236 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.144     1.380    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X91Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X81Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.175     1.628    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X81Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X82Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.175     1.628    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X82Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X83Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.174     1.627    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X83Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X84Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.173     1.626    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X84Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X86Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.178     1.631    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X86Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X87Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.179     1.632    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X87Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X88Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.179     1.632    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X88Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X89Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.180     1.633    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X89Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X90Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.171     1.624    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X90Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_1  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X3Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X91Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_1 rise edge)
                                                      0.000     0.000 r  
    IOB_X105Y0                                        0.000     0.000 r  lpddr4_sma_clk1_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X105Y0           IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.439     0.439 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.586     1.025    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X20Y0           XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.453 r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.170     1.623    vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X91Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC0_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  bank1_xpll0_fifo_rd_clk_2

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X27Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.147     1.399    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X27Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X28Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.147     1.399    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X28Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X29Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.146     1.398    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X29Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X30Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.146     1.398    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X30Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X32Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.148     1.400    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X32Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X33Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.401    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X33Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X34Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.401    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X34Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X35Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.149     1.401    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X35Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X36Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.144     1.396    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X36Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X37Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.302     0.302 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.528     0.830    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.422     1.252 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.144     1.396    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X37Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[0]
    XPHY_X27Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.175     1.645    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X27Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[1]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[1]
    XPHY_X28Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.175     1.645    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X28Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[2]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[2]
    XPHY_X29Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.174     1.644    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X29Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[2].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[3]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[3]
    XPHY_X30Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.173     1.643    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X30Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[3].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[4]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[4]
    XPHY_X32Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.178     1.648    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X32Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[4].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[5]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[5]
    XPHY_X33Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.179     1.649    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X33Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[5].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[6]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[6]
    XPHY_X34Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.179     1.649    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X34Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[6].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[7]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/FIFO_RDEN[7]
    XPHY_X35Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.180     1.650    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/bank1_xpll0_fifo_rd_clk
    XPHY_X35Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST0/NIBBLE[7].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[9]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[0]
    XPHY_X36Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.171     1.641    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X36Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[0].UNISIM.I_XPHY/FIFO_RD_CLK

Slack:                    inf
  Source:                 vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                            (internal pin)
  Destination:            vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
                            (rising edge-triggered cell XPHY clocked by bank1_xpll0_fifo_rd_clk_2  {rise@0.000ns fall@0.512ns period=1.024ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.696ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.852ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DDRMC_X1Y0           DDRMC                        0.000     0.000 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_ddrmc_main/DMC2PHY_FIFO_RDEN[10]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/FIFO_RDEN[1]
    XPHY_X37Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RDEN
  -------------------------------------------------------------------    -------------------

                         (clock bank1_xpll0_fifo_rd_clk_2 rise edge)
                                                      0.000     0.000 r  
    IOB_X50Y0                                         0.000     0.000 r  lpddr4_sma_clk2_clk_p (IN)
                         net (fo=0)                   0.000     0.000    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_p
    IOB_X50Y0            IBUFDS (Prop_DIFFRXTX_XPIOB_I_O)
                                                      0.444     0.444 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_SYS_CLK_O/O
                         net (fo=1, routed)           0.598     1.042    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/sys_clk_O
    XPLL_X8Y0            XPLL (Prop_XPLL_CLKIN_CLKOUT2)
                                                      0.428     1.470 r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/u_xpll0_bank1/CLKOUT2
                         net (fo=24, routed)          0.170     1.640    vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/bank1_xpll0_fifo_rd_clk
    XPHY_X37Y0           XPHY                                         r  vitis_design_i/noc_lpddr4/inst/MC1_ddrc/inst/noc_ddr4_phy/inst/BANK_WRAPPER_INST1/NIBBLE[1].UNISIM.I_XPHY/FIFO_RD_CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.666ns  (logic 0.263ns (39.489%)  route 0.403ns (60.511%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.744ns (routing 1.078ns, distribution 1.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X222Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.054     0.054 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.011     0.065    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X222Y270       LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.053     0.118 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.020     0.138    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/I4
    SLICE_X222Y270       LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.065     0.203 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.328     0.531    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[6]
    SLICE_X224Y269       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.091     0.622 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]_i_1/O
                         net (fo=1, routed)           0.044     0.666    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.744     2.799    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.661ns  (logic 0.286ns (43.268%)  route 0.375ns (56.732%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.744ns (routing 1.078ns, distribution 1.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X222Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.136     0.136 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.009     0.145    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X222Y270       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     0.203 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.321     0.524    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[9]
    SLICE_X224Y269       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.092     0.616 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]_i_1/O
                         net (fo=1, routed)           0.045     0.661    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.744     2.799    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.304ns (46.841%)  route 0.345ns (53.159%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.744ns (routing 1.078ns, distribution 1.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X222Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.136     0.136 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.009     0.145    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X222Y270       LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.054     0.199 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.017     0.216    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/I4
    SLICE_X222Y270       LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.064     0.280 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.256     0.536    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[10]
    SLICE_X224Y269       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     0.586 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]_i_1/O
                         net (fo=1, routed)           0.063     0.649    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.744     2.799    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.315ns (49.451%)  route 0.322ns (50.549%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.744ns (routing 1.078ns, distribution 1.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X222Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.113     0.113 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.011     0.124    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X222Y270       LUTCY2 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.058     0.182 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.021     0.203    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/I4
    SLICE_X222Y270       LUTCY1 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.065     0.268 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.245     0.513    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[8]
    SLICE_X224Y269       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.079     0.592 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]_i_1/O
                         net (fo=1, routed)           0.045     0.637    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.744     2.799    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.595ns  (logic 0.224ns (37.647%)  route 0.371ns (62.353%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.744ns (routing 1.078ns, distribution 1.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X222Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.113     0.113 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.011     0.124    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X222Y270       LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.063     0.187 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.297     0.484    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[7]
    SLICE_X224Y269       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.048     0.532 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]_i_1/O
                         net (fo=1, routed)           0.063     0.595    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.744     2.799    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.487ns  (logic 0.192ns (39.425%)  route 0.295ns (60.575%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.744ns (routing 1.078ns, distribution 1.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X222Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.054     0.054 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.011     0.065    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X222Y270       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.059     0.124 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.239     0.363    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[5]
    SLICE_X224Y269       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.079     0.442 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]_i_1/O
                         net (fo=1, routed)           0.045     0.487    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.744     2.799    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.087ns (34.661%)  route 0.164ns (65.339%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.203ns (routing 0.872ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X222Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.003     0.021    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X222Y270       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.140     0.189    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[5]
    SLICE_X224Y269       LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.041     0.230 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]_i_1/O
                         net (fo=1, routed)           0.021     0.251    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[5]
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.203     2.283    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.089ns (30.584%)  route 0.202ns (69.416%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.203ns (routing 0.872ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X222Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.040     0.040 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.003     0.043    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X222Y270       LUTCY1 (Prop_E5LUT_SLICEL_I4_O)
                                                      0.029     0.072 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.175     0.247    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[7]
    SLICE_X224Y269       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.020     0.267 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]_i_1/O
                         net (fo=1, routed)           0.024     0.291    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[7]
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.203     2.283    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.131ns (43.234%)  route 0.172ns (56.766%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.203ns (routing 0.872ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X222Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.055     0.055 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.002     0.057    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X222Y270       LUTCY2 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.024     0.081 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.006     0.087    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/I4
    SLICE_X222Y270       LUTCY1 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.031     0.118 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.149     0.267    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[10]
    SLICE_X224Y269       LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.021     0.288 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]_i_1/O
                         net (fo=1, routed)           0.015     0.303    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[10]
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.203     2.283    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[10]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.136ns (43.450%)  route 0.177ns (56.550%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.203ns (routing 0.872ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X222Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTD)
                                                      0.040     0.040 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTD
                         net (fo=2, routed)           0.003     0.043    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/I4
    SLICE_X222Y270       LUTCY2 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.025     0.068 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[7]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.006     0.074    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/I4
    SLICE_X222Y270       LUTCY1 (Prop_F5LUT_SLICEL_I4_O)
                                                      0.031     0.105 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.145     0.250    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[8]
    SLICE_X224Y269       LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.040     0.290 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]_i_1/O
                         net (fo=1, routed)           0.023     0.313    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[8]
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.203     2.283    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[8]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.129ns (38.166%)  route 0.209ns (61.834%))
  Logic Levels:           3  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.203ns (routing 0.872ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X222Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTF)
                                                      0.055     0.055 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTF
                         net (fo=2, routed)           0.002     0.057    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/I4
    SLICE_X222Y270       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.029     0.086 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.185     0.271    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[9]
    SLICE_X224Y269       LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.045     0.316 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]_i_1/O
                         net (fo=1, routed)           0.022     0.338    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[9]
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.203     2.283    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[9]/C

Slack:                    inf
  Source:                 axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                            (internal pin)
  Destination:            axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.116ns (34.118%)  route 0.224ns (65.882%))
  Logic Levels:           4  (LOOKAHEAD8=1 LUT2=1 LUTCY1=1 LUTCY2=1)
  Clock Uncertainty:      0.320ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.640ns
    Phase Error              (PE):    0.000ns
    Phase Jitter             (PJ):    0.000ns
  Clock Net Delay (Destination): 2.203ns (routing 0.872ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X222Y270       LUTCY2                       0.000     0.000 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[4]_i_2_n_2
    SLICE_X222Y270       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[11]_i_5/COUTB
                         net (fo=2, routed)           0.003     0.021    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/I4
    SLICE_X222Y270       LUTCY2 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.023     0.044 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[5]_i_2/LUTCY2_INST/O
                         net (fo=3, routed)           0.008     0.052    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/I4
    SLICE_X222Y270       LUTCY1 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.031     0.083 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]_i_2/LUTCY1_INST/O
                         net (fo=1, routed)           0.191     0.274    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range0[6]
    SLICE_X224Y269       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.044     0.318 r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]_i_1/O
                         net (fo=1, routed)           0.022     0.340    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range[6]
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X5Y3 (CLOCK_ROOT)    net (fo=20409, routed)       2.203     2.283    axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/aclk
    SLICE_X224Y269       FDRE                                         r  axi_dbg_hub/inst/sv_top_inst/core_inst/dbg_core_reg_intf_inst/prev_addr_range_reg[6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_wizard_0_clk_out1_o2

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.169ns  (logic 0.000ns (0.000%)  route 2.169ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.574ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.607ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.979ns (routing 0.755ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           2.169     2.169    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/dcm_locked
    SLICE_X178Y64        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.360     0.284    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.063     0.347 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.979     2.326    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X178Y64        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clk_wizard_0_clk_out1_o2  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.255ns  (logic 0.000ns (0.000%)  route 1.255ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.574ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.607ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.645ns (routing 0.655ns, distribution 0.990ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           1.255     1.255    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/dcm_locked
    SLICE_X178Y64        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_wizard_0_clk_out1_o2 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.303     0.761    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y20         MBUFGCE (Prop_BUFCE_BUFGCE_I_O2)
                                                      0.061     0.822 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_clkout1_inst/O2
    X3Y1 (CLOCK_ROOT)    net (fo=4057, routed)        1.645     2.467    vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X178Y64        FDRE                                         r  vitis_design_i/proc_sys_reset_1/U0/EXT_LPF/lpf_int_reg_bret__2/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1_primitive

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/PRE
                            (recovery check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.127ns  (logic 0.000ns (0.000%)  route 3.127ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.603ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.245ns (routing 0.677ns, distribution 1.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           3.127     3.127    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/resetn
    SLICE_X189Y130       FDPE                                         f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.245     2.600    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X189Y130       FDPE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C

Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.403ns  (logic 0.085ns (3.538%)  route 2.318ns (96.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.603ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.268ns (routing 0.677ns, distribution 1.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           2.247     2.247    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/locked
    SLICE_X190Y112       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.085     2.332 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/LUT2_inst/O
                         net (fo=1, routed)           0.071     2.403    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_wire
    SLICE_X190Y112       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          2.268     2.623    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X190Y112       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.384ns  (logic 0.034ns (2.456%)  route 1.350ns (97.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.603ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.831ns (routing 0.553ns, distribution 1.278ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           1.335     1.335    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/locked
    SLICE_X190Y112       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.034     1.369 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/LUT2_inst/O
                         net (fo=1, routed)           0.015     1.384    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_wire
    SLICE_X190Y112       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.831     2.660    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X190Y112       FDRE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/ce_dly_reg_reg/C

Slack:                    inf
  Source:                 vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                            (internal pin)
  Destination:            vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/PRE
                            (removal check against rising-edge clock clkout1_primitive  {rise@0.000ns fall@0.800ns period=1.600ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.874ns  (logic 0.000ns (0.000%)  route 1.874ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.603ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.821ns (routing 0.553ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PLRST0N
                         net (fo=5, routed)           1.874     1.874    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/resetn
    SLICE_X189Y130       FDPE                                         f  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=2, routed)           0.310     0.768    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X8Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.829 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout1_prim_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.821     2.650    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/CLK
    SLICE_X189Y130       FDPE                                         r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MBUFGCE_CE_1_DLY_inst/clr_rise_det_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout1_primitive_1

Max Delay          4288 Endpoints
Min Delay          4288 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[31]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.446ns  (logic 1.803ns (52.324%)  route 1.643ns (47.676%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.739ns (routing 1.027ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y121           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y121           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[5])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[5]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<5>
    DSP_X2Y121           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[5]_V_DATA[5])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[5]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<5>
    DSP_X2Y121           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[5]_Y[5])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[5]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<5>
    DSP_X2Y121           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[5]_ALU_OUT[5])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[5]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<5>
    DSP_X2Y121           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[5]_P[5])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[5]
                         net (fo=3, routed)           0.345     1.625    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_120
    SLICE_X121Y240       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.119     1.744 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1/O
                         net (fo=3, routed)           0.231     1.976    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1_n_0
    SLICE_X123Y241       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     2.026 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_39__4/O
                         net (fo=2, routed)           0.269     2.295    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/I0
    SLICE_X120Y242       LUTCY1 (Prop_G5LUT_SLICEL_I0_PROP)
                                                      0.120     2.415 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.416    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14_n_3
    SLICE_X120Y242       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.123     2.539 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.541    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X120Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.594 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.603    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X120Y243       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.661 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.785     3.446    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[31]
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[31]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.739     4.958    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X0Y128           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     5.017 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     5.017    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[38]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.431ns  (logic 1.803ns (52.553%)  route 1.628ns (47.447%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.739ns (routing 1.027ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y121           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y121           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[5])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[5]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<5>
    DSP_X2Y121           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[5]_V_DATA[5])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[5]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<5>
    DSP_X2Y121           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[5]_Y[5])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[5]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<5>
    DSP_X2Y121           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[5]_ALU_OUT[5])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[5]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<5>
    DSP_X2Y121           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[5]_P[5])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[5]
                         net (fo=3, routed)           0.345     1.625    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_120
    SLICE_X121Y240       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.119     1.744 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1/O
                         net (fo=3, routed)           0.231     1.976    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1_n_0
    SLICE_X123Y241       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     2.026 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_39__4/O
                         net (fo=2, routed)           0.269     2.295    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/I0
    SLICE_X120Y242       LUTCY1 (Prop_G5LUT_SLICEL_I0_PROP)
                                                      0.120     2.415 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.416    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14_n_3
    SLICE_X120Y242       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.123     2.539 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.541    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X120Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.594 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.603    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X120Y243       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.661 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.770     3.431    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[38]
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[38]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.739     4.958    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X0Y128           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     5.017 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     5.017    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[30]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.415ns  (logic 1.803ns (52.799%)  route 1.612ns (47.201%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.739ns (routing 1.027ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y121           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y121           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[5])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[5]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<5>
    DSP_X2Y121           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[5]_V_DATA[5])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[5]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<5>
    DSP_X2Y121           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[5]_Y[5])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[5]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<5>
    DSP_X2Y121           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[5]_ALU_OUT[5])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[5]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<5>
    DSP_X2Y121           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[5]_P[5])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[5]
                         net (fo=3, routed)           0.345     1.625    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_120
    SLICE_X121Y240       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.119     1.744 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1/O
                         net (fo=3, routed)           0.231     1.976    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1_n_0
    SLICE_X123Y241       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     2.026 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_39__4/O
                         net (fo=2, routed)           0.269     2.295    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/I0
    SLICE_X120Y242       LUTCY1 (Prop_G5LUT_SLICEL_I0_PROP)
                                                      0.120     2.415 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.416    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14_n_3
    SLICE_X120Y242       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.123     2.539 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.541    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X120Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.594 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.603    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X120Y243       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.661 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.754     3.415    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[30]
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.739     4.958    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X0Y128           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     5.017 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     5.017    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[32]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.402ns  (logic 1.803ns (53.001%)  route 1.599ns (46.999%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.739ns (routing 1.027ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y121           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y121           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[5])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[5]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<5>
    DSP_X2Y121           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[5]_V_DATA[5])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[5]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<5>
    DSP_X2Y121           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[5]_Y[5])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[5]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<5>
    DSP_X2Y121           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[5]_ALU_OUT[5])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[5]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<5>
    DSP_X2Y121           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[5]_P[5])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[5]
                         net (fo=3, routed)           0.345     1.625    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_120
    SLICE_X121Y240       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.119     1.744 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1/O
                         net (fo=3, routed)           0.231     1.976    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1_n_0
    SLICE_X123Y241       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     2.026 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_39__4/O
                         net (fo=2, routed)           0.269     2.295    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/I0
    SLICE_X120Y242       LUTCY1 (Prop_G5LUT_SLICEL_I0_PROP)
                                                      0.120     2.415 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.416    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14_n_3
    SLICE_X120Y242       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.123     2.539 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.541    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X120Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.594 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.603    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X120Y243       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.661 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.741     3.402    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[32]
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[32]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.739     4.958    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X0Y128           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     5.017 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     5.017    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[16]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.401ns  (logic 1.803ns (53.011%)  route 1.598ns (46.989%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.739ns (routing 1.027ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y121           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y121           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[5])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[5]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<5>
    DSP_X2Y121           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[5]_V_DATA[5])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[5]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<5>
    DSP_X2Y121           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[5]_Y[5])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[5]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<5>
    DSP_X2Y121           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[5]_ALU_OUT[5])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[5]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<5>
    DSP_X2Y121           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[5]_P[5])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[5]
                         net (fo=3, routed)           0.345     1.625    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_120
    SLICE_X121Y240       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.119     1.744 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1/O
                         net (fo=3, routed)           0.231     1.976    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1_n_0
    SLICE_X123Y241       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     2.026 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_39__4/O
                         net (fo=2, routed)           0.269     2.295    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/I0
    SLICE_X120Y242       LUTCY1 (Prop_G5LUT_SLICEL_I0_PROP)
                                                      0.120     2.415 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.416    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14_n_3
    SLICE_X120Y242       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.123     2.539 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.541    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X120Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.594 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.603    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X120Y243       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.661 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.740     3.401    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[16]
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[16]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.739     4.958    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X0Y128           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     5.017 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     5.017    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[37]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.401ns  (logic 1.803ns (53.017%)  route 1.598ns (46.983%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.739ns (routing 1.027ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y121           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y121           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[5])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[5]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<5>
    DSP_X2Y121           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[5]_V_DATA[5])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[5]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<5>
    DSP_X2Y121           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[5]_Y[5])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[5]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<5>
    DSP_X2Y121           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[5]_ALU_OUT[5])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[5]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<5>
    DSP_X2Y121           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[5]_P[5])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[5]
                         net (fo=3, routed)           0.345     1.625    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_120
    SLICE_X121Y240       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.119     1.744 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1/O
                         net (fo=3, routed)           0.231     1.976    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1_n_0
    SLICE_X123Y241       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     2.026 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_39__4/O
                         net (fo=2, routed)           0.269     2.295    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/I0
    SLICE_X120Y242       LUTCY1 (Prop_G5LUT_SLICEL_I0_PROP)
                                                      0.120     2.415 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.416    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14_n_3
    SLICE_X120Y242       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.123     2.539 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.541    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X120Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.594 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.603    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X120Y243       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.661 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.740     3.401    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[37]
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[37]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.739     4.958    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X0Y128           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     5.017 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     5.017    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[39]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.401ns  (logic 1.803ns (53.017%)  route 1.598ns (46.983%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.739ns (routing 1.027ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y121           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y121           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[5])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[5]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<5>
    DSP_X2Y121           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[5]_V_DATA[5])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[5]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<5>
    DSP_X2Y121           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[5]_Y[5])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[5]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<5>
    DSP_X2Y121           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[5]_ALU_OUT[5])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[5]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<5>
    DSP_X2Y121           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[5]_P[5])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[5]
                         net (fo=3, routed)           0.345     1.625    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_120
    SLICE_X121Y240       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.119     1.744 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1/O
                         net (fo=3, routed)           0.231     1.976    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1_n_0
    SLICE_X123Y241       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     2.026 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_39__4/O
                         net (fo=2, routed)           0.269     2.295    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/I0
    SLICE_X120Y242       LUTCY1 (Prop_G5LUT_SLICEL_I0_PROP)
                                                      0.120     2.415 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.416    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14_n_3
    SLICE_X120Y242       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.123     2.539 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.541    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X120Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.594 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.603    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X120Y243       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.661 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.740     3.401    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[39]
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[39]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.739     4.958    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X0Y128           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     5.017 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     5.017    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[28]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.397ns  (logic 1.803ns (53.071%)  route 1.594ns (46.929%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.739ns (routing 1.027ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y121           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y121           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[5])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[5]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<5>
    DSP_X2Y121           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[5]_V_DATA[5])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[5]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<5>
    DSP_X2Y121           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[5]_Y[5])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[5]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<5>
    DSP_X2Y121           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[5]_ALU_OUT[5])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[5]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<5>
    DSP_X2Y121           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[5]_P[5])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[5]
                         net (fo=3, routed)           0.345     1.625    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_120
    SLICE_X121Y240       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.119     1.744 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1/O
                         net (fo=3, routed)           0.231     1.976    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1_n_0
    SLICE_X123Y241       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     2.026 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_39__4/O
                         net (fo=2, routed)           0.269     2.295    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/I0
    SLICE_X120Y242       LUTCY1 (Prop_G5LUT_SLICEL_I0_PROP)
                                                      0.120     2.415 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.416    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14_n_3
    SLICE_X120Y242       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.123     2.539 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.541    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X120Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.594 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.603    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X120Y243       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.661 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.736     3.397    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[28]
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[28]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.739     4.958    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X0Y128           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     5.017 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     5.017    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[33]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.397ns  (logic 1.803ns (53.083%)  route 1.594ns (46.917%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.739ns (routing 1.027ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y121           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y121           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[5])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[5]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<5>
    DSP_X2Y121           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[5]_V_DATA[5])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[5]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<5>
    DSP_X2Y121           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[5]_Y[5])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[5]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<5>
    DSP_X2Y121           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[5]_ALU_OUT[5])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[5]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<5>
    DSP_X2Y121           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[5]_P[5])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[5]
                         net (fo=3, routed)           0.345     1.625    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_120
    SLICE_X121Y240       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.119     1.744 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1/O
                         net (fo=3, routed)           0.231     1.976    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1_n_0
    SLICE_X123Y241       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     2.026 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_39__4/O
                         net (fo=2, routed)           0.269     2.295    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/I0
    SLICE_X120Y242       LUTCY1 (Prop_G5LUT_SLICEL_I0_PROP)
                                                      0.120     2.415 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.416    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14_n_3
    SLICE_X120Y242       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.123     2.539 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.541    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X120Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.594 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.603    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X120Y243       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.661 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.736     3.397    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[33]
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[33]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.739     4.958    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X0Y128           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     5.017 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     5.017    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[34]
                            (rising edge-triggered cell DSP_C_DATA58 clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.397ns  (logic 1.803ns (53.083%)  route 1.594ns (46.917%))
  Logic Levels:           11  (DSP_ALUADD=1 DSP_ALUMUX=1 DSP_M_DATA58=1 DSP_MULTIPLIER58=1 DSP_OUTPUT58=1 LOOKAHEAD8=2 LUT3=1 LUT5=1 LUTCY1=2)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.739ns (routing 1.027ns, distribution 1.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP_X2Y121           DSP_PREADD_DATA58            0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58_INST/NEGATE_DATA[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_PREADD_DATA58.NEGATE_DATA<0>
    DSP_X2Y121           DSP_MULTIPLIER58 (Prop_DSP_MULTIPLIER_DSP58_NEGATE_DATA[0]_V[5])
                                                      0.580     0.580 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58_INST/V[5]
                         net (fo=1, routed)           0.000     0.580    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_MULTIPLIER58.V<5>
    DSP_X2Y121           DSP_M_DATA58 (Prop_DSP_M_DATA_DSP58_V[5]_V_DATA[5])
                                                      0.090     0.670 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58_INST/V_DATA[5]
                         net (fo=1, routed)           0.000     0.670    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_M_DATA58.V_DATA<5>
    DSP_X2Y121           DSP_ALUMUX (Prop_DSP_ALUMUX_DSP58_V_DATA[5]_Y[5])
                                                      0.072     0.742 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX_INST/Y[5]
                         net (fo=1, routed)           0.000     0.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUMUX.Y<5>
    DSP_X2Y121           DSP_ALUADD (Prop_DSP_ALUADD_DSP58_Y[5]_ALU_OUT[5])
                                                      0.343     1.085 f  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD_INST/ALU_OUT[5]
                         net (fo=2, routed)           0.000     1.085    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_ALUADD.ALU_OUT<5>
    DSP_X2Y121           DSP_OUTPUT58 (Prop_DSP_OUTPUT_DSP58_ALU_OUT[5]_P[5])
                                                      0.195     1.280 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_OUTPUT58_INST/P[5]
                         net (fo=3, routed)           0.345     1.625    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_n_120
    SLICE_X121Y240       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.119     1.744 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1/O
                         net (fo=3, routed)           0.231     1.976    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_43__1_n_0
    SLICE_X123Y241       LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.050     2.026 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_39__4/O
                         net (fo=2, routed)           0.269     2.295    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/I0
    SLICE_X120Y242       LUTCY1 (Prop_G5LUT_SLICEL_I0_PROP)
                                                      0.120     2.415 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14/LUTCY1_INST/PROP
                         net (fo=1, routed)           0.001     2.416    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_9__14_n_3
    SLICE_X120Y242       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_PROPG_COUTH)
                                                      0.123     2.539 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8/COUTH
                         net (fo=3, routed)           0.002     2.541    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_35__8_n_3
    SLICE_X120Y243       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CIN_COUTF)
                                                      0.053     2.594 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_18__11/COUTF
                         net (fo=2, routed)           0.009     2.603    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/I4
    SLICE_X120Y243       LUTCY1 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.058     2.661 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_6s_14s_15_1_1_U91/harness_mac_muladd_8ns_6s_14s_15_1_1_DSP48_0_U/p_i_1__14/LUTCY1_INST/O
                         net (fo=44, routed)          0.736     3.397    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/C[34]
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/C[34]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.478     1.833    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.005     1.828 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.328     2.156    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     2.219 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.739     4.958    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/CLK
    DSP_X0Y128           DSP_SRCMX_OPTINV (Prop_SRCMXINV_DSP58_CLK_IN_CLK)
                                                      0.059     5.017 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV_INST/CLK
                         net (fo=6, routed)           0.000     5.017    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_SRCMX_OPTINV.CLK
    DSP_X0Y128           DSP_C_DATA58                                 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_U0/mac_muladd_8ns_4ns_15s_16_1_1_U110/harness_mac_muladd_8ns_4ns_15s_16_1_1_DSP48_0_U/p/DSP58C<0>_INST/DSP_C_DATA58_INST/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/offset_fu_90_reg[5]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/offset_fu_90_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.392ns (routing 0.918ns, distribution 1.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/offset_fu_90_reg[5]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/offset_fu_90_reg[5]_i_1_n_7
    SLICE_X82Y111        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/offset_fu_90_reg[12]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/offset_fu_90_reg[6]_i_1/I4
    SLICE_X82Y111        LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/offset_fu_90_reg[6]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/add_ln69_1_fu_292_p2[6]
    SLICE_X82Y111        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/offset_fu_90_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.392     4.870    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/ap_clk
    SLICE_X82Y111        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/offset_fu_90_reg[6]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[0]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.394ns (routing 0.918ns, distribution 1.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y110        LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[0]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[0]_i_1_n_7
    SLICE_X84Y110        LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[7]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[1]_i_1/I4
    SLICE_X84Y110        LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[1]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/add_ln77_fu_239_p2[4]
    SLICE_X84Y110        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.394     4.872    vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/ap_clk
    SLICE_X84Y110        FDRE                                         r  vitis_design_i/VitisRegion/System_DPA/dpa_trace_s2mm/inst/write_memory_U0/trunc_ln1_reg_397_reg[1]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[4]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.262ns (routing 0.918ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y193       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[4]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[4]_i_1_n_2
    SLICE_X162Y193       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[12]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[5]_i_1/I4
    SLICE_X162Y193       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[5]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_fu_2449_p2[5]
    SLICE_X162Y193       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.262     4.740    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X162Y193       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_13_reg_10995_reg[5]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[5]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.252ns (routing 0.918ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y195       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[5]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[5]_i_1_n_2
    SLICE_X152Y195       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[13]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[6]_i_1/I4
    SLICE_X152Y195       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[6]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_fu_2549_p2[6]
    SLICE_X152Y195       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.252     4.730    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X152Y195       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_14_reg_11016_reg[6]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[3]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.245ns (routing 0.918ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y216       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[3]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[3]_i_1_n_2
    SLICE_X160Y216       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[11]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[4]_i_1/I4
    SLICE_X160Y216       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[4]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_fu_3690_p2[4]
    SLICE_X160Y216       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.245     4.723    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X160Y216       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_30_reg_11178_reg[4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_8_reg_10432_reg[3]_i_1/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_8_reg_10432_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.253ns (routing 0.918ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y190       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_8_reg_10432_reg[3]_i_1/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_8_reg_10432_reg[3]_i_1_n_2
    SLICE_X170Y190       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_8_reg_10432_reg[11]_i_2/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_8_reg_10432_reg[4]_i_1/I4
    SLICE_X170Y190       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_8_reg_10432_reg[4]_i_1/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_8_reg_10432_reg[11]_0[2]
    SLICE_X170Y190       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_8_reg_10432_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.253     4.731    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X170Y190       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_8_reg_10432_reg[4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[3]_i_1__0/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_reg_10343_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.264ns (routing 0.918ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X166Y188       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[3]_i_1__0/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[3]_i_1__0_n_2
    SLICE_X166Y188       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[11]_i_2__0/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[4]_i_1__0/I4
    SLICE_X166Y188       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/paddingStream_1_U/U_harness_fifo_w296_d4_A_with_almost_ram/add_ln136_reg_10343_reg[4]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_reg_10343_reg[11]_0[2]
    SLICE_X166Y188       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_reg_10343_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.264     4.742    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X166Y188       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln136_reg_10343_reg[4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[3]_i_1__0/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.252ns (routing 0.918ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y204       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[3]_i_1__0/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[3]_i_1__0_n_2
    SLICE_X160Y204       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[10]_i_3__0/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[4]_i_1__0/I4
    SLICE_X160Y204       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[4]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_fu_6402_p2[4]
    SLICE_X160Y204       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.252     4.730    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X160Y204       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_10_reg_11647_reg[4]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[2]_i_1__0/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.249ns (routing 0.918ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y204       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[2]_i_1__0/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[2]_i_1__0_n_2
    SLICE_X152Y204       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[9]_i_3__0/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[3]_i_1__0/I4
    SLICE_X152Y204       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[3]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_fu_6625_p2[3]
    SLICE_X152Y204       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.249     4.727    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X152Y204       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_21_reg_11717_reg[3]/C

Slack:                    inf
  Source:                 vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[2]_i_1__0/LUTCY2_INST/O
                            (internal pin)
  Destination:            vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_primitive_1  {rise@0.000ns fall@3.906ns period=7.813ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.070ns  (logic 0.046ns (65.714%)  route 0.024ns (34.286%))
  Logic Levels:           2  (LOOKAHEAD8=1 LUTCY1=1)
  Clock Uncertainty:      1.094ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.614ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.667ns
  Clock Net Delay (Destination): 2.258ns (routing 0.918ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y200       LUTCY2                       0.000     0.000 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[2]_i_1__0/LUTCY2_INST/O
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[2]_i_1__0_n_2
    SLICE_X152Y200       LOOKAHEAD8 (Prop_LOOKAHEAD8_SLICEL_CYB_COUTB)
                                                      0.018     0.018 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[11]_i_2__0/COUTB
                         net (fo=2, routed)           0.003     0.021    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[3]_i_1__0/I4
    SLICE_X152Y200       LUTCY1 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.028     0.049 r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[3]_i_1__0/LUTCY1_INST/O
                         net (fo=1, routed)           0.021     0.070    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_fu_4277_p2[3]
    SLICE_X152Y200       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_primitive_1 rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
                         net (fo=38, routed)          1.285     2.113    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clk_in1
    MMCM_X9Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.029     2.142 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/MMCME5_inst/CLKOUT0
                         net (fo=1, routed)           0.275     2.417    vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/clkout1_primitive
    BUFGCE_X9Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     2.478 r  vitis_design_i/VitisRegion/clk_wiz/inst/clock_primitive_inst/BUFG_clkout1_inst/O
    X3Y2 (CLOCK_ROOT)    net (fo=81026, routed)       2.258     4.736    vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/ap_clk
    SLICE_X152Y200       FDRE                                         r  vitis_design_i/VitisRegion/harness_1/inst/inference_U0/grp_dut_fu_62/dense_relu_saturate_1_U0/add_ln147_24_reg_11350_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout4_primitive

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.392ns  (logic 0.000ns (0.000%)  route 2.392ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.604ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 2.247ns (routing 0.668ns, distribution 1.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           2.392     2.392    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/dcm_locked
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.055     0.055 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       2.011     2.066    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.142    -0.076 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.368     0.292    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.063     0.355 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          2.247     2.602    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                            (internal pin)
  Destination:            vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/D
                            (rising edge-triggered cell FDRE clocked by clkout4_primitive  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.000ns (0.000%)  route 1.408ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.572ns  (CJ)/2 + PE + PJ
    Clock Jitter             (CJ):    0.604ns
    Phase Error              (PE):    0.120ns
    Phase Jitter             (PJ):    0.150ns
  Clock Net Delay (Destination): 1.833ns (routing 0.550ns, distribution 1.283ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X8Y0            MMCME5                       0.000     0.000 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/LOCKED
                         net (fo=3, routed)           1.408     1.408    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/dcm_locked
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout4_primitive rise edge)
                                                      0.000     0.000 r  
    PS9_X0Y0             PS9                          0.000     0.000 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/PS9_inst/PMCRCLKCLK[0]
                         net (fo=1, routed)           0.000     0.000    vitis_design_i/CIPS_0/inst/pspmc_0/inst/pmc_pl_ref_clk[0]
    BUFG_PS_X0Y6         BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.080     0.080 r  vitis_design_i/CIPS_0/inst/pspmc_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20409, routed)       1.642     1.722    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clk_in1
    MMCM_X8Y0            MMCME5 (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.264     0.458 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/MMCME5_inst/CLKOUT3
                         net (fo=1, routed)           0.309     0.767    vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/clkout4_primitive
    BUFGCE_X8Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.061     0.828 r  vitis_design_i/clk_wizard_0/inst/clock_primitive_inst/BUFG_clkout4_inst/O
    X5Y2 (CLOCK_ROOT)    net (fo=38, routed)          1.833     2.661    vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/slowest_sync_clk
    SLICE_X212Y118       FDRE                                         r  vitis_design_i/proc_sys_reset_6/U0/EXT_LPF/lpf_int_reg_bret__2/C





