

Implementation tool: Xilinx Vivado v.2018.2
Project:             myproject_prj
Solution:            solution1
Device target:       xcvu9p-flgb2104-2-i
Report date:         Wed Feb 24 14:39:10 CST 2021

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:         251009
FF:          196551
DSP:           3713
BRAM:           543
SRL:          60416
URAM:             0
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    3.620
Timing met
