library work;
use work.all;

library IEEE;
use IEEE.std_logic_1164.all;

entity Propogator is
	port
		(
			G1,P1 : in std_logic;
			G2,P2 : in std_logic;
			G,P : out std_logic
		);
end entity;

architecture behv of Propogator is
	
	component GProp
		port
			(
				G1, P1, G2 : in std_logic;
				G : out std_logic
			);
	end component;
	
	component AndGate
		port
			(
				i : in std_logic_vector(1 downto 0);
				o : out std_logic
			);
	end component;

begin
	
	gen : GProp
		port map (G1 => G1, P1 => P1, G2 => G2, G => G);
		
	prop : AndGate
		port map (i(0) => P1, i(1) => P2, o => P);

end architecture;