Simulator report for Lab1_7segment_qsim
Mon Mar 18 14:13:46 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 16.0 us      ;
; Simulation Netlist Size     ; 164 nodes    ;
; Simulation Coverage         ;      21.95 % ;
; Total Number of Transitions ; 218          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                 ; Timing        ;
; Start time                                                                                 ; 0 ns                                                       ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                        ;               ;
; Vector input source                                                                        ; C:/Users/luan1/OneDrive/Desktop/TKS/Lab1/Waveform_lab1.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                         ; On            ;
; Check outputs                                                                              ; Off                                                        ; Off           ;
; Report simulation coverage                                                                 ; On                                                         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                         ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                         ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                         ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                        ; Off           ;
; Detect glitches                                                                            ; Off                                                        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                        ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                        ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                 ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                                  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                                  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      21.95 % ;
; Total nodes checked                                 ; 164          ;
; Total output ports checked                          ; 164          ;
; Total output ports with complete 1/0-value coverage ; 36           ;
; Total output ports with no 1/0-value coverage       ; 123          ;
; Total output ports with no 1-value coverage         ; 125          ;
; Total output ports with no 0-value coverage         ; 126          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                ;
+--------------------------------------------+--------------------------------------------+------------------+
; Node Name                                  ; Output Port Name                           ; Output Port Type ;
+--------------------------------------------+--------------------------------------------+------------------+
; |top_7segment|in_top[1]                    ; |top_7segment|in_top[1]                    ; out              ;
; |top_7segment|in_top[2]                    ; |top_7segment|in_top[2]                    ; out              ;
; |top_7segment|in_top[3]                    ; |top_7segment|in_top[3]                    ; out              ;
; |top_7segment|out_top[0]                   ; |top_7segment|out_top[0]                   ; pin_out          ;
; |top_7segment|out_top[1]                   ; |top_7segment|out_top[1]                   ; pin_out          ;
; |top_7segment|out_top[2]                   ; |top_7segment|out_top[2]                   ; pin_out          ;
; |top_7segment|out_top[3]                   ; |top_7segment|out_top[3]                   ; pin_out          ;
; |top_7segment|out_top[4]                   ; |top_7segment|out_top[4]                   ; pin_out          ;
; |top_7segment|out_top[5]                   ; |top_7segment|out_top[5]                   ; pin_out          ;
; |top_7segment|out_top[6]                   ; |top_7segment|out_top[6]                   ; pin_out          ;
; |top_7segment|bin_to_7segment:inst0|out[0] ; |top_7segment|bin_to_7segment:inst0|out[0] ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~1  ; |top_7segment|bin_to_7segment:inst0|out~1  ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~2  ; |top_7segment|bin_to_7segment:inst0|out~2  ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~3  ; |top_7segment|bin_to_7segment:inst0|out~3  ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out[1] ; |top_7segment|bin_to_7segment:inst0|out[1] ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~5  ; |top_7segment|bin_to_7segment:inst0|out~5  ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out[2] ; |top_7segment|bin_to_7segment:inst0|out[2] ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~7  ; |top_7segment|bin_to_7segment:inst0|out~7  ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~8  ; |top_7segment|bin_to_7segment:inst0|out~8  ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~9  ; |top_7segment|bin_to_7segment:inst0|out~9  ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~10 ; |top_7segment|bin_to_7segment:inst0|out~10 ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out[3] ; |top_7segment|bin_to_7segment:inst0|out[3] ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~12 ; |top_7segment|bin_to_7segment:inst0|out~12 ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~13 ; |top_7segment|bin_to_7segment:inst0|out~13 ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out[4] ; |top_7segment|bin_to_7segment:inst0|out[4] ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~15 ; |top_7segment|bin_to_7segment:inst0|out~15 ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~16 ; |top_7segment|bin_to_7segment:inst0|out~16 ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~17 ; |top_7segment|bin_to_7segment:inst0|out~17 ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~18 ; |top_7segment|bin_to_7segment:inst0|out~18 ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~19 ; |top_7segment|bin_to_7segment:inst0|out~19 ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out[5] ; |top_7segment|bin_to_7segment:inst0|out[5] ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~21 ; |top_7segment|bin_to_7segment:inst0|out~21 ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~26 ; |top_7segment|bin_to_7segment:inst0|out~26 ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~27 ; |top_7segment|bin_to_7segment:inst0|out~27 ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~28 ; |top_7segment|bin_to_7segment:inst0|out~28 ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out[6] ; |top_7segment|bin_to_7segment:inst0|out[6] ; out0             ;
+--------------------------------------------+--------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                   ;
+--------------------------------------------+--------------------------------------------+------------------+
; Node Name                                  ; Output Port Name                           ; Output Port Type ;
+--------------------------------------------+--------------------------------------------+------------------+
; |top_7segment|in_top[4]                    ; |top_7segment|in_top[4]                    ; out              ;
; |top_7segment|in_top[5]                    ; |top_7segment|in_top[5]                    ; out              ;
; |top_7segment|in_top[6]                    ; |top_7segment|in_top[6]                    ; out              ;
; |top_7segment|in_top[7]                    ; |top_7segment|in_top[7]                    ; out              ;
; |top_7segment|in_top[8]                    ; |top_7segment|in_top[8]                    ; out              ;
; |top_7segment|in_top[9]                    ; |top_7segment|in_top[9]                    ; out              ;
; |top_7segment|in_top[10]                   ; |top_7segment|in_top[10]                   ; out              ;
; |top_7segment|in_top[11]                   ; |top_7segment|in_top[11]                   ; out              ;
; |top_7segment|in_top[12]                   ; |top_7segment|in_top[12]                   ; out              ;
; |top_7segment|in_top[13]                   ; |top_7segment|in_top[13]                   ; out              ;
; |top_7segment|in_top[14]                   ; |top_7segment|in_top[14]                   ; out              ;
; |top_7segment|in_top[15]                   ; |top_7segment|in_top[15]                   ; out              ;
; |top_7segment|out_top[7]                   ; |top_7segment|out_top[7]                   ; pin_out          ;
; |top_7segment|out_top[8]                   ; |top_7segment|out_top[8]                   ; pin_out          ;
; |top_7segment|out_top[9]                   ; |top_7segment|out_top[9]                   ; pin_out          ;
; |top_7segment|out_top[10]                  ; |top_7segment|out_top[10]                  ; pin_out          ;
; |top_7segment|out_top[11]                  ; |top_7segment|out_top[11]                  ; pin_out          ;
; |top_7segment|out_top[12]                  ; |top_7segment|out_top[12]                  ; pin_out          ;
; |top_7segment|out_top[13]                  ; |top_7segment|out_top[13]                  ; pin_out          ;
; |top_7segment|out_top[14]                  ; |top_7segment|out_top[14]                  ; pin_out          ;
; |top_7segment|out_top[15]                  ; |top_7segment|out_top[15]                  ; pin_out          ;
; |top_7segment|out_top[16]                  ; |top_7segment|out_top[16]                  ; pin_out          ;
; |top_7segment|out_top[17]                  ; |top_7segment|out_top[17]                  ; pin_out          ;
; |top_7segment|out_top[18]                  ; |top_7segment|out_top[18]                  ; pin_out          ;
; |top_7segment|out_top[19]                  ; |top_7segment|out_top[19]                  ; pin_out          ;
; |top_7segment|out_top[20]                  ; |top_7segment|out_top[20]                  ; pin_out          ;
; |top_7segment|out_top[21]                  ; |top_7segment|out_top[21]                  ; pin_out          ;
; |top_7segment|out_top[22]                  ; |top_7segment|out_top[22]                  ; pin_out          ;
; |top_7segment|out_top[23]                  ; |top_7segment|out_top[23]                  ; pin_out          ;
; |top_7segment|out_top[24]                  ; |top_7segment|out_top[24]                  ; pin_out          ;
; |top_7segment|out_top[25]                  ; |top_7segment|out_top[25]                  ; pin_out          ;
; |top_7segment|out_top[26]                  ; |top_7segment|out_top[26]                  ; pin_out          ;
; |top_7segment|out_top[27]                  ; |top_7segment|out_top[27]                  ; pin_out          ;
; |top_7segment|bin_to_7segment:inst3|out[0] ; |top_7segment|bin_to_7segment:inst3|out[0] ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~1  ; |top_7segment|bin_to_7segment:inst3|out~1  ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~2  ; |top_7segment|bin_to_7segment:inst3|out~2  ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~3  ; |top_7segment|bin_to_7segment:inst3|out~3  ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out[1] ; |top_7segment|bin_to_7segment:inst3|out[1] ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~5  ; |top_7segment|bin_to_7segment:inst3|out~5  ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out[2] ; |top_7segment|bin_to_7segment:inst3|out[2] ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~7  ; |top_7segment|bin_to_7segment:inst3|out~7  ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~8  ; |top_7segment|bin_to_7segment:inst3|out~8  ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~9  ; |top_7segment|bin_to_7segment:inst3|out~9  ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~10 ; |top_7segment|bin_to_7segment:inst3|out~10 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out[3] ; |top_7segment|bin_to_7segment:inst3|out[3] ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~12 ; |top_7segment|bin_to_7segment:inst3|out~12 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~13 ; |top_7segment|bin_to_7segment:inst3|out~13 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out[4] ; |top_7segment|bin_to_7segment:inst3|out[4] ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~15 ; |top_7segment|bin_to_7segment:inst3|out~15 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~16 ; |top_7segment|bin_to_7segment:inst3|out~16 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~17 ; |top_7segment|bin_to_7segment:inst3|out~17 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~18 ; |top_7segment|bin_to_7segment:inst3|out~18 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~19 ; |top_7segment|bin_to_7segment:inst3|out~19 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out[5] ; |top_7segment|bin_to_7segment:inst3|out[5] ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~21 ; |top_7segment|bin_to_7segment:inst3|out~21 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~22 ; |top_7segment|bin_to_7segment:inst3|out~22 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~23 ; |top_7segment|bin_to_7segment:inst3|out~23 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~24 ; |top_7segment|bin_to_7segment:inst3|out~24 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~25 ; |top_7segment|bin_to_7segment:inst3|out~25 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~26 ; |top_7segment|bin_to_7segment:inst3|out~26 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~27 ; |top_7segment|bin_to_7segment:inst3|out~27 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~28 ; |top_7segment|bin_to_7segment:inst3|out~28 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out[6] ; |top_7segment|bin_to_7segment:inst3|out[6] ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out[0] ; |top_7segment|bin_to_7segment:inst2|out[0] ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~1  ; |top_7segment|bin_to_7segment:inst2|out~1  ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~2  ; |top_7segment|bin_to_7segment:inst2|out~2  ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~3  ; |top_7segment|bin_to_7segment:inst2|out~3  ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out[1] ; |top_7segment|bin_to_7segment:inst2|out[1] ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~5  ; |top_7segment|bin_to_7segment:inst2|out~5  ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out[2] ; |top_7segment|bin_to_7segment:inst2|out[2] ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~7  ; |top_7segment|bin_to_7segment:inst2|out~7  ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~8  ; |top_7segment|bin_to_7segment:inst2|out~8  ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~9  ; |top_7segment|bin_to_7segment:inst2|out~9  ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~10 ; |top_7segment|bin_to_7segment:inst2|out~10 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out[3] ; |top_7segment|bin_to_7segment:inst2|out[3] ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~12 ; |top_7segment|bin_to_7segment:inst2|out~12 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~13 ; |top_7segment|bin_to_7segment:inst2|out~13 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out[4] ; |top_7segment|bin_to_7segment:inst2|out[4] ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~15 ; |top_7segment|bin_to_7segment:inst2|out~15 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~16 ; |top_7segment|bin_to_7segment:inst2|out~16 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~17 ; |top_7segment|bin_to_7segment:inst2|out~17 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~18 ; |top_7segment|bin_to_7segment:inst2|out~18 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~19 ; |top_7segment|bin_to_7segment:inst2|out~19 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out[5] ; |top_7segment|bin_to_7segment:inst2|out[5] ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~21 ; |top_7segment|bin_to_7segment:inst2|out~21 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~22 ; |top_7segment|bin_to_7segment:inst2|out~22 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~23 ; |top_7segment|bin_to_7segment:inst2|out~23 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~24 ; |top_7segment|bin_to_7segment:inst2|out~24 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~25 ; |top_7segment|bin_to_7segment:inst2|out~25 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~26 ; |top_7segment|bin_to_7segment:inst2|out~26 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~27 ; |top_7segment|bin_to_7segment:inst2|out~27 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~28 ; |top_7segment|bin_to_7segment:inst2|out~28 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out[6] ; |top_7segment|bin_to_7segment:inst2|out[6] ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out[0] ; |top_7segment|bin_to_7segment:inst1|out[0] ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~1  ; |top_7segment|bin_to_7segment:inst1|out~1  ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~2  ; |top_7segment|bin_to_7segment:inst1|out~2  ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~3  ; |top_7segment|bin_to_7segment:inst1|out~3  ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out[1] ; |top_7segment|bin_to_7segment:inst1|out[1] ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~5  ; |top_7segment|bin_to_7segment:inst1|out~5  ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out[2] ; |top_7segment|bin_to_7segment:inst1|out[2] ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~7  ; |top_7segment|bin_to_7segment:inst1|out~7  ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~8  ; |top_7segment|bin_to_7segment:inst1|out~8  ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~9  ; |top_7segment|bin_to_7segment:inst1|out~9  ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~10 ; |top_7segment|bin_to_7segment:inst1|out~10 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out[3] ; |top_7segment|bin_to_7segment:inst1|out[3] ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~12 ; |top_7segment|bin_to_7segment:inst1|out~12 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~13 ; |top_7segment|bin_to_7segment:inst1|out~13 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out[4] ; |top_7segment|bin_to_7segment:inst1|out[4] ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~15 ; |top_7segment|bin_to_7segment:inst1|out~15 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~16 ; |top_7segment|bin_to_7segment:inst1|out~16 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~17 ; |top_7segment|bin_to_7segment:inst1|out~17 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~18 ; |top_7segment|bin_to_7segment:inst1|out~18 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~19 ; |top_7segment|bin_to_7segment:inst1|out~19 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out[5] ; |top_7segment|bin_to_7segment:inst1|out[5] ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~21 ; |top_7segment|bin_to_7segment:inst1|out~21 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~22 ; |top_7segment|bin_to_7segment:inst1|out~22 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~23 ; |top_7segment|bin_to_7segment:inst1|out~23 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~24 ; |top_7segment|bin_to_7segment:inst1|out~24 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~25 ; |top_7segment|bin_to_7segment:inst1|out~25 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~26 ; |top_7segment|bin_to_7segment:inst1|out~26 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~27 ; |top_7segment|bin_to_7segment:inst1|out~27 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~28 ; |top_7segment|bin_to_7segment:inst1|out~28 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out[6] ; |top_7segment|bin_to_7segment:inst1|out[6] ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~24 ; |top_7segment|bin_to_7segment:inst0|out~24 ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~25 ; |top_7segment|bin_to_7segment:inst0|out~25 ; out0             ;
+--------------------------------------------+--------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                   ;
+--------------------------------------------+--------------------------------------------+------------------+
; Node Name                                  ; Output Port Name                           ; Output Port Type ;
+--------------------------------------------+--------------------------------------------+------------------+
; |top_7segment|in_top[0]                    ; |top_7segment|in_top[0]                    ; out              ;
; |top_7segment|in_top[4]                    ; |top_7segment|in_top[4]                    ; out              ;
; |top_7segment|in_top[5]                    ; |top_7segment|in_top[5]                    ; out              ;
; |top_7segment|in_top[6]                    ; |top_7segment|in_top[6]                    ; out              ;
; |top_7segment|in_top[7]                    ; |top_7segment|in_top[7]                    ; out              ;
; |top_7segment|in_top[8]                    ; |top_7segment|in_top[8]                    ; out              ;
; |top_7segment|in_top[9]                    ; |top_7segment|in_top[9]                    ; out              ;
; |top_7segment|in_top[10]                   ; |top_7segment|in_top[10]                   ; out              ;
; |top_7segment|in_top[11]                   ; |top_7segment|in_top[11]                   ; out              ;
; |top_7segment|in_top[12]                   ; |top_7segment|in_top[12]                   ; out              ;
; |top_7segment|in_top[13]                   ; |top_7segment|in_top[13]                   ; out              ;
; |top_7segment|in_top[14]                   ; |top_7segment|in_top[14]                   ; out              ;
; |top_7segment|in_top[15]                   ; |top_7segment|in_top[15]                   ; out              ;
; |top_7segment|out_top[7]                   ; |top_7segment|out_top[7]                   ; pin_out          ;
; |top_7segment|out_top[8]                   ; |top_7segment|out_top[8]                   ; pin_out          ;
; |top_7segment|out_top[9]                   ; |top_7segment|out_top[9]                   ; pin_out          ;
; |top_7segment|out_top[10]                  ; |top_7segment|out_top[10]                  ; pin_out          ;
; |top_7segment|out_top[11]                  ; |top_7segment|out_top[11]                  ; pin_out          ;
; |top_7segment|out_top[12]                  ; |top_7segment|out_top[12]                  ; pin_out          ;
; |top_7segment|out_top[13]                  ; |top_7segment|out_top[13]                  ; pin_out          ;
; |top_7segment|out_top[14]                  ; |top_7segment|out_top[14]                  ; pin_out          ;
; |top_7segment|out_top[15]                  ; |top_7segment|out_top[15]                  ; pin_out          ;
; |top_7segment|out_top[16]                  ; |top_7segment|out_top[16]                  ; pin_out          ;
; |top_7segment|out_top[17]                  ; |top_7segment|out_top[17]                  ; pin_out          ;
; |top_7segment|out_top[18]                  ; |top_7segment|out_top[18]                  ; pin_out          ;
; |top_7segment|out_top[19]                  ; |top_7segment|out_top[19]                  ; pin_out          ;
; |top_7segment|out_top[20]                  ; |top_7segment|out_top[20]                  ; pin_out          ;
; |top_7segment|out_top[21]                  ; |top_7segment|out_top[21]                  ; pin_out          ;
; |top_7segment|out_top[22]                  ; |top_7segment|out_top[22]                  ; pin_out          ;
; |top_7segment|out_top[23]                  ; |top_7segment|out_top[23]                  ; pin_out          ;
; |top_7segment|out_top[24]                  ; |top_7segment|out_top[24]                  ; pin_out          ;
; |top_7segment|out_top[25]                  ; |top_7segment|out_top[25]                  ; pin_out          ;
; |top_7segment|out_top[26]                  ; |top_7segment|out_top[26]                  ; pin_out          ;
; |top_7segment|out_top[27]                  ; |top_7segment|out_top[27]                  ; pin_out          ;
; |top_7segment|bin_to_7segment:inst3|out[0] ; |top_7segment|bin_to_7segment:inst3|out[0] ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~1  ; |top_7segment|bin_to_7segment:inst3|out~1  ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~2  ; |top_7segment|bin_to_7segment:inst3|out~2  ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~3  ; |top_7segment|bin_to_7segment:inst3|out~3  ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out[1] ; |top_7segment|bin_to_7segment:inst3|out[1] ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~5  ; |top_7segment|bin_to_7segment:inst3|out~5  ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out[2] ; |top_7segment|bin_to_7segment:inst3|out[2] ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~7  ; |top_7segment|bin_to_7segment:inst3|out~7  ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~8  ; |top_7segment|bin_to_7segment:inst3|out~8  ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~9  ; |top_7segment|bin_to_7segment:inst3|out~9  ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~10 ; |top_7segment|bin_to_7segment:inst3|out~10 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out[3] ; |top_7segment|bin_to_7segment:inst3|out[3] ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~12 ; |top_7segment|bin_to_7segment:inst3|out~12 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~13 ; |top_7segment|bin_to_7segment:inst3|out~13 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out[4] ; |top_7segment|bin_to_7segment:inst3|out[4] ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~15 ; |top_7segment|bin_to_7segment:inst3|out~15 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~16 ; |top_7segment|bin_to_7segment:inst3|out~16 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~17 ; |top_7segment|bin_to_7segment:inst3|out~17 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~18 ; |top_7segment|bin_to_7segment:inst3|out~18 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~19 ; |top_7segment|bin_to_7segment:inst3|out~19 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out[5] ; |top_7segment|bin_to_7segment:inst3|out[5] ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~21 ; |top_7segment|bin_to_7segment:inst3|out~21 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~22 ; |top_7segment|bin_to_7segment:inst3|out~22 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~23 ; |top_7segment|bin_to_7segment:inst3|out~23 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~24 ; |top_7segment|bin_to_7segment:inst3|out~24 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~25 ; |top_7segment|bin_to_7segment:inst3|out~25 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~26 ; |top_7segment|bin_to_7segment:inst3|out~26 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~27 ; |top_7segment|bin_to_7segment:inst3|out~27 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out~28 ; |top_7segment|bin_to_7segment:inst3|out~28 ; out0             ;
; |top_7segment|bin_to_7segment:inst3|out[6] ; |top_7segment|bin_to_7segment:inst3|out[6] ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out[0] ; |top_7segment|bin_to_7segment:inst2|out[0] ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~1  ; |top_7segment|bin_to_7segment:inst2|out~1  ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~2  ; |top_7segment|bin_to_7segment:inst2|out~2  ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~3  ; |top_7segment|bin_to_7segment:inst2|out~3  ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out[1] ; |top_7segment|bin_to_7segment:inst2|out[1] ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~5  ; |top_7segment|bin_to_7segment:inst2|out~5  ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out[2] ; |top_7segment|bin_to_7segment:inst2|out[2] ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~7  ; |top_7segment|bin_to_7segment:inst2|out~7  ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~8  ; |top_7segment|bin_to_7segment:inst2|out~8  ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~9  ; |top_7segment|bin_to_7segment:inst2|out~9  ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~10 ; |top_7segment|bin_to_7segment:inst2|out~10 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out[3] ; |top_7segment|bin_to_7segment:inst2|out[3] ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~12 ; |top_7segment|bin_to_7segment:inst2|out~12 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~13 ; |top_7segment|bin_to_7segment:inst2|out~13 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out[4] ; |top_7segment|bin_to_7segment:inst2|out[4] ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~15 ; |top_7segment|bin_to_7segment:inst2|out~15 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~16 ; |top_7segment|bin_to_7segment:inst2|out~16 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~17 ; |top_7segment|bin_to_7segment:inst2|out~17 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~18 ; |top_7segment|bin_to_7segment:inst2|out~18 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~19 ; |top_7segment|bin_to_7segment:inst2|out~19 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out[5] ; |top_7segment|bin_to_7segment:inst2|out[5] ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~21 ; |top_7segment|bin_to_7segment:inst2|out~21 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~22 ; |top_7segment|bin_to_7segment:inst2|out~22 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~23 ; |top_7segment|bin_to_7segment:inst2|out~23 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~24 ; |top_7segment|bin_to_7segment:inst2|out~24 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~25 ; |top_7segment|bin_to_7segment:inst2|out~25 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~26 ; |top_7segment|bin_to_7segment:inst2|out~26 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~27 ; |top_7segment|bin_to_7segment:inst2|out~27 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out~28 ; |top_7segment|bin_to_7segment:inst2|out~28 ; out0             ;
; |top_7segment|bin_to_7segment:inst2|out[6] ; |top_7segment|bin_to_7segment:inst2|out[6] ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out[0] ; |top_7segment|bin_to_7segment:inst1|out[0] ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~1  ; |top_7segment|bin_to_7segment:inst1|out~1  ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~2  ; |top_7segment|bin_to_7segment:inst1|out~2  ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~3  ; |top_7segment|bin_to_7segment:inst1|out~3  ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out[1] ; |top_7segment|bin_to_7segment:inst1|out[1] ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~5  ; |top_7segment|bin_to_7segment:inst1|out~5  ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out[2] ; |top_7segment|bin_to_7segment:inst1|out[2] ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~7  ; |top_7segment|bin_to_7segment:inst1|out~7  ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~8  ; |top_7segment|bin_to_7segment:inst1|out~8  ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~9  ; |top_7segment|bin_to_7segment:inst1|out~9  ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~10 ; |top_7segment|bin_to_7segment:inst1|out~10 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out[3] ; |top_7segment|bin_to_7segment:inst1|out[3] ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~12 ; |top_7segment|bin_to_7segment:inst1|out~12 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~13 ; |top_7segment|bin_to_7segment:inst1|out~13 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out[4] ; |top_7segment|bin_to_7segment:inst1|out[4] ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~15 ; |top_7segment|bin_to_7segment:inst1|out~15 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~16 ; |top_7segment|bin_to_7segment:inst1|out~16 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~17 ; |top_7segment|bin_to_7segment:inst1|out~17 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~18 ; |top_7segment|bin_to_7segment:inst1|out~18 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~19 ; |top_7segment|bin_to_7segment:inst1|out~19 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out[5] ; |top_7segment|bin_to_7segment:inst1|out[5] ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~21 ; |top_7segment|bin_to_7segment:inst1|out~21 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~22 ; |top_7segment|bin_to_7segment:inst1|out~22 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~23 ; |top_7segment|bin_to_7segment:inst1|out~23 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~24 ; |top_7segment|bin_to_7segment:inst1|out~24 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~25 ; |top_7segment|bin_to_7segment:inst1|out~25 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~26 ; |top_7segment|bin_to_7segment:inst1|out~26 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~27 ; |top_7segment|bin_to_7segment:inst1|out~27 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out~28 ; |top_7segment|bin_to_7segment:inst1|out~28 ; out0             ;
; |top_7segment|bin_to_7segment:inst1|out[6] ; |top_7segment|bin_to_7segment:inst1|out[6] ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~22 ; |top_7segment|bin_to_7segment:inst0|out~22 ; out0             ;
; |top_7segment|bin_to_7segment:inst0|out~23 ; |top_7segment|bin_to_7segment:inst0|out~23 ; out0             ;
+--------------------------------------------+--------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 18 14:13:45 2024
Info: Command: quartus_sim --simulation_results_format=VWF Lab1_7segment -c Lab1_7segment_qsim
Info (324025): Using vector source file "C:/Users/luan1/OneDrive/Desktop/TKS/Lab1/Waveform_lab1.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      21.95 %
Info (328052): Number of transitions in simulation is 218
Info (324045): Vector file Lab1_7segment_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4440 megabytes
    Info: Processing ended: Mon Mar 18 14:13:46 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


