\hypertarget{struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields}{}\section{\+\_\+hw\+\_\+port\+\_\+dfcr\+:\+:\+\_\+hw\+\_\+port\+\_\+dfcr\+\_\+bitfields Struct Reference}
\label{struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields}\index{\+\_\+hw\+\_\+port\+\_\+dfcr\+::\+\_\+hw\+\_\+port\+\_\+dfcr\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+dfcr\+::\+\_\+hw\+\_\+port\+\_\+dfcr\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields_a7a1e0f51a96ded0dbde58e731143298e}{CS}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields_a2276d06210214e4696e90a25474c6c0b}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 31
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+port\+\_\+dfcr\+::\+\_\+hw\+\_\+port\+\_\+dfcr\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+dfcr\+::\+\_\+hw\+\_\+port\+\_\+dfcr\+\_\+bitfields}!CS@{CS}}
\index{CS@{CS}!\+\_\+hw\+\_\+port\+\_\+dfcr\+::\+\_\+hw\+\_\+port\+\_\+dfcr\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+dfcr\+::\+\_\+hw\+\_\+port\+\_\+dfcr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{CS}{CS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+dfcr\+::\+\_\+hw\+\_\+port\+\_\+dfcr\+\_\+bitfields\+::\+CS}\hypertarget{struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields_a7a1e0f51a96ded0dbde58e731143298e}{}\label{struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields_a7a1e0f51a96ded0dbde58e731143298e}
\mbox{[}0\mbox{]} Clock Source \index{\+\_\+hw\+\_\+port\+\_\+dfcr\+::\+\_\+hw\+\_\+port\+\_\+dfcr\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+dfcr\+::\+\_\+hw\+\_\+port\+\_\+dfcr\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+port\+\_\+dfcr\+::\+\_\+hw\+\_\+port\+\_\+dfcr\+\_\+bitfields@{\+\_\+hw\+\_\+port\+\_\+dfcr\+::\+\_\+hw\+\_\+port\+\_\+dfcr\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+port\+\_\+dfcr\+::\+\_\+hw\+\_\+port\+\_\+dfcr\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields_a2276d06210214e4696e90a25474c6c0b}{}\label{struct__hw__port__dfcr_1_1__hw__port__dfcr__bitfields_a2276d06210214e4696e90a25474c6c0b}
\mbox{[}31\+:1\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+port.\+h\end{DoxyCompactItemize}
