/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] _00_;
  wire [7:0] _01_;
  reg [7:0] _02_;
  wire [16:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [19:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[21] | in_data[10]);
  assign celloutsig_0_4z = ~(in_data[61] | celloutsig_0_2z);
  assign celloutsig_1_8z = ~in_data[164];
  assign celloutsig_1_13z = ~celloutsig_1_5z;
  assign celloutsig_1_5z = ~((celloutsig_1_0z[7] | celloutsig_1_3z) & celloutsig_1_1z);
  assign celloutsig_0_2z = ~((in_data[44] | celloutsig_0_0z) & in_data[41]);
  assign celloutsig_0_10z = celloutsig_0_2z ^ celloutsig_0_5z;
  assign celloutsig_0_3z = { _00_[10:1], celloutsig_0_0z } + { in_data[50:44], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[150:143] + in_data[146:139];
  assign celloutsig_1_4z = { in_data[117:106], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z } + { in_data[164:148], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_4z[17:0], celloutsig_1_3z, celloutsig_1_1z } + { in_data[186:169], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_3z, in_data[164], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_2z } + { in_data[185:182], celloutsig_1_2z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 8'h00;
    else _02_ <= { _00_[1], _01_[6:4], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  reg [16:0] _17_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _17_ <= 17'h00000;
    else _17_ <= in_data[17:1];
  assign { _03_[16], _00_[10:1], _01_[6:4], _03_[2:0] } = _17_;
  assign celloutsig_1_18z = { celloutsig_1_5z, celloutsig_1_0z } == { celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_2z };
  assign celloutsig_0_11z = { _03_[16], _00_[10:4], celloutsig_0_0z, celloutsig_0_2z } != { celloutsig_0_5z, _02_, celloutsig_0_0z };
  assign celloutsig_1_17z = { celloutsig_1_4z[16:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z } != { in_data[175:155], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_4z[9:1], celloutsig_1_1z, celloutsig_1_17z } != { celloutsig_1_6z[14:7], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_5z = ^ { celloutsig_0_3z[4:3], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_1z = ^ in_data[170:162];
  assign celloutsig_1_7z = ^ { celloutsig_1_6z[11:8], celloutsig_1_4z };
  assign celloutsig_1_16z = ^ { celloutsig_1_6z[3:2], in_data[164], celloutsig_1_8z, in_data[164] };
  assign celloutsig_1_11z = celloutsig_1_6z[3:1] ~^ { in_data[150:149], celloutsig_1_2z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z & in_data[145]) | in_data[131]);
  assign _00_[0] = celloutsig_0_0z;
  assign { _01_[7], _01_[3:0] } = { _00_[1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z };
  assign _03_[15:3] = { _00_[10:1], _01_[6:4] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
