============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/XILINX_EXE/TD_5.6/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     13456
   Run Date =   Sun Nov 12 11:03:20 2023

   Run on =     DESKTOP-1HJPLU7
============================================================
RUN-1002 : start command "open_project pwm_demo.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/SF1_MCU.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(88)
HDL-1007 : analyze verilog file ../../al_ip/rom_weight.v
HDL-1007 : analyze verilog file ../../SF1_SOC.v
HDL-1007 : analyze verilog file ../../ahb_pwm.v
HDL-5007 WARNING: identifier 'weight1' is used before its declaration in ../../ahb_pwm.v(360)
HDL-5007 WARNING: identifier 'weight1' is used before its declaration in ../../ahb_pwm.v(361)
HDL-5007 WARNING: identifier 'weight48' is used before its declaration in ../../ahb_pwm.v(362)
HDL-5007 WARNING: identifier 'weight47' is used before its declaration in ../../ahb_pwm.v(363)
HDL-5007 WARNING: identifier 'weight46' is used before its declaration in ../../ahb_pwm.v(364)
HDL-5007 WARNING: identifier 'weight45' is used before its declaration in ../../ahb_pwm.v(365)
HDL-5007 WARNING: identifier 'weight44' is used before its declaration in ../../ahb_pwm.v(366)
HDL-5007 WARNING: identifier 'weight43' is used before its declaration in ../../ahb_pwm.v(367)
HDL-5007 WARNING: identifier 'weight6' is used before its declaration in ../../ahb_pwm.v(368)
HDL-5007 WARNING: identifier 'weight7' is used before its declaration in ../../ahb_pwm.v(369)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../gpio_controler.v
RUN-1001 : Project manager successfully analyzed 6 source files.
RUN-1002 : start command "import_device sf1_6.db -package SF1S60CG121I"
ARC-1001 : Device Initialization.
ARC-1001 : -------------------------------------------------
ARC-1001 :       OPTION       |      IO       |   SETTING   
ARC-1001 : -------------------------------------------------
ARC-1001 :        done        |      B4       |    gpio    
ARC-1001 :        initn       |      A5       |    gpio    
ARC-1001 :       jtagen       |      B7       |    gpio    
ARC-1001 :      programn      |      B5       |  dedicate  
ARC-1001 :   tdi/tms/tck/tdo  |  C4/A6/A7/C5  |  dedicate  
ARC-1001 : -------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/pwm_demo_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model SF1_SOC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_ahb_pwm/I_ahb_clk driven by BUFG (1158 clock/control pins, 1 other pins).
SYN-4019 : Net I_clk_25m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net I_clk_25m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4025 : Tag rtl::Net I_clk_25m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_ahb_pwm/I_ahb_clk as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 2074 instances
RUN-0007 : 894 luts, 1141 seqs, 0 mslices, 0 lslices, 25 pads, 8 brams, 0 dsps
RUN-1001 : There are total 2241 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2092 nets have 2 pins
RUN-1001 : 55 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      2      
RUN-1001 :   No   |  No   |  Yes  |     35      
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |    1104     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    1    |  36   |     1      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 37
PHY-3001 : Initial placement ...
PHY-3001 : design contains 2072 instances, 894 luts, 1141 seqs, 0 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Huge net I_rst_n_dup_1 with 1156 pins
PHY-0007 : Cell area utilization is 19%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 10429, tnet num: 2239, tinst num: 2072, tnode num: 14980, tedge num: 16444.
TMR-2508 : Levelizing timing graph completed, there are 15 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.235655s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (92.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 278313
PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 19%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 184201, overlap = 18
PHY-3002 : Step(2): len = 151581, overlap = 15.75
PHY-3002 : Step(3): len = 102503, overlap = 15.75
PHY-3002 : Step(4): len = 84180.6, overlap = 11.25
PHY-3002 : Step(5): len = 75686.4, overlap = 15.75
PHY-3002 : Step(6): len = 70091.8, overlap = 15.75
PHY-3002 : Step(7): len = 63821.8, overlap = 17.6875
PHY-3002 : Step(8): len = 59509.3, overlap = 21.6875
PHY-3002 : Step(9): len = 53918.7, overlap = 22.5625
PHY-3002 : Step(10): len = 51721.9, overlap = 23.0625
PHY-3002 : Step(11): len = 50916.8, overlap = 25.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.56866e-05
PHY-3002 : Step(12): len = 55955.6, overlap = 23.125
PHY-3002 : Step(13): len = 56925.3, overlap = 23.125
PHY-3002 : Step(14): len = 56544, overlap = 22.875
PHY-3002 : Step(15): len = 54890, overlap = 20.625
PHY-3002 : Step(16): len = 53783.2, overlap = 14.875
PHY-3002 : Step(17): len = 53575.8, overlap = 16.5938
PHY-3002 : Step(18): len = 52123.3, overlap = 18.625
PHY-3002 : Step(19): len = 51346.5, overlap = 18.5938
PHY-3002 : Step(20): len = 51079.1, overlap = 16.4688
PHY-3002 : Step(21): len = 51163.7, overlap = 16.25
PHY-3002 : Step(22): len = 51082.6, overlap = 18.5
PHY-3002 : Step(23): len = 50714.3, overlap = 17.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.13733e-05
PHY-3002 : Step(24): len = 51124, overlap = 15.3125
PHY-3002 : Step(25): len = 51177.5, overlap = 15.25
PHY-3002 : Step(26): len = 51086.9, overlap = 12.3125
PHY-3002 : Step(27): len = 51032.7, overlap = 12
PHY-3002 : Step(28): len = 51300.9, overlap = 9.25
PHY-3002 : Step(29): len = 51674.5, overlap = 11.25
PHY-3002 : Step(30): len = 51798.6, overlap = 11.1875
PHY-3002 : Step(31): len = 51810.3, overlap = 11.125
PHY-3002 : Step(32): len = 51701.1, overlap = 10.5
PHY-3002 : Step(33): len = 51366.8, overlap = 12.8125
PHY-3002 : Step(34): len = 50947, overlap = 10.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000102747
PHY-3002 : Step(35): len = 51644.6, overlap = 10.375
PHY-3002 : Step(36): len = 51746.1, overlap = 10.375
PHY-3002 : Step(37): len = 51708.9, overlap = 5.375
PHY-3002 : Step(38): len = 51743.1, overlap = 5.5
PHY-3002 : Step(39): len = 51987.6, overlap = 5.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006110s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 3
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.045153s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (103.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.3983e-06
PHY-3002 : Step(40): len = 50184.2, overlap = 28.4062
PHY-3002 : Step(41): len = 50581.3, overlap = 30
PHY-3002 : Step(42): len = 45871.8, overlap = 46.1875
PHY-3002 : Step(43): len = 45011, overlap = 58.25
PHY-3002 : Step(44): len = 43123, overlap = 75.0938
PHY-3002 : Step(45): len = 42012.4, overlap = 75.75
PHY-3002 : Step(46): len = 40882.1, overlap = 77.0312
PHY-3002 : Step(47): len = 41424.7, overlap = 77.3125
PHY-3002 : Step(48): len = 41969.4, overlap = 78.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.79661e-06
PHY-3002 : Step(49): len = 40914.6, overlap = 74.9688
PHY-3002 : Step(50): len = 41953.3, overlap = 74.4062
PHY-3002 : Step(51): len = 44051.3, overlap = 71.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.59322e-06
PHY-3002 : Step(52): len = 42438.6, overlap = 64.2812
PHY-3002 : Step(53): len = 44627.3, overlap = 59.875
PHY-3002 : Step(54): len = 47365.7, overlap = 44.125
PHY-3002 : Step(55): len = 43981.5, overlap = 41.375
PHY-3002 : Step(56): len = 43397.3, overlap = 42.3125
PHY-3002 : Step(57): len = 43342.8, overlap = 42.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.91864e-05
PHY-3002 : Step(58): len = 42840.2, overlap = 43.2188
PHY-3002 : Step(59): len = 43051.7, overlap = 43.3438
PHY-3002 : Step(60): len = 44012.7, overlap = 42.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.83729e-05
PHY-3002 : Step(61): len = 44017.8, overlap = 39.4062
PHY-3002 : Step(62): len = 44467.3, overlap = 38.875
PHY-3002 : Step(63): len = 44674.3, overlap = 31.6562
PHY-3002 : Step(64): len = 44346, overlap = 24.9688
PHY-3002 : Step(65): len = 43879.7, overlap = 20.4688
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.045024s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (104.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.95563e-05
PHY-3002 : Step(66): len = 46391.4, overlap = 62.6562
PHY-3002 : Step(67): len = 46993.8, overlap = 61.0312
PHY-3002 : Step(68): len = 44739.7, overlap = 57.0625
PHY-3002 : Step(69): len = 44985.1, overlap = 58.3438
PHY-3002 : Step(70): len = 44455.8, overlap = 57.9688
PHY-3002 : Step(71): len = 44001.3, overlap = 62.8125
PHY-3002 : Step(72): len = 42042.5, overlap = 63.1562
PHY-3002 : Step(73): len = 41865.2, overlap = 66.7812
PHY-3002 : Step(74): len = 40761.4, overlap = 70.75
PHY-3002 : Step(75): len = 40213.2, overlap = 71.8438
PHY-3002 : Step(76): len = 39241, overlap = 75.0312
PHY-3002 : Step(77): len = 39335.6, overlap = 76.1562
PHY-3002 : Step(78): len = 39455.3, overlap = 78
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.91126e-05
PHY-3002 : Step(79): len = 40773.7, overlap = 68.5938
PHY-3002 : Step(80): len = 41470.6, overlap = 66.5625
PHY-3002 : Step(81): len = 41643.2, overlap = 59.5938
PHY-3002 : Step(82): len = 41534.3, overlap = 57.9062
PHY-3002 : Step(83): len = 41279.8, overlap = 57.9062
PHY-3002 : Step(84): len = 41329.8, overlap = 57.0312
PHY-3002 : Step(85): len = 40929.1, overlap = 56.4062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.82252e-05
PHY-3002 : Step(86): len = 41626.4, overlap = 53.1875
PHY-3002 : Step(87): len = 41626.4, overlap = 53.1875
PHY-3002 : Step(88): len = 41045.7, overlap = 52.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000126568
PHY-3002 : Step(89): len = 42299.2, overlap = 47.8438
PHY-3002 : Step(90): len = 42683.6, overlap = 48.0625
PHY-3002 : Step(91): len = 43917.7, overlap = 41
PHY-3002 : Step(92): len = 42969.1, overlap = 42.2188
PHY-3002 : Step(93): len = 42969.1, overlap = 42.2188
PHY-3002 : Step(94): len = 42919.5, overlap = 41.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000253137
PHY-3002 : Step(95): len = 43354.8, overlap = 41.625
PHY-3002 : Step(96): len = 43445, overlap = 41.1875
PHY-3002 : Step(97): len = 44102.7, overlap = 40.5
PHY-3002 : Step(98): len = 44327.9, overlap = 38.8438
PHY-3002 : Step(99): len = 44718.2, overlap = 38.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000506274
PHY-3002 : Step(100): len = 44554.4, overlap = 37.5
PHY-3002 : Step(101): len = 44592.1, overlap = 37.375
PHY-3002 : Step(102): len = 44658.3, overlap = 37.4688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000819151
PHY-3002 : Step(103): len = 44921, overlap = 36.9062
PHY-3002 : Step(104): len = 45079.4, overlap = 36.6562
PHY-3002 : Step(105): len = 46194.3, overlap = 33.4062
PHY-3002 : Step(106): len = 46674.8, overlap = 33.875
PHY-3002 : Step(107): len = 46181.1, overlap = 32.9688
PHY-3002 : Step(108): len = 46082.1, overlap = 32.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00149698
PHY-3002 : Step(109): len = 46168.3, overlap = 33.4375
PHY-3002 : Step(110): len = 46208.9, overlap = 33.1875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 10429, tnet num: 2239, tinst num: 2072, tnode num: 14980, tedge num: 16444.
TMR-2508 : Levelizing timing graph completed, there are 15 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 33.19 peak overflow 1.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/2241.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 71536, over cnt = 327(2%), over = 911, worst = 12
PHY-1001 : End global iterations;  0.188748s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.3%)

PHY-1001 : Congestion index: top1 = 45.90, top5 = 38.27, top10 = 33.73, top15 = 30.82.
PHY-1001 : End incremental global routing;  0.215746s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 2239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.058750s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (79.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.307847s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.5%)

OPT-1001 : Current memory(MB): used = 164, reserve = 136, peak = 164.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1420/2241.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 71536, over cnt = 327(2%), over = 911, worst = 12
PHY-1002 : len = 75528, over cnt = 174(1%), over = 393, worst = 8
PHY-1002 : len = 79016, over cnt = 15(0%), over = 26, worst = 5
PHY-1002 : len = 79256, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 79352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.163872s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.9%)

PHY-1001 : Congestion index: top1 = 40.28, top5 = 36.18, top10 = 33.05, top15 = 30.71.
OPT-1001 : End congestion update;  0.186944s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (91.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2239 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.042169s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.2%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.229212s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.4%)

OPT-1001 : Current memory(MB): used = 165, reserve = 138, peak = 165.
OPT-1001 : End physical optimization;  0.768843s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (99.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 894 LUT to BLE ...
SYN-4008 : Packed 894 LUT and 35 SEQ to BLE.
SYN-4003 : Packing 1106 remaining SEQ's ...
SYN-4005 : Packed 832 SEQ with LUT/SLICE
SYN-4006 : 27 single LUT's are left
SYN-4006 : 274 single SEQ's are left
SYN-4011 : Packing model "SF1_SOC" (AL_USER_NORMAL) with 1168/1277 primitive instances ...
PHY-3001 : End packing;  0.114919s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (108.8%)

PHY-1001 : Populate physical database on model SF1_SOC.
RUN-1001 : There are total 850 instances
RUN-1001 : 405 mslices, 406 lslices, 25 pads, 8 brams, 0 dsps
RUN-1001 : There are total 2206 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2015 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 848 instances, 811 slices, 0 macros(0 instances: 0 mslices 0 lslices)
PHY-3001 : Cell area utilization is 33%
PHY-3001 : After packing: Len = 51490.2, Over = 81.5
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9423, tnet num: 2204, tinst num: 848, tnode num: 12954, tedge num: 14844.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2204 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.295061s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.28521e-05
PHY-3002 : Step(111): len = 48753.7, overlap = 73
PHY-3002 : Step(112): len = 48414.8, overlap = 80.75
PHY-3002 : Step(113): len = 47769.5, overlap = 81
PHY-3002 : Step(114): len = 46821.2, overlap = 83.75
PHY-3002 : Step(115): len = 46142.7, overlap = 91.25
PHY-3002 : Step(116): len = 45556.5, overlap = 92.25
PHY-3002 : Step(117): len = 45473.4, overlap = 90.75
PHY-3002 : Step(118): len = 45489.5, overlap = 89.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.57041e-05
PHY-3002 : Step(119): len = 46247.2, overlap = 85.25
PHY-3002 : Step(120): len = 47096.1, overlap = 83
PHY-3002 : Step(121): len = 47922.3, overlap = 77.75
PHY-3002 : Step(122): len = 47652.8, overlap = 75.25
PHY-3002 : Step(123): len = 47593.4, overlap = 77.75
PHY-3002 : Step(124): len = 47622.7, overlap = 79.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.14082e-05
PHY-3002 : Step(125): len = 48370.8, overlap = 73.25
PHY-3002 : Step(126): len = 48601.5, overlap = 71.5
PHY-3002 : Step(127): len = 48956.4, overlap = 65.25
PHY-3002 : Step(128): len = 49163.7, overlap = 62.5
PHY-3002 : Step(129): len = 49391.5, overlap = 63.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.123442s wall, 0.109375s user + 0.187500s system = 0.296875s CPU (240.5%)

PHY-3001 : Trial Legalized: Len = 56954.2
PHY-3001 : Run with size of 1
PHY-3001 : Cell area utilization is 33%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2204 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.117776s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (106.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.58573e-05
PHY-3002 : Step(130): len = 52052.8, overlap = 38.5
PHY-3002 : Step(131): len = 51295.7, overlap = 51.75
PHY-3002 : Step(132): len = 50448.1, overlap = 54.75
PHY-3002 : Step(133): len = 50102.5, overlap = 58.25
PHY-3002 : Step(134): len = 49861.6, overlap = 58.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000171715
PHY-3002 : Step(135): len = 50197.4, overlap = 56.5
PHY-3002 : Step(136): len = 50518.7, overlap = 55
PHY-3002 : Step(137): len = 50924.9, overlap = 51
PHY-3002 : Step(138): len = 51107.8, overlap = 52.75
PHY-3002 : Step(139): len = 51080.1, overlap = 52.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000343429
PHY-3002 : Step(140): len = 51391.7, overlap = 52.5
PHY-3002 : Step(141): len = 51818.8, overlap = 54.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003767s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 54654.2, Over = 0
PHY-3001 : End spreading;  0.005349s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 54654.2, Over = 0
RUN-1003 : finish command "place" in  4.166886s wall, 7.265625s user + 2.453125s system = 9.718750s CPU (233.2%)

RUN-1004 : used memory is 152 MB, reserved memory is 129 MB, peak memory is 169 MB
RUN-1002 : start command "export_db pwm_demo_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/XILINX_EXE/TD_5.6/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 850 instances
RUN-1001 : 405 mslices, 406 lslices, 25 pads, 8 brams, 0 dsps
RUN-1001 : There are total 2206 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2015 nets have 2 pins
RUN-1001 : 97 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 74 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model SF1_SOC.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 9423, tnet num: 2204, tinst num: 848, tnode num: 12954, tedge num: 14844.
TMR-2508 : Levelizing timing graph completed, there are 13 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 405 mslices, 406 lslices, 25 pads, 8 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 2204 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 80184, over cnt = 275(2%), over = 370, worst = 5
PHY-1002 : len = 81880, over cnt = 94(0%), over = 123, worst = 4
PHY-1002 : len = 83464, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 83544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.273895s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (97.0%)

PHY-1001 : Congestion index: top1 = 41.04, top5 = 36.62, top10 = 33.55, top15 = 31.02.
PHY-1001 : End global routing;  0.309517s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 185, reserve = 158, peak = 185.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net I_clk_25m_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : clock net u_ahb_pwm/I_ahb_clk will be merged with clock u_pll/clk0_buf
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_ahb_pwm/I_ahb_hsize[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 274, reserve = 248, peak = 274.
PHY-1001 : End build detailed router design. 1.365587s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (99.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 18848, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.102474s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (106.7%)

PHY-1001 : Current memory(MB): used = 286, reserve = 260, peak = 286.
PHY-1001 : End phase 1; 0.105005s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (104.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Patch 969 net; 1.383796s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (99.4%)

PHY-1022 : len = 208592, over cnt = 486(0%), over = 498, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 288, reserve = 262, peak = 288.
PHY-1001 : End initial routed; 2.354592s wall, 2.359375s user + 0.015625s system = 2.375000s CPU (100.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2190(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.595527s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (86.6%)

PHY-1001 : Current memory(MB): used = 292, reserve = 267, peak = 292.
PHY-1001 : End phase 2; 2.950181s wall, 2.859375s user + 0.031250s system = 2.890625s CPU (98.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 208592, over cnt = 486(0%), over = 498, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.007383s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 203592, over cnt = 104(0%), over = 104, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.124961s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (95.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 203824, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.305610s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (102.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 204096, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.175687s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (88.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 204120, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.041778s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/2190(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.595460s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (99.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.frac_offset_valid[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_refclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.dsm_rst[0]
PHY-5014 WARNING: Detail route doesn't find pib for u_pll/pll_inst.ssc_en[0]
PHY-1001 : 244 feed throughs used by 82 nets
PHY-1001 : End commit to database; 0.310627s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (100.6%)

PHY-1001 : Current memory(MB): used = 308, reserve = 283, peak = 308.
PHY-1001 : End phase 3; 2.607920s wall, 2.546875s user + 0.000000s system = 2.546875s CPU (97.7%)

PHY-1003 : Routed, final wirelength = 204120
PHY-1001 : Current memory(MB): used = 308, reserve = 283, peak = 308.
PHY-1001 : End export database. 0.009676s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (161.5%)

PHY-1001 : End detail routing;  7.124905s wall, 6.968750s user + 0.031250s system = 7.000000s CPU (98.2%)

RUN-1003 : finish command "route" in  7.764420s wall, 7.578125s user + 0.031250s system = 7.609375s CPU (98.0%)

RUN-1004 : used memory is 279 MB, reserved memory is 254 MB, peak memory is 308 MB
RUN-1002 : start command "report_area -io_info -file pwm_demo_phy.area"
RUN-1001 : standard
***Report Model: SF1_SOC Device: SF1S60CG121I***

IO Statistics
#IO                        19
  #input                    6
  #output                  13
  #inout                    0

Utilization Statistics
#lut                      915   out of   5824   15.71%
#reg                     1141   out of   5824   19.59%
#le                      1189
  #lut only                48   out of   1189    4.04%
  #reg only               274   out of   1189   23.04%
  #lut&reg                867   out of   1189   72.92%
#dsp                        0   out of     10    0.00%
#bram                       8   out of     26   30.77%
  #bram9k                   8
  #fifo9k                   0
#hard-ip                    1
  #mcu                      1   out of      1  100.00%
  #dsc                      0   out of      1    0.00%
  #dsi                      0   out of      2    0.00%
  #psram controller         0   out of      2    0.00%
#pad                       19   out of     55   34.55%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      2   50.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet           Type               DriverType         Driver                  Fanout
#1        u_pll/clk0_buf     GCLK               pll                u_pll/pll_inst.clkc0    817
#2        I_clk_25m_dup_1    GCLK               io                 I_clk_25m_syn_2.di      1


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  I_clk_25m       INPUT         D7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tck      INPUT         C7        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tdi      INPUT         D5        LVCMOS18          N/A          PULLUP      NONE    
  I_jtag_tms      INPUT         D6        LVCMOS18          N/A          PULLUP      NONE    
   I_rst_n        INPUT         J2        LVCMOS18          N/A          PULLUP      NONE    
  I_uart_rx       INPUT         E4        LVCMOS18          N/A          PULLUP      NONE    
  O_jtag_tdo     OUTPUT         C6        LVCMOS18           8            NONE       NONE    
    O_led0       OUTPUT         J5        LVCMOS18           8            NONE       NONE    
    O_led1       OUTPUT         H5        LVCMOS18           8            NONE       NONE    
    O_led2       OUTPUT         G4        LVCMOS18           8            NONE       NONE    
  O_uart_tx      OUTPUT         A4        LVCMOS18           8            NONE       NONE    

Report Hierarchy Area:
+-----------------------------------------------------------------------------+
|Instance    |Module     |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------+
|top         |SF1_SOC    |1189   |915     |0       |1141    |8       |0       |
|  u_SF1_MCU |SF1_MCU    |0      |0       |0       |0       |0       |0       |
|  u_ahb_pwm |ahb_pwm    |1189   |915     |0       |1141    |8       |0       |
|    uut     |rom_weight |0      |0       |0       |0       |8       |0       |
|  u_pll     |pll        |0      |0       |0       |0       |0       |0       |
+-----------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2004  
    #2          2        88   
    #3          3        3    
    #4          4        5    
    #5        5-10       8    
    #6        11-50      72   
    #7       51-100      3    
    #8       101-500     3    
    #9        >500       2    
  Average     2.92            

RUN-1002 : start command "export_db pwm_demo_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid pwm_demo_inst.bid"
RUN-1002 : start command "bitgen -bit pwm_demo.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 848
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 2206, pip num: 20668
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 244
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 650 valid insts, and 51991 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000111000000000000000000
BIT-1004 : Generate bits file pwm_demo.bit.
RUN-1003 : finish command "bitgen -bit pwm_demo.bit" in  2.038236s wall, 10.796875s user + 0.031250s system = 10.828125s CPU (531.2%)

RUN-1004 : used memory is 283 MB, reserved memory is 259 MB, peak memory is 434 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20231112_110320.log"
