* Z:\mnt\design.r\spice\examples\8390.asc
C1 N019 0 50n
C2 N020 0 4.7n Rser=27K Cpar=100p
V1 IN 0 6
R1 N001 N002 4m
C3 N004 N001 .1
M쬞1 IN N009 N001 N001 BSZ100N06LS3
M쬞2 N001 N007 0 0 BSZ100N06LS3
L1 N002 N003 6
R2 N006 OUT 15m
C4 N006 0 50
M쬞3 N006 N010 N003 N003 BSC034N03LS
M쬞4 N003 N008 0 0 BSC034N03LS
C5 N003 N005 .1
R3 N021 0 100K
R4 OUT N014 100K
C6 N012 0 4.7
C7 N015 0 .47
C8 OUT 0 50
XU1 N007 N004 N001 N009 N001 N002 IN N012 N011 MP_01 N015 N015 N018 N006 OUT N017 N013 N019 N014 N020 N021 0 N016 N006 N010 N003 N005 N008 0 LT8390
R5 N015 N018 280K
R6 N018 0 100K
R7 N014 0 9.09K
R8 N013 N012 100K
R9 N011 0 165K
R10 IN N011 383K
Rload OUT 0 10
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 6m startup
.lib LT8390.sub
.backanno
.end
