Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jun  3 14:00:03 2023
| Host         : LAPTOP-QCCN7SPL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file board_timing_summary_routed.rpt -rpx board_timing_summary_routed.rpx -warn_on_violation
| Design       : board
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 34 register/latch pins with no clock driven by root clock pin: cpu_mode_reg/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: cpu_step_reg[0]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: cpu_step_reg[1]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: cpu_step_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: inst_mem/inst_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[1]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[3]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[4]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[5]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[6]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/disp_reg[7]/Q (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: u/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1342 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 51 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 6 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.226        0.000                      0                 4309        0.089        0.000                      0                 4309        3.000        0.000                       0                  1724  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
clk                    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_adjust  {0.000 25.000}       50.000          20.000          
  cpu_clk_clk_adjust   {0.000 100.000}      200.000         5.000           
  uart_clk_clk_adjust  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                      3.000        0.000                       0                     1  
  clkfbout_clk_adjust                                                                                                                                                   47.845        0.000                       0                     3  
  cpu_clk_clk_adjust        32.226        0.000                      0                 4008        0.098        0.000                      0                 4008       13.360        0.000                       0                  1547  
  uart_clk_clk_adjust       93.811        0.000                      0                  301        0.089        0.000                      0                  301       49.020        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_adjust
  To Clock:  clkfbout_clk_adjust

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_adjust
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_adj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y8    clk_adj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_adjust
  To Clock:  cpu_clk_clk_adjust

Setup :            0  Failing Endpoints,  Worst Slack       32.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.226ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.352ns  (logic 23.481ns (34.863%)  route 43.871ns (65.137%))
  Logic Levels:           83  (CARRY4=39 LUT2=2 LUT3=9 LUT4=2 LUT5=10 LUT6=21)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 198.465 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 99.081 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.572    99.081    sys/cpu_clk
    SLICE_X50Y49         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.524    99.605 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.240   100.846    sys/read_pad/num_show_reg[31][0]
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.124   100.970 r  sys/read_pad/led_out_r[7]_i_118/O
                         net (fo=1, routed)           0.471   101.441    sys/read_pad/led_out_r[7]_i_118_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602   102.043 f  sys/read_pad/led_out_r_reg[7]_i_49/O[2]
                         net (fo=7, routed)           0.762   102.804    sys/read_pad/ntl/led10[3]
    SLICE_X53Y50         LUT5 (Prop_lut5_I0_O)        0.301   103.105 f  sys/read_pad/led_out_r[7]_i_26/O
                         net (fo=62, routed)          1.686   104.791    sys/read_pad/led_out_r_reg[7]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.124   104.915 r  sys/read_pad/led_out_r[7]_i_466/O
                         net (fo=3, routed)           0.643   105.558    sys/ntl/number_reg[6][0]
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   106.084 r  sys/ntl/led_out_r_reg[7]_i_2306/CO[3]
                         net (fo=1, routed)           0.000   106.084    sys/ntl/led_out_r_reg[7]_i_2306_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.397 r  sys/ntl/led_out_r_reg[7]_i_2177/O[3]
                         net (fo=2, routed)           0.835   107.232    sys/ntl/led_out_r_reg[7]_i_2177_n_4
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.332   107.564 r  sys/ntl/led_out_r[7]_i_1934/O
                         net (fo=2, routed)           0.616   108.180    sys/ntl/led_out_r[7]_i_1934_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.355   108.535 r  sys/ntl/led_out_r[7]_i_1938/O
                         net (fo=1, routed)           0.000   108.535    sys/ntl/led_out_r[7]_i_1938_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   109.048 r  sys/ntl/led_out_r_reg[7]_i_1526/CO[3]
                         net (fo=1, routed)           0.001   109.048    sys/ntl/led_out_r_reg[7]_i_1526_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.165 r  sys/ntl/led_out_r_reg[7]_i_981/CO[3]
                         net (fo=1, routed)           0.000   109.165    sys/ntl/led_out_r_reg[7]_i_981_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   109.480 r  sys/ntl/led_out_r_reg[7]_i_525/O[3]
                         net (fo=2, routed)           0.711   110.191    sys/ntl/led_out_r_reg[7]_i_525_n_4
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332   110.523 r  sys/ntl/led_out_r[7]_i_215/O
                         net (fo=2, routed)           0.807   111.330    sys/ntl/led_out_r[7]_i_215_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.332   111.662 r  sys/ntl/led_out_r[7]_i_219/O
                         net (fo=1, routed)           0.000   111.662    sys/ntl/led_out_r[7]_i_219_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.194 r  sys/ntl/led_out_r_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000   112.194    sys/ntl/led_out_r_reg[7]_i_94_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   112.433 r  sys/ntl/led_out_r_reg[7]_i_44/O[2]
                         net (fo=10, routed)          0.768   113.201    sys/ntl/led_out_r_reg[7]_i_44_n_5
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834   114.035 r  sys/ntl/led_out_r_reg[7]_i_2135/CO[3]
                         net (fo=1, routed)           0.000   114.035    sys/ntl/led_out_r_reg[7]_i_2135_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.149 r  sys/ntl/led_out_r_reg[7]_i_1895/CO[3]
                         net (fo=1, routed)           0.000   114.149    sys/ntl/led_out_r_reg[7]_i_1895_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.483 r  sys/ntl/led_out_r_reg[7]_i_1487/O[1]
                         net (fo=3, routed)           1.318   115.801    sys/read_pad/number_reg[0]_3[1]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.303   116.104 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.780   116.884    sys/ntl/num_show_reg[11][3]
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   117.269 r  sys/ntl/led_out_r_reg[7]_i_1474/CO[3]
                         net (fo=1, routed)           0.000   117.269    sys/ntl/led_out_r_reg[7]_i_1474_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.383 r  sys/ntl/led_out_r_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000   117.383    sys/ntl/led_out_r_reg[7]_i_919_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.497 r  sys/ntl/led_out_r_reg[7]_i_479/CO[3]
                         net (fo=1, routed)           0.000   117.497    sys/ntl/led_out_r_reg[7]_i_479_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.611 r  sys/ntl/led_out_r_reg[7]_i_186/CO[3]
                         net (fo=1, routed)           0.000   117.611    sys/ntl/led_out_r_reg[7]_i_186_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.725 r  sys/ntl/led_out_r_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000   117.725    sys/ntl/led_out_r_reg[7]_i_83_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.953 r  sys/ntl/led_out_r_reg[7]_i_40/CO[2]
                         net (fo=45, routed)          1.462   119.415    sys/ntl/CO[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I1_O)        0.313   119.728 r  sys/ntl/led_out_r[7]_i_1073/O
                         net (fo=52, routed)          1.905   121.633    sys/ntl/led_out_r[7]_i_1073_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124   121.757 r  sys/ntl/led_out_r[7]_i_2038/O
                         net (fo=1, routed)           0.000   121.757    sys/ntl/led_out_r[7]_i_2038_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.307 r  sys/ntl/led_out_r_reg[7]_i_1724/CO[3]
                         net (fo=1, routed)           0.000   122.307    sys/ntl/led_out_r_reg[7]_i_1724_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.421 r  sys/ntl/led_out_r_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000   122.421    sys/ntl/led_out_r_reg[7]_i_1188_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.535 r  sys/ntl/led_out_r_reg[7]_i_1714/CO[3]
                         net (fo=1, routed)           0.000   122.535    sys/ntl/led_out_r_reg[7]_i_1714_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.649 r  sys/ntl/led_out_r_reg[7]_i_1713/CO[3]
                         net (fo=1, routed)           0.000   122.649    sys/ntl/led_out_r_reg[7]_i_1713_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.983 r  sys/ntl/led_out_r_reg[7]_i_1330/O[1]
                         net (fo=3, routed)           0.633   123.616    sys/ntl/led_out_r_reg[7]_i_1330_n_6
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.303   123.919 r  sys/ntl/led_out_r[7]_i_1163/O
                         net (fo=1, routed)           0.827   124.746    sys/ntl/led_out_r[7]_i_1163_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   125.144 r  sys/ntl/led_out_r_reg[7]_i_711/CO[3]
                         net (fo=1, routed)           0.000   125.144    sys/ntl/led_out_r_reg[7]_i_711_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.478 r  sys/ntl/led_out_r_reg[7]_i_1286/O[1]
                         net (fo=3, routed)           0.740   126.218    sys/ntl/led_out_r_reg[7]_i_1286_n_6
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.303   126.521 r  sys/ntl/led_out_r[7]_i_1284/O
                         net (fo=2, routed)           0.650   127.172    sys/ntl/led_out_r[7]_i_1284_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124   127.296 r  sys/ntl/led_out_r[7]_i_1402/O
                         net (fo=2, routed)           0.563   127.859    sys/ntl/led_out_r[7]_i_1402_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I0_O)        0.124   127.983 r  sys/ntl/led_out_r[7]_i_1406/O
                         net (fo=1, routed)           0.000   127.983    sys/ntl/led_out_r[7]_i_1406_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.515 r  sys/ntl/led_out_r_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000   128.515    sys/ntl/led_out_r_reg[7]_i_880_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   128.828 r  sys/ntl/led_out_r_reg[7]_i_780/O[3]
                         net (fo=22, routed)          0.892   129.720    sys/ntl/led_out_r_reg[7]_i_780_n_4
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.306   130.026 r  sys/ntl/led_out_r[7]_i_1345/O
                         net (fo=1, routed)           0.000   130.026    sys/ntl/led_out_r[7]_i_1345_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.576 r  sys/ntl/led_out_r_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000   130.576    sys/ntl/led_out_r_reg[7]_i_810_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.690 r  sys/ntl/led_out_r_reg[7]_i_325/CO[3]
                         net (fo=1, routed)           0.000   130.690    sys/ntl/led_out_r_reg[7]_i_325_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.024 r  sys/ntl/led_out_r_reg[7]_i_148/O[1]
                         net (fo=3, routed)           0.463   131.487    sys/ntl/led_out_r_reg[7]_i_148_n_6
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.303   131.790 r  sys/ntl/led_out_r[7]_i_328/O
                         net (fo=1, routed)           0.338   132.128    sys/ntl/led_out_r[7]_i_328_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   132.513 r  sys/ntl/led_out_r_reg[7]_i_149/CO[3]
                         net (fo=4, routed)           0.912   133.425    sys/ntl/led_out_r_reg[7]_i_149_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I4_O)        0.124   133.549 r  sys/ntl/led_out_r[7]_i_288/O
                         net (fo=101, routed)         1.514   135.063    sys/ntl/led_out_r[7]_i_288_n_0
    SLICE_X53Y65         LUT3 (Prop_lut3_I1_O)        0.150   135.213 r  sys/ntl/led_out_r[7]_i_876/O
                         net (fo=14, routed)          0.547   135.760    sys/ntl/led_out_r[7]_i_876_n_0
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.326   136.086 r  sys/ntl/led_out_r[7]_i_390/O
                         net (fo=8, routed)           0.589   136.675    sys/ntl/led_out_r[7]_i_390_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124   136.799 r  sys/ntl/led_out_r[7]_i_394/O
                         net (fo=1, routed)           0.000   136.799    sys/ntl/led_out_r[7]_i_394_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   137.223 f  sys/ntl/led_out_r_reg[7]_i_168/O[1]
                         net (fo=4, routed)           1.312   138.535    sys_n_21
    SLICE_X55Y65         LUT3 (Prop_lut3_I2_O)        0.331   138.866 r  led_out_r[7]_i_179/O
                         net (fo=1, routed)           1.185   140.051    led_out_r[7]_i_179_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.326   140.377 r  led_out_r[7]_i_74/O
                         net (fo=1, routed)           0.000   140.377    sys/ntl/number_reg[31]_32[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   140.890 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   140.890    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.205 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.688   141.893    sys/show/number_reg[31]_0[3]
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.307   142.200 r  sys/show/led_out_r[7]_i_1854/O
                         net (fo=1, routed)           0.000   142.200    sys/show/led_out_r[7]_i_1854_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.750 r  sys/show/led_out_r_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000   142.750    sys/show/led_out_r_reg[7]_i_1356_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   143.063 r  sys/show/led_out_r_reg[7]_i_829/O[3]
                         net (fo=3, routed)           0.841   143.904    sys/ntl/number_reg[31]_2[3]
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.306   144.210 r  sys/ntl/led_out_r[7]_i_1291/O
                         net (fo=1, routed)           0.672   144.882    sys/ntl/led_out_r[7]_i_1291_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   145.402 r  sys/ntl/led_out_r_reg[7]_i_768/CO[3]
                         net (fo=1, routed)           0.000   145.402    sys/ntl/led_out_r_reg[7]_i_768_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.519 r  sys/ntl/led_out_r_reg[7]_i_299/CO[3]
                         net (fo=1, routed)           0.000   145.519    sys/ntl/led_out_r_reg[7]_i_299_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.636 r  sys/ntl/led_out_r_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000   145.636    sys/ntl/led_out_r_reg[7]_i_141_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   145.890 f  sys/ntl/led_out_r_reg[7]_i_61/CO[0]
                         net (fo=1, routed)           0.310   146.200    sys/ntl/led_out_r_reg[7]_i_61_n_3
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.367   146.567 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.768   147.335    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.118   147.453 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.054   148.507    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I1_O)        0.354   148.861 r  sys/ntl/led_out_l[7]_i_327/O
                         net (fo=3, routed)           0.525   149.386    sys/ntl/led_out_l[7]_i_327_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.326   149.712 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           1.249   150.960    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I0_O)        0.152   151.112 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           1.000   152.112    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.332   152.444 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.760   153.204    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.124   153.328 r  sys/ntl/led_out_l[7]_i_248/O
                         net (fo=12, routed)          0.638   153.966    sys/ntl/led_out_l[7]_i_248_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124   154.090 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.863   154.953    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124   155.077 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.592   155.669    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.116   155.785 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.845   156.630    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.328   156.958 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.981   157.939    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I3_O)        0.124   158.063 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.537   158.601    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I2_O)        0.124   158.725 r  sys/ntl/led_out_l[7]_i_90/O
                         net (fo=8, routed)           1.369   160.094    sys/ntl/led_out_l[7]_i_90_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I1_O)        0.152   160.246 f  sys/ntl/led_out_l[7]_i_65/O
                         net (fo=2, routed)           0.430   160.676    sys/ntl/led_out_l[7]_i_65_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.332   161.008 r  sys/ntl/led_out_l[7]_i_31/O
                         net (fo=15, routed)          0.780   161.788    sys/ntl/led_out_l[7]_i_31_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124   161.912 f  sys/ntl/led_out_l[7]_i_29/O
                         net (fo=11, routed)          1.029   162.941    sys/ntl/led_out_l[7]_i_29_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124   163.064 f  sys/ntl/led_out_l[7]_i_32/O
                         net (fo=10, routed)          0.767   163.832    sys/ntl/led_out_l[7]_i_32_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I4_O)        0.124   163.956 r  sys/ntl/led_out_l[7]_i_22/O
                         net (fo=13, routed)          1.132   165.088    sys/ntl/led_out_l[7]_i_22_n_0
    SLICE_X60Y64         LUT5 (Prop_lut5_I1_O)        0.146   165.234 r  sys/ntl/led_out_l[5]_i_4/O
                         net (fo=2, routed)           0.871   166.105    sys/show/num_show_reg[31]_2
    SLICE_X55Y61         LUT6 (Prop_lut6_I2_O)        0.328   166.433 r  sys/show/led_out_r[5]_i_1/O
                         net (fo=1, routed)           0.000   166.433    sys/show/led_out_r[5]_i_1_n_0
    SLICE_X55Y61         FDRE                                         r  sys/show/led_out_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.439   198.465    sys/show/cpu_clk
    SLICE_X55Y61         FDRE                                         r  sys/show/led_out_r_reg[5]/C
                         clock pessimism              0.483   198.948    
                         clock uncertainty           -0.318   198.630    
    SLICE_X55Y61         FDRE (Setup_fdre_C_D)        0.029   198.659    sys/show/led_out_r_reg[5]
  -------------------------------------------------------------------
                         required time                        198.659    
                         arrival time                        -166.433    
  -------------------------------------------------------------------
                         slack                                 32.226    

Slack (MET) :             32.311ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.312ns  (logic 23.359ns (34.702%)  route 43.953ns (65.298%))
  Logic Levels:           82  (CARRY4=39 LUT2=2 LUT3=9 LUT4=3 LUT5=9 LUT6=20)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 198.463 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 99.081 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.572    99.081    sys/cpu_clk
    SLICE_X50Y49         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.524    99.605 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.240   100.846    sys/read_pad/num_show_reg[31][0]
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.124   100.970 r  sys/read_pad/led_out_r[7]_i_118/O
                         net (fo=1, routed)           0.471   101.441    sys/read_pad/led_out_r[7]_i_118_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602   102.043 f  sys/read_pad/led_out_r_reg[7]_i_49/O[2]
                         net (fo=7, routed)           0.762   102.804    sys/read_pad/ntl/led10[3]
    SLICE_X53Y50         LUT5 (Prop_lut5_I0_O)        0.301   103.105 f  sys/read_pad/led_out_r[7]_i_26/O
                         net (fo=62, routed)          1.686   104.791    sys/read_pad/led_out_r_reg[7]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.124   104.915 r  sys/read_pad/led_out_r[7]_i_466/O
                         net (fo=3, routed)           0.643   105.558    sys/ntl/number_reg[6][0]
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   106.084 r  sys/ntl/led_out_r_reg[7]_i_2306/CO[3]
                         net (fo=1, routed)           0.000   106.084    sys/ntl/led_out_r_reg[7]_i_2306_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.397 r  sys/ntl/led_out_r_reg[7]_i_2177/O[3]
                         net (fo=2, routed)           0.835   107.232    sys/ntl/led_out_r_reg[7]_i_2177_n_4
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.332   107.564 r  sys/ntl/led_out_r[7]_i_1934/O
                         net (fo=2, routed)           0.616   108.180    sys/ntl/led_out_r[7]_i_1934_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.355   108.535 r  sys/ntl/led_out_r[7]_i_1938/O
                         net (fo=1, routed)           0.000   108.535    sys/ntl/led_out_r[7]_i_1938_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   109.048 r  sys/ntl/led_out_r_reg[7]_i_1526/CO[3]
                         net (fo=1, routed)           0.001   109.048    sys/ntl/led_out_r_reg[7]_i_1526_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.165 r  sys/ntl/led_out_r_reg[7]_i_981/CO[3]
                         net (fo=1, routed)           0.000   109.165    sys/ntl/led_out_r_reg[7]_i_981_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   109.480 r  sys/ntl/led_out_r_reg[7]_i_525/O[3]
                         net (fo=2, routed)           0.711   110.191    sys/ntl/led_out_r_reg[7]_i_525_n_4
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332   110.523 r  sys/ntl/led_out_r[7]_i_215/O
                         net (fo=2, routed)           0.807   111.330    sys/ntl/led_out_r[7]_i_215_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.332   111.662 r  sys/ntl/led_out_r[7]_i_219/O
                         net (fo=1, routed)           0.000   111.662    sys/ntl/led_out_r[7]_i_219_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.194 r  sys/ntl/led_out_r_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000   112.194    sys/ntl/led_out_r_reg[7]_i_94_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   112.433 r  sys/ntl/led_out_r_reg[7]_i_44/O[2]
                         net (fo=10, routed)          0.768   113.201    sys/ntl/led_out_r_reg[7]_i_44_n_5
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834   114.035 r  sys/ntl/led_out_r_reg[7]_i_2135/CO[3]
                         net (fo=1, routed)           0.000   114.035    sys/ntl/led_out_r_reg[7]_i_2135_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.149 r  sys/ntl/led_out_r_reg[7]_i_1895/CO[3]
                         net (fo=1, routed)           0.000   114.149    sys/ntl/led_out_r_reg[7]_i_1895_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.483 r  sys/ntl/led_out_r_reg[7]_i_1487/O[1]
                         net (fo=3, routed)           1.318   115.801    sys/read_pad/number_reg[0]_3[1]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.303   116.104 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.780   116.884    sys/ntl/num_show_reg[11][3]
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   117.269 r  sys/ntl/led_out_r_reg[7]_i_1474/CO[3]
                         net (fo=1, routed)           0.000   117.269    sys/ntl/led_out_r_reg[7]_i_1474_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.383 r  sys/ntl/led_out_r_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000   117.383    sys/ntl/led_out_r_reg[7]_i_919_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.497 r  sys/ntl/led_out_r_reg[7]_i_479/CO[3]
                         net (fo=1, routed)           0.000   117.497    sys/ntl/led_out_r_reg[7]_i_479_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.611 r  sys/ntl/led_out_r_reg[7]_i_186/CO[3]
                         net (fo=1, routed)           0.000   117.611    sys/ntl/led_out_r_reg[7]_i_186_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.725 r  sys/ntl/led_out_r_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000   117.725    sys/ntl/led_out_r_reg[7]_i_83_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.953 r  sys/ntl/led_out_r_reg[7]_i_40/CO[2]
                         net (fo=45, routed)          1.462   119.415    sys/ntl/CO[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I1_O)        0.313   119.728 r  sys/ntl/led_out_r[7]_i_1073/O
                         net (fo=52, routed)          1.905   121.633    sys/ntl/led_out_r[7]_i_1073_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124   121.757 r  sys/ntl/led_out_r[7]_i_2038/O
                         net (fo=1, routed)           0.000   121.757    sys/ntl/led_out_r[7]_i_2038_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.307 r  sys/ntl/led_out_r_reg[7]_i_1724/CO[3]
                         net (fo=1, routed)           0.000   122.307    sys/ntl/led_out_r_reg[7]_i_1724_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.421 r  sys/ntl/led_out_r_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000   122.421    sys/ntl/led_out_r_reg[7]_i_1188_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.535 r  sys/ntl/led_out_r_reg[7]_i_1714/CO[3]
                         net (fo=1, routed)           0.000   122.535    sys/ntl/led_out_r_reg[7]_i_1714_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.649 r  sys/ntl/led_out_r_reg[7]_i_1713/CO[3]
                         net (fo=1, routed)           0.000   122.649    sys/ntl/led_out_r_reg[7]_i_1713_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.983 r  sys/ntl/led_out_r_reg[7]_i_1330/O[1]
                         net (fo=3, routed)           0.633   123.616    sys/ntl/led_out_r_reg[7]_i_1330_n_6
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.303   123.919 r  sys/ntl/led_out_r[7]_i_1163/O
                         net (fo=1, routed)           0.827   124.746    sys/ntl/led_out_r[7]_i_1163_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   125.144 r  sys/ntl/led_out_r_reg[7]_i_711/CO[3]
                         net (fo=1, routed)           0.000   125.144    sys/ntl/led_out_r_reg[7]_i_711_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.478 r  sys/ntl/led_out_r_reg[7]_i_1286/O[1]
                         net (fo=3, routed)           0.740   126.218    sys/ntl/led_out_r_reg[7]_i_1286_n_6
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.303   126.521 r  sys/ntl/led_out_r[7]_i_1284/O
                         net (fo=2, routed)           0.650   127.172    sys/ntl/led_out_r[7]_i_1284_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124   127.296 r  sys/ntl/led_out_r[7]_i_1402/O
                         net (fo=2, routed)           0.563   127.859    sys/ntl/led_out_r[7]_i_1402_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I0_O)        0.124   127.983 r  sys/ntl/led_out_r[7]_i_1406/O
                         net (fo=1, routed)           0.000   127.983    sys/ntl/led_out_r[7]_i_1406_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.515 r  sys/ntl/led_out_r_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000   128.515    sys/ntl/led_out_r_reg[7]_i_880_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   128.828 r  sys/ntl/led_out_r_reg[7]_i_780/O[3]
                         net (fo=22, routed)          0.892   129.720    sys/ntl/led_out_r_reg[7]_i_780_n_4
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.306   130.026 r  sys/ntl/led_out_r[7]_i_1345/O
                         net (fo=1, routed)           0.000   130.026    sys/ntl/led_out_r[7]_i_1345_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.576 r  sys/ntl/led_out_r_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000   130.576    sys/ntl/led_out_r_reg[7]_i_810_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.690 r  sys/ntl/led_out_r_reg[7]_i_325/CO[3]
                         net (fo=1, routed)           0.000   130.690    sys/ntl/led_out_r_reg[7]_i_325_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.024 r  sys/ntl/led_out_r_reg[7]_i_148/O[1]
                         net (fo=3, routed)           0.463   131.487    sys/ntl/led_out_r_reg[7]_i_148_n_6
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.303   131.790 r  sys/ntl/led_out_r[7]_i_328/O
                         net (fo=1, routed)           0.338   132.128    sys/ntl/led_out_r[7]_i_328_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   132.513 r  sys/ntl/led_out_r_reg[7]_i_149/CO[3]
                         net (fo=4, routed)           0.912   133.425    sys/ntl/led_out_r_reg[7]_i_149_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I4_O)        0.124   133.549 r  sys/ntl/led_out_r[7]_i_288/O
                         net (fo=101, routed)         1.514   135.063    sys/ntl/led_out_r[7]_i_288_n_0
    SLICE_X53Y65         LUT3 (Prop_lut3_I1_O)        0.150   135.213 r  sys/ntl/led_out_r[7]_i_876/O
                         net (fo=14, routed)          0.547   135.760    sys/ntl/led_out_r[7]_i_876_n_0
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.326   136.086 r  sys/ntl/led_out_r[7]_i_390/O
                         net (fo=8, routed)           0.589   136.675    sys/ntl/led_out_r[7]_i_390_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124   136.799 r  sys/ntl/led_out_r[7]_i_394/O
                         net (fo=1, routed)           0.000   136.799    sys/ntl/led_out_r[7]_i_394_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   137.223 f  sys/ntl/led_out_r_reg[7]_i_168/O[1]
                         net (fo=4, routed)           1.312   138.535    sys_n_21
    SLICE_X55Y65         LUT3 (Prop_lut3_I2_O)        0.331   138.866 r  led_out_r[7]_i_179/O
                         net (fo=1, routed)           1.185   140.051    led_out_r[7]_i_179_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.326   140.377 r  led_out_r[7]_i_74/O
                         net (fo=1, routed)           0.000   140.377    sys/ntl/number_reg[31]_32[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   140.890 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   140.890    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.205 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.688   141.893    sys/show/number_reg[31]_0[3]
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.307   142.200 r  sys/show/led_out_r[7]_i_1854/O
                         net (fo=1, routed)           0.000   142.200    sys/show/led_out_r[7]_i_1854_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.750 r  sys/show/led_out_r_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000   142.750    sys/show/led_out_r_reg[7]_i_1356_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   143.063 r  sys/show/led_out_r_reg[7]_i_829/O[3]
                         net (fo=3, routed)           0.841   143.904    sys/ntl/number_reg[31]_2[3]
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.306   144.210 r  sys/ntl/led_out_r[7]_i_1291/O
                         net (fo=1, routed)           0.672   144.882    sys/ntl/led_out_r[7]_i_1291_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   145.402 r  sys/ntl/led_out_r_reg[7]_i_768/CO[3]
                         net (fo=1, routed)           0.000   145.402    sys/ntl/led_out_r_reg[7]_i_768_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.519 r  sys/ntl/led_out_r_reg[7]_i_299/CO[3]
                         net (fo=1, routed)           0.000   145.519    sys/ntl/led_out_r_reg[7]_i_299_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.636 r  sys/ntl/led_out_r_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000   145.636    sys/ntl/led_out_r_reg[7]_i_141_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   145.890 f  sys/ntl/led_out_r_reg[7]_i_61/CO[0]
                         net (fo=1, routed)           0.310   146.200    sys/ntl/led_out_r_reg[7]_i_61_n_3
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.367   146.567 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.768   147.335    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.118   147.453 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.054   148.507    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I1_O)        0.354   148.861 r  sys/ntl/led_out_l[7]_i_327/O
                         net (fo=3, routed)           0.525   149.386    sys/ntl/led_out_l[7]_i_327_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.326   149.712 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           1.249   150.960    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I0_O)        0.152   151.112 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           1.000   152.112    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.332   152.444 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.760   153.204    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.124   153.328 r  sys/ntl/led_out_l[7]_i_248/O
                         net (fo=12, routed)          0.638   153.966    sys/ntl/led_out_l[7]_i_248_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124   154.090 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.863   154.953    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124   155.077 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.592   155.669    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.116   155.785 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.845   156.630    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.328   156.958 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.819   157.777    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124   157.901 f  sys/ntl/led_out_l[7]_i_120/O
                         net (fo=10, routed)          1.026   158.927    sys/ntl/led_out_l[7]_i_120_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124   159.051 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=7, routed)           0.845   159.897    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I3_O)        0.124   160.021 r  sys/ntl/led_out_l[7]_i_79/O
                         net (fo=11, routed)          1.517   161.538    sys/ntl/led_out_l[7]_i_79_n_0
    SLICE_X62Y73         LUT3 (Prop_lut3_I1_O)        0.150   161.688 r  sys/ntl/led_out_l[5]_i_13/O
                         net (fo=1, routed)           0.851   162.539    sys/ntl/led_out_l[5]_i_13_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.326   162.865 r  sys/ntl/led_out_l[5]_i_9/O
                         net (fo=17, routed)          1.144   164.009    sys/ntl/led_out_l[5]_i_9_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I0_O)        0.124   164.133 f  sys/ntl/led_out_l[7]_i_23/O
                         net (fo=6, routed)           1.055   165.188    sys/ntl/led_out_l[7]_i_23_n_0
    SLICE_X58Y66         LUT4 (Prop_lut4_I2_O)        0.152   165.340 r  sys/ntl/led_out_r[2]_i_4/O
                         net (fo=1, routed)           0.722   166.062    sys/show/num_show_reg[31]_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I2_O)        0.332   166.394 r  sys/show/led_out_r[2]_i_1/O
                         net (fo=1, routed)           0.000   166.394    sys/show/led_out_r[2]_i_1_n_0
    SLICE_X54Y63         FDRE                                         r  sys/show/led_out_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.437   198.463    sys/show/cpu_clk
    SLICE_X54Y63         FDRE                                         r  sys/show/led_out_r_reg[2]/C
                         clock pessimism              0.483   198.946    
                         clock uncertainty           -0.318   198.628    
    SLICE_X54Y63         FDRE (Setup_fdre_C_D)        0.077   198.705    sys/show/led_out_r_reg[2]
  -------------------------------------------------------------------
                         required time                        198.705    
                         arrival time                        -166.394    
  -------------------------------------------------------------------
                         slack                                 32.311    

Slack (MET) :             32.349ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_l_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.296ns  (logic 23.249ns (34.548%)  route 44.047ns (65.452%))
  Logic Levels:           83  (CARRY4=39 LUT2=3 LUT3=8 LUT4=2 LUT5=9 LUT6=22)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 198.530 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 99.081 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.572    99.081    sys/cpu_clk
    SLICE_X50Y49         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.524    99.605 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.240   100.846    sys/read_pad/num_show_reg[31][0]
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.124   100.970 r  sys/read_pad/led_out_r[7]_i_118/O
                         net (fo=1, routed)           0.471   101.441    sys/read_pad/led_out_r[7]_i_118_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602   102.043 f  sys/read_pad/led_out_r_reg[7]_i_49/O[2]
                         net (fo=7, routed)           0.762   102.804    sys/read_pad/ntl/led10[3]
    SLICE_X53Y50         LUT5 (Prop_lut5_I0_O)        0.301   103.105 f  sys/read_pad/led_out_r[7]_i_26/O
                         net (fo=62, routed)          1.686   104.791    sys/read_pad/led_out_r_reg[7]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.124   104.915 r  sys/read_pad/led_out_r[7]_i_466/O
                         net (fo=3, routed)           0.643   105.558    sys/ntl/number_reg[6][0]
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   106.084 r  sys/ntl/led_out_r_reg[7]_i_2306/CO[3]
                         net (fo=1, routed)           0.000   106.084    sys/ntl/led_out_r_reg[7]_i_2306_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.397 r  sys/ntl/led_out_r_reg[7]_i_2177/O[3]
                         net (fo=2, routed)           0.835   107.232    sys/ntl/led_out_r_reg[7]_i_2177_n_4
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.332   107.564 r  sys/ntl/led_out_r[7]_i_1934/O
                         net (fo=2, routed)           0.616   108.180    sys/ntl/led_out_r[7]_i_1934_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.355   108.535 r  sys/ntl/led_out_r[7]_i_1938/O
                         net (fo=1, routed)           0.000   108.535    sys/ntl/led_out_r[7]_i_1938_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   109.048 r  sys/ntl/led_out_r_reg[7]_i_1526/CO[3]
                         net (fo=1, routed)           0.001   109.048    sys/ntl/led_out_r_reg[7]_i_1526_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.165 r  sys/ntl/led_out_r_reg[7]_i_981/CO[3]
                         net (fo=1, routed)           0.000   109.165    sys/ntl/led_out_r_reg[7]_i_981_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   109.480 r  sys/ntl/led_out_r_reg[7]_i_525/O[3]
                         net (fo=2, routed)           0.711   110.191    sys/ntl/led_out_r_reg[7]_i_525_n_4
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332   110.523 r  sys/ntl/led_out_r[7]_i_215/O
                         net (fo=2, routed)           0.807   111.330    sys/ntl/led_out_r[7]_i_215_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.332   111.662 r  sys/ntl/led_out_r[7]_i_219/O
                         net (fo=1, routed)           0.000   111.662    sys/ntl/led_out_r[7]_i_219_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.194 r  sys/ntl/led_out_r_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000   112.194    sys/ntl/led_out_r_reg[7]_i_94_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   112.433 r  sys/ntl/led_out_r_reg[7]_i_44/O[2]
                         net (fo=10, routed)          0.768   113.201    sys/ntl/led_out_r_reg[7]_i_44_n_5
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834   114.035 r  sys/ntl/led_out_r_reg[7]_i_2135/CO[3]
                         net (fo=1, routed)           0.000   114.035    sys/ntl/led_out_r_reg[7]_i_2135_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.149 r  sys/ntl/led_out_r_reg[7]_i_1895/CO[3]
                         net (fo=1, routed)           0.000   114.149    sys/ntl/led_out_r_reg[7]_i_1895_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.483 r  sys/ntl/led_out_r_reg[7]_i_1487/O[1]
                         net (fo=3, routed)           1.318   115.801    sys/read_pad/number_reg[0]_3[1]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.303   116.104 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.780   116.884    sys/ntl/num_show_reg[11][3]
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   117.269 r  sys/ntl/led_out_r_reg[7]_i_1474/CO[3]
                         net (fo=1, routed)           0.000   117.269    sys/ntl/led_out_r_reg[7]_i_1474_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.383 r  sys/ntl/led_out_r_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000   117.383    sys/ntl/led_out_r_reg[7]_i_919_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.497 r  sys/ntl/led_out_r_reg[7]_i_479/CO[3]
                         net (fo=1, routed)           0.000   117.497    sys/ntl/led_out_r_reg[7]_i_479_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.611 r  sys/ntl/led_out_r_reg[7]_i_186/CO[3]
                         net (fo=1, routed)           0.000   117.611    sys/ntl/led_out_r_reg[7]_i_186_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.725 r  sys/ntl/led_out_r_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000   117.725    sys/ntl/led_out_r_reg[7]_i_83_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.953 r  sys/ntl/led_out_r_reg[7]_i_40/CO[2]
                         net (fo=45, routed)          1.462   119.415    sys/ntl/CO[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I1_O)        0.313   119.728 r  sys/ntl/led_out_r[7]_i_1073/O
                         net (fo=52, routed)          1.905   121.633    sys/ntl/led_out_r[7]_i_1073_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124   121.757 r  sys/ntl/led_out_r[7]_i_2038/O
                         net (fo=1, routed)           0.000   121.757    sys/ntl/led_out_r[7]_i_2038_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.307 r  sys/ntl/led_out_r_reg[7]_i_1724/CO[3]
                         net (fo=1, routed)           0.000   122.307    sys/ntl/led_out_r_reg[7]_i_1724_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.421 r  sys/ntl/led_out_r_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000   122.421    sys/ntl/led_out_r_reg[7]_i_1188_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.535 r  sys/ntl/led_out_r_reg[7]_i_1714/CO[3]
                         net (fo=1, routed)           0.000   122.535    sys/ntl/led_out_r_reg[7]_i_1714_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.649 r  sys/ntl/led_out_r_reg[7]_i_1713/CO[3]
                         net (fo=1, routed)           0.000   122.649    sys/ntl/led_out_r_reg[7]_i_1713_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.983 r  sys/ntl/led_out_r_reg[7]_i_1330/O[1]
                         net (fo=3, routed)           0.633   123.616    sys/ntl/led_out_r_reg[7]_i_1330_n_6
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.303   123.919 r  sys/ntl/led_out_r[7]_i_1163/O
                         net (fo=1, routed)           0.827   124.746    sys/ntl/led_out_r[7]_i_1163_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   125.144 r  sys/ntl/led_out_r_reg[7]_i_711/CO[3]
                         net (fo=1, routed)           0.000   125.144    sys/ntl/led_out_r_reg[7]_i_711_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.478 r  sys/ntl/led_out_r_reg[7]_i_1286/O[1]
                         net (fo=3, routed)           0.740   126.218    sys/ntl/led_out_r_reg[7]_i_1286_n_6
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.303   126.521 r  sys/ntl/led_out_r[7]_i_1284/O
                         net (fo=2, routed)           0.650   127.172    sys/ntl/led_out_r[7]_i_1284_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124   127.296 r  sys/ntl/led_out_r[7]_i_1402/O
                         net (fo=2, routed)           0.563   127.859    sys/ntl/led_out_r[7]_i_1402_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I0_O)        0.124   127.983 r  sys/ntl/led_out_r[7]_i_1406/O
                         net (fo=1, routed)           0.000   127.983    sys/ntl/led_out_r[7]_i_1406_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.515 r  sys/ntl/led_out_r_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000   128.515    sys/ntl/led_out_r_reg[7]_i_880_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   128.828 r  sys/ntl/led_out_r_reg[7]_i_780/O[3]
                         net (fo=22, routed)          0.892   129.720    sys/ntl/led_out_r_reg[7]_i_780_n_4
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.306   130.026 r  sys/ntl/led_out_r[7]_i_1345/O
                         net (fo=1, routed)           0.000   130.026    sys/ntl/led_out_r[7]_i_1345_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.576 r  sys/ntl/led_out_r_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000   130.576    sys/ntl/led_out_r_reg[7]_i_810_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.690 r  sys/ntl/led_out_r_reg[7]_i_325/CO[3]
                         net (fo=1, routed)           0.000   130.690    sys/ntl/led_out_r_reg[7]_i_325_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.024 r  sys/ntl/led_out_r_reg[7]_i_148/O[1]
                         net (fo=3, routed)           0.463   131.487    sys/ntl/led_out_r_reg[7]_i_148_n_6
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.303   131.790 r  sys/ntl/led_out_r[7]_i_328/O
                         net (fo=1, routed)           0.338   132.128    sys/ntl/led_out_r[7]_i_328_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   132.513 r  sys/ntl/led_out_r_reg[7]_i_149/CO[3]
                         net (fo=4, routed)           0.912   133.425    sys/ntl/led_out_r_reg[7]_i_149_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I4_O)        0.124   133.549 r  sys/ntl/led_out_r[7]_i_288/O
                         net (fo=101, routed)         1.514   135.063    sys/ntl/led_out_r[7]_i_288_n_0
    SLICE_X53Y65         LUT3 (Prop_lut3_I1_O)        0.150   135.213 r  sys/ntl/led_out_r[7]_i_876/O
                         net (fo=14, routed)          0.547   135.760    sys/ntl/led_out_r[7]_i_876_n_0
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.326   136.086 r  sys/ntl/led_out_r[7]_i_390/O
                         net (fo=8, routed)           0.589   136.675    sys/ntl/led_out_r[7]_i_390_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124   136.799 r  sys/ntl/led_out_r[7]_i_394/O
                         net (fo=1, routed)           0.000   136.799    sys/ntl/led_out_r[7]_i_394_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   137.223 f  sys/ntl/led_out_r_reg[7]_i_168/O[1]
                         net (fo=4, routed)           1.312   138.535    sys_n_21
    SLICE_X55Y65         LUT3 (Prop_lut3_I2_O)        0.331   138.866 r  led_out_r[7]_i_179/O
                         net (fo=1, routed)           1.185   140.051    led_out_r[7]_i_179_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.326   140.377 r  led_out_r[7]_i_74/O
                         net (fo=1, routed)           0.000   140.377    sys/ntl/number_reg[31]_32[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   140.890 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   140.890    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.205 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.688   141.893    sys/show/number_reg[31]_0[3]
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.307   142.200 r  sys/show/led_out_r[7]_i_1854/O
                         net (fo=1, routed)           0.000   142.200    sys/show/led_out_r[7]_i_1854_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.750 r  sys/show/led_out_r_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000   142.750    sys/show/led_out_r_reg[7]_i_1356_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   143.063 r  sys/show/led_out_r_reg[7]_i_829/O[3]
                         net (fo=3, routed)           0.841   143.904    sys/ntl/number_reg[31]_2[3]
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.306   144.210 r  sys/ntl/led_out_r[7]_i_1291/O
                         net (fo=1, routed)           0.672   144.882    sys/ntl/led_out_r[7]_i_1291_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   145.402 r  sys/ntl/led_out_r_reg[7]_i_768/CO[3]
                         net (fo=1, routed)           0.000   145.402    sys/ntl/led_out_r_reg[7]_i_768_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.519 r  sys/ntl/led_out_r_reg[7]_i_299/CO[3]
                         net (fo=1, routed)           0.000   145.519    sys/ntl/led_out_r_reg[7]_i_299_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.636 r  sys/ntl/led_out_r_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000   145.636    sys/ntl/led_out_r_reg[7]_i_141_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   145.890 f  sys/ntl/led_out_r_reg[7]_i_61/CO[0]
                         net (fo=1, routed)           0.310   146.200    sys/ntl/led_out_r_reg[7]_i_61_n_3
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.367   146.567 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.768   147.335    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.118   147.453 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.054   148.507    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I1_O)        0.354   148.861 r  sys/ntl/led_out_l[7]_i_327/O
                         net (fo=3, routed)           0.525   149.386    sys/ntl/led_out_l[7]_i_327_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.326   149.712 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           1.249   150.960    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I0_O)        0.152   151.112 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           1.000   152.112    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.332   152.444 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.760   153.204    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.124   153.328 r  sys/ntl/led_out_l[7]_i_248/O
                         net (fo=12, routed)          0.638   153.966    sys/ntl/led_out_l[7]_i_248_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124   154.090 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.863   154.953    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124   155.077 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.592   155.669    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.116   155.785 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.845   156.630    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.328   156.958 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.819   157.777    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124   157.901 f  sys/ntl/led_out_l[7]_i_120/O
                         net (fo=10, routed)          1.026   158.927    sys/ntl/led_out_l[7]_i_120_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124   159.051 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=7, routed)           0.608   159.660    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I2_O)        0.124   159.784 r  sys/ntl/led_out_l[7]_i_85/O
                         net (fo=10, routed)          0.879   160.662    sys/ntl/led_out_l[7]_i_85_n_0
    SLICE_X62Y77         LUT2 (Prop_lut2_I1_O)        0.152   160.814 r  sys/ntl/led_out_l[7]_i_82/O
                         net (fo=1, routed)           0.664   161.478    sys/ntl/led_out_l[7]_i_82_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I3_O)        0.326   161.804 r  sys/ntl/led_out_l[7]_i_50/O
                         net (fo=14, routed)          1.035   162.839    sys/ntl/led_out_l[7]_i_50_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I0_O)        0.124   162.963 r  sys/ntl/led_out_l[7]_i_49/O
                         net (fo=6, routed)           1.219   164.182    sys/ntl/led_out_l[7]_i_49_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I0_O)        0.124   164.306 f  sys/ntl/led_out_l[7]_i_20/O
                         net (fo=7, routed)           1.245   165.551    sys/ntl/led_out_l[7]_i_20_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   165.675 r  sys/ntl/led_out_l[6]_i_4/O
                         net (fo=1, routed)           0.578   166.253    sys/ntl/led_out_l[6]_i_4_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I4_O)        0.124   166.377 r  sys/ntl/led_out_l[6]_i_1/O
                         net (fo=1, routed)           0.000   166.377    sys/show/p_reg[1]_8[6]
    SLICE_X62Y64         FDRE                                         r  sys/show/led_out_l_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.504   198.530    sys/show/cpu_clk
    SLICE_X62Y64         FDRE                                         r  sys/show/led_out_l_reg[6]/C
                         clock pessimism              0.483   199.013    
                         clock uncertainty           -0.318   198.695    
    SLICE_X62Y64         FDRE (Setup_fdre_C_D)        0.031   198.726    sys/show/led_out_l_reg[6]
  -------------------------------------------------------------------
                         required time                        198.726    
                         arrival time                        -166.377    
  -------------------------------------------------------------------
                         slack                                 32.349    

Slack (MET) :             32.392ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.234ns  (logic 23.255ns (34.588%)  route 43.979ns (65.412%))
  Logic Levels:           83  (CARRY4=39 LUT2=2 LUT3=9 LUT4=2 LUT5=9 LUT6=22)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 198.466 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 99.081 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.572    99.081    sys/cpu_clk
    SLICE_X50Y49         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.524    99.605 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.240   100.846    sys/read_pad/num_show_reg[31][0]
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.124   100.970 r  sys/read_pad/led_out_r[7]_i_118/O
                         net (fo=1, routed)           0.471   101.441    sys/read_pad/led_out_r[7]_i_118_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602   102.043 f  sys/read_pad/led_out_r_reg[7]_i_49/O[2]
                         net (fo=7, routed)           0.762   102.804    sys/read_pad/ntl/led10[3]
    SLICE_X53Y50         LUT5 (Prop_lut5_I0_O)        0.301   103.105 f  sys/read_pad/led_out_r[7]_i_26/O
                         net (fo=62, routed)          1.686   104.791    sys/read_pad/led_out_r_reg[7]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.124   104.915 r  sys/read_pad/led_out_r[7]_i_466/O
                         net (fo=3, routed)           0.643   105.558    sys/ntl/number_reg[6][0]
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   106.084 r  sys/ntl/led_out_r_reg[7]_i_2306/CO[3]
                         net (fo=1, routed)           0.000   106.084    sys/ntl/led_out_r_reg[7]_i_2306_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.397 r  sys/ntl/led_out_r_reg[7]_i_2177/O[3]
                         net (fo=2, routed)           0.835   107.232    sys/ntl/led_out_r_reg[7]_i_2177_n_4
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.332   107.564 r  sys/ntl/led_out_r[7]_i_1934/O
                         net (fo=2, routed)           0.616   108.180    sys/ntl/led_out_r[7]_i_1934_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.355   108.535 r  sys/ntl/led_out_r[7]_i_1938/O
                         net (fo=1, routed)           0.000   108.535    sys/ntl/led_out_r[7]_i_1938_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   109.048 r  sys/ntl/led_out_r_reg[7]_i_1526/CO[3]
                         net (fo=1, routed)           0.001   109.048    sys/ntl/led_out_r_reg[7]_i_1526_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.165 r  sys/ntl/led_out_r_reg[7]_i_981/CO[3]
                         net (fo=1, routed)           0.000   109.165    sys/ntl/led_out_r_reg[7]_i_981_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   109.480 r  sys/ntl/led_out_r_reg[7]_i_525/O[3]
                         net (fo=2, routed)           0.711   110.191    sys/ntl/led_out_r_reg[7]_i_525_n_4
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332   110.523 r  sys/ntl/led_out_r[7]_i_215/O
                         net (fo=2, routed)           0.807   111.330    sys/ntl/led_out_r[7]_i_215_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.332   111.662 r  sys/ntl/led_out_r[7]_i_219/O
                         net (fo=1, routed)           0.000   111.662    sys/ntl/led_out_r[7]_i_219_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.194 r  sys/ntl/led_out_r_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000   112.194    sys/ntl/led_out_r_reg[7]_i_94_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   112.433 r  sys/ntl/led_out_r_reg[7]_i_44/O[2]
                         net (fo=10, routed)          0.768   113.201    sys/ntl/led_out_r_reg[7]_i_44_n_5
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834   114.035 r  sys/ntl/led_out_r_reg[7]_i_2135/CO[3]
                         net (fo=1, routed)           0.000   114.035    sys/ntl/led_out_r_reg[7]_i_2135_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.149 r  sys/ntl/led_out_r_reg[7]_i_1895/CO[3]
                         net (fo=1, routed)           0.000   114.149    sys/ntl/led_out_r_reg[7]_i_1895_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.483 r  sys/ntl/led_out_r_reg[7]_i_1487/O[1]
                         net (fo=3, routed)           1.318   115.801    sys/read_pad/number_reg[0]_3[1]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.303   116.104 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.780   116.884    sys/ntl/num_show_reg[11][3]
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   117.269 r  sys/ntl/led_out_r_reg[7]_i_1474/CO[3]
                         net (fo=1, routed)           0.000   117.269    sys/ntl/led_out_r_reg[7]_i_1474_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.383 r  sys/ntl/led_out_r_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000   117.383    sys/ntl/led_out_r_reg[7]_i_919_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.497 r  sys/ntl/led_out_r_reg[7]_i_479/CO[3]
                         net (fo=1, routed)           0.000   117.497    sys/ntl/led_out_r_reg[7]_i_479_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.611 r  sys/ntl/led_out_r_reg[7]_i_186/CO[3]
                         net (fo=1, routed)           0.000   117.611    sys/ntl/led_out_r_reg[7]_i_186_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.725 r  sys/ntl/led_out_r_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000   117.725    sys/ntl/led_out_r_reg[7]_i_83_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.953 r  sys/ntl/led_out_r_reg[7]_i_40/CO[2]
                         net (fo=45, routed)          1.462   119.415    sys/ntl/CO[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I1_O)        0.313   119.728 r  sys/ntl/led_out_r[7]_i_1073/O
                         net (fo=52, routed)          1.905   121.633    sys/ntl/led_out_r[7]_i_1073_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124   121.757 r  sys/ntl/led_out_r[7]_i_2038/O
                         net (fo=1, routed)           0.000   121.757    sys/ntl/led_out_r[7]_i_2038_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.307 r  sys/ntl/led_out_r_reg[7]_i_1724/CO[3]
                         net (fo=1, routed)           0.000   122.307    sys/ntl/led_out_r_reg[7]_i_1724_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.421 r  sys/ntl/led_out_r_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000   122.421    sys/ntl/led_out_r_reg[7]_i_1188_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.535 r  sys/ntl/led_out_r_reg[7]_i_1714/CO[3]
                         net (fo=1, routed)           0.000   122.535    sys/ntl/led_out_r_reg[7]_i_1714_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.649 r  sys/ntl/led_out_r_reg[7]_i_1713/CO[3]
                         net (fo=1, routed)           0.000   122.649    sys/ntl/led_out_r_reg[7]_i_1713_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.983 r  sys/ntl/led_out_r_reg[7]_i_1330/O[1]
                         net (fo=3, routed)           0.633   123.616    sys/ntl/led_out_r_reg[7]_i_1330_n_6
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.303   123.919 r  sys/ntl/led_out_r[7]_i_1163/O
                         net (fo=1, routed)           0.827   124.746    sys/ntl/led_out_r[7]_i_1163_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   125.144 r  sys/ntl/led_out_r_reg[7]_i_711/CO[3]
                         net (fo=1, routed)           0.000   125.144    sys/ntl/led_out_r_reg[7]_i_711_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.478 r  sys/ntl/led_out_r_reg[7]_i_1286/O[1]
                         net (fo=3, routed)           0.740   126.218    sys/ntl/led_out_r_reg[7]_i_1286_n_6
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.303   126.521 r  sys/ntl/led_out_r[7]_i_1284/O
                         net (fo=2, routed)           0.650   127.172    sys/ntl/led_out_r[7]_i_1284_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124   127.296 r  sys/ntl/led_out_r[7]_i_1402/O
                         net (fo=2, routed)           0.563   127.859    sys/ntl/led_out_r[7]_i_1402_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I0_O)        0.124   127.983 r  sys/ntl/led_out_r[7]_i_1406/O
                         net (fo=1, routed)           0.000   127.983    sys/ntl/led_out_r[7]_i_1406_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.515 r  sys/ntl/led_out_r_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000   128.515    sys/ntl/led_out_r_reg[7]_i_880_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   128.828 r  sys/ntl/led_out_r_reg[7]_i_780/O[3]
                         net (fo=22, routed)          0.892   129.720    sys/ntl/led_out_r_reg[7]_i_780_n_4
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.306   130.026 r  sys/ntl/led_out_r[7]_i_1345/O
                         net (fo=1, routed)           0.000   130.026    sys/ntl/led_out_r[7]_i_1345_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.576 r  sys/ntl/led_out_r_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000   130.576    sys/ntl/led_out_r_reg[7]_i_810_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.690 r  sys/ntl/led_out_r_reg[7]_i_325/CO[3]
                         net (fo=1, routed)           0.000   130.690    sys/ntl/led_out_r_reg[7]_i_325_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.024 r  sys/ntl/led_out_r_reg[7]_i_148/O[1]
                         net (fo=3, routed)           0.463   131.487    sys/ntl/led_out_r_reg[7]_i_148_n_6
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.303   131.790 r  sys/ntl/led_out_r[7]_i_328/O
                         net (fo=1, routed)           0.338   132.128    sys/ntl/led_out_r[7]_i_328_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   132.513 r  sys/ntl/led_out_r_reg[7]_i_149/CO[3]
                         net (fo=4, routed)           0.912   133.425    sys/ntl/led_out_r_reg[7]_i_149_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I4_O)        0.124   133.549 r  sys/ntl/led_out_r[7]_i_288/O
                         net (fo=101, routed)         1.514   135.063    sys/ntl/led_out_r[7]_i_288_n_0
    SLICE_X53Y65         LUT3 (Prop_lut3_I1_O)        0.150   135.213 r  sys/ntl/led_out_r[7]_i_876/O
                         net (fo=14, routed)          0.547   135.760    sys/ntl/led_out_r[7]_i_876_n_0
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.326   136.086 r  sys/ntl/led_out_r[7]_i_390/O
                         net (fo=8, routed)           0.589   136.675    sys/ntl/led_out_r[7]_i_390_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124   136.799 r  sys/ntl/led_out_r[7]_i_394/O
                         net (fo=1, routed)           0.000   136.799    sys/ntl/led_out_r[7]_i_394_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   137.223 f  sys/ntl/led_out_r_reg[7]_i_168/O[1]
                         net (fo=4, routed)           1.312   138.535    sys_n_21
    SLICE_X55Y65         LUT3 (Prop_lut3_I2_O)        0.331   138.866 r  led_out_r[7]_i_179/O
                         net (fo=1, routed)           1.185   140.051    led_out_r[7]_i_179_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.326   140.377 r  led_out_r[7]_i_74/O
                         net (fo=1, routed)           0.000   140.377    sys/ntl/number_reg[31]_32[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   140.890 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   140.890    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.205 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.688   141.893    sys/show/number_reg[31]_0[3]
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.307   142.200 r  sys/show/led_out_r[7]_i_1854/O
                         net (fo=1, routed)           0.000   142.200    sys/show/led_out_r[7]_i_1854_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.750 r  sys/show/led_out_r_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000   142.750    sys/show/led_out_r_reg[7]_i_1356_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   143.063 r  sys/show/led_out_r_reg[7]_i_829/O[3]
                         net (fo=3, routed)           0.841   143.904    sys/ntl/number_reg[31]_2[3]
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.306   144.210 r  sys/ntl/led_out_r[7]_i_1291/O
                         net (fo=1, routed)           0.672   144.882    sys/ntl/led_out_r[7]_i_1291_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   145.402 r  sys/ntl/led_out_r_reg[7]_i_768/CO[3]
                         net (fo=1, routed)           0.000   145.402    sys/ntl/led_out_r_reg[7]_i_768_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.519 r  sys/ntl/led_out_r_reg[7]_i_299/CO[3]
                         net (fo=1, routed)           0.000   145.519    sys/ntl/led_out_r_reg[7]_i_299_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.636 r  sys/ntl/led_out_r_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000   145.636    sys/ntl/led_out_r_reg[7]_i_141_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   145.890 f  sys/ntl/led_out_r_reg[7]_i_61/CO[0]
                         net (fo=1, routed)           0.310   146.200    sys/ntl/led_out_r_reg[7]_i_61_n_3
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.367   146.567 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.768   147.335    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.118   147.453 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.054   148.507    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I1_O)        0.354   148.861 r  sys/ntl/led_out_l[7]_i_327/O
                         net (fo=3, routed)           0.525   149.386    sys/ntl/led_out_l[7]_i_327_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.326   149.712 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           1.249   150.960    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I0_O)        0.152   151.112 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           1.000   152.112    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.332   152.444 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.760   153.204    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.124   153.328 r  sys/ntl/led_out_l[7]_i_248/O
                         net (fo=12, routed)          0.638   153.966    sys/ntl/led_out_l[7]_i_248_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124   154.090 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.863   154.953    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124   155.077 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.592   155.669    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.116   155.785 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.845   156.630    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.328   156.958 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.981   157.939    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I3_O)        0.124   158.063 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.537   158.601    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I2_O)        0.124   158.725 r  sys/ntl/led_out_l[7]_i_90/O
                         net (fo=8, routed)           1.369   160.094    sys/ntl/led_out_l[7]_i_90_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I1_O)        0.152   160.246 r  sys/ntl/led_out_l[7]_i_65/O
                         net (fo=2, routed)           0.430   160.676    sys/ntl/led_out_l[7]_i_65_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.332   161.008 f  sys/ntl/led_out_l[7]_i_31/O
                         net (fo=15, routed)          0.780   161.788    sys/ntl/led_out_l[7]_i_31_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124   161.912 r  sys/ntl/led_out_l[7]_i_29/O
                         net (fo=11, routed)          1.029   162.941    sys/ntl/led_out_l[7]_i_29_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124   163.064 r  sys/ntl/led_out_l[7]_i_32/O
                         net (fo=10, routed)          0.767   163.832    sys/ntl/led_out_l[7]_i_32_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I4_O)        0.124   163.956 f  sys/ntl/led_out_l[7]_i_22/O
                         net (fo=13, routed)          1.375   165.331    sys/ntl/led_out_l[7]_i_22_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.124   165.455 r  sys/ntl/led_out_r[4]_i_4/O
                         net (fo=1, routed)           0.737   166.192    sys/show/num_show_reg[31]_3[0]
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.124   166.316 r  sys/show/led_out_r[4]_i_1/O
                         net (fo=1, routed)           0.000   166.316    sys/show/led_out_r[4]_i_1_n_0
    SLICE_X56Y61         FDRE                                         r  sys/show/led_out_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.440   198.466    sys/show/cpu_clk
    SLICE_X56Y61         FDRE                                         r  sys/show/led_out_r_reg[4]/C
                         clock pessimism              0.483   198.949    
                         clock uncertainty           -0.318   198.631    
    SLICE_X56Y61         FDRE (Setup_fdre_C_D)        0.077   198.708    sys/show/led_out_r_reg[4]
  -------------------------------------------------------------------
                         required time                        198.708    
                         arrival time                        -166.316    
  -------------------------------------------------------------------
                         slack                                 32.392    

Slack (MET) :             32.438ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.137ns  (logic 23.255ns (34.638%)  route 43.882ns (65.362%))
  Logic Levels:           83  (CARRY4=39 LUT2=2 LUT3=9 LUT4=2 LUT5=9 LUT6=22)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 198.463 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 99.081 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.572    99.081    sys/cpu_clk
    SLICE_X50Y49         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.524    99.605 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.240   100.846    sys/read_pad/num_show_reg[31][0]
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.124   100.970 r  sys/read_pad/led_out_r[7]_i_118/O
                         net (fo=1, routed)           0.471   101.441    sys/read_pad/led_out_r[7]_i_118_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602   102.043 f  sys/read_pad/led_out_r_reg[7]_i_49/O[2]
                         net (fo=7, routed)           0.762   102.804    sys/read_pad/ntl/led10[3]
    SLICE_X53Y50         LUT5 (Prop_lut5_I0_O)        0.301   103.105 f  sys/read_pad/led_out_r[7]_i_26/O
                         net (fo=62, routed)          1.686   104.791    sys/read_pad/led_out_r_reg[7]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.124   104.915 r  sys/read_pad/led_out_r[7]_i_466/O
                         net (fo=3, routed)           0.643   105.558    sys/ntl/number_reg[6][0]
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   106.084 r  sys/ntl/led_out_r_reg[7]_i_2306/CO[3]
                         net (fo=1, routed)           0.000   106.084    sys/ntl/led_out_r_reg[7]_i_2306_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.397 r  sys/ntl/led_out_r_reg[7]_i_2177/O[3]
                         net (fo=2, routed)           0.835   107.232    sys/ntl/led_out_r_reg[7]_i_2177_n_4
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.332   107.564 r  sys/ntl/led_out_r[7]_i_1934/O
                         net (fo=2, routed)           0.616   108.180    sys/ntl/led_out_r[7]_i_1934_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.355   108.535 r  sys/ntl/led_out_r[7]_i_1938/O
                         net (fo=1, routed)           0.000   108.535    sys/ntl/led_out_r[7]_i_1938_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   109.048 r  sys/ntl/led_out_r_reg[7]_i_1526/CO[3]
                         net (fo=1, routed)           0.001   109.048    sys/ntl/led_out_r_reg[7]_i_1526_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.165 r  sys/ntl/led_out_r_reg[7]_i_981/CO[3]
                         net (fo=1, routed)           0.000   109.165    sys/ntl/led_out_r_reg[7]_i_981_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   109.480 r  sys/ntl/led_out_r_reg[7]_i_525/O[3]
                         net (fo=2, routed)           0.711   110.191    sys/ntl/led_out_r_reg[7]_i_525_n_4
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332   110.523 r  sys/ntl/led_out_r[7]_i_215/O
                         net (fo=2, routed)           0.807   111.330    sys/ntl/led_out_r[7]_i_215_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.332   111.662 r  sys/ntl/led_out_r[7]_i_219/O
                         net (fo=1, routed)           0.000   111.662    sys/ntl/led_out_r[7]_i_219_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.194 r  sys/ntl/led_out_r_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000   112.194    sys/ntl/led_out_r_reg[7]_i_94_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   112.433 r  sys/ntl/led_out_r_reg[7]_i_44/O[2]
                         net (fo=10, routed)          0.768   113.201    sys/ntl/led_out_r_reg[7]_i_44_n_5
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834   114.035 r  sys/ntl/led_out_r_reg[7]_i_2135/CO[3]
                         net (fo=1, routed)           0.000   114.035    sys/ntl/led_out_r_reg[7]_i_2135_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.149 r  sys/ntl/led_out_r_reg[7]_i_1895/CO[3]
                         net (fo=1, routed)           0.000   114.149    sys/ntl/led_out_r_reg[7]_i_1895_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.483 r  sys/ntl/led_out_r_reg[7]_i_1487/O[1]
                         net (fo=3, routed)           1.318   115.801    sys/read_pad/number_reg[0]_3[1]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.303   116.104 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.780   116.884    sys/ntl/num_show_reg[11][3]
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   117.269 r  sys/ntl/led_out_r_reg[7]_i_1474/CO[3]
                         net (fo=1, routed)           0.000   117.269    sys/ntl/led_out_r_reg[7]_i_1474_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.383 r  sys/ntl/led_out_r_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000   117.383    sys/ntl/led_out_r_reg[7]_i_919_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.497 r  sys/ntl/led_out_r_reg[7]_i_479/CO[3]
                         net (fo=1, routed)           0.000   117.497    sys/ntl/led_out_r_reg[7]_i_479_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.611 r  sys/ntl/led_out_r_reg[7]_i_186/CO[3]
                         net (fo=1, routed)           0.000   117.611    sys/ntl/led_out_r_reg[7]_i_186_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.725 r  sys/ntl/led_out_r_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000   117.725    sys/ntl/led_out_r_reg[7]_i_83_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.953 r  sys/ntl/led_out_r_reg[7]_i_40/CO[2]
                         net (fo=45, routed)          1.462   119.415    sys/ntl/CO[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I1_O)        0.313   119.728 r  sys/ntl/led_out_r[7]_i_1073/O
                         net (fo=52, routed)          1.905   121.633    sys/ntl/led_out_r[7]_i_1073_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124   121.757 r  sys/ntl/led_out_r[7]_i_2038/O
                         net (fo=1, routed)           0.000   121.757    sys/ntl/led_out_r[7]_i_2038_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.307 r  sys/ntl/led_out_r_reg[7]_i_1724/CO[3]
                         net (fo=1, routed)           0.000   122.307    sys/ntl/led_out_r_reg[7]_i_1724_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.421 r  sys/ntl/led_out_r_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000   122.421    sys/ntl/led_out_r_reg[7]_i_1188_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.535 r  sys/ntl/led_out_r_reg[7]_i_1714/CO[3]
                         net (fo=1, routed)           0.000   122.535    sys/ntl/led_out_r_reg[7]_i_1714_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.649 r  sys/ntl/led_out_r_reg[7]_i_1713/CO[3]
                         net (fo=1, routed)           0.000   122.649    sys/ntl/led_out_r_reg[7]_i_1713_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.983 r  sys/ntl/led_out_r_reg[7]_i_1330/O[1]
                         net (fo=3, routed)           0.633   123.616    sys/ntl/led_out_r_reg[7]_i_1330_n_6
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.303   123.919 r  sys/ntl/led_out_r[7]_i_1163/O
                         net (fo=1, routed)           0.827   124.746    sys/ntl/led_out_r[7]_i_1163_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   125.144 r  sys/ntl/led_out_r_reg[7]_i_711/CO[3]
                         net (fo=1, routed)           0.000   125.144    sys/ntl/led_out_r_reg[7]_i_711_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.478 r  sys/ntl/led_out_r_reg[7]_i_1286/O[1]
                         net (fo=3, routed)           0.740   126.218    sys/ntl/led_out_r_reg[7]_i_1286_n_6
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.303   126.521 r  sys/ntl/led_out_r[7]_i_1284/O
                         net (fo=2, routed)           0.650   127.172    sys/ntl/led_out_r[7]_i_1284_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124   127.296 r  sys/ntl/led_out_r[7]_i_1402/O
                         net (fo=2, routed)           0.563   127.859    sys/ntl/led_out_r[7]_i_1402_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I0_O)        0.124   127.983 r  sys/ntl/led_out_r[7]_i_1406/O
                         net (fo=1, routed)           0.000   127.983    sys/ntl/led_out_r[7]_i_1406_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.515 r  sys/ntl/led_out_r_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000   128.515    sys/ntl/led_out_r_reg[7]_i_880_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   128.828 r  sys/ntl/led_out_r_reg[7]_i_780/O[3]
                         net (fo=22, routed)          0.892   129.720    sys/ntl/led_out_r_reg[7]_i_780_n_4
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.306   130.026 r  sys/ntl/led_out_r[7]_i_1345/O
                         net (fo=1, routed)           0.000   130.026    sys/ntl/led_out_r[7]_i_1345_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.576 r  sys/ntl/led_out_r_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000   130.576    sys/ntl/led_out_r_reg[7]_i_810_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.690 r  sys/ntl/led_out_r_reg[7]_i_325/CO[3]
                         net (fo=1, routed)           0.000   130.690    sys/ntl/led_out_r_reg[7]_i_325_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.024 r  sys/ntl/led_out_r_reg[7]_i_148/O[1]
                         net (fo=3, routed)           0.463   131.487    sys/ntl/led_out_r_reg[7]_i_148_n_6
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.303   131.790 r  sys/ntl/led_out_r[7]_i_328/O
                         net (fo=1, routed)           0.338   132.128    sys/ntl/led_out_r[7]_i_328_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   132.513 r  sys/ntl/led_out_r_reg[7]_i_149/CO[3]
                         net (fo=4, routed)           0.912   133.425    sys/ntl/led_out_r_reg[7]_i_149_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I4_O)        0.124   133.549 r  sys/ntl/led_out_r[7]_i_288/O
                         net (fo=101, routed)         1.514   135.063    sys/ntl/led_out_r[7]_i_288_n_0
    SLICE_X53Y65         LUT3 (Prop_lut3_I1_O)        0.150   135.213 r  sys/ntl/led_out_r[7]_i_876/O
                         net (fo=14, routed)          0.547   135.760    sys/ntl/led_out_r[7]_i_876_n_0
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.326   136.086 r  sys/ntl/led_out_r[7]_i_390/O
                         net (fo=8, routed)           0.589   136.675    sys/ntl/led_out_r[7]_i_390_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124   136.799 r  sys/ntl/led_out_r[7]_i_394/O
                         net (fo=1, routed)           0.000   136.799    sys/ntl/led_out_r[7]_i_394_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   137.223 f  sys/ntl/led_out_r_reg[7]_i_168/O[1]
                         net (fo=4, routed)           1.312   138.535    sys_n_21
    SLICE_X55Y65         LUT3 (Prop_lut3_I2_O)        0.331   138.866 r  led_out_r[7]_i_179/O
                         net (fo=1, routed)           1.185   140.051    led_out_r[7]_i_179_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.326   140.377 r  led_out_r[7]_i_74/O
                         net (fo=1, routed)           0.000   140.377    sys/ntl/number_reg[31]_32[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   140.890 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   140.890    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.205 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.688   141.893    sys/show/number_reg[31]_0[3]
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.307   142.200 r  sys/show/led_out_r[7]_i_1854/O
                         net (fo=1, routed)           0.000   142.200    sys/show/led_out_r[7]_i_1854_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.750 r  sys/show/led_out_r_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000   142.750    sys/show/led_out_r_reg[7]_i_1356_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   143.063 r  sys/show/led_out_r_reg[7]_i_829/O[3]
                         net (fo=3, routed)           0.841   143.904    sys/ntl/number_reg[31]_2[3]
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.306   144.210 r  sys/ntl/led_out_r[7]_i_1291/O
                         net (fo=1, routed)           0.672   144.882    sys/ntl/led_out_r[7]_i_1291_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   145.402 r  sys/ntl/led_out_r_reg[7]_i_768/CO[3]
                         net (fo=1, routed)           0.000   145.402    sys/ntl/led_out_r_reg[7]_i_768_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.519 r  sys/ntl/led_out_r_reg[7]_i_299/CO[3]
                         net (fo=1, routed)           0.000   145.519    sys/ntl/led_out_r_reg[7]_i_299_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.636 r  sys/ntl/led_out_r_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000   145.636    sys/ntl/led_out_r_reg[7]_i_141_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   145.890 f  sys/ntl/led_out_r_reg[7]_i_61/CO[0]
                         net (fo=1, routed)           0.310   146.200    sys/ntl/led_out_r_reg[7]_i_61_n_3
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.367   146.567 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.768   147.335    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.118   147.453 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.054   148.507    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I1_O)        0.354   148.861 r  sys/ntl/led_out_l[7]_i_327/O
                         net (fo=3, routed)           0.525   149.386    sys/ntl/led_out_l[7]_i_327_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.326   149.712 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           1.249   150.960    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I0_O)        0.152   151.112 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           1.000   152.112    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.332   152.444 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.760   153.204    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.124   153.328 r  sys/ntl/led_out_l[7]_i_248/O
                         net (fo=12, routed)          0.638   153.966    sys/ntl/led_out_l[7]_i_248_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124   154.090 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.863   154.953    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124   155.077 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.592   155.669    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.116   155.785 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.845   156.630    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.328   156.958 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.981   157.939    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I3_O)        0.124   158.063 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.537   158.601    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I2_O)        0.124   158.725 r  sys/ntl/led_out_l[7]_i_90/O
                         net (fo=8, routed)           1.369   160.094    sys/ntl/led_out_l[7]_i_90_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I1_O)        0.152   160.246 f  sys/ntl/led_out_l[7]_i_65/O
                         net (fo=2, routed)           0.430   160.676    sys/ntl/led_out_l[7]_i_65_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.332   161.008 r  sys/ntl/led_out_l[7]_i_31/O
                         net (fo=15, routed)          0.780   161.788    sys/ntl/led_out_l[7]_i_31_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124   161.912 f  sys/ntl/led_out_l[7]_i_29/O
                         net (fo=11, routed)          1.029   162.941    sys/ntl/led_out_l[7]_i_29_n_0
    SLICE_X62Y70         LUT6 (Prop_lut6_I0_O)        0.124   163.064 f  sys/ntl/led_out_l[7]_i_32/O
                         net (fo=10, routed)          0.767   163.832    sys/ntl/led_out_l[7]_i_32_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I4_O)        0.124   163.956 r  sys/ntl/led_out_l[7]_i_22/O
                         net (fo=13, routed)          1.432   165.388    sys/ntl/led_out_l[7]_i_22_n_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I1_O)        0.124   165.512 r  sys/ntl/led_out_r[1]_i_4/O
                         net (fo=1, routed)           0.583   166.095    sys/show/num_show_reg[31]_1
    SLICE_X55Y64         LUT6 (Prop_lut6_I2_O)        0.124   166.219 r  sys/show/led_out_r[1]_i_1/O
                         net (fo=1, routed)           0.000   166.219    sys/show/led_out_r[1]_i_1_n_0
    SLICE_X55Y64         FDRE                                         r  sys/show/led_out_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.437   198.463    sys/show/cpu_clk
    SLICE_X55Y64         FDRE                                         r  sys/show/led_out_r_reg[1]/C
                         clock pessimism              0.483   198.946    
                         clock uncertainty           -0.318   198.628    
    SLICE_X55Y64         FDRE (Setup_fdre_C_D)        0.029   198.657    sys/show/led_out_r_reg[1]
  -------------------------------------------------------------------
                         required time                        198.657    
                         arrival time                        -166.219    
  -------------------------------------------------------------------
                         slack                                 32.438    

Slack (MET) :             32.444ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.185ns  (logic 23.249ns (34.605%)  route 43.936ns (65.395%))
  Logic Levels:           83  (CARRY4=39 LUT2=3 LUT3=8 LUT4=2 LUT5=9 LUT6=22)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 198.464 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 99.081 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.572    99.081    sys/cpu_clk
    SLICE_X50Y49         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.524    99.605 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.240   100.846    sys/read_pad/num_show_reg[31][0]
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.124   100.970 r  sys/read_pad/led_out_r[7]_i_118/O
                         net (fo=1, routed)           0.471   101.441    sys/read_pad/led_out_r[7]_i_118_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602   102.043 f  sys/read_pad/led_out_r_reg[7]_i_49/O[2]
                         net (fo=7, routed)           0.762   102.804    sys/read_pad/ntl/led10[3]
    SLICE_X53Y50         LUT5 (Prop_lut5_I0_O)        0.301   103.105 f  sys/read_pad/led_out_r[7]_i_26/O
                         net (fo=62, routed)          1.686   104.791    sys/read_pad/led_out_r_reg[7]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.124   104.915 r  sys/read_pad/led_out_r[7]_i_466/O
                         net (fo=3, routed)           0.643   105.558    sys/ntl/number_reg[6][0]
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   106.084 r  sys/ntl/led_out_r_reg[7]_i_2306/CO[3]
                         net (fo=1, routed)           0.000   106.084    sys/ntl/led_out_r_reg[7]_i_2306_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.397 r  sys/ntl/led_out_r_reg[7]_i_2177/O[3]
                         net (fo=2, routed)           0.835   107.232    sys/ntl/led_out_r_reg[7]_i_2177_n_4
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.332   107.564 r  sys/ntl/led_out_r[7]_i_1934/O
                         net (fo=2, routed)           0.616   108.180    sys/ntl/led_out_r[7]_i_1934_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.355   108.535 r  sys/ntl/led_out_r[7]_i_1938/O
                         net (fo=1, routed)           0.000   108.535    sys/ntl/led_out_r[7]_i_1938_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   109.048 r  sys/ntl/led_out_r_reg[7]_i_1526/CO[3]
                         net (fo=1, routed)           0.001   109.048    sys/ntl/led_out_r_reg[7]_i_1526_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.165 r  sys/ntl/led_out_r_reg[7]_i_981/CO[3]
                         net (fo=1, routed)           0.000   109.165    sys/ntl/led_out_r_reg[7]_i_981_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   109.480 r  sys/ntl/led_out_r_reg[7]_i_525/O[3]
                         net (fo=2, routed)           0.711   110.191    sys/ntl/led_out_r_reg[7]_i_525_n_4
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332   110.523 r  sys/ntl/led_out_r[7]_i_215/O
                         net (fo=2, routed)           0.807   111.330    sys/ntl/led_out_r[7]_i_215_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.332   111.662 r  sys/ntl/led_out_r[7]_i_219/O
                         net (fo=1, routed)           0.000   111.662    sys/ntl/led_out_r[7]_i_219_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.194 r  sys/ntl/led_out_r_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000   112.194    sys/ntl/led_out_r_reg[7]_i_94_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   112.433 r  sys/ntl/led_out_r_reg[7]_i_44/O[2]
                         net (fo=10, routed)          0.768   113.201    sys/ntl/led_out_r_reg[7]_i_44_n_5
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834   114.035 r  sys/ntl/led_out_r_reg[7]_i_2135/CO[3]
                         net (fo=1, routed)           0.000   114.035    sys/ntl/led_out_r_reg[7]_i_2135_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.149 r  sys/ntl/led_out_r_reg[7]_i_1895/CO[3]
                         net (fo=1, routed)           0.000   114.149    sys/ntl/led_out_r_reg[7]_i_1895_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.483 r  sys/ntl/led_out_r_reg[7]_i_1487/O[1]
                         net (fo=3, routed)           1.318   115.801    sys/read_pad/number_reg[0]_3[1]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.303   116.104 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.780   116.884    sys/ntl/num_show_reg[11][3]
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   117.269 r  sys/ntl/led_out_r_reg[7]_i_1474/CO[3]
                         net (fo=1, routed)           0.000   117.269    sys/ntl/led_out_r_reg[7]_i_1474_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.383 r  sys/ntl/led_out_r_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000   117.383    sys/ntl/led_out_r_reg[7]_i_919_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.497 r  sys/ntl/led_out_r_reg[7]_i_479/CO[3]
                         net (fo=1, routed)           0.000   117.497    sys/ntl/led_out_r_reg[7]_i_479_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.611 r  sys/ntl/led_out_r_reg[7]_i_186/CO[3]
                         net (fo=1, routed)           0.000   117.611    sys/ntl/led_out_r_reg[7]_i_186_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.725 r  sys/ntl/led_out_r_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000   117.725    sys/ntl/led_out_r_reg[7]_i_83_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.953 r  sys/ntl/led_out_r_reg[7]_i_40/CO[2]
                         net (fo=45, routed)          1.462   119.415    sys/ntl/CO[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I1_O)        0.313   119.728 r  sys/ntl/led_out_r[7]_i_1073/O
                         net (fo=52, routed)          1.905   121.633    sys/ntl/led_out_r[7]_i_1073_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124   121.757 r  sys/ntl/led_out_r[7]_i_2038/O
                         net (fo=1, routed)           0.000   121.757    sys/ntl/led_out_r[7]_i_2038_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.307 r  sys/ntl/led_out_r_reg[7]_i_1724/CO[3]
                         net (fo=1, routed)           0.000   122.307    sys/ntl/led_out_r_reg[7]_i_1724_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.421 r  sys/ntl/led_out_r_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000   122.421    sys/ntl/led_out_r_reg[7]_i_1188_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.535 r  sys/ntl/led_out_r_reg[7]_i_1714/CO[3]
                         net (fo=1, routed)           0.000   122.535    sys/ntl/led_out_r_reg[7]_i_1714_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.649 r  sys/ntl/led_out_r_reg[7]_i_1713/CO[3]
                         net (fo=1, routed)           0.000   122.649    sys/ntl/led_out_r_reg[7]_i_1713_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.983 r  sys/ntl/led_out_r_reg[7]_i_1330/O[1]
                         net (fo=3, routed)           0.633   123.616    sys/ntl/led_out_r_reg[7]_i_1330_n_6
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.303   123.919 r  sys/ntl/led_out_r[7]_i_1163/O
                         net (fo=1, routed)           0.827   124.746    sys/ntl/led_out_r[7]_i_1163_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   125.144 r  sys/ntl/led_out_r_reg[7]_i_711/CO[3]
                         net (fo=1, routed)           0.000   125.144    sys/ntl/led_out_r_reg[7]_i_711_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.478 r  sys/ntl/led_out_r_reg[7]_i_1286/O[1]
                         net (fo=3, routed)           0.740   126.218    sys/ntl/led_out_r_reg[7]_i_1286_n_6
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.303   126.521 r  sys/ntl/led_out_r[7]_i_1284/O
                         net (fo=2, routed)           0.650   127.172    sys/ntl/led_out_r[7]_i_1284_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124   127.296 r  sys/ntl/led_out_r[7]_i_1402/O
                         net (fo=2, routed)           0.563   127.859    sys/ntl/led_out_r[7]_i_1402_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I0_O)        0.124   127.983 r  sys/ntl/led_out_r[7]_i_1406/O
                         net (fo=1, routed)           0.000   127.983    sys/ntl/led_out_r[7]_i_1406_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.515 r  sys/ntl/led_out_r_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000   128.515    sys/ntl/led_out_r_reg[7]_i_880_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   128.828 r  sys/ntl/led_out_r_reg[7]_i_780/O[3]
                         net (fo=22, routed)          0.892   129.720    sys/ntl/led_out_r_reg[7]_i_780_n_4
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.306   130.026 r  sys/ntl/led_out_r[7]_i_1345/O
                         net (fo=1, routed)           0.000   130.026    sys/ntl/led_out_r[7]_i_1345_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.576 r  sys/ntl/led_out_r_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000   130.576    sys/ntl/led_out_r_reg[7]_i_810_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.690 r  sys/ntl/led_out_r_reg[7]_i_325/CO[3]
                         net (fo=1, routed)           0.000   130.690    sys/ntl/led_out_r_reg[7]_i_325_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.024 r  sys/ntl/led_out_r_reg[7]_i_148/O[1]
                         net (fo=3, routed)           0.463   131.487    sys/ntl/led_out_r_reg[7]_i_148_n_6
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.303   131.790 r  sys/ntl/led_out_r[7]_i_328/O
                         net (fo=1, routed)           0.338   132.128    sys/ntl/led_out_r[7]_i_328_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   132.513 r  sys/ntl/led_out_r_reg[7]_i_149/CO[3]
                         net (fo=4, routed)           0.912   133.425    sys/ntl/led_out_r_reg[7]_i_149_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I4_O)        0.124   133.549 r  sys/ntl/led_out_r[7]_i_288/O
                         net (fo=101, routed)         1.514   135.063    sys/ntl/led_out_r[7]_i_288_n_0
    SLICE_X53Y65         LUT3 (Prop_lut3_I1_O)        0.150   135.213 r  sys/ntl/led_out_r[7]_i_876/O
                         net (fo=14, routed)          0.547   135.760    sys/ntl/led_out_r[7]_i_876_n_0
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.326   136.086 r  sys/ntl/led_out_r[7]_i_390/O
                         net (fo=8, routed)           0.589   136.675    sys/ntl/led_out_r[7]_i_390_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124   136.799 r  sys/ntl/led_out_r[7]_i_394/O
                         net (fo=1, routed)           0.000   136.799    sys/ntl/led_out_r[7]_i_394_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   137.223 f  sys/ntl/led_out_r_reg[7]_i_168/O[1]
                         net (fo=4, routed)           1.312   138.535    sys_n_21
    SLICE_X55Y65         LUT3 (Prop_lut3_I2_O)        0.331   138.866 r  led_out_r[7]_i_179/O
                         net (fo=1, routed)           1.185   140.051    led_out_r[7]_i_179_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.326   140.377 r  led_out_r[7]_i_74/O
                         net (fo=1, routed)           0.000   140.377    sys/ntl/number_reg[31]_32[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   140.890 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   140.890    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.205 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.688   141.893    sys/show/number_reg[31]_0[3]
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.307   142.200 r  sys/show/led_out_r[7]_i_1854/O
                         net (fo=1, routed)           0.000   142.200    sys/show/led_out_r[7]_i_1854_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.750 r  sys/show/led_out_r_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000   142.750    sys/show/led_out_r_reg[7]_i_1356_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   143.063 r  sys/show/led_out_r_reg[7]_i_829/O[3]
                         net (fo=3, routed)           0.841   143.904    sys/ntl/number_reg[31]_2[3]
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.306   144.210 r  sys/ntl/led_out_r[7]_i_1291/O
                         net (fo=1, routed)           0.672   144.882    sys/ntl/led_out_r[7]_i_1291_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   145.402 r  sys/ntl/led_out_r_reg[7]_i_768/CO[3]
                         net (fo=1, routed)           0.000   145.402    sys/ntl/led_out_r_reg[7]_i_768_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.519 r  sys/ntl/led_out_r_reg[7]_i_299/CO[3]
                         net (fo=1, routed)           0.000   145.519    sys/ntl/led_out_r_reg[7]_i_299_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.636 r  sys/ntl/led_out_r_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000   145.636    sys/ntl/led_out_r_reg[7]_i_141_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   145.890 f  sys/ntl/led_out_r_reg[7]_i_61/CO[0]
                         net (fo=1, routed)           0.310   146.200    sys/ntl/led_out_r_reg[7]_i_61_n_3
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.367   146.567 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.768   147.335    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.118   147.453 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.054   148.507    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I1_O)        0.354   148.861 r  sys/ntl/led_out_l[7]_i_327/O
                         net (fo=3, routed)           0.525   149.386    sys/ntl/led_out_l[7]_i_327_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.326   149.712 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           1.249   150.960    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I0_O)        0.152   151.112 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           1.000   152.112    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.332   152.444 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.760   153.204    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.124   153.328 r  sys/ntl/led_out_l[7]_i_248/O
                         net (fo=12, routed)          0.638   153.966    sys/ntl/led_out_l[7]_i_248_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124   154.090 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.863   154.953    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124   155.077 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.592   155.669    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.116   155.785 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.845   156.630    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.328   156.958 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.819   157.777    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124   157.901 f  sys/ntl/led_out_l[7]_i_120/O
                         net (fo=10, routed)          1.026   158.927    sys/ntl/led_out_l[7]_i_120_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124   159.051 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=7, routed)           0.608   159.660    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I2_O)        0.124   159.784 r  sys/ntl/led_out_l[7]_i_85/O
                         net (fo=10, routed)          0.879   160.662    sys/ntl/led_out_l[7]_i_85_n_0
    SLICE_X62Y77         LUT2 (Prop_lut2_I1_O)        0.152   160.814 r  sys/ntl/led_out_l[7]_i_82/O
                         net (fo=1, routed)           0.664   161.478    sys/ntl/led_out_l[7]_i_82_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I3_O)        0.326   161.804 r  sys/ntl/led_out_l[7]_i_50/O
                         net (fo=14, routed)          1.035   162.839    sys/ntl/led_out_l[7]_i_50_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I0_O)        0.124   162.963 r  sys/ntl/led_out_l[7]_i_49/O
                         net (fo=6, routed)           1.219   164.182    sys/ntl/led_out_l[7]_i_49_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I0_O)        0.124   164.306 f  sys/ntl/led_out_l[7]_i_20/O
                         net (fo=7, routed)           1.122   165.428    sys/ntl/led_out_l[7]_i_20_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I5_O)        0.124   165.552 r  sys/ntl/led_out_r[7]_i_4/O
                         net (fo=1, routed)           0.590   166.142    sys/show/num_show_reg[31]_5
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124   166.266 r  sys/show/led_out_r[7]_i_1/O
                         net (fo=1, routed)           0.000   166.266    sys/show/led_out_r[7]_i_1_n_0
    SLICE_X56Y63         FDRE                                         r  sys/show/led_out_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.438   198.464    sys/show/cpu_clk
    SLICE_X56Y63         FDRE                                         r  sys/show/led_out_r_reg[7]/C
                         clock pessimism              0.483   198.947    
                         clock uncertainty           -0.318   198.629    
    SLICE_X56Y63         FDRE (Setup_fdre_C_D)        0.081   198.710    sys/show/led_out_r_reg[7]
  -------------------------------------------------------------------
                         required time                        198.710    
                         arrival time                        -166.266    
  -------------------------------------------------------------------
                         slack                                 32.444    

Slack (MET) :             32.478ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.147ns  (logic 23.123ns (34.436%)  route 44.024ns (65.564%))
  Logic Levels:           82  (CARRY4=39 LUT2=2 LUT3=9 LUT4=2 LUT5=9 LUT6=21)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 198.464 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 99.081 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.572    99.081    sys/cpu_clk
    SLICE_X50Y49         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.524    99.605 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.240   100.846    sys/read_pad/num_show_reg[31][0]
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.124   100.970 r  sys/read_pad/led_out_r[7]_i_118/O
                         net (fo=1, routed)           0.471   101.441    sys/read_pad/led_out_r[7]_i_118_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602   102.043 f  sys/read_pad/led_out_r_reg[7]_i_49/O[2]
                         net (fo=7, routed)           0.762   102.804    sys/read_pad/ntl/led10[3]
    SLICE_X53Y50         LUT5 (Prop_lut5_I0_O)        0.301   103.105 f  sys/read_pad/led_out_r[7]_i_26/O
                         net (fo=62, routed)          1.686   104.791    sys/read_pad/led_out_r_reg[7]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.124   104.915 r  sys/read_pad/led_out_r[7]_i_466/O
                         net (fo=3, routed)           0.643   105.558    sys/ntl/number_reg[6][0]
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   106.084 r  sys/ntl/led_out_r_reg[7]_i_2306/CO[3]
                         net (fo=1, routed)           0.000   106.084    sys/ntl/led_out_r_reg[7]_i_2306_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.397 r  sys/ntl/led_out_r_reg[7]_i_2177/O[3]
                         net (fo=2, routed)           0.835   107.232    sys/ntl/led_out_r_reg[7]_i_2177_n_4
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.332   107.564 r  sys/ntl/led_out_r[7]_i_1934/O
                         net (fo=2, routed)           0.616   108.180    sys/ntl/led_out_r[7]_i_1934_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.355   108.535 r  sys/ntl/led_out_r[7]_i_1938/O
                         net (fo=1, routed)           0.000   108.535    sys/ntl/led_out_r[7]_i_1938_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   109.048 r  sys/ntl/led_out_r_reg[7]_i_1526/CO[3]
                         net (fo=1, routed)           0.001   109.048    sys/ntl/led_out_r_reg[7]_i_1526_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.165 r  sys/ntl/led_out_r_reg[7]_i_981/CO[3]
                         net (fo=1, routed)           0.000   109.165    sys/ntl/led_out_r_reg[7]_i_981_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   109.480 r  sys/ntl/led_out_r_reg[7]_i_525/O[3]
                         net (fo=2, routed)           0.711   110.191    sys/ntl/led_out_r_reg[7]_i_525_n_4
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332   110.523 r  sys/ntl/led_out_r[7]_i_215/O
                         net (fo=2, routed)           0.807   111.330    sys/ntl/led_out_r[7]_i_215_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.332   111.662 r  sys/ntl/led_out_r[7]_i_219/O
                         net (fo=1, routed)           0.000   111.662    sys/ntl/led_out_r[7]_i_219_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.194 r  sys/ntl/led_out_r_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000   112.194    sys/ntl/led_out_r_reg[7]_i_94_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   112.433 r  sys/ntl/led_out_r_reg[7]_i_44/O[2]
                         net (fo=10, routed)          0.768   113.201    sys/ntl/led_out_r_reg[7]_i_44_n_5
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834   114.035 r  sys/ntl/led_out_r_reg[7]_i_2135/CO[3]
                         net (fo=1, routed)           0.000   114.035    sys/ntl/led_out_r_reg[7]_i_2135_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.149 r  sys/ntl/led_out_r_reg[7]_i_1895/CO[3]
                         net (fo=1, routed)           0.000   114.149    sys/ntl/led_out_r_reg[7]_i_1895_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.483 r  sys/ntl/led_out_r_reg[7]_i_1487/O[1]
                         net (fo=3, routed)           1.318   115.801    sys/read_pad/number_reg[0]_3[1]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.303   116.104 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.780   116.884    sys/ntl/num_show_reg[11][3]
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   117.269 r  sys/ntl/led_out_r_reg[7]_i_1474/CO[3]
                         net (fo=1, routed)           0.000   117.269    sys/ntl/led_out_r_reg[7]_i_1474_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.383 r  sys/ntl/led_out_r_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000   117.383    sys/ntl/led_out_r_reg[7]_i_919_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.497 r  sys/ntl/led_out_r_reg[7]_i_479/CO[3]
                         net (fo=1, routed)           0.000   117.497    sys/ntl/led_out_r_reg[7]_i_479_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.611 r  sys/ntl/led_out_r_reg[7]_i_186/CO[3]
                         net (fo=1, routed)           0.000   117.611    sys/ntl/led_out_r_reg[7]_i_186_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.725 r  sys/ntl/led_out_r_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000   117.725    sys/ntl/led_out_r_reg[7]_i_83_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.953 r  sys/ntl/led_out_r_reg[7]_i_40/CO[2]
                         net (fo=45, routed)          1.462   119.415    sys/ntl/CO[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I1_O)        0.313   119.728 r  sys/ntl/led_out_r[7]_i_1073/O
                         net (fo=52, routed)          1.905   121.633    sys/ntl/led_out_r[7]_i_1073_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124   121.757 r  sys/ntl/led_out_r[7]_i_2038/O
                         net (fo=1, routed)           0.000   121.757    sys/ntl/led_out_r[7]_i_2038_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.307 r  sys/ntl/led_out_r_reg[7]_i_1724/CO[3]
                         net (fo=1, routed)           0.000   122.307    sys/ntl/led_out_r_reg[7]_i_1724_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.421 r  sys/ntl/led_out_r_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000   122.421    sys/ntl/led_out_r_reg[7]_i_1188_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.535 r  sys/ntl/led_out_r_reg[7]_i_1714/CO[3]
                         net (fo=1, routed)           0.000   122.535    sys/ntl/led_out_r_reg[7]_i_1714_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.649 r  sys/ntl/led_out_r_reg[7]_i_1713/CO[3]
                         net (fo=1, routed)           0.000   122.649    sys/ntl/led_out_r_reg[7]_i_1713_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.983 r  sys/ntl/led_out_r_reg[7]_i_1330/O[1]
                         net (fo=3, routed)           0.633   123.616    sys/ntl/led_out_r_reg[7]_i_1330_n_6
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.303   123.919 r  sys/ntl/led_out_r[7]_i_1163/O
                         net (fo=1, routed)           0.827   124.746    sys/ntl/led_out_r[7]_i_1163_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   125.144 r  sys/ntl/led_out_r_reg[7]_i_711/CO[3]
                         net (fo=1, routed)           0.000   125.144    sys/ntl/led_out_r_reg[7]_i_711_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.478 r  sys/ntl/led_out_r_reg[7]_i_1286/O[1]
                         net (fo=3, routed)           0.740   126.218    sys/ntl/led_out_r_reg[7]_i_1286_n_6
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.303   126.521 r  sys/ntl/led_out_r[7]_i_1284/O
                         net (fo=2, routed)           0.650   127.172    sys/ntl/led_out_r[7]_i_1284_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124   127.296 r  sys/ntl/led_out_r[7]_i_1402/O
                         net (fo=2, routed)           0.563   127.859    sys/ntl/led_out_r[7]_i_1402_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I0_O)        0.124   127.983 r  sys/ntl/led_out_r[7]_i_1406/O
                         net (fo=1, routed)           0.000   127.983    sys/ntl/led_out_r[7]_i_1406_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.515 r  sys/ntl/led_out_r_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000   128.515    sys/ntl/led_out_r_reg[7]_i_880_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   128.828 r  sys/ntl/led_out_r_reg[7]_i_780/O[3]
                         net (fo=22, routed)          0.892   129.720    sys/ntl/led_out_r_reg[7]_i_780_n_4
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.306   130.026 r  sys/ntl/led_out_r[7]_i_1345/O
                         net (fo=1, routed)           0.000   130.026    sys/ntl/led_out_r[7]_i_1345_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.576 r  sys/ntl/led_out_r_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000   130.576    sys/ntl/led_out_r_reg[7]_i_810_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.690 r  sys/ntl/led_out_r_reg[7]_i_325/CO[3]
                         net (fo=1, routed)           0.000   130.690    sys/ntl/led_out_r_reg[7]_i_325_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.024 r  sys/ntl/led_out_r_reg[7]_i_148/O[1]
                         net (fo=3, routed)           0.463   131.487    sys/ntl/led_out_r_reg[7]_i_148_n_6
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.303   131.790 r  sys/ntl/led_out_r[7]_i_328/O
                         net (fo=1, routed)           0.338   132.128    sys/ntl/led_out_r[7]_i_328_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   132.513 r  sys/ntl/led_out_r_reg[7]_i_149/CO[3]
                         net (fo=4, routed)           0.912   133.425    sys/ntl/led_out_r_reg[7]_i_149_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I4_O)        0.124   133.549 r  sys/ntl/led_out_r[7]_i_288/O
                         net (fo=101, routed)         1.514   135.063    sys/ntl/led_out_r[7]_i_288_n_0
    SLICE_X53Y65         LUT3 (Prop_lut3_I1_O)        0.150   135.213 r  sys/ntl/led_out_r[7]_i_876/O
                         net (fo=14, routed)          0.547   135.760    sys/ntl/led_out_r[7]_i_876_n_0
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.326   136.086 r  sys/ntl/led_out_r[7]_i_390/O
                         net (fo=8, routed)           0.589   136.675    sys/ntl/led_out_r[7]_i_390_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124   136.799 r  sys/ntl/led_out_r[7]_i_394/O
                         net (fo=1, routed)           0.000   136.799    sys/ntl/led_out_r[7]_i_394_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   137.223 f  sys/ntl/led_out_r_reg[7]_i_168/O[1]
                         net (fo=4, routed)           1.312   138.535    sys_n_21
    SLICE_X55Y65         LUT3 (Prop_lut3_I2_O)        0.331   138.866 r  led_out_r[7]_i_179/O
                         net (fo=1, routed)           1.185   140.051    led_out_r[7]_i_179_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.326   140.377 r  led_out_r[7]_i_74/O
                         net (fo=1, routed)           0.000   140.377    sys/ntl/number_reg[31]_32[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   140.890 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   140.890    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.205 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.688   141.893    sys/show/number_reg[31]_0[3]
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.307   142.200 r  sys/show/led_out_r[7]_i_1854/O
                         net (fo=1, routed)           0.000   142.200    sys/show/led_out_r[7]_i_1854_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.750 r  sys/show/led_out_r_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000   142.750    sys/show/led_out_r_reg[7]_i_1356_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   143.063 r  sys/show/led_out_r_reg[7]_i_829/O[3]
                         net (fo=3, routed)           0.841   143.904    sys/ntl/number_reg[31]_2[3]
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.306   144.210 r  sys/ntl/led_out_r[7]_i_1291/O
                         net (fo=1, routed)           0.672   144.882    sys/ntl/led_out_r[7]_i_1291_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   145.402 r  sys/ntl/led_out_r_reg[7]_i_768/CO[3]
                         net (fo=1, routed)           0.000   145.402    sys/ntl/led_out_r_reg[7]_i_768_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.519 r  sys/ntl/led_out_r_reg[7]_i_299/CO[3]
                         net (fo=1, routed)           0.000   145.519    sys/ntl/led_out_r_reg[7]_i_299_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.636 r  sys/ntl/led_out_r_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000   145.636    sys/ntl/led_out_r_reg[7]_i_141_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   145.890 f  sys/ntl/led_out_r_reg[7]_i_61/CO[0]
                         net (fo=1, routed)           0.310   146.200    sys/ntl/led_out_r_reg[7]_i_61_n_3
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.367   146.567 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.768   147.335    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.118   147.453 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.054   148.507    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I1_O)        0.354   148.861 r  sys/ntl/led_out_l[7]_i_327/O
                         net (fo=3, routed)           0.525   149.386    sys/ntl/led_out_l[7]_i_327_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.326   149.712 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           1.249   150.960    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I0_O)        0.152   151.112 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           1.000   152.112    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.332   152.444 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.760   153.204    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.124   153.328 r  sys/ntl/led_out_l[7]_i_248/O
                         net (fo=12, routed)          0.638   153.966    sys/ntl/led_out_l[7]_i_248_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124   154.090 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.863   154.953    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124   155.077 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.592   155.669    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.116   155.785 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.845   156.630    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.328   156.958 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.819   157.777    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124   157.901 f  sys/ntl/led_out_l[7]_i_120/O
                         net (fo=10, routed)          1.026   158.927    sys/ntl/led_out_l[7]_i_120_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124   159.051 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=7, routed)           0.845   159.897    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I3_O)        0.124   160.021 r  sys/ntl/led_out_l[7]_i_79/O
                         net (fo=11, routed)          1.517   161.538    sys/ntl/led_out_l[7]_i_79_n_0
    SLICE_X62Y73         LUT3 (Prop_lut3_I1_O)        0.150   161.688 r  sys/ntl/led_out_l[5]_i_13/O
                         net (fo=1, routed)           0.851   162.539    sys/ntl/led_out_l[5]_i_13_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.326   162.865 r  sys/ntl/led_out_l[5]_i_9/O
                         net (fo=17, routed)          1.144   164.009    sys/ntl/led_out_l[5]_i_9_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I0_O)        0.124   164.133 r  sys/ntl/led_out_l[7]_i_23/O
                         net (fo=6, routed)           1.327   165.460    sys/ntl/led_out_l[7]_i_23_n_0
    SLICE_X55Y62         LUT6 (Prop_lut6_I3_O)        0.124   165.584 r  sys/ntl/led_out_r[3]_i_5/O
                         net (fo=1, routed)           0.520   166.104    sys/show/num_show_reg[31]
    SLICE_X54Y62         LUT6 (Prop_lut6_I3_O)        0.124   166.228 r  sys/show/led_out_r[3]_i_1/O
                         net (fo=1, routed)           0.000   166.228    sys/show/led_out_r[3]_i_1_n_0
    SLICE_X54Y62         FDRE                                         r  sys/show/led_out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.438   198.464    sys/show/cpu_clk
    SLICE_X54Y62         FDRE                                         r  sys/show/led_out_r_reg[3]/C
                         clock pessimism              0.483   198.947    
                         clock uncertainty           -0.318   198.629    
    SLICE_X54Y62         FDRE (Setup_fdre_C_D)        0.077   198.706    sys/show/led_out_r_reg[3]
  -------------------------------------------------------------------
                         required time                        198.706    
                         arrival time                        -166.228    
  -------------------------------------------------------------------
                         slack                                 32.478    

Slack (MET) :             32.567ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_l_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.077ns  (logic 23.249ns (34.660%)  route 43.828ns (65.340%))
  Logic Levels:           83  (CARRY4=39 LUT2=3 LUT3=8 LUT4=2 LUT5=9 LUT6=22)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 198.529 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 99.081 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.572    99.081    sys/cpu_clk
    SLICE_X50Y49         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.524    99.605 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.240   100.846    sys/read_pad/num_show_reg[31][0]
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.124   100.970 r  sys/read_pad/led_out_r[7]_i_118/O
                         net (fo=1, routed)           0.471   101.441    sys/read_pad/led_out_r[7]_i_118_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602   102.043 f  sys/read_pad/led_out_r_reg[7]_i_49/O[2]
                         net (fo=7, routed)           0.762   102.804    sys/read_pad/ntl/led10[3]
    SLICE_X53Y50         LUT5 (Prop_lut5_I0_O)        0.301   103.105 f  sys/read_pad/led_out_r[7]_i_26/O
                         net (fo=62, routed)          1.686   104.791    sys/read_pad/led_out_r_reg[7]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.124   104.915 r  sys/read_pad/led_out_r[7]_i_466/O
                         net (fo=3, routed)           0.643   105.558    sys/ntl/number_reg[6][0]
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   106.084 r  sys/ntl/led_out_r_reg[7]_i_2306/CO[3]
                         net (fo=1, routed)           0.000   106.084    sys/ntl/led_out_r_reg[7]_i_2306_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.397 r  sys/ntl/led_out_r_reg[7]_i_2177/O[3]
                         net (fo=2, routed)           0.835   107.232    sys/ntl/led_out_r_reg[7]_i_2177_n_4
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.332   107.564 r  sys/ntl/led_out_r[7]_i_1934/O
                         net (fo=2, routed)           0.616   108.180    sys/ntl/led_out_r[7]_i_1934_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.355   108.535 r  sys/ntl/led_out_r[7]_i_1938/O
                         net (fo=1, routed)           0.000   108.535    sys/ntl/led_out_r[7]_i_1938_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   109.048 r  sys/ntl/led_out_r_reg[7]_i_1526/CO[3]
                         net (fo=1, routed)           0.001   109.048    sys/ntl/led_out_r_reg[7]_i_1526_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.165 r  sys/ntl/led_out_r_reg[7]_i_981/CO[3]
                         net (fo=1, routed)           0.000   109.165    sys/ntl/led_out_r_reg[7]_i_981_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   109.480 r  sys/ntl/led_out_r_reg[7]_i_525/O[3]
                         net (fo=2, routed)           0.711   110.191    sys/ntl/led_out_r_reg[7]_i_525_n_4
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332   110.523 r  sys/ntl/led_out_r[7]_i_215/O
                         net (fo=2, routed)           0.807   111.330    sys/ntl/led_out_r[7]_i_215_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.332   111.662 r  sys/ntl/led_out_r[7]_i_219/O
                         net (fo=1, routed)           0.000   111.662    sys/ntl/led_out_r[7]_i_219_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.194 r  sys/ntl/led_out_r_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000   112.194    sys/ntl/led_out_r_reg[7]_i_94_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   112.433 r  sys/ntl/led_out_r_reg[7]_i_44/O[2]
                         net (fo=10, routed)          0.768   113.201    sys/ntl/led_out_r_reg[7]_i_44_n_5
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834   114.035 r  sys/ntl/led_out_r_reg[7]_i_2135/CO[3]
                         net (fo=1, routed)           0.000   114.035    sys/ntl/led_out_r_reg[7]_i_2135_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.149 r  sys/ntl/led_out_r_reg[7]_i_1895/CO[3]
                         net (fo=1, routed)           0.000   114.149    sys/ntl/led_out_r_reg[7]_i_1895_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.483 r  sys/ntl/led_out_r_reg[7]_i_1487/O[1]
                         net (fo=3, routed)           1.318   115.801    sys/read_pad/number_reg[0]_3[1]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.303   116.104 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.780   116.884    sys/ntl/num_show_reg[11][3]
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   117.269 r  sys/ntl/led_out_r_reg[7]_i_1474/CO[3]
                         net (fo=1, routed)           0.000   117.269    sys/ntl/led_out_r_reg[7]_i_1474_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.383 r  sys/ntl/led_out_r_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000   117.383    sys/ntl/led_out_r_reg[7]_i_919_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.497 r  sys/ntl/led_out_r_reg[7]_i_479/CO[3]
                         net (fo=1, routed)           0.000   117.497    sys/ntl/led_out_r_reg[7]_i_479_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.611 r  sys/ntl/led_out_r_reg[7]_i_186/CO[3]
                         net (fo=1, routed)           0.000   117.611    sys/ntl/led_out_r_reg[7]_i_186_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.725 r  sys/ntl/led_out_r_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000   117.725    sys/ntl/led_out_r_reg[7]_i_83_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.953 r  sys/ntl/led_out_r_reg[7]_i_40/CO[2]
                         net (fo=45, routed)          1.462   119.415    sys/ntl/CO[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I1_O)        0.313   119.728 r  sys/ntl/led_out_r[7]_i_1073/O
                         net (fo=52, routed)          1.905   121.633    sys/ntl/led_out_r[7]_i_1073_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124   121.757 r  sys/ntl/led_out_r[7]_i_2038/O
                         net (fo=1, routed)           0.000   121.757    sys/ntl/led_out_r[7]_i_2038_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.307 r  sys/ntl/led_out_r_reg[7]_i_1724/CO[3]
                         net (fo=1, routed)           0.000   122.307    sys/ntl/led_out_r_reg[7]_i_1724_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.421 r  sys/ntl/led_out_r_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000   122.421    sys/ntl/led_out_r_reg[7]_i_1188_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.535 r  sys/ntl/led_out_r_reg[7]_i_1714/CO[3]
                         net (fo=1, routed)           0.000   122.535    sys/ntl/led_out_r_reg[7]_i_1714_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.649 r  sys/ntl/led_out_r_reg[7]_i_1713/CO[3]
                         net (fo=1, routed)           0.000   122.649    sys/ntl/led_out_r_reg[7]_i_1713_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.983 r  sys/ntl/led_out_r_reg[7]_i_1330/O[1]
                         net (fo=3, routed)           0.633   123.616    sys/ntl/led_out_r_reg[7]_i_1330_n_6
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.303   123.919 r  sys/ntl/led_out_r[7]_i_1163/O
                         net (fo=1, routed)           0.827   124.746    sys/ntl/led_out_r[7]_i_1163_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   125.144 r  sys/ntl/led_out_r_reg[7]_i_711/CO[3]
                         net (fo=1, routed)           0.000   125.144    sys/ntl/led_out_r_reg[7]_i_711_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.478 r  sys/ntl/led_out_r_reg[7]_i_1286/O[1]
                         net (fo=3, routed)           0.740   126.218    sys/ntl/led_out_r_reg[7]_i_1286_n_6
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.303   126.521 r  sys/ntl/led_out_r[7]_i_1284/O
                         net (fo=2, routed)           0.650   127.172    sys/ntl/led_out_r[7]_i_1284_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124   127.296 r  sys/ntl/led_out_r[7]_i_1402/O
                         net (fo=2, routed)           0.563   127.859    sys/ntl/led_out_r[7]_i_1402_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I0_O)        0.124   127.983 r  sys/ntl/led_out_r[7]_i_1406/O
                         net (fo=1, routed)           0.000   127.983    sys/ntl/led_out_r[7]_i_1406_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.515 r  sys/ntl/led_out_r_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000   128.515    sys/ntl/led_out_r_reg[7]_i_880_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   128.828 r  sys/ntl/led_out_r_reg[7]_i_780/O[3]
                         net (fo=22, routed)          0.892   129.720    sys/ntl/led_out_r_reg[7]_i_780_n_4
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.306   130.026 r  sys/ntl/led_out_r[7]_i_1345/O
                         net (fo=1, routed)           0.000   130.026    sys/ntl/led_out_r[7]_i_1345_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.576 r  sys/ntl/led_out_r_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000   130.576    sys/ntl/led_out_r_reg[7]_i_810_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.690 r  sys/ntl/led_out_r_reg[7]_i_325/CO[3]
                         net (fo=1, routed)           0.000   130.690    sys/ntl/led_out_r_reg[7]_i_325_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.024 r  sys/ntl/led_out_r_reg[7]_i_148/O[1]
                         net (fo=3, routed)           0.463   131.487    sys/ntl/led_out_r_reg[7]_i_148_n_6
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.303   131.790 r  sys/ntl/led_out_r[7]_i_328/O
                         net (fo=1, routed)           0.338   132.128    sys/ntl/led_out_r[7]_i_328_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   132.513 r  sys/ntl/led_out_r_reg[7]_i_149/CO[3]
                         net (fo=4, routed)           0.912   133.425    sys/ntl/led_out_r_reg[7]_i_149_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I4_O)        0.124   133.549 r  sys/ntl/led_out_r[7]_i_288/O
                         net (fo=101, routed)         1.514   135.063    sys/ntl/led_out_r[7]_i_288_n_0
    SLICE_X53Y65         LUT3 (Prop_lut3_I1_O)        0.150   135.213 r  sys/ntl/led_out_r[7]_i_876/O
                         net (fo=14, routed)          0.547   135.760    sys/ntl/led_out_r[7]_i_876_n_0
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.326   136.086 r  sys/ntl/led_out_r[7]_i_390/O
                         net (fo=8, routed)           0.589   136.675    sys/ntl/led_out_r[7]_i_390_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124   136.799 r  sys/ntl/led_out_r[7]_i_394/O
                         net (fo=1, routed)           0.000   136.799    sys/ntl/led_out_r[7]_i_394_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   137.223 f  sys/ntl/led_out_r_reg[7]_i_168/O[1]
                         net (fo=4, routed)           1.312   138.535    sys_n_21
    SLICE_X55Y65         LUT3 (Prop_lut3_I2_O)        0.331   138.866 r  led_out_r[7]_i_179/O
                         net (fo=1, routed)           1.185   140.051    led_out_r[7]_i_179_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.326   140.377 r  led_out_r[7]_i_74/O
                         net (fo=1, routed)           0.000   140.377    sys/ntl/number_reg[31]_32[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   140.890 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   140.890    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.205 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.688   141.893    sys/show/number_reg[31]_0[3]
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.307   142.200 r  sys/show/led_out_r[7]_i_1854/O
                         net (fo=1, routed)           0.000   142.200    sys/show/led_out_r[7]_i_1854_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.750 r  sys/show/led_out_r_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000   142.750    sys/show/led_out_r_reg[7]_i_1356_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   143.063 r  sys/show/led_out_r_reg[7]_i_829/O[3]
                         net (fo=3, routed)           0.841   143.904    sys/ntl/number_reg[31]_2[3]
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.306   144.210 r  sys/ntl/led_out_r[7]_i_1291/O
                         net (fo=1, routed)           0.672   144.882    sys/ntl/led_out_r[7]_i_1291_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   145.402 r  sys/ntl/led_out_r_reg[7]_i_768/CO[3]
                         net (fo=1, routed)           0.000   145.402    sys/ntl/led_out_r_reg[7]_i_768_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.519 r  sys/ntl/led_out_r_reg[7]_i_299/CO[3]
                         net (fo=1, routed)           0.000   145.519    sys/ntl/led_out_r_reg[7]_i_299_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.636 r  sys/ntl/led_out_r_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000   145.636    sys/ntl/led_out_r_reg[7]_i_141_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   145.890 f  sys/ntl/led_out_r_reg[7]_i_61/CO[0]
                         net (fo=1, routed)           0.310   146.200    sys/ntl/led_out_r_reg[7]_i_61_n_3
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.367   146.567 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.768   147.335    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.118   147.453 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.054   148.507    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I1_O)        0.354   148.861 r  sys/ntl/led_out_l[7]_i_327/O
                         net (fo=3, routed)           0.525   149.386    sys/ntl/led_out_l[7]_i_327_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.326   149.712 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           1.249   150.960    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I0_O)        0.152   151.112 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           1.000   152.112    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.332   152.444 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.760   153.204    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.124   153.328 r  sys/ntl/led_out_l[7]_i_248/O
                         net (fo=12, routed)          0.638   153.966    sys/ntl/led_out_l[7]_i_248_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124   154.090 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.863   154.953    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124   155.077 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.592   155.669    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.116   155.785 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.845   156.630    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.328   156.958 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.819   157.777    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124   157.901 f  sys/ntl/led_out_l[7]_i_120/O
                         net (fo=10, routed)          1.026   158.927    sys/ntl/led_out_l[7]_i_120_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124   159.051 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=7, routed)           0.608   159.660    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I2_O)        0.124   159.784 r  sys/ntl/led_out_l[7]_i_85/O
                         net (fo=10, routed)          0.879   160.662    sys/ntl/led_out_l[7]_i_85_n_0
    SLICE_X62Y77         LUT2 (Prop_lut2_I1_O)        0.152   160.814 r  sys/ntl/led_out_l[7]_i_82/O
                         net (fo=1, routed)           0.664   161.478    sys/ntl/led_out_l[7]_i_82_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I3_O)        0.326   161.804 r  sys/ntl/led_out_l[7]_i_50/O
                         net (fo=14, routed)          1.035   162.839    sys/ntl/led_out_l[7]_i_50_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I0_O)        0.124   162.963 r  sys/ntl/led_out_l[7]_i_49/O
                         net (fo=6, routed)           1.219   164.182    sys/ntl/led_out_l[7]_i_49_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I0_O)        0.124   164.306 f  sys/ntl/led_out_l[7]_i_20/O
                         net (fo=7, routed)           1.264   165.570    sys/ntl/led_out_l[7]_i_20_n_0
    SLICE_X60Y64         LUT6 (Prop_lut6_I0_O)        0.124   165.694 r  sys/ntl/led_out_l[7]_i_5/O
                         net (fo=1, routed)           0.340   166.034    sys/ntl/led_out_l[7]_i_5_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I4_O)        0.124   166.158 r  sys/ntl/led_out_l[7]_i_1/O
                         net (fo=1, routed)           0.000   166.158    sys/show/p_reg[1]_8[7]
    SLICE_X61Y64         FDRE                                         r  sys/show/led_out_l_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.503   198.529    sys/show/cpu_clk
    SLICE_X61Y64         FDRE                                         r  sys/show/led_out_l_reg[7]/C
                         clock pessimism              0.483   199.012    
                         clock uncertainty           -0.318   198.694    
    SLICE_X61Y64         FDRE (Setup_fdre_C_D)        0.031   198.725    sys/show/led_out_l_reg[7]
  -------------------------------------------------------------------
                         required time                        198.725    
                         arrival time                        -166.158    
  -------------------------------------------------------------------
                         slack                                 32.567    

Slack (MET) :             32.582ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_l_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.059ns  (logic 23.255ns (34.678%)  route 43.804ns (65.322%))
  Logic Levels:           83  (CARRY4=39 LUT2=2 LUT3=9 LUT4=3 LUT5=9 LUT6=21)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 198.529 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 99.081 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.572    99.081    sys/cpu_clk
    SLICE_X50Y49         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.524    99.605 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.240   100.846    sys/read_pad/num_show_reg[31][0]
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.124   100.970 r  sys/read_pad/led_out_r[7]_i_118/O
                         net (fo=1, routed)           0.471   101.441    sys/read_pad/led_out_r[7]_i_118_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602   102.043 f  sys/read_pad/led_out_r_reg[7]_i_49/O[2]
                         net (fo=7, routed)           0.762   102.804    sys/read_pad/ntl/led10[3]
    SLICE_X53Y50         LUT5 (Prop_lut5_I0_O)        0.301   103.105 f  sys/read_pad/led_out_r[7]_i_26/O
                         net (fo=62, routed)          1.686   104.791    sys/read_pad/led_out_r_reg[7]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.124   104.915 r  sys/read_pad/led_out_r[7]_i_466/O
                         net (fo=3, routed)           0.643   105.558    sys/ntl/number_reg[6][0]
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   106.084 r  sys/ntl/led_out_r_reg[7]_i_2306/CO[3]
                         net (fo=1, routed)           0.000   106.084    sys/ntl/led_out_r_reg[7]_i_2306_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.397 r  sys/ntl/led_out_r_reg[7]_i_2177/O[3]
                         net (fo=2, routed)           0.835   107.232    sys/ntl/led_out_r_reg[7]_i_2177_n_4
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.332   107.564 r  sys/ntl/led_out_r[7]_i_1934/O
                         net (fo=2, routed)           0.616   108.180    sys/ntl/led_out_r[7]_i_1934_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.355   108.535 r  sys/ntl/led_out_r[7]_i_1938/O
                         net (fo=1, routed)           0.000   108.535    sys/ntl/led_out_r[7]_i_1938_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   109.048 r  sys/ntl/led_out_r_reg[7]_i_1526/CO[3]
                         net (fo=1, routed)           0.001   109.048    sys/ntl/led_out_r_reg[7]_i_1526_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.165 r  sys/ntl/led_out_r_reg[7]_i_981/CO[3]
                         net (fo=1, routed)           0.000   109.165    sys/ntl/led_out_r_reg[7]_i_981_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   109.480 r  sys/ntl/led_out_r_reg[7]_i_525/O[3]
                         net (fo=2, routed)           0.711   110.191    sys/ntl/led_out_r_reg[7]_i_525_n_4
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332   110.523 r  sys/ntl/led_out_r[7]_i_215/O
                         net (fo=2, routed)           0.807   111.330    sys/ntl/led_out_r[7]_i_215_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.332   111.662 r  sys/ntl/led_out_r[7]_i_219/O
                         net (fo=1, routed)           0.000   111.662    sys/ntl/led_out_r[7]_i_219_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.194 r  sys/ntl/led_out_r_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000   112.194    sys/ntl/led_out_r_reg[7]_i_94_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   112.433 r  sys/ntl/led_out_r_reg[7]_i_44/O[2]
                         net (fo=10, routed)          0.768   113.201    sys/ntl/led_out_r_reg[7]_i_44_n_5
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834   114.035 r  sys/ntl/led_out_r_reg[7]_i_2135/CO[3]
                         net (fo=1, routed)           0.000   114.035    sys/ntl/led_out_r_reg[7]_i_2135_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.149 r  sys/ntl/led_out_r_reg[7]_i_1895/CO[3]
                         net (fo=1, routed)           0.000   114.149    sys/ntl/led_out_r_reg[7]_i_1895_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.483 r  sys/ntl/led_out_r_reg[7]_i_1487/O[1]
                         net (fo=3, routed)           1.318   115.801    sys/read_pad/number_reg[0]_3[1]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.303   116.104 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.780   116.884    sys/ntl/num_show_reg[11][3]
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   117.269 r  sys/ntl/led_out_r_reg[7]_i_1474/CO[3]
                         net (fo=1, routed)           0.000   117.269    sys/ntl/led_out_r_reg[7]_i_1474_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.383 r  sys/ntl/led_out_r_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000   117.383    sys/ntl/led_out_r_reg[7]_i_919_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.497 r  sys/ntl/led_out_r_reg[7]_i_479/CO[3]
                         net (fo=1, routed)           0.000   117.497    sys/ntl/led_out_r_reg[7]_i_479_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.611 r  sys/ntl/led_out_r_reg[7]_i_186/CO[3]
                         net (fo=1, routed)           0.000   117.611    sys/ntl/led_out_r_reg[7]_i_186_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.725 r  sys/ntl/led_out_r_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000   117.725    sys/ntl/led_out_r_reg[7]_i_83_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.953 r  sys/ntl/led_out_r_reg[7]_i_40/CO[2]
                         net (fo=45, routed)          1.462   119.415    sys/ntl/CO[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I1_O)        0.313   119.728 r  sys/ntl/led_out_r[7]_i_1073/O
                         net (fo=52, routed)          1.905   121.633    sys/ntl/led_out_r[7]_i_1073_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124   121.757 r  sys/ntl/led_out_r[7]_i_2038/O
                         net (fo=1, routed)           0.000   121.757    sys/ntl/led_out_r[7]_i_2038_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.307 r  sys/ntl/led_out_r_reg[7]_i_1724/CO[3]
                         net (fo=1, routed)           0.000   122.307    sys/ntl/led_out_r_reg[7]_i_1724_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.421 r  sys/ntl/led_out_r_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000   122.421    sys/ntl/led_out_r_reg[7]_i_1188_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.535 r  sys/ntl/led_out_r_reg[7]_i_1714/CO[3]
                         net (fo=1, routed)           0.000   122.535    sys/ntl/led_out_r_reg[7]_i_1714_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.649 r  sys/ntl/led_out_r_reg[7]_i_1713/CO[3]
                         net (fo=1, routed)           0.000   122.649    sys/ntl/led_out_r_reg[7]_i_1713_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.983 r  sys/ntl/led_out_r_reg[7]_i_1330/O[1]
                         net (fo=3, routed)           0.633   123.616    sys/ntl/led_out_r_reg[7]_i_1330_n_6
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.303   123.919 r  sys/ntl/led_out_r[7]_i_1163/O
                         net (fo=1, routed)           0.827   124.746    sys/ntl/led_out_r[7]_i_1163_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   125.144 r  sys/ntl/led_out_r_reg[7]_i_711/CO[3]
                         net (fo=1, routed)           0.000   125.144    sys/ntl/led_out_r_reg[7]_i_711_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.478 r  sys/ntl/led_out_r_reg[7]_i_1286/O[1]
                         net (fo=3, routed)           0.740   126.218    sys/ntl/led_out_r_reg[7]_i_1286_n_6
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.303   126.521 r  sys/ntl/led_out_r[7]_i_1284/O
                         net (fo=2, routed)           0.650   127.172    sys/ntl/led_out_r[7]_i_1284_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124   127.296 r  sys/ntl/led_out_r[7]_i_1402/O
                         net (fo=2, routed)           0.563   127.859    sys/ntl/led_out_r[7]_i_1402_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I0_O)        0.124   127.983 r  sys/ntl/led_out_r[7]_i_1406/O
                         net (fo=1, routed)           0.000   127.983    sys/ntl/led_out_r[7]_i_1406_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.515 r  sys/ntl/led_out_r_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000   128.515    sys/ntl/led_out_r_reg[7]_i_880_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   128.828 r  sys/ntl/led_out_r_reg[7]_i_780/O[3]
                         net (fo=22, routed)          0.892   129.720    sys/ntl/led_out_r_reg[7]_i_780_n_4
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.306   130.026 r  sys/ntl/led_out_r[7]_i_1345/O
                         net (fo=1, routed)           0.000   130.026    sys/ntl/led_out_r[7]_i_1345_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.576 r  sys/ntl/led_out_r_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000   130.576    sys/ntl/led_out_r_reg[7]_i_810_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.690 r  sys/ntl/led_out_r_reg[7]_i_325/CO[3]
                         net (fo=1, routed)           0.000   130.690    sys/ntl/led_out_r_reg[7]_i_325_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.024 r  sys/ntl/led_out_r_reg[7]_i_148/O[1]
                         net (fo=3, routed)           0.463   131.487    sys/ntl/led_out_r_reg[7]_i_148_n_6
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.303   131.790 r  sys/ntl/led_out_r[7]_i_328/O
                         net (fo=1, routed)           0.338   132.128    sys/ntl/led_out_r[7]_i_328_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   132.513 r  sys/ntl/led_out_r_reg[7]_i_149/CO[3]
                         net (fo=4, routed)           0.912   133.425    sys/ntl/led_out_r_reg[7]_i_149_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I4_O)        0.124   133.549 r  sys/ntl/led_out_r[7]_i_288/O
                         net (fo=101, routed)         1.514   135.063    sys/ntl/led_out_r[7]_i_288_n_0
    SLICE_X53Y65         LUT3 (Prop_lut3_I1_O)        0.150   135.213 r  sys/ntl/led_out_r[7]_i_876/O
                         net (fo=14, routed)          0.547   135.760    sys/ntl/led_out_r[7]_i_876_n_0
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.326   136.086 r  sys/ntl/led_out_r[7]_i_390/O
                         net (fo=8, routed)           0.589   136.675    sys/ntl/led_out_r[7]_i_390_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124   136.799 r  sys/ntl/led_out_r[7]_i_394/O
                         net (fo=1, routed)           0.000   136.799    sys/ntl/led_out_r[7]_i_394_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   137.223 f  sys/ntl/led_out_r_reg[7]_i_168/O[1]
                         net (fo=4, routed)           1.312   138.535    sys_n_21
    SLICE_X55Y65         LUT3 (Prop_lut3_I2_O)        0.331   138.866 r  led_out_r[7]_i_179/O
                         net (fo=1, routed)           1.185   140.051    led_out_r[7]_i_179_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.326   140.377 r  led_out_r[7]_i_74/O
                         net (fo=1, routed)           0.000   140.377    sys/ntl/number_reg[31]_32[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   140.890 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   140.890    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.205 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.688   141.893    sys/show/number_reg[31]_0[3]
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.307   142.200 r  sys/show/led_out_r[7]_i_1854/O
                         net (fo=1, routed)           0.000   142.200    sys/show/led_out_r[7]_i_1854_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.750 r  sys/show/led_out_r_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000   142.750    sys/show/led_out_r_reg[7]_i_1356_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   143.063 r  sys/show/led_out_r_reg[7]_i_829/O[3]
                         net (fo=3, routed)           0.841   143.904    sys/ntl/number_reg[31]_2[3]
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.306   144.210 r  sys/ntl/led_out_r[7]_i_1291/O
                         net (fo=1, routed)           0.672   144.882    sys/ntl/led_out_r[7]_i_1291_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   145.402 r  sys/ntl/led_out_r_reg[7]_i_768/CO[3]
                         net (fo=1, routed)           0.000   145.402    sys/ntl/led_out_r_reg[7]_i_768_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.519 r  sys/ntl/led_out_r_reg[7]_i_299/CO[3]
                         net (fo=1, routed)           0.000   145.519    sys/ntl/led_out_r_reg[7]_i_299_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.636 r  sys/ntl/led_out_r_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000   145.636    sys/ntl/led_out_r_reg[7]_i_141_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   145.890 f  sys/ntl/led_out_r_reg[7]_i_61/CO[0]
                         net (fo=1, routed)           0.310   146.200    sys/ntl/led_out_r_reg[7]_i_61_n_3
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.367   146.567 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.768   147.335    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.118   147.453 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.054   148.507    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I1_O)        0.354   148.861 r  sys/ntl/led_out_l[7]_i_327/O
                         net (fo=3, routed)           0.525   149.386    sys/ntl/led_out_l[7]_i_327_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.326   149.712 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           1.249   150.960    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I0_O)        0.152   151.112 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           1.000   152.112    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.332   152.444 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.760   153.204    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.124   153.328 r  sys/ntl/led_out_l[7]_i_248/O
                         net (fo=12, routed)          0.638   153.966    sys/ntl/led_out_l[7]_i_248_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124   154.090 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.863   154.953    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124   155.077 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.592   155.669    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.116   155.785 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.845   156.630    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.328   156.958 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.981   157.939    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I3_O)        0.124   158.063 r  sys/ntl/led_out_l[7]_i_89/O
                         net (fo=9, routed)           0.537   158.601    sys/ntl/led_out_l[7]_i_89_n_0
    SLICE_X61Y75         LUT6 (Prop_lut6_I2_O)        0.124   158.725 r  sys/ntl/led_out_l[7]_i_90/O
                         net (fo=8, routed)           1.369   160.094    sys/ntl/led_out_l[7]_i_90_n_0
    SLICE_X62Y71         LUT3 (Prop_lut3_I1_O)        0.152   160.246 r  sys/ntl/led_out_l[7]_i_65/O
                         net (fo=2, routed)           0.430   160.676    sys/ntl/led_out_l[7]_i_65_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I4_O)        0.332   161.008 f  sys/ntl/led_out_l[7]_i_31/O
                         net (fo=15, routed)          0.780   161.788    sys/ntl/led_out_l[7]_i_31_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124   161.912 r  sys/ntl/led_out_l[7]_i_29/O
                         net (fo=11, routed)          0.866   162.777    sys/ntl/led_out_l[7]_i_29_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I1_O)        0.124   162.901 r  sys/ntl/led_out_l[7]_i_12/O
                         net (fo=21, routed)          1.110   164.011    sys/ntl/led_out_l[7]_i_12_n_0
    SLICE_X60Y66         LUT4 (Prop_lut4_I0_O)        0.124   164.135 r  sys/ntl/led_out_l[7]_i_9/O
                         net (fo=12, routed)          1.123   165.258    sys/ntl/led_out_l[7]_i_9_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I2_O)        0.124   165.382 r  sys/ntl/led_out_l[4]_i_3/O
                         net (fo=1, routed)           0.634   166.017    sys/ntl/led_out_l[4]_i_3_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I1_O)        0.124   166.141 r  sys/ntl/led_out_l[4]_i_1/O
                         net (fo=1, routed)           0.000   166.141    sys/show/p_reg[1]_8[4]
    SLICE_X61Y64         FDRE                                         r  sys/show/led_out_l_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.503   198.529    sys/show/cpu_clk
    SLICE_X61Y64         FDRE                                         r  sys/show/led_out_l_reg[4]/C
                         clock pessimism              0.483   199.012    
                         clock uncertainty           -0.318   198.694    
    SLICE_X61Y64         FDRE (Setup_fdre_C_D)        0.029   198.723    sys/show/led_out_l_reg[4]
  -------------------------------------------------------------------
                         required time                        198.723    
                         arrival time                        -166.141    
  -------------------------------------------------------------------
                         slack                                 32.582    

Slack (MET) :             32.614ns  (required time - arrival time)
  Source:                 sys/num_show_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/show/led_out_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (cpu_clk_clk_adjust rise@200.000ns - cpu_clk_clk_adjust fall@100.000ns)
  Data Path Delay:        67.011ns  (logic 23.249ns (34.694%)  route 43.762ns (65.306%))
  Logic Levels:           83  (CARRY4=39 LUT2=3 LUT3=8 LUT4=2 LUT5=9 LUT6=22)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 198.464 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.919ns = ( 99.081 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust fall edge)
                                                    100.000   100.000 f  
    P17                                               0.000   100.000 f  clk (IN)
                         net (fo=0)                   0.000   100.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478   101.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   102.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    95.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    97.413    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    97.509 f  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.572    99.081    sys/cpu_clk
    SLICE_X50Y49         FDRE                                         r  sys/num_show_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.524    99.605 f  sys/num_show_reg[0]/Q
                         net (fo=52, routed)          1.240   100.846    sys/read_pad/num_show_reg[31][0]
    SLICE_X50Y50         LUT3 (Prop_lut3_I0_O)        0.124   100.970 r  sys/read_pad/led_out_r[7]_i_118/O
                         net (fo=1, routed)           0.471   101.441    sys/read_pad/led_out_r[7]_i_118_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.602   102.043 f  sys/read_pad/led_out_r_reg[7]_i_49/O[2]
                         net (fo=7, routed)           0.762   102.804    sys/read_pad/ntl/led10[3]
    SLICE_X53Y50         LUT5 (Prop_lut5_I0_O)        0.301   103.105 f  sys/read_pad/led_out_r[7]_i_26/O
                         net (fo=62, routed)          1.686   104.791    sys/read_pad/led_out_r_reg[7]_0
    SLICE_X39Y47         LUT3 (Prop_lut3_I0_O)        0.124   104.915 r  sys/read_pad/led_out_r[7]_i_466/O
                         net (fo=3, routed)           0.643   105.558    sys/ntl/number_reg[6][0]
    SLICE_X43Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526   106.084 r  sys/ntl/led_out_r_reg[7]_i_2306/CO[3]
                         net (fo=1, routed)           0.000   106.084    sys/ntl/led_out_r_reg[7]_i_2306_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   106.397 r  sys/ntl/led_out_r_reg[7]_i_2177/O[3]
                         net (fo=2, routed)           0.835   107.232    sys/ntl/led_out_r_reg[7]_i_2177_n_4
    SLICE_X38Y48         LUT3 (Prop_lut3_I2_O)        0.332   107.564 r  sys/ntl/led_out_r[7]_i_1934/O
                         net (fo=2, routed)           0.616   108.180    sys/ntl/led_out_r[7]_i_1934_n_0
    SLICE_X38Y49         LUT4 (Prop_lut4_I3_O)        0.355   108.535 r  sys/ntl/led_out_r[7]_i_1938/O
                         net (fo=1, routed)           0.000   108.535    sys/ntl/led_out_r[7]_i_1938_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   109.048 r  sys/ntl/led_out_r_reg[7]_i_1526/CO[3]
                         net (fo=1, routed)           0.001   109.048    sys/ntl/led_out_r_reg[7]_i_1526_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   109.165 r  sys/ntl/led_out_r_reg[7]_i_981/CO[3]
                         net (fo=1, routed)           0.000   109.165    sys/ntl/led_out_r_reg[7]_i_981_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   109.480 r  sys/ntl/led_out_r_reg[7]_i_525/O[3]
                         net (fo=2, routed)           0.711   110.191    sys/ntl/led_out_r_reg[7]_i_525_n_4
    SLICE_X37Y49         LUT3 (Prop_lut3_I0_O)        0.332   110.523 r  sys/ntl/led_out_r[7]_i_215/O
                         net (fo=2, routed)           0.807   111.330    sys/ntl/led_out_r[7]_i_215_n_0
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.332   111.662 r  sys/ntl/led_out_r[7]_i_219/O
                         net (fo=1, routed)           0.000   111.662    sys/ntl/led_out_r[7]_i_219_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   112.194 r  sys/ntl/led_out_r_reg[7]_i_94/CO[3]
                         net (fo=1, routed)           0.000   112.194    sys/ntl/led_out_r_reg[7]_i_94_n_0
    SLICE_X37Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   112.433 r  sys/ntl/led_out_r_reg[7]_i_44/O[2]
                         net (fo=10, routed)          0.768   113.201    sys/ntl/led_out_r_reg[7]_i_44_n_5
    SLICE_X36Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.834   114.035 r  sys/ntl/led_out_r_reg[7]_i_2135/CO[3]
                         net (fo=1, routed)           0.000   114.035    sys/ntl/led_out_r_reg[7]_i_2135_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   114.149 r  sys/ntl/led_out_r_reg[7]_i_1895/CO[3]
                         net (fo=1, routed)           0.000   114.149    sys/ntl/led_out_r_reg[7]_i_1895_n_0
    SLICE_X36Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   114.483 r  sys/ntl/led_out_r_reg[7]_i_1487/O[1]
                         net (fo=3, routed)           1.318   115.801    sys/read_pad/number_reg[0]_3[1]
    SLICE_X50Y51         LUT6 (Prop_lut6_I0_O)        0.303   116.104 r  sys/read_pad/led_out_r[7]_i_1887/O
                         net (fo=1, routed)           0.780   116.884    sys/ntl/num_show_reg[11][3]
    SLICE_X44Y53         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   117.269 r  sys/ntl/led_out_r_reg[7]_i_1474/CO[3]
                         net (fo=1, routed)           0.000   117.269    sys/ntl/led_out_r_reg[7]_i_1474_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.383 r  sys/ntl/led_out_r_reg[7]_i_919/CO[3]
                         net (fo=1, routed)           0.000   117.383    sys/ntl/led_out_r_reg[7]_i_919_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.497 r  sys/ntl/led_out_r_reg[7]_i_479/CO[3]
                         net (fo=1, routed)           0.000   117.497    sys/ntl/led_out_r_reg[7]_i_479_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.611 r  sys/ntl/led_out_r_reg[7]_i_186/CO[3]
                         net (fo=1, routed)           0.000   117.611    sys/ntl/led_out_r_reg[7]_i_186_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   117.725 r  sys/ntl/led_out_r_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000   117.725    sys/ntl/led_out_r_reg[7]_i_83_n_0
    SLICE_X44Y58         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228   117.953 r  sys/ntl/led_out_r_reg[7]_i_40/CO[2]
                         net (fo=45, routed)          1.462   119.415    sys/ntl/CO[0]
    SLICE_X30Y68         LUT5 (Prop_lut5_I1_O)        0.313   119.728 r  sys/ntl/led_out_r[7]_i_1073/O
                         net (fo=52, routed)          1.905   121.633    sys/ntl/led_out_r[7]_i_1073_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124   121.757 r  sys/ntl/led_out_r[7]_i_2038/O
                         net (fo=1, routed)           0.000   121.757    sys/ntl/led_out_r[7]_i_2038_n_0
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   122.307 r  sys/ntl/led_out_r_reg[7]_i_1724/CO[3]
                         net (fo=1, routed)           0.000   122.307    sys/ntl/led_out_r_reg[7]_i_1724_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.421 r  sys/ntl/led_out_r_reg[7]_i_1188/CO[3]
                         net (fo=1, routed)           0.000   122.421    sys/ntl/led_out_r_reg[7]_i_1188_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.535 r  sys/ntl/led_out_r_reg[7]_i_1714/CO[3]
                         net (fo=1, routed)           0.000   122.535    sys/ntl/led_out_r_reg[7]_i_1714_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   122.649 r  sys/ntl/led_out_r_reg[7]_i_1713/CO[3]
                         net (fo=1, routed)           0.000   122.649    sys/ntl/led_out_r_reg[7]_i_1713_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   122.983 r  sys/ntl/led_out_r_reg[7]_i_1330/O[1]
                         net (fo=3, routed)           0.633   123.616    sys/ntl/led_out_r_reg[7]_i_1330_n_6
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.303   123.919 r  sys/ntl/led_out_r[7]_i_1163/O
                         net (fo=1, routed)           0.827   124.746    sys/ntl/led_out_r[7]_i_1163_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398   125.144 r  sys/ntl/led_out_r_reg[7]_i_711/CO[3]
                         net (fo=1, routed)           0.000   125.144    sys/ntl/led_out_r_reg[7]_i_711_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   125.478 r  sys/ntl/led_out_r_reg[7]_i_1286/O[1]
                         net (fo=3, routed)           0.740   126.218    sys/ntl/led_out_r_reg[7]_i_1286_n_6
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.303   126.521 r  sys/ntl/led_out_r[7]_i_1284/O
                         net (fo=2, routed)           0.650   127.172    sys/ntl/led_out_r[7]_i_1284_n_0
    SLICE_X46Y67         LUT5 (Prop_lut5_I4_O)        0.124   127.296 r  sys/ntl/led_out_r[7]_i_1402/O
                         net (fo=2, routed)           0.563   127.859    sys/ntl/led_out_r[7]_i_1402_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I0_O)        0.124   127.983 r  sys/ntl/led_out_r[7]_i_1406/O
                         net (fo=1, routed)           0.000   127.983    sys/ntl/led_out_r[7]_i_1406_n_0
    SLICE_X43Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.515 r  sys/ntl/led_out_r_reg[7]_i_880/CO[3]
                         net (fo=1, routed)           0.000   128.515    sys/ntl/led_out_r_reg[7]_i_880_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   128.828 r  sys/ntl/led_out_r_reg[7]_i_780/O[3]
                         net (fo=22, routed)          0.892   129.720    sys/ntl/led_out_r_reg[7]_i_780_n_4
    SLICE_X36Y71         LUT2 (Prop_lut2_I1_O)        0.306   130.026 r  sys/ntl/led_out_r[7]_i_1345/O
                         net (fo=1, routed)           0.000   130.026    sys/ntl/led_out_r[7]_i_1345_n_0
    SLICE_X36Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   130.576 r  sys/ntl/led_out_r_reg[7]_i_810/CO[3]
                         net (fo=1, routed)           0.000   130.576    sys/ntl/led_out_r_reg[7]_i_810_n_0
    SLICE_X36Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   130.690 r  sys/ntl/led_out_r_reg[7]_i_325/CO[3]
                         net (fo=1, routed)           0.000   130.690    sys/ntl/led_out_r_reg[7]_i_325_n_0
    SLICE_X36Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   131.024 r  sys/ntl/led_out_r_reg[7]_i_148/O[1]
                         net (fo=3, routed)           0.463   131.487    sys/ntl/led_out_r_reg[7]_i_148_n_6
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.303   131.790 r  sys/ntl/led_out_r[7]_i_328/O
                         net (fo=1, routed)           0.338   132.128    sys/ntl/led_out_r[7]_i_328_n_0
    SLICE_X37Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385   132.513 r  sys/ntl/led_out_r_reg[7]_i_149/CO[3]
                         net (fo=4, routed)           0.912   133.425    sys/ntl/led_out_r_reg[7]_i_149_n_0
    SLICE_X43Y74         LUT5 (Prop_lut5_I4_O)        0.124   133.549 r  sys/ntl/led_out_r[7]_i_288/O
                         net (fo=101, routed)         1.514   135.063    sys/ntl/led_out_r[7]_i_288_n_0
    SLICE_X53Y65         LUT3 (Prop_lut3_I1_O)        0.150   135.213 r  sys/ntl/led_out_r[7]_i_876/O
                         net (fo=14, routed)          0.547   135.760    sys/ntl/led_out_r[7]_i_876_n_0
    SLICE_X48Y65         LUT6 (Prop_lut6_I5_O)        0.326   136.086 r  sys/ntl/led_out_r[7]_i_390/O
                         net (fo=8, routed)           0.589   136.675    sys/ntl/led_out_r[7]_i_390_n_0
    SLICE_X48Y68         LUT6 (Prop_lut6_I0_O)        0.124   136.799 r  sys/ntl/led_out_r[7]_i_394/O
                         net (fo=1, routed)           0.000   136.799    sys/ntl/led_out_r[7]_i_394_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424   137.223 f  sys/ntl/led_out_r_reg[7]_i_168/O[1]
                         net (fo=4, routed)           1.312   138.535    sys_n_21
    SLICE_X55Y65         LUT3 (Prop_lut3_I2_O)        0.331   138.866 r  led_out_r[7]_i_179/O
                         net (fo=1, routed)           1.185   140.051    led_out_r[7]_i_179_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.326   140.377 r  led_out_r[7]_i_74/O
                         net (fo=1, routed)           0.000   140.377    sys/ntl/number_reg[31]_32[0]
    SLICE_X54Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   140.890 r  sys/ntl/led_out_r_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000   140.890    sys/ntl/led_out_r_reg[7]_i_38_n_0
    SLICE_X54Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   141.205 r  sys/ntl/led_out_l_reg[7]_i_74/O[3]
                         net (fo=7, routed)           0.688   141.893    sys/show/number_reg[31]_0[3]
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.307   142.200 r  sys/show/led_out_r[7]_i_1854/O
                         net (fo=1, routed)           0.000   142.200    sys/show/led_out_r[7]_i_1854_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   142.750 r  sys/show/led_out_r_reg[7]_i_1356/CO[3]
                         net (fo=1, routed)           0.000   142.750    sys/show/led_out_r_reg[7]_i_1356_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   143.063 r  sys/show/led_out_r_reg[7]_i_829/O[3]
                         net (fo=3, routed)           0.841   143.904    sys/ntl/number_reg[31]_2[3]
    SLICE_X53Y68         LUT4 (Prop_lut4_I0_O)        0.306   144.210 r  sys/ntl/led_out_r[7]_i_1291/O
                         net (fo=1, routed)           0.672   144.882    sys/ntl/led_out_r[7]_i_1291_n_0
    SLICE_X56Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520   145.402 r  sys/ntl/led_out_r_reg[7]_i_768/CO[3]
                         net (fo=1, routed)           0.000   145.402    sys/ntl/led_out_r_reg[7]_i_768_n_0
    SLICE_X56Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.519 r  sys/ntl/led_out_r_reg[7]_i_299/CO[3]
                         net (fo=1, routed)           0.000   145.519    sys/ntl/led_out_r_reg[7]_i_299_n_0
    SLICE_X56Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   145.636 r  sys/ntl/led_out_r_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000   145.636    sys/ntl/led_out_r_reg[7]_i_141_n_0
    SLICE_X56Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254   145.890 f  sys/ntl/led_out_r_reg[7]_i_61/CO[0]
                         net (fo=1, routed)           0.310   146.200    sys/ntl/led_out_r_reg[7]_i_61_n_3
    SLICE_X56Y74         LUT5 (Prop_lut5_I0_O)        0.367   146.567 r  sys/ntl/led_out_r[7]_i_37/O
                         net (fo=44, routed)          0.768   147.335    sys/ntl/led_out_r[7]_i_37_n_0
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.118   147.453 r  sys/ntl/led_out_l[7]_i_303/O
                         net (fo=8, routed)           1.054   148.507    sys/ntl/led_out_l[7]_i_303_n_0
    SLICE_X59Y77         LUT5 (Prop_lut5_I1_O)        0.354   148.861 r  sys/ntl/led_out_l[7]_i_327/O
                         net (fo=3, routed)           0.525   149.386    sys/ntl/led_out_l[7]_i_327_n_0
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.326   149.712 r  sys/ntl/led_out_l[7]_i_292/O
                         net (fo=3, routed)           1.249   150.960    sys/ntl/led_out_l[7]_i_292_n_0
    SLICE_X59Y80         LUT5 (Prop_lut5_I0_O)        0.152   151.112 f  sys/ntl/led_out_l[7]_i_287/O
                         net (fo=1, routed)           1.000   152.112    sys/ntl/led_out_l[7]_i_287_n_0
    SLICE_X59Y80         LUT6 (Prop_lut6_I2_O)        0.332   152.444 r  sys/ntl/led_out_l[7]_i_254/O
                         net (fo=15, routed)          0.760   153.204    sys/ntl/led_out_l[7]_i_254_n_0
    SLICE_X58Y80         LUT6 (Prop_lut6_I2_O)        0.124   153.328 r  sys/ntl/led_out_l[7]_i_248/O
                         net (fo=12, routed)          0.638   153.966    sys/ntl/led_out_l[7]_i_248_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I3_O)        0.124   154.090 r  sys/ntl/led_out_l[7]_i_178/O
                         net (fo=11, routed)          0.863   154.953    sys/ntl/led_out_l[7]_i_178_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I1_O)        0.124   155.077 r  sys/ntl/led_out_l[7]_i_169/O
                         net (fo=11, routed)          0.592   155.669    sys/ntl/led_out_l[7]_i_169_n_0
    SLICE_X60Y78         LUT5 (Prop_lut5_I3_O)        0.116   155.785 f  sys/ntl/led_out_l[7]_i_176/O
                         net (fo=1, routed)           0.845   156.630    sys/ntl/led_out_l[7]_i_176_n_0
    SLICE_X60Y78         LUT6 (Prop_lut6_I2_O)        0.328   156.958 r  sys/ntl/led_out_l[7]_i_126/O
                         net (fo=11, routed)          0.819   157.777    sys/ntl/led_out_l[7]_i_126_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124   157.901 f  sys/ntl/led_out_l[7]_i_120/O
                         net (fo=10, routed)          1.026   158.927    sys/ntl/led_out_l[7]_i_120_n_0
    SLICE_X63Y80         LUT6 (Prop_lut6_I0_O)        0.124   159.051 r  sys/ntl/led_out_l[7]_i_121/O
                         net (fo=7, routed)           0.608   159.660    sys/ntl/led_out_l[7]_i_121_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I2_O)        0.124   159.784 r  sys/ntl/led_out_l[7]_i_85/O
                         net (fo=10, routed)          0.879   160.662    sys/ntl/led_out_l[7]_i_85_n_0
    SLICE_X62Y77         LUT2 (Prop_lut2_I1_O)        0.152   160.814 r  sys/ntl/led_out_l[7]_i_82/O
                         net (fo=1, routed)           0.664   161.478    sys/ntl/led_out_l[7]_i_82_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I3_O)        0.326   161.804 r  sys/ntl/led_out_l[7]_i_50/O
                         net (fo=14, routed)          1.035   162.839    sys/ntl/led_out_l[7]_i_50_n_0
    SLICE_X62Y74         LUT6 (Prop_lut6_I0_O)        0.124   162.963 r  sys/ntl/led_out_l[7]_i_49/O
                         net (fo=6, routed)           1.219   164.182    sys/ntl/led_out_l[7]_i_49_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I0_O)        0.124   164.306 f  sys/ntl/led_out_l[7]_i_20/O
                         net (fo=7, routed)           1.123   165.429    sys/ntl/led_out_l[7]_i_20_n_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I5_O)        0.124   165.553 r  sys/ntl/led_out_r[6]_i_4/O
                         net (fo=1, routed)           0.415   165.969    sys/show/num_show_reg[31]_4
    SLICE_X56Y63         LUT6 (Prop_lut6_I2_O)        0.124   166.092 r  sys/show/led_out_r[6]_i_1/O
                         net (fo=1, routed)           0.000   166.092    sys/show/led_out_r[6]_i_1_n_0
    SLICE_X56Y63         FDRE                                         r  sys/show/led_out_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         1.438   198.464    sys/show/cpu_clk
    SLICE_X56Y63         FDRE                                         r  sys/show/led_out_r_reg[6]/C
                         clock pessimism              0.483   198.947    
                         clock uncertainty           -0.318   198.629    
    SLICE_X56Y63         FDRE (Setup_fdre_C_D)        0.077   198.706    sys/show/led_out_r_reg[6]
  -------------------------------------------------------------------
                         required time                        198.706    
                         arrival time                        -166.093    
  -------------------------------------------------------------------
                         slack                                 32.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sys/read_pad/number_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_temp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.249ns (52.273%)  route 0.227ns (47.727%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.565    -0.596    sys/read_pad/cpu_clk
    SLICE_X53Y51         FDRE                                         r  sys/read_pad/number_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  sys/read_pad/number_reg[7]/Q
                         net (fo=6, routed)           0.227    -0.228    sys/read_pad/Q[7]
    SLICE_X55Y49         LUT3 (Prop_lut3_I2_O)        0.045    -0.183 r  sys/read_pad/number_temp[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    sys/read_pad/number_temp[7]_i_2_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.120 r  sys/read_pad/number_temp_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.120    sys/read_pad/number_temp_reg[7]_i_1_n_4
    SLICE_X55Y49         FDRE                                         r  sys/read_pad/number_temp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.838    -0.831    sys/read_pad/cpu_clk
    SLICE_X55Y49         FDRE                                         r  sys/read_pad/number_temp_reg[7]/C
                         clock pessimism              0.507    -0.324    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.105    -0.219    sys/read_pad/number_temp_reg[7]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sys/read_pad/multiplier_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/multiplier_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.829%)  route 0.316ns (69.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.596    -0.566    sys/read_pad/cpu_clk
    SLICE_X65Y49         FDRE                                         r  sys/read_pad/multiplier_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  sys/read_pad/multiplier_temp_reg[7]/Q
                         net (fo=1, routed)           0.316    -0.108    sys/read_pad/multiplier_temp_reg_n_0_[7]
    SLICE_X64Y50         FDRE                                         r  sys/read_pad/multiplier_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.864    -0.804    sys/read_pad/cpu_clk
    SLICE_X64Y50         FDRE                                         r  sys/read_pad/multiplier_reg[7]/C
                         clock pessimism              0.507    -0.297    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.063    -0.234    sys/read_pad/multiplier_reg[7]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 sys/read_pad/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_temp_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.370ns (74.098%)  route 0.129ns (25.902%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.569    -0.593    sys/read_pad/cpu_clk
    SLICE_X56Y48         FDRE                                         r  sys/read_pad/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  sys/read_pad/number_reg[3]/Q
                         net (fo=11, routed)          0.129    -0.300    sys/read_pad/Q[3]
    SLICE_X55Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.187 r  sys/read_pad/number_temp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.187    sys/read_pad/number_temp_reg[3]_i_1_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.148 r  sys/read_pad/number_temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.147    sys/read_pad/number_temp_reg[7]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.093 r  sys/read_pad/number_temp_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.093    sys/read_pad/number_temp_reg[11]_i_1_n_7
    SLICE_X55Y50         FDRE                                         r  sys/read_pad/number_temp_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.835    -0.833    sys/read_pad/cpu_clk
    SLICE_X55Y50         FDRE                                         r  sys/read_pad/number_temp_reg[8]/C
                         clock pessimism              0.507    -0.326    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105    -0.221    sys/read_pad/number_temp_reg[8]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sys/read_pad/number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_temp_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.381ns (74.657%)  route 0.129ns (25.343%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.569    -0.593    sys/read_pad/cpu_clk
    SLICE_X56Y48         FDRE                                         r  sys/read_pad/number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  sys/read_pad/number_reg[3]/Q
                         net (fo=11, routed)          0.129    -0.300    sys/read_pad/Q[3]
    SLICE_X55Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    -0.187 r  sys/read_pad/number_temp_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.187    sys/read_pad/number_temp_reg[3]_i_1_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.148 r  sys/read_pad/number_temp_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.147    sys/read_pad/number_temp_reg[7]_i_1_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.082 r  sys/read_pad/number_temp_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    sys/read_pad/number_temp_reg[11]_i_1_n_5
    SLICE_X55Y50         FDRE                                         r  sys/read_pad/number_temp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.835    -0.833    sys/read_pad/cpu_clk
    SLICE_X55Y50         FDRE                                         r  sys/read_pad/number_temp_reg[10]/C
                         clock pessimism              0.507    -0.326    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105    -0.221    sys/read_pad/number_temp_reg[10]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clk_adj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'cpu_clk_clk_adjust'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.071ns (3.799%)  route 1.798ns (96.201%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.792    -0.369    inst_mem/cpu_clk
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.045    -0.324 r  inst_mem/multiplier[31]_i_1/O
                         net (fo=103, routed)         0.517     0.193    sys/read_pad/SR[0]
    SLICE_X56Y49         FDRE                                         r  sys/read_pad/number_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.838    -0.831    sys/read_pad/cpu_clk
    SLICE_X56Y49         FDRE                                         r  sys/read_pad/number_reg[4]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.318     0.042    
    SLICE_X56Y49         FDRE (Hold_fdre_C_R)         0.009     0.051    sys/read_pad/number_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clk_adj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'cpu_clk_clk_adjust'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        1.869ns  (logic 0.071ns (3.799%)  route 1.798ns (96.201%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.792    -0.369    inst_mem/cpu_clk
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.045    -0.324 r  inst_mem/multiplier[31]_i_1/O
                         net (fo=103, routed)         0.517     0.193    sys/read_pad/SR[0]
    SLICE_X56Y49         FDRE                                         r  sys/read_pad/number_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.838    -0.831    sys/read_pad/cpu_clk
    SLICE_X56Y49         FDRE                                         r  sys/read_pad/number_reg[5]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.318     0.042    
    SLICE_X56Y49         FDRE (Hold_fdre_C_R)         0.009     0.051    sys/read_pad/number_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk_adj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'cpu_clk_clk_adjust'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_temp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.071ns (3.829%)  route 1.783ns (96.171%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.792    -0.369    inst_mem/cpu_clk
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.045    -0.324 r  inst_mem/multiplier[31]_i_1/O
                         net (fo=103, routed)         0.502     0.178    sys/read_pad/SR[0]
    SLICE_X55Y48         FDRE                                         r  sys/read_pad/number_temp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.838    -0.831    sys/read_pad/cpu_clk
    SLICE_X55Y48         FDRE                                         r  sys/read_pad/number_temp_reg[0]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.318     0.042    
    SLICE_X55Y48         FDRE (Hold_fdre_C_R)        -0.018     0.024    sys/read_pad/number_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk_adj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'cpu_clk_clk_adjust'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_temp_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.071ns (3.829%)  route 1.783ns (96.171%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.792    -0.369    inst_mem/cpu_clk
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.045    -0.324 r  inst_mem/multiplier[31]_i_1/O
                         net (fo=103, routed)         0.502     0.178    sys/read_pad/SR[0]
    SLICE_X55Y48         FDRE                                         r  sys/read_pad/number_temp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.838    -0.831    sys/read_pad/cpu_clk
    SLICE_X55Y48         FDRE                                         r  sys/read_pad/number_temp_reg[1]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.318     0.042    
    SLICE_X55Y48         FDRE (Hold_fdre_C_R)        -0.018     0.024    sys/read_pad/number_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk_adj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'cpu_clk_clk_adjust'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_temp_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.071ns (3.829%)  route 1.783ns (96.171%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.792    -0.369    inst_mem/cpu_clk
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.045    -0.324 r  inst_mem/multiplier[31]_i_1/O
                         net (fo=103, routed)         0.502     0.178    sys/read_pad/SR[0]
    SLICE_X55Y48         FDRE                                         r  sys/read_pad/number_temp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.838    -0.831    sys/read_pad/cpu_clk
    SLICE_X55Y48         FDRE                                         r  sys/read_pad/number_temp_reg[2]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.318     0.042    
    SLICE_X55Y48         FDRE (Hold_fdre_C_R)        -0.018     0.024    sys/read_pad/number_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clk_adj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'cpu_clk_clk_adjust'  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            sys/read_pad/number_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_adjust  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             cpu_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_adjust rise@0.000ns - cpu_clk_clk_adjust rise@0.000ns)
  Data Path Delay:        1.854ns  (logic 0.071ns (3.829%)  route 1.783ns (96.171%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.400ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -1.676ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_adj/inst/input_clk_clk_adjust
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.792    -0.369    inst_mem/cpu_clk
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.045    -0.324 r  inst_mem/multiplier[31]_i_1/O
                         net (fo=103, routed)         0.502     0.178    sys/read_pad/SR[0]
    SLICE_X55Y48         FDRE                                         r  sys/read_pad/number_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_adjust rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_adj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_adj/inst/cpu_clk_clk_adjust
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_adj/inst/clkout1_buf/O
                         net (fo=393, routed)         0.838    -0.831    sys/read_pad/cpu_clk
    SLICE_X55Y48         FDRE                                         r  sys/read_pad/number_temp_reg[3]/C
                         clock pessimism              0.555    -0.276    
                         clock uncertainty            0.318     0.042    
    SLICE_X55Y48         FDRE (Hold_fdre_C_R)        -0.018     0.024    sys/read_pad/number_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.024    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_adjust
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_adj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    clk_adj/inst/clkout1_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    ctrl_cpu_clk_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y4    p_0_out__0_BUFG[5]_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X63Y36     regs/data_reg[15][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X63Y39     regs/data_reg[15][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X55Y43     regs/data_reg[15][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X63Y39     regs/data_reg[15][16]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X55Y43     regs/data_reg[15][17]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X55Y43     regs/data_reg[15][18]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X53Y35     regs/data_reg[15][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X54Y27     regs/data_reg[15][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y33     regs/data_reg[16][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y36     regs/data_reg[16][13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X55Y40     regs/data_reg[16][17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X55Y40     regs/data_reg[16][19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X43Y31     regs/data_reg[16][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X61Y36     regs/data_reg[16][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X63Y29     regs/data_reg[16][7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X62Y33     regs/data_reg[16][8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X36Y46     cpu_mode_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X36Y46     cpu_step_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X36Y46     cpu_step_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X36Y46     cpu_step_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y52     sys/sleep_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y51     sys/sleep_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y51     sys/sleep_reg[34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y51     sys/sleep_reg[35]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y52     sys/sleep_reg[36]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y52     sys/sleep_reg[37]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_clk_adjust
  To Clock:  uart_clk_clk_adjust

Setup :            0  Failing Endpoints,  Worst Slack       93.811ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.811ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust fall@150.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        5.592ns  (logic 1.395ns (24.947%)  route 4.197ns (75.053%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 151.464 - 150.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 52.473 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.899ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    45.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    47.413    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    47.509 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           2.233    49.742    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.149    49.891 r  u_i_1/O
                         net (fo=1, routed)           0.726    50.618    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.304    50.922 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    52.473    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.478    52.951 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.660    53.611    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.321    53.932 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.787    54.719    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.348    55.067 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    56.035    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124    56.159 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.842    57.001    u/inst/upg_inst/uart_wen5_out
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124    57.125 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.940    58.065    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X35Y29         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   151.408 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   145.348 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   146.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   147.026 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.981   149.008    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.120   149.128 r  u_i_1/O
                         net (fo=1, routed)           0.644   149.772    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.259   150.031 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   151.464    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y29         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.899   152.363    
                         clock uncertainty           -0.282   152.081    
    SLICE_X35Y29         FDCE (Setup_fdce_C_CE)      -0.205   151.876    u/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                        151.876    
                         arrival time                         -58.065    
  -------------------------------------------------------------------
                         slack                                 93.811    

Slack (MET) :             94.183ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust fall@150.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        5.308ns  (logic 1.395ns (26.279%)  route 3.913ns (73.721%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 151.465 - 150.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 52.473 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    45.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    47.413    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    47.509 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           2.233    49.742    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.149    49.891 r  u_i_1/O
                         net (fo=1, routed)           0.726    50.618    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.304    50.922 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    52.473    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.478    52.951 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.660    53.611    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.321    53.932 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.787    54.719    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.348    55.067 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    56.035    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124    56.159 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.842    57.001    u/inst/upg_inst/uart_wen5_out
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124    57.125 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.657    57.781    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y30         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   151.408 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   145.348 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   146.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   147.026 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.981   149.008    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.120   149.128 r  u_i_1/O
                         net (fo=1, routed)           0.644   149.772    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.259   150.031 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   151.465    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y30         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.986   152.451    
                         clock uncertainty           -0.282   152.169    
    SLICE_X37Y30         FDCE (Setup_fdce_C_CE)      -0.205   151.964    u/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                        151.964    
                         arrival time                         -57.781    
  -------------------------------------------------------------------
                         slack                                 94.183    

Slack (MET) :             94.183ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust fall@150.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        5.308ns  (logic 1.395ns (26.279%)  route 3.913ns (73.721%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 151.465 - 150.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 52.473 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    45.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    47.413    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    47.509 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           2.233    49.742    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.149    49.891 r  u_i_1/O
                         net (fo=1, routed)           0.726    50.618    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.304    50.922 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    52.473    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.478    52.951 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.660    53.611    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.321    53.932 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.787    54.719    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.348    55.067 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    56.035    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124    56.159 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.842    57.001    u/inst/upg_inst/uart_wen5_out
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124    57.125 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.657    57.781    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X37Y30         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   151.408 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   145.348 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   146.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   147.026 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.981   149.008    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.120   149.128 r  u_i_1/O
                         net (fo=1, routed)           0.644   149.772    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.259   150.031 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   151.465    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y30         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.986   152.451    
                         clock uncertainty           -0.282   152.169    
    SLICE_X37Y30         FDCE (Setup_fdce_C_CE)      -0.205   151.964    u/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                        151.964    
                         arrival time                         -57.781    
  -------------------------------------------------------------------
                         slack                                 94.183    

Slack (MET) :             94.368ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust fall@150.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        5.159ns  (logic 1.395ns (27.039%)  route 3.764ns (72.961%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 151.465 - 150.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 52.473 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    45.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    47.413    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    47.509 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           2.233    49.742    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.149    49.891 r  u_i_1/O
                         net (fo=1, routed)           0.726    50.618    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.304    50.922 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    52.473    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.478    52.951 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.660    53.611    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.321    53.932 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.787    54.719    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.348    55.067 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    56.035    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124    56.159 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.842    57.001    u/inst/upg_inst/uart_wen5_out
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124    57.125 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.507    57.632    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y30         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   151.408 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   145.348 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   146.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   147.026 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.981   149.008    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.120   149.128 r  u_i_1/O
                         net (fo=1, routed)           0.644   149.772    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.259   150.031 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   151.465    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y30         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[1]/C
                         clock pessimism              0.986   152.451    
                         clock uncertainty           -0.282   152.169    
    SLICE_X38Y30         FDCE (Setup_fdce_C_CE)      -0.169   152.000    u/inst/upg_inst/msg_indx_reg[1]
  -------------------------------------------------------------------
                         required time                        152.000    
                         arrival time                         -57.632    
  -------------------------------------------------------------------
                         slack                                 94.368    

Slack (MET) :             94.472ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust fall@150.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        5.018ns  (logic 1.395ns (27.801%)  route 3.623ns (72.199%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 151.464 - 150.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 52.473 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    45.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    47.413    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    47.509 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           2.233    49.742    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.149    49.891 r  u_i_1/O
                         net (fo=1, routed)           0.726    50.618    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.304    50.922 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    52.473    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.478    52.951 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.660    53.611    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.321    53.932 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.787    54.719    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.348    55.067 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    56.035    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124    56.159 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.842    57.001    u/inst/upg_inst/uart_wen5_out
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124    57.125 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.366    57.491    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   151.408 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   145.348 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   146.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   147.026 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.981   149.008    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.120   149.128 r  u_i_1/O
                         net (fo=1, routed)           0.644   149.772    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.259   150.031 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   151.464    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.986   152.450    
                         clock uncertainty           -0.282   152.168    
    SLICE_X36Y28         FDCE (Setup_fdce_C_CE)      -0.205   151.963    u/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                        151.963    
                         arrival time                         -57.491    
  -------------------------------------------------------------------
                         slack                                 94.472    

Slack (MET) :             94.472ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust fall@150.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        5.018ns  (logic 1.395ns (27.801%)  route 3.623ns (72.199%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 151.464 - 150.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 52.473 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    45.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    47.413    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    47.509 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           2.233    49.742    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.149    49.891 r  u_i_1/O
                         net (fo=1, routed)           0.726    50.618    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.304    50.922 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    52.473    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.478    52.951 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.660    53.611    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.321    53.932 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.787    54.719    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.348    55.067 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    56.035    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124    56.159 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.842    57.001    u/inst/upg_inst/uart_wen5_out
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124    57.125 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.366    57.491    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X36Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   151.408 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   145.348 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   146.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   147.026 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.981   149.008    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.120   149.128 r  u_i_1/O
                         net (fo=1, routed)           0.644   149.772    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.259   150.031 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   151.464    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.986   152.450    
                         clock uncertainty           -0.282   152.168    
    SLICE_X36Y28         FDCE (Setup_fdce_C_CE)      -0.205   151.963    u/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                        151.963    
                         arrival time                         -57.491    
  -------------------------------------------------------------------
                         slack                                 94.472    

Slack (MET) :             94.533ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust fall@150.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        5.016ns  (logic 1.395ns (27.811%)  route 3.621ns (72.189%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 151.464 - 150.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 52.473 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.009ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    45.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    47.413    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    47.509 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           2.233    49.742    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.149    49.891 r  u_i_1/O
                         net (fo=1, routed)           0.726    50.618    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.304    50.922 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    52.473    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.478    52.951 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.660    53.611    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.321    53.932 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.787    54.719    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.348    55.067 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    56.035    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124    56.159 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.842    57.001    u/inst/upg_inst/uart_wen5_out
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124    57.125 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.364    57.489    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   151.408 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   145.348 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   146.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   147.026 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.981   149.008    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.120   149.128 r  u_i_1/O
                         net (fo=1, routed)           0.644   149.772    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.259   150.031 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   151.464    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              1.009   152.473    
                         clock uncertainty           -0.282   152.191    
    SLICE_X38Y28         FDCE (Setup_fdce_C_CE)      -0.169   152.022    u/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                        152.022    
                         arrival time                         -57.489    
  -------------------------------------------------------------------
                         slack                                 94.533    

Slack (MET) :             94.533ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust fall@150.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        5.016ns  (logic 1.395ns (27.811%)  route 3.621ns (72.189%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 151.464 - 150.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 52.473 - 50.000 ) 
    Clock Pessimism Removal (CPR):    1.009ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    45.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    47.413    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    47.509 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           2.233    49.742    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.149    49.891 r  u_i_1/O
                         net (fo=1, routed)           0.726    50.618    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.304    50.922 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    52.473    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.478    52.951 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.660    53.611    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.321    53.932 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.787    54.719    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.348    55.067 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    56.035    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124    56.159 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.842    57.001    u/inst/upg_inst/uart_wen5_out
    SLICE_X36Y27         LUT4 (Prop_lut4_I0_O)        0.124    57.125 r  u/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.364    57.489    u/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X38Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   151.408 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   145.348 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   146.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   147.026 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.981   149.008    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.120   149.128 r  u_i_1/O
                         net (fo=1, routed)           0.644   149.772    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.259   150.031 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.433   151.464    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              1.009   152.473    
                         clock uncertainty           -0.282   152.191    
    SLICE_X38Y28         FDCE (Setup_fdce_C_CE)      -0.169   152.022    u/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                        152.022    
                         arrival time                         -57.489    
  -------------------------------------------------------------------
                         slack                                 94.533    

Slack (MET) :             94.600ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust fall@150.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        4.891ns  (logic 1.395ns (28.523%)  route 3.496ns (71.477%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 151.465 - 150.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 52.473 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    45.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    47.413    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    47.509 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           2.233    49.742    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.149    49.891 r  u_i_1/O
                         net (fo=1, routed)           0.726    50.618    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.304    50.922 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    52.473    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.478    52.951 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.660    53.611    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.321    53.932 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.787    54.719    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.348    55.067 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    56.035    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124    56.159 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.448    56.607    u/inst/upg_inst/uart_wen5_out
    SLICE_X36Y27         LUT6 (Prop_lut6_I3_O)        0.124    56.731 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.633    57.364    u/inst/upg_inst/s_axi_wdata
    SLICE_X36Y30         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   151.408 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   145.348 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   146.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   147.026 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.981   149.008    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.120   149.128 r  u_i_1/O
                         net (fo=1, routed)           0.644   149.772    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.259   150.031 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   151.465    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y30         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.986   152.451    
                         clock uncertainty           -0.282   152.169    
    SLICE_X36Y30         FDRE (Setup_fdre_C_CE)      -0.205   151.964    u/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                        151.964    
                         arrival time                         -57.364    
  -------------------------------------------------------------------
                         slack                                 94.600    

Slack (MET) :             94.611ns  (required time - arrival time)
  Source:                 u/inst/upg_inst/msg_indx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/s_axi_wdata_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_clk_adjust fall@150.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        4.880ns  (logic 1.395ns (28.588%)  route 3.485ns (71.412%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.465ns = ( 151.465 - 150.000 ) 
    Source Clock Delay      (SCD):    2.473ns = ( 52.473 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.986ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.559ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.478    51.478 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.711    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    45.747 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    47.413    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    47.509 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           2.233    49.742    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.149    49.891 r  u_i_1/O
                         net (fo=1, routed)           0.726    50.618    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.304    50.922 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.551    52.473    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X38Y28         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDCE (Prop_fdce_C_Q)         0.478    52.951 f  u/inst/upg_inst/msg_indx_reg[4]/Q
                         net (fo=12, routed)          0.660    53.611    u/inst/upg_inst/msg_indx_reg__0[4]
    SLICE_X38Y30         LUT2 (Prop_lut2_I1_O)        0.321    53.932 f  u/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.787    54.719    u/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X36Y28         LUT6 (Prop_lut6_I5_O)        0.348    55.067 f  u/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.968    56.035    u/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X36Y26         LUT3 (Prop_lut3_I0_O)        0.124    56.159 r  u/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.448    56.607    u/inst/upg_inst/uart_wen5_out
    SLICE_X36Y27         LUT6 (Prop_lut6_I3_O)        0.124    56.731 r  u/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.622    57.353    u/inst/upg_inst/s_axi_wdata
    SLICE_X37Y29         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                    150.000   150.000 f  
    P17                                               0.000   150.000 f  clk (IN)
                         net (fo=0)                   0.000   150.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         1.408   151.408 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   152.570    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   145.348 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   146.935    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091   147.026 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.981   149.008    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.120   149.128 r  u_i_1/O
                         net (fo=1, routed)           0.644   149.772    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.259   150.031 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.434   151.465    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y29         FDRE                                         r  u/inst/upg_inst/s_axi_wdata_reg[2]/C
                         clock pessimism              0.986   152.451    
                         clock uncertainty           -0.282   152.169    
    SLICE_X37Y29         FDRE (Setup_fdre_C_CE)      -0.205   151.964    u/inst/upg_inst/s_axi_wdata_reg[2]
  -------------------------------------------------------------------
                         required time                        151.964    
                         arrival time                         -57.353    
  -------------------------------------------------------------------
                         slack                                 94.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust fall@50.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns = ( 50.731 - 50.000 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 50.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    48.324 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    48.813    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    48.839 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    49.627    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.044    49.671 r  u_i_1/O
                         net (fo=1, routed)           0.272    49.944    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    50.037 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    50.586    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X43Y24         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141    50.727 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.078    50.805    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X42Y24         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434    50.434 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    47.769 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    48.303    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    48.332 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.108    49.440    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.055    49.495 r  u_i_1/O
                         net (fo=1, routed)           0.306    49.801    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    49.914 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    50.731    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y24         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism             -0.132    50.599    
    SLICE_X42Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    50.716    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                        -50.716    
                         arrival time                          50.805    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust fall@50.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns = ( 50.732 - 50.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 50.587 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    48.324 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    48.813    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    48.839 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    49.627    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.044    49.671 r  u_i_1/O
                         net (fo=1, routed)           0.272    49.944    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    50.037 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    50.587    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y24         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDRE (Prop_fdre_C_Q)         0.141    50.728 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    50.784    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X47Y24         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434    50.434 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    47.769 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    48.303    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    48.332 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.108    49.440    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.055    49.495 r  u_i_1/O
                         net (fo=1, routed)           0.306    49.801    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    49.914 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.818    50.732    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X47Y24         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.145    50.587    
    SLICE_X47Y24         FDRE (Hold_fdre_C_D)         0.075    50.662    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                        -50.662    
                         arrival time                          50.784    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/WCS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/oldInitF_reg/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust fall@50.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.624%)  route 0.296ns (61.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns = ( 50.729 - 50.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 50.587 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    48.324 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    48.813    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    48.839 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    49.627    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.044    49.671 r  u_i_1/O
                         net (fo=1, routed)           0.272    49.944    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    50.037 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    50.587    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  u/inst/upg_inst/WCS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141    50.728 f  u/inst/upg_inst/WCS_reg[1]/Q
                         net (fo=13, routed)          0.296    51.024    u/inst/upg_inst/WCS_reg_n_0_[1]
    SLICE_X35Y25         LUT5 (Prop_lut5_I1_O)        0.045    51.069 r  u/inst/upg_inst/oldInitF_i_1/O
                         net (fo=1, routed)           0.000    51.069    u/inst/upg_inst/oldInitF_i_1_n_0
    SLICE_X35Y25         FDCE                                         r  u/inst/upg_inst/oldInitF_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434    50.434 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    47.769 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    48.303    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    48.332 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.108    49.440    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.055    49.495 r  u_i_1/O
                         net (fo=1, routed)           0.306    49.801    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    49.914 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.815    50.729    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y25         FDCE                                         r  u/inst/upg_inst/oldInitF_reg/C
                         clock pessimism              0.117    50.846    
    SLICE_X35Y25         FDCE (Hold_fdce_C_D)         0.092    50.938    u/inst/upg_inst/oldInitF_reg
  -------------------------------------------------------------------
                         required time                        -50.938    
                         arrival time                          51.069    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/WCS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/WCS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust fall@50.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.179%)  route 0.301ns (61.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns = ( 50.731 - 50.000 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 50.585 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    48.324 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    48.813    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    48.839 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    49.627    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.044    49.671 r  u_i_1/O
                         net (fo=1, routed)           0.272    49.944    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    50.037 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549    50.585    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y25         FDCE                                         r  u/inst/upg_inst/WCS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141    50.726 r  u/inst/upg_inst/WCS_reg[0]/Q
                         net (fo=18, routed)          0.301    51.027    u/inst/upg_inst/WCS_reg_n_0_[0]
    SLICE_X36Y26         LUT5 (Prop_lut5_I3_O)        0.045    51.072 r  u/inst/upg_inst/WCS[1]_i_1/O
                         net (fo=1, routed)           0.000    51.072    u/inst/upg_inst/WCS[1]_i_1_n_0
    SLICE_X36Y26         FDCE                                         r  u/inst/upg_inst/WCS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434    50.434 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    47.769 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    48.303    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    48.332 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.108    49.440    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.055    49.495 r  u_i_1/O
                         net (fo=1, routed)           0.306    49.801    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    49.914 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    50.731    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  u/inst/upg_inst/WCS_reg[1]/C
                         clock pessimism              0.117    50.848    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.091    50.939    u/inst/upg_inst/WCS_reg[1]
  -------------------------------------------------------------------
                         required time                        -50.939    
                         arrival time                          51.072    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust fall@50.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.796%)  route 0.142ns (50.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns = ( 50.731 - 50.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 50.587 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    48.324 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    48.813    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    48.839 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    49.627    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.044    49.671 r  u_i_1/O
                         net (fo=1, routed)           0.272    49.944    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    50.037 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    50.587    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X44Y24         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141    50.728 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[2].fifo_din_reg[2]/Q
                         net (fo=3, routed)           0.142    50.870    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[1]
    SLICE_X42Y24         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434    50.434 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    47.769 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    48.303    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    48.332 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.108    49.440    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.055    49.495 r  u_i_1/O
                         net (fo=1, routed)           0.306    49.801    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    49.914 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    50.731    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y24         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
                         clock pessimism             -0.112    50.619    
    SLICE_X42Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    50.728    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16
  -------------------------------------------------------------------
                         required time                        -50.728    
                         arrival time                          50.870    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust fall@50.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.332%)  route 0.090ns (32.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns = ( 50.731 - 50.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 50.587 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    48.324 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    48.813    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    48.839 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    49.627    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.044    49.671 r  u_i_1/O
                         net (fo=1, routed)           0.272    49.944    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    50.037 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    50.587    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y26         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141    50.728 f  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/Q
                         net (fo=9, routed)           0.090    50.818    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q[1]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.045    50.863 r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000    50.863    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER_n_26
    SLICE_X38Y26         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434    50.434 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    47.769 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    48.303    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    48.332 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.108    49.440    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.055    49.495 r  u_i_1/O
                         net (fo=1, routed)           0.306    49.801    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    49.914 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    50.731    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X38Y26         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg/C
                         clock pessimism             -0.131    50.600    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.120    50.720    u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                        -50.720    
                         arrival time                          50.863    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust fall@50.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.742%)  route 0.142ns (50.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns = ( 50.731 - 50.000 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 50.587 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.112ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    48.324 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    48.813    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    48.839 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    49.627    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.044    49.671 r  u_i_1/O
                         net (fo=1, routed)           0.272    49.944    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    50.037 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.551    50.587    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X44Y24         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y24         FDRE (Prop_fdre_C_Q)         0.141    50.728 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[4].fifo_din_reg[4]/Q
                         net (fo=3, routed)           0.142    50.871    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[3]
    SLICE_X42Y24         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434    50.434 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    47.769 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    48.303    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    48.332 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.108    49.440    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.055    49.495 r  u_i_1/O
                         net (fo=1, routed)           0.306    49.801    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    49.914 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    50.731    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y24         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
                         clock pessimism             -0.112    50.619    
    SLICE_X42Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    50.727    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16
  -------------------------------------------------------------------
                         required time                        -50.727    
                         arrival time                          50.871    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/msg_indx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/msg_indx_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust fall@50.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        0.501ns  (logic 0.186ns (37.119%)  route 0.315ns (62.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns = ( 50.736 - 50.000 ) 
    Source Clock Delay      (SCD):    0.589ns = ( 50.589 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    48.324 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    48.813    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    48.839 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    49.627    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.044    49.671 r  u_i_1/O
                         net (fo=1, routed)           0.272    49.944    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    50.037 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.553    50.589    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y29         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDCE (Prop_fdce_C_Q)         0.141    50.730 r  u/inst/upg_inst/msg_indx_reg[0]/Q
                         net (fo=32, routed)          0.315    51.045    u/inst/upg_inst/msg_indx_reg__0[0]
    SLICE_X37Y30         LUT6 (Prop_lut6_I3_O)        0.045    51.090 r  u/inst/upg_inst/msg_indx[5]_i_1/O
                         net (fo=1, routed)           0.000    51.090    u/inst/upg_inst/p_0_in__0[5]
    SLICE_X37Y30         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434    50.434 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    47.769 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    48.303    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    48.332 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.108    49.440    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.055    49.495 r  u_i_1/O
                         net (fo=1, routed)           0.306    49.801    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    49.914 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822    50.736    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X37Y30         FDCE                                         r  u/inst/upg_inst/msg_indx_reg[5]/C
                         clock pessimism              0.117    50.853    
    SLICE_X37Y30         FDCE (Hold_fdce_C_D)         0.091    50.944    u/inst/upg_inst/msg_indx_reg[5]
  -------------------------------------------------------------------
                         required time                        -50.944    
                         arrival time                          51.090    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust fall@50.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns = ( 50.731 - 50.000 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 50.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    48.324 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    48.813    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    48.839 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    49.627    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.044    49.671 r  u_i_1/O
                         net (fo=1, routed)           0.272    49.944    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    50.037 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.550    50.586    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X43Y24         FDRE                                         r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141    50.727 r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.139    50.866    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X42Y24         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434    50.434 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    47.769 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    48.303    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    48.332 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.108    49.440    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.055    49.495 r  u_i_1/O
                         net (fo=1, routed)           0.306    49.801    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    49.914 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    50.731    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y24         SRL16E                                       r  u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism             -0.132    50.599    
    SLICE_X42Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    50.714    u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                        -50.714    
                         arrival time                          50.866    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u/inst/upg_inst/WCS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u/inst/upg_inst/uart_wen_reg/D
                            (rising edge-triggered cell FDCE clocked by uart_clk_clk_adjust'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_clk_adjust
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_clk_adjust fall@50.000ns - uart_clk_clk_adjust fall@50.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.281%)  route 0.327ns (63.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns = ( 50.731 - 50.000 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 50.585 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.246    50.246 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.686    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    48.324 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    48.813    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    48.839 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           0.788    49.627    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.044    49.671 r  u_i_1/O
                         net (fo=1, routed)           0.272    49.944    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    50.037 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.549    50.585    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X35Y25         FDCE                                         r  u/inst/upg_inst/WCS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDCE (Prop_fdce_C_Q)         0.141    50.726 r  u/inst/upg_inst/WCS_reg[0]/Q
                         net (fo=18, routed)          0.327    51.053    u/inst/upg_inst/WCS_reg_n_0_[0]
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.045    51.098 r  u/inst/upg_inst/uart_wen_i_1/O
                         net (fo=1, routed)           0.000    51.098    u/inst/upg_inst/uart_wen_i_1_n_0
    SLICE_X36Y26         FDCE                                         r  u/inst/upg_inst/uart_wen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_clk_adjust fall edge)
                                                     50.000    50.000 f  
    P17                                               0.000    50.000 f  clk (IN)
                         net (fo=0)                   0.000    50.000    clk_adj/inst/input_clk
    P17                  IBUF (Prop_ibuf_I_O)         0.434    50.434 f  clk_adj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.914    clk_adj/inst/input_clk_clk_adjust
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    47.769 f  clk_adj/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    48.303    clk_adj/inst/uart_clk_clk_adjust
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    48.332 f  clk_adj/inst/clkout2_buf/O
                         net (fo=3, routed)           1.108    49.440    uart_clk
    SLICE_X37Y46         LUT1 (Prop_lut1_I0_O)        0.055    49.495 r  u_i_1/O
                         net (fo=1, routed)           0.306    49.801    u/inst/upg_inst/upg_clk_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    49.914 r  u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.817    50.731    u/inst/upg_inst/upg_clk_i_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  u/inst/upg_inst/uart_wen_reg/C
                         clock pessimism              0.117    50.848    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.092    50.940    u/inst/upg_inst/uart_wen_reg
  -------------------------------------------------------------------
                         required time                        -50.940    
                         arrival time                          51.098    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_clk_adjust
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_adj/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y7    clk_adj/inst/clkout2_buf/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    u/inst/upg_inst/upg_clk_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X38Y27     u/inst/upg_inst/RCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y27     u/inst/upg_inst/RCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X37Y27     u/inst/upg_inst/RCS_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y25     u/inst/upg_inst/WCS_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X36Y26     u/inst/upg_inst/WCS_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X35Y25     u/inst/upg_inst/WCS_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y26     u/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clk_adj/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y23     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y23     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y24     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y27     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X42Y27     u/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK



