library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Mux2_1 is 
	port(selects   : in std_logic;
	     input0: in std_logic;
		  input1: in std_logic;
		  input2: in std_logic;
		  input3: in std_logic;
		  muxOut: out std_logic);
end Mux2_1;

architecture Behavioral of Mux2_1 is
begin
	process(sel, input0, input1)
	begin
		if (sel = '00') then
			muxOut <= input0;
		elsif (sel='01')
			muxOut <= input1;
		elsif (sel='10')
			muxOut <= input2;
		else 
			muxOut <= input3;
		end if;
	end process;
end Behavioral;