// Seed: 2854179363
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    input  tri1  id_2
);
  assign id_1 = -1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    output wand id_4,
    inout logic id_5,
    output tri id_6,
    input wand id_7,
    output logic id_8,
    output supply0 id_9,
    output logic id_10,
    input wor id_11,
    output logic id_12,
    input tri id_13
);
  parameter integer id_15 = 1;
  always #1 id_0 = id_7;
  id_16 :
  assert property (@(1) -1) id_4 = 1;
  if (-1 + 1)
    always begin : LABEL_0
      id_10 <= "";
      @(posedge 1) id_8 <= 1'b0;
    end
  else always id_12 <= id_5;
  assign id_12 = 1'd0;
  assign id_5  = id_5;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_2
  );
  wire id_17;
endmodule
