<!DOCTYPE html>
<html>

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  <title>Xilinx IP - Frame Buffer Read Example</title>
  <meta name="description" content="Device name: Zybo. (Zynq-7000)Vivado Version: 2020.2.Goal:  To write unique frames in the DDR3 memory capacity and read-out frame by frame as well as display...">

  <link rel="stylesheet" href="/css/main.css">
  <link rel="canonical" href="https://rappysaha.github.io/posts-blog/2021/05/29/Xilinx-IP-Frame-Buffer-Read.html">
  <link rel="alternate" type="application/rss+xml" title="Rappy Saha" href="https://rappysaha.github.io/feed.xml">
</head>


  <body>

    <header class="site-header">

  <div class="wrapper">

    <a class="site-title" href="/">Rappy Saha</a>

    <nav class="site-nav">
      <a href="#" class="menu-icon">
        <svg viewBox="0 0 18 15">
          <path fill="#424242" d="M18,1.484c0,0.82-0.665,1.484-1.484,1.484H1.484C0.665,2.969,0,2.304,0,1.484l0,0C0,0.665,0.665,0,1.484,0 h15.031C17.335,0,18,0.665,18,1.484L18,1.484z"/>
          <path fill="#424242" d="M18,7.516C18,8.335,17.335,9,16.516,9H1.484C0.665,9,0,8.335,0,7.516l0,0c0-0.82,0.665-1.484,1.484-1.484 h15.031C17.335,6.031,18,6.696,18,7.516L18,7.516z"/>
          <path fill="#424242" d="M18,13.516C18,14.335,17.335,15,16.516,15H1.484C0.665,15,0,14.335,0,13.516l0,0 c0-0.82,0.665-1.484,1.484-1.484h15.031C17.335,12.031,18,12.696,18,13.516L18,13.516z"/>
        </svg>
      </a>

      <div class="trigger">
        
          
          <a class="page-link" href="/Publications/">Publications</a>
          
        
          
          <a class="page-link" href="/Resume/">Resume</a>
          
        
          
          <a class="page-link" href="/Blog/">Blog</a>
          
        
          
        
          
        
          
        
      </div>
    </nav>

  </div>

</header>


    <div class="page-content">
      <div class="wrapper">
        <article class="post" itemscope itemtype="http://schema.org/BlogPosting">

  <header class="post-header">
    <h1 class="post-title" itemprop="name headline">Xilinx IP - Frame Buffer Read Example</h1>
    <p class="post-meta"><time datetime="2021-05-29T00:00:00+09:00" itemprop="datePublished">May 29, 2021</time></p>
  </header>

  <div class="post-content" itemprop="articleBody">
    <p><b>Device name:</b> Zybo. (Zynq-7000)<br />
<b>Vivado Version:</b> 2020.2.<br />
<b>Goal:</b>  To write unique frames in the DDR3 memory capacity and read-out frame by frame as well as display the frames with a variable refresh rate. Real goal is the avoidance of the painful VDMA IP and using a lighter IP.<br />
<b>Github repo:</b> <a href="https://github.com/rappysaha/FrameBufferRead.git">https://github.com/rappysaha/FrameBufferRead.git</a><br /></p>

<h1 id="how-to-regenerate-the-project">How to regenerate the project</h1>
<p><b>Step 1:</b> Download the Git repo in your local directory.<br />
<b>Step 2:</b> Vivado 2020.2 should be installed and Zybo boardfiles should be in place. Please follow the <a href="https://reference.digilentinc.com/vivado/installing-vivado/start#installing_digilent_board_files">guide from Digilent</a> to install the board files perfectly. <br />
<b>Step3:</b> Open the vivado go to the Tcl console. <code class="highlighter-rouge">cd</code> to the saved location of the github repo<br /></p>

<p><code class="highlighter-rouge">cd &lt;saved location of git repo&gt;/FrameBufferRead/Prj_FBR/</code><br />
press Enter<br />
<code class="highlighter-rouge">source ./FBR.tcl</code><br /></p>

<p>vivado will regenerate the project.<br />
<b>Step4:</b> Synthesize, Implement and generate bit stream in the Vivado.<br />
<b>Step5:</b> Export the hardware, .xsa file with bitstream included.<br />
<b>Step6:</b> Setup a Application project with .xsa file that has be exported. Again, you can follow the <a href="https://reference.digilentinc.com/programmable-logic/guides/getting-started-with-ipi#launch_vitis">guide from the Digilent</a>.<br /> 
<b>Step7:</b> Copy all the src files from the<br /> <code class="highlighter-rouge">&lt;saved location git repo&gt;/FrameBufferRead/Prj_FBR/VitisSrcFIles/</code>.<br />
<b>Step8:</b> Build the project and connect the Zybo Board. Open the terminal with baudrate 115200. Connect a VGA or HDMI display.<br /> 
<b>Step9:</b> Lunch application project in the Zybo by download the .elf file and .bit file in the Zynq Soc. Follow the <a href="https://reference.digilentinc.com/programmable-logic/guides/getting-started-with-ipi#launch_a_vitis_baremetal_software_application">Digilent guideline</a> here again. <br /></p>

<p>Successfully, you are running the project. <br /></p>

<h1 id="ip-schematic-design">IP Schematic Design</h1>
<!-- <img src="/image/Xilinx IP - Frame Buffer Read Example/IP_Schematic.png" style="width:100%;"> -->
<p><a href="/image/Xilinx IP - Frame Buffer Read Example/IP_Schematic.png" title="View larger picture"><img src="/image/Xilinx IP - Frame Buffer Read Example/IP_Schematic.png" alt="IP Schematic" style="width:100%;" /></a></p>

<p><b>Required IPs:</b><br /></p>

<ol>
  <li>Zynq7 Processing System: After block automation, the <code class="highlighter-rouge">S_AXI_HP0</code> interface was enabled to read out the data from DDR3. The Pl to Ps interrupt was also enabled. The required clocks were also generated from the Zynq also. Three different clocks can be required here.<br />
    <ul>
      <li>M_AXI_GPIO clock: 100 MHz (default). <br /></li>
      <li>S_AXI_HP0 clock: 200MHz. Depends how fast do you want to read out the video. It can be same as M_AXI_GPIO clock, if we do not have any specific read out requirements.<br /></li>
      <li>Clock for VGA and DVI Ips: 74.25 MHz. Depends on output video resolution, in our case it is 720p.<br /><br />
<!-- <img src="/image/Xilinx IP - Frame Buffer Read Example/FBR IP Workflow.png" style="float:right;width:30%;"> -->
<a href="/image/Xilinx IP - Frame Buffer Read Example/FBR IP Workflow.png" title="View larger picture"><img src="/image/Xilinx IP - Frame Buffer Read Example/FBR IP Workflow.png" alt="IP Schematic" style="float:right;width:30%;" /></a></li>
    </ul>
  </li>
  <li>Frame Buffer Read IP: This IP is used to read out frames from the DDR3. <br /></li>
  <li>AXI4 Stream to Video Out IP: This IP helps to convert AXI4 stream data to the RGB data that will be used by VGA or DVI IP. It can bridge between read out speed and display frequency.<br /></li>
  <li>The Video Timing Controller: This IP will generate the required timing signals for the desired display resolution.<br /></li>
  <li>Video Lock Monitor IP: This has input from the AXI4 Stream to Video Out IP. The locked signal from the AXI4 Stream to Video Out IP is monitored by the Video Lock Monitor IP. <br /></li>
  <li>HLS Reset IP: This will help to reset the Frame Buffer Read IP asynchronously for any time by software. <br /></li>
  <li>Rgb2vga IP: By this we can connect a VGA display for the output.<br /></li>
  <li>Rgb2Dvi IP: By this IP we can connect a HDMI display for the output.<br /><br /><br /></li>
</ol>

<h1 id="vitis-part">Vitis Part</h1>
<p>After regenerating the project if we move to the Vitis part. In the Vitis we took the bare metal approach. Following description will be helpful to understand the steps of the <code class="highlighter-rouge">main.c</code> file.<br /></p>

<p><b>Step 1:</b> Reset the FBR IP,<br /></p>

<figure class="highlight"><pre><code class="language-c" data-lang="c"><span class="n">gpio_hlsIpReset</span> <span class="o">=</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="n">XPAR_HLS_IP_RESET_BASEADDR</span><span class="p">;</span>
<span class="o">*</span><span class="n">gpio_hlsIpReset</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span></code></pre></figure>

<p><b>Step 2:</b> Setting up the interrupts and connect it with the ScuGic. Setting up interrupt can be quite confusing some time. If you are using Zynq device, <a href="http://indico.ictp.it/event/7987/session/38/contribution/142/material/slides/0.pdf">this presentation</a> explains the matter quite clearly and it is really easy to follow. My Approach is more or less similar to the presentation.</p>

<figure class="highlight"><pre><code class="language-c" data-lang="c"><span class="n">Status</span> <span class="o">=</span> <span class="n">SetupInterrupts</span><span class="p">(</span><span class="n">ScuGic_ID</span><span class="p">,</span> <span class="n">FBR_INTR_ID</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">intc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">frmbufrd</span><span class="p">);</span>
<span class="k">if</span> <span class="p">(</span><span class="n">Status</span> <span class="o">==</span> <span class="n">XST_FAILURE</span><span class="p">)</span>
<span class="p">{</span>
    <span class="n">xil_printf</span><span class="p">(</span><span class="s">"ERROR:: Interrupt Setup Failed</span><span class="se">\r\n</span><span class="s">"</span><span class="p">);</span>
    <span class="n">xil_printf</span><span class="p">(</span><span class="s">"ERROR:: Test could not be completed</span><span class="se">\r\n</span><span class="s">"</span><span class="p">);</span>
    <span class="k">return</span> <span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span></code></pre></figure>

<p><b>Step 3:</b> Initialize rest of the IPs in your design. We have initialized here video timing controller, FBR and GPIO that is used for check out the locking of the video output.</p>

<figure class="highlight"><pre><code class="language-c" data-lang="c"><span class="n">Status</span> <span class="o">=</span> <span class="n">DriverInit</span><span class="p">(</span><span class="n">VTC_ID</span><span class="p">,</span> <span class="n">FBR_ID</span><span class="p">,</span> <span class="n">GPIO_ID</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vtc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">frmbufrd</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vmon</span><span class="p">);</span>
<span class="k">if</span> <span class="p">(</span><span class="n">Status</span> <span class="o">!=</span> <span class="n">XST_SUCCESS</span><span class="p">)</span>
<span class="p">{</span>
    <span class="n">xil_printf</span><span class="p">(</span><span class="s">"ERROR:: Driver Initialization Failed</span><span class="se">\r\n</span><span class="s">"</span><span class="p">);</span>
    <span class="n">xil_printf</span><span class="p">(</span><span class="s">"ERROR:: Test could not be completed</span><span class="se">\r\n</span><span class="s">"</span><span class="p">);</span>
    <span class="k">return</span> <span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span></code></pre></figure>

<p><b>Step 4:</b> Setting up the callback functions. Most important part of this application. Here, we have connected a function namned <code class="highlighter-rouge">XVFrameBufferCallback()</code> whenever the there is and interrupt from the FBR IP. Whenever we go to that function the required variables can be accessed via <code class="highlighter-rouge">frmbufrd</code> structure.</p>

<figure class="highlight"><pre><code class="language-c" data-lang="c"><span class="n">XVFrmbufRd_SetCallback</span><span class="p">(</span><span class="o">&amp;</span><span class="n">frmbufrd</span><span class="p">,</span> <span class="n">XVFRMBUFRD_HANDLER_DONE</span><span class="p">,</span> <span class="n">XVFrameBufferCallback</span><span class="p">,</span>
                           <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">frmbufrd</span><span class="p">);</span></code></pre></figure>

<p><b>Step 5:</b> Setting up the parameters to configure the Vtc the FBR in the next step. This the place where <code class="highlighter-rouge">#include "xvidc.h"</code> header file comes handy. Thanks to Xilinx for providing such a wonderful header file to configure the IPs related to the video or image processing.</p>

<figure class="highlight"><pre><code class="language-c" data-lang="c"><span class="n">VidStream</span><span class="p">.</span><span class="n">PixPerClk</span> <span class="o">=</span> <span class="n">frmbufrd</span><span class="p">.</span><span class="n">FrmbufRd</span><span class="p">.</span><span class="n">Config</span><span class="p">.</span><span class="n">PixPerClk</span><span class="p">;</span>
<span class="n">VidStream</span><span class="p">.</span><span class="n">ColorDepth</span> <span class="o">=</span> <span class="n">frmbufrd</span><span class="p">.</span><span class="n">FrmbufRd</span><span class="p">.</span><span class="n">Config</span><span class="p">.</span><span class="n">MaxDataWidth</span><span class="p">;</span>

<span class="c1">// Get video format to test
</span><span class="n">Cfmt</span> <span class="o">=</span> <span class="n">ColorFormats</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">MemFormat</span><span class="p">;</span>
<span class="n">VidStream</span><span class="p">.</span><span class="n">ColorFormatId</span> <span class="o">=</span> <span class="n">ColorFormats</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">StreamFormat</span><span class="p">;</span>

<span class="c1">// Get mode to test
</span><span class="n">VidStream</span><span class="p">.</span><span class="n">VmId</span> <span class="o">=</span> <span class="n">OutputModes</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>

<span class="c1">// Validate testcase format and mode -- Do not need
// Get mode timing parameters
</span><span class="n">TimingPtr</span> <span class="o">=</span> <span class="n">XVidC_GetTimingInfo</span><span class="p">(</span><span class="n">VidStream</span><span class="p">.</span><span class="n">VmId</span><span class="p">);</span>
<span class="n">VidStream</span><span class="p">.</span><span class="n">Timing</span> <span class="o">=</span> <span class="o">*</span><span class="n">TimingPtr</span><span class="p">;</span>
<span class="n">VidStream</span><span class="p">.</span><span class="n">FrameRate</span> <span class="o">=</span> <span class="n">XVidC_GetFrameRate</span><span class="p">(</span><span class="n">VidStream</span><span class="p">.</span><span class="n">VmId</span><span class="p">);</span></code></pre></figure>

<p><b>Step 6:</b> At this point, we will write three unique frames to the DDR3 those read out later by FBR IP at different refresh rate and will be displayed at the monitor.</p>

<figure class="highlight"><pre><code class="language-c" data-lang="c"><span class="c1">// write memory frame by frame
</span><span class="n">frmPtr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">uint8_t</span> <span class="o">*</span><span class="p">)</span><span class="n">XVFRMBUFRD_BUFFER_BASEADDR</span><span class="p">;</span>
<span class="n">Demo1Frame</span><span class="p">(</span><span class="mh">0xFE</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
<span class="n">frmPtr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">uint8_t</span> <span class="o">*</span><span class="p">)(</span><span class="n">XVFRMBUFRD_BUFFER_BASEADDR</span> <span class="o">+</span> <span class="mh">0x2A3000</span><span class="p">);</span>
<span class="n">Demo1Frame</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xFE</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">);</span>
<span class="n">frmPtr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">uint8_t</span> <span class="o">*</span><span class="p">)(</span><span class="n">XVFRMBUFRD_BUFFER_BASEADDR</span> <span class="o">+</span> <span class="mh">0x2A3000</span> <span class="o">+</span> <span class="mh">0x2A3000</span><span class="p">);</span>
<span class="n">Demo1Frame</span><span class="p">(</span><span class="mh">0x00</span><span class="p">,</span> <span class="mh">0x00</span><span class="p">,</span> <span class="mh">0xFE</span><span class="p">);</span></code></pre></figure>

<p><b>Step 7:</b> Configure the vtc according to our expected output video resolution. Then configure the FBR to tell the starting address of the Frame and also notify the FBR how the pixel data is written in the memory. FrameBuffer read IP will be start after that.</p>

<figure class="highlight"><pre><code class="language-c" data-lang="c"><span class="c1">// Configure VTC
</span><span class="n">ConfigVtc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">VidStream</span><span class="p">);</span>
<span class="c1">// Configure Frame Buffer
</span><span class="n">ConfigFrmbuf</span><span class="p">(</span><span class="n">DEMO_STRIDE</span><span class="p">,</span> <span class="n">Cfmt</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">VidStream</span><span class="p">);</span></code></pre></figure>

<p><b>Step 8:</b> Printing the menu in the terminal and waiting for the user input from the terminal.</p>

<figure class="highlight"><pre><code class="language-c" data-lang="c"><span class="n">PrintMenu</span><span class="p">();</span>
<span class="c1">//go to the while loop
</span><span class="n">DemoRun</span><span class="p">();</span></code></pre></figure>

<p>Here is the video demo of the project:</p>
<div style="padding:62.5% 0 0 0;position:relative;"><iframe src="https://player.vimeo.com/video/542523167?badge=0&amp;autopause=0&amp;player_id=0&amp;app_id=58479" frameborder="0" allow="autoplay; fullscreen; picture-in-picture" allowfullscreen="" style="position:absolute;top:0;left:0;width:100%;height:100%;" title="New Recording - 4/28/2021, 4:13:00 PM"></iframe></div>
<script src="https://player.vimeo.com/api/player.js"></script>


  </div>

</article>

      </div>
    </div>

    <footer class="site-footer">

  <div class="wrapper">

    <!-- <h2 class="footer-heading">Rappy Saha</h2> -->

    <div class="footer-col-wrapper">
      <div class="footer-col footer-col-1">
        <ul class="contact-list">
          <li>Contact</li>
          <li><a href="mailto:rappysaha10@gmail.com">rappysaha10@gmail.com</a></li>
        </ul>
      </div>

      <div class="footer-col footer-col-2">
        <ul class="social-media-list">
          
          <li>
            <a href="https://github.com/rappysaha"><span class="icon icon--github"><svg viewBox="0 0 16 16"><path fill="#828282" d="M7.999,0.431c-4.285,0-7.76,3.474-7.76,7.761 c0,3.428,2.223,6.337,5.307,7.363c0.388,0.071,0.53-0.168,0.53-0.374c0-0.184-0.007-0.672-0.01-1.32 c-2.159,0.469-2.614-1.04-2.614-1.04c-0.353-0.896-0.862-1.135-0.862-1.135c-0.705-0.481,0.053-0.472,0.053-0.472 c0.779,0.055,1.189,0.8,1.189,0.8c0.692,1.186,1.816,0.843,2.258,0.645c0.071-0.502,0.271-0.843,0.493-1.037 C4.86,11.425,3.049,10.76,3.049,7.786c0-0.847,0.302-1.54,0.799-2.082C3.768,5.507,3.501,4.718,3.924,3.65 c0,0,0.652-0.209,2.134,0.796C6.677,4.273,7.34,4.187,8,4.184c0.659,0.003,1.323,0.089,1.943,0.261 c1.482-1.004,2.132-0.796,2.132-0.796c0.423,1.068,0.157,1.857,0.077,2.054c0.497,0.542,0.798,1.235,0.798,2.082 c0,2.981-1.814,3.637-3.543,3.829c0.279,0.24,0.527,0.713,0.527,1.437c0,1.037-0.01,1.874-0.01,2.129 c0,0.208,0.14,0.449,0.534,0.373c3.081-1.028,5.302-3.935,5.302-7.362C15.76,3.906,12.285,0.431,7.999,0.431z"/></svg>
</span><span class="username">rappysaha</span></a>

          </li>
          

          
          <li>
            <a href="https://linkedin.com/in/rappysaha"><span class="icon icon--linkedin"><svg viewBox="0 0 26 26"><path fill="#828282" d="M19 0h-14c-2.761 0-5 2.239-5 5v14c0 2.761 2.239 5 5 5h14c2.762 0 5-2.239 5-5v-14c0-2.761-2.238-5-5-5zm-11 19h-3v-11h3v11zm-1.5-12.268c-.966 0-1.75-.79-1.75-1.764s.784-1.764 1.75-1.764 1.75.79 1.75 1.764-.783 1.764-1.75 1.764zm13.5 12.268h-3v-5.604c0-3.368-4-3.113-4 0v5.604h-3v-11h3v1.765c1.396-2.586 7-2.777 7 2.476v6.759z"/></svg></span><span class="username">rappysaha</span></a>

          </li>
          

          
        </ul>
      </div>

      <!-- <div class="footer-col footer-col-3">
        <p></p>
      </div> -->
    </div>

  </div>

</footer>

  </body>

</html>
