// Seed: 3898564455
module module_0 (
    input tri1 id_0,
    input wire id_1
    , id_9,
    output tri0 id_2,
    input wand id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply0 id_6
    , id_10,
    output supply1 id_7
);
  wire id_11;
  assign id_2 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input uwire id_2,
    input logic id_3,
    input wand id_4,
    input supply0 id_5,
    output logic id_6,
    input wor id_7,
    input wor id_8,
    input wor id_9,
    output supply0 id_10
);
  initial begin
    id_6 <= id_3;
  end
  supply1 id_12 = 1'b0;
  module_0(
      id_5, id_4, id_10, id_5, id_0, id_5, id_5, id_10
  );
endmodule
