// Seed: 1651918412
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input wire id_2,
    output supply1 id_3,
    output tri1 id_4,
    output tri1 id_5,
    output wor id_6,
    output wor id_7,
    input wire id_8,
    input uwire id_9,
    input tri0 id_10,
    output supply1 id_11
);
endmodule
module module_1 #(
    parameter id_4 = 32'd33,
    parameter id_5 = 32'd85
) (
    input wor id_0
    , id_9,
    output tri0 id_1,
    input supply0 id_2,
    output wor id_3,
    input supply0 _id_4[-1 : id_5],
    output uwire _id_5[id_4 : id_5],
    input tri1 id_6,
    input supply0 id_7
);
  module_0 modCall_1 (
      id_0,
      id_7,
      id_7,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_2,
      id_7,
      id_0,
      id_1
  );
  assign modCall_1.id_9 = 0;
  logic id_10 = 1;
endmodule
