Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Nov 19 15:52:17 2025
| Host         : KARTIK-ASUS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file prng_top_timing_summary_routed.rpt -pb prng_top_timing_summary_routed.pb -rpx prng_top_timing_summary_routed.rpx -warn_on_violation
| Design       : prng_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.378        0.000                      0                  101        0.147        0.000                      0                  101        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.378        0.000                      0                  101        0.147        0.000                      0                  101        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 uart0/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/baud_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.868ns (29.851%)  route 2.040ns (70.149%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.701     5.303    uart0/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  uart0/baud_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.419     5.722 f  uart0/baud_cnt_reg[2]/Q
                         net (fo=9, routed)           0.826     6.549    uart0/baud_cnt[2]
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.299     6.848 f  uart0/baud_cnt[9]_i_4/O
                         net (fo=5, routed)           0.839     7.686    uart0/baud_cnt[9]_i_4_n_0
    SLICE_X3Y116         LUT5 (Prop_lut5_I2_O)        0.150     7.836 r  uart0/baud_cnt[9]_i_1/O
                         net (fo=9, routed)           0.375     8.211    uart0/baud_cnt[9]_i_1_n_0
    SLICE_X4Y116         FDRE                                         r  uart0/baud_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.580    15.002    uart0/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  uart0/baud_cnt_reg[7]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X4Y116         FDRE (Setup_fdre_C_R)       -0.637    14.589    uart0/baud_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 uart0/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/baud_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.868ns (29.851%)  route 2.040ns (70.149%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.701     5.303    uart0/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  uart0/baud_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.419     5.722 f  uart0/baud_cnt_reg[2]/Q
                         net (fo=9, routed)           0.826     6.549    uart0/baud_cnt[2]
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.299     6.848 f  uart0/baud_cnt[9]_i_4/O
                         net (fo=5, routed)           0.839     7.686    uart0/baud_cnt[9]_i_4_n_0
    SLICE_X3Y116         LUT5 (Prop_lut5_I2_O)        0.150     7.836 r  uart0/baud_cnt[9]_i_1/O
                         net (fo=9, routed)           0.375     8.211    uart0/baud_cnt[9]_i_1_n_0
    SLICE_X4Y116         FDRE                                         r  uart0/baud_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.580    15.002    uart0/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  uart0/baud_cnt_reg[8]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X4Y116         FDRE (Setup_fdre_C_R)       -0.637    14.589    uart0/baud_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 uart0/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/baud_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.908ns  (logic 0.868ns (29.851%)  route 2.040ns (70.149%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.701     5.303    uart0/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  uart0/baud_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.419     5.722 f  uart0/baud_cnt_reg[2]/Q
                         net (fo=9, routed)           0.826     6.549    uart0/baud_cnt[2]
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.299     6.848 f  uart0/baud_cnt[9]_i_4/O
                         net (fo=5, routed)           0.839     7.686    uart0/baud_cnt[9]_i_4_n_0
    SLICE_X3Y116         LUT5 (Prop_lut5_I2_O)        0.150     7.836 r  uart0/baud_cnt[9]_i_1/O
                         net (fo=9, routed)           0.375     8.211    uart0/baud_cnt[9]_i_1_n_0
    SLICE_X4Y116         FDRE                                         r  uart0/baud_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.580    15.002    uart0/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  uart0/baud_cnt_reg[9]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X4Y116         FDRE (Setup_fdre_C_R)       -0.637    14.589    uart0/baud_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  6.378    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 uart0/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/baud_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.868ns (29.896%)  route 2.035ns (70.104%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.701     5.303    uart0/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  uart0/baud_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.419     5.722 f  uart0/baud_cnt_reg[2]/Q
                         net (fo=9, routed)           0.826     6.549    uart0/baud_cnt[2]
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.299     6.848 f  uart0/baud_cnt[9]_i_4/O
                         net (fo=5, routed)           0.839     7.686    uart0/baud_cnt[9]_i_4_n_0
    SLICE_X3Y116         LUT5 (Prop_lut5_I2_O)        0.150     7.836 r  uart0/baud_cnt[9]_i_1/O
                         net (fo=9, routed)           0.371     8.207    uart0/baud_cnt[9]_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  uart0/baud_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.580    15.002    uart0/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  uart0/baud_cnt_reg[1]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.637    14.589    uart0/baud_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 uart0/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/baud_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.868ns (29.896%)  route 2.035ns (70.104%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.701     5.303    uart0/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  uart0/baud_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.419     5.722 f  uart0/baud_cnt_reg[2]/Q
                         net (fo=9, routed)           0.826     6.549    uart0/baud_cnt[2]
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.299     6.848 f  uart0/baud_cnt[9]_i_4/O
                         net (fo=5, routed)           0.839     7.686    uart0/baud_cnt[9]_i_4_n_0
    SLICE_X3Y116         LUT5 (Prop_lut5_I2_O)        0.150     7.836 r  uart0/baud_cnt[9]_i_1/O
                         net (fo=9, routed)           0.371     8.207    uart0/baud_cnt[9]_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  uart0/baud_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.580    15.002    uart0/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  uart0/baud_cnt_reg[3]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.637    14.589    uart0/baud_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 uart0/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/baud_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.868ns (29.896%)  route 2.035ns (70.104%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.701     5.303    uart0/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  uart0/baud_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.419     5.722 f  uart0/baud_cnt_reg[2]/Q
                         net (fo=9, routed)           0.826     6.549    uart0/baud_cnt[2]
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.299     6.848 f  uart0/baud_cnt[9]_i_4/O
                         net (fo=5, routed)           0.839     7.686    uart0/baud_cnt[9]_i_4_n_0
    SLICE_X3Y116         LUT5 (Prop_lut5_I2_O)        0.150     7.836 r  uart0/baud_cnt[9]_i_1/O
                         net (fo=9, routed)           0.371     8.207    uart0/baud_cnt[9]_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  uart0/baud_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.580    15.002    uart0/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  uart0/baud_cnt_reg[4]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.637    14.589    uart0/baud_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 uart0/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/baud_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.868ns (29.896%)  route 2.035ns (70.104%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.701     5.303    uart0/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  uart0/baud_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.419     5.722 f  uart0/baud_cnt_reg[2]/Q
                         net (fo=9, routed)           0.826     6.549    uart0/baud_cnt[2]
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.299     6.848 f  uart0/baud_cnt[9]_i_4/O
                         net (fo=5, routed)           0.839     7.686    uart0/baud_cnt[9]_i_4_n_0
    SLICE_X3Y116         LUT5 (Prop_lut5_I2_O)        0.150     7.836 r  uart0/baud_cnt[9]_i_1/O
                         net (fo=9, routed)           0.371     8.207    uart0/baud_cnt[9]_i_1_n_0
    SLICE_X5Y116         FDRE                                         r  uart0/baud_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.580    15.002    uart0/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  uart0/baud_cnt_reg[5]/C
                         clock pessimism              0.259    15.261    
                         clock uncertainty           -0.035    15.226    
    SLICE_X5Y116         FDRE (Setup_fdre_C_R)       -0.637    14.589    uart0/baud_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 uart0/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/baud_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.868ns (29.537%)  route 2.071ns (70.463%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.701     5.303    uart0/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  uart0/baud_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.419     5.722 f  uart0/baud_cnt_reg[2]/Q
                         net (fo=9, routed)           0.826     6.549    uart0/baud_cnt[2]
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.299     6.848 f  uart0/baud_cnt[9]_i_4/O
                         net (fo=5, routed)           0.839     7.686    uart0/baud_cnt[9]_i_4_n_0
    SLICE_X3Y116         LUT5 (Prop_lut5_I2_O)        0.150     7.836 r  uart0/baud_cnt[9]_i_1/O
                         net (fo=9, routed)           0.406     8.242    uart0/baud_cnt[9]_i_1_n_0
    SLICE_X3Y116         FDRE                                         r  uart0/baud_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.582    15.004    uart0/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  uart0/baud_cnt_reg[2]/C
                         clock pessimism              0.299    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y116         FDRE (Setup_fdre_C_R)       -0.637    14.631    uart0/baud_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 uart0/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/baud_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.868ns (29.537%)  route 2.071ns (70.463%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.004ns = ( 15.004 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.701     5.303    uart0/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  uart0/baud_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.419     5.722 f  uart0/baud_cnt_reg[2]/Q
                         net (fo=9, routed)           0.826     6.549    uart0/baud_cnt[2]
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.299     6.848 f  uart0/baud_cnt[9]_i_4/O
                         net (fo=5, routed)           0.839     7.686    uart0/baud_cnt[9]_i_4_n_0
    SLICE_X3Y116         LUT5 (Prop_lut5_I2_O)        0.150     7.836 r  uart0/baud_cnt[9]_i_1/O
                         net (fo=9, routed)           0.406     8.242    uart0/baud_cnt[9]_i_1_n_0
    SLICE_X3Y116         FDRE                                         r  uart0/baud_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.582    15.004    uart0/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  uart0/baud_cnt_reg[6]/C
                         clock pessimism              0.299    15.303    
                         clock uncertainty           -0.035    15.268    
    SLICE_X3Y116         FDRE (Setup_fdre_C_R)       -0.637    14.631    uart0/baud_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -8.242    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 uart0/baud_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.842ns (25.701%)  route 2.434ns (74.299%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.303ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.701     5.303    uart0/clk_IBUF_BUFG
    SLICE_X3Y116         FDRE                                         r  uart0/baud_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.419     5.722 f  uart0/baud_cnt_reg[2]/Q
                         net (fo=9, routed)           0.826     6.549    uart0/baud_cnt[2]
    SLICE_X4Y116         LUT5 (Prop_lut5_I0_O)        0.299     6.848 f  uart0/baud_cnt[9]_i_4/O
                         net (fo=5, routed)           0.839     7.686    uart0/baud_cnt[9]_i_4_n_0
    SLICE_X3Y116         LUT5 (Prop_lut5_I0_O)        0.124     7.810 r  uart0/shift_reg[7]_i_1/O
                         net (fo=9, routed)           0.769     8.579    uart0/shift_reg[7]_i_1_n_0
    SLICE_X1Y114         FDRE                                         r  uart0/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.584    15.006    uart0/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  uart0/shift_reg_reg[1]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X1Y114         FDRE (Setup_fdre_C_CE)      -0.205    15.041    uart0/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  6.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 byte_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.665%)  route 0.066ns (26.335%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  byte_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  byte_reg_reg[5]/Q
                         net (fo=2, routed)           0.066     1.721    uart0/Q[5]
    SLICE_X1Y115         LUT4 (Prop_lut4_I3_O)        0.045     1.766 r  uart0/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.766    uart0/shift_reg[6]_i_1_n_0
    SLICE_X1Y115         FDRE                                         r  uart0/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.865     2.030    uart0/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  uart0/shift_reg_reg[6]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.092     1.618    uart0/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 uart0/baud_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/baud_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.475%)  route 0.082ns (30.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.592     1.511    uart0/clk_IBUF_BUFG
    SLICE_X5Y116         FDRE                                         r  uart0/baud_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  uart0/baud_cnt_reg[5]/Q
                         net (fo=5, routed)           0.082     1.734    uart0/baud_cnt[5]
    SLICE_X4Y116         LUT6 (Prop_lut6_I0_O)        0.045     1.779 r  uart0/baud_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.779    uart0/data0[7]
    SLICE_X4Y116         FDRE                                         r  uart0/baud_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.860     2.026    uart0/clk_IBUF_BUFG
    SLICE_X4Y116         FDRE                                         r  uart0/baud_cnt_reg[7]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X4Y116         FDRE (Hold_fdre_C_D)         0.091     1.615    uart0/baud_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart0/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.513    uart0/clk_IBUF_BUFG
    SLICE_X0Y114         FDRE                                         r  uart0/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  uart0/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.086     1.740    uart0/shift_reg_reg_n_0_[0]
    SLICE_X1Y114         LUT6 (Prop_lut6_I0_O)        0.045     1.785 r  uart0/tx_i_1/O
                         net (fo=1, routed)           0.000     1.785    uart0/tx1_out
    SLICE_X1Y114         FDRE                                         r  uart0/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     2.031    uart0/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  uart0/tx_reg/C
                         clock pessimism             -0.504     1.526    
    SLICE_X1Y114         FDRE (Hold_fdre_C_D)         0.091     1.617    uart0/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 mixed_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byte_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  mixed_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  mixed_bit_reg/Q
                         net (fo=1, routed)           0.116     1.770    mixed_bit
    SLICE_X1Y113         FDRE                                         r  byte_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  byte_reg_reg[0]/C
                         clock pessimism             -0.504     1.526    
    SLICE_X1Y113         FDRE (Hold_fdre_C_D)         0.070     1.596    byte_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 byte_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart0/shift_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.385%)  route 0.098ns (34.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  byte_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y115         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  byte_reg_reg[6]/Q
                         net (fo=2, routed)           0.098     1.753    uart0/Q[6]
    SLICE_X1Y115         LUT4 (Prop_lut4_I3_O)        0.045     1.798 r  uart0/shift_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.798    uart0/shift_reg[7]_i_2_n_0
    SLICE_X1Y115         FDRE                                         r  uart0/shift_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.865     2.030    uart0/clk_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  uart0/shift_reg_reg[7]/C
                         clock pessimism             -0.503     1.526    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.092     1.618    uart0/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 GEN_BTN.esb/pb_sync2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_BTN.esb/pb_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.805%)  route 0.131ns (48.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.596     1.515    GEN_BTN.esb/clk_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  GEN_BTN.esb/pb_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  GEN_BTN.esb/pb_sync2_reg/Q
                         net (fo=3, routed)           0.131     1.788    GEN_BTN.esb/pb_sync2
    SLICE_X1Y111         FDRE                                         r  GEN_BTN.esb/pb_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.869     2.034    GEN_BTN.esb/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  GEN_BTN.esb/pb_prev_reg/C
                         clock pessimism             -0.502     1.531    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.075     1.606    GEN_BTN.esb/pb_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 byte_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byte_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.891%)  route 0.136ns (49.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  byte_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  byte_reg_reg[2]/Q
                         net (fo=2, routed)           0.136     1.790    byte_reg[2]
    SLICE_X0Y115         FDRE                                         r  byte_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y115         FDRE                                         r  byte_reg_reg[3]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.070     1.597    byte_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 GEN_BTN.esb/pb_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_BTN.esb/entropy_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (76.997%)  route 0.068ns (23.003%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.596     1.515    GEN_BTN.esb/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  GEN_BTN.esb/pb_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.128     1.643 f  GEN_BTN.esb/pb_prev_reg/Q
                         net (fo=2, routed)           0.068     1.711    GEN_BTN.esb/pb_prev
    SLICE_X1Y111         LUT2 (Prop_lut2_I1_O)        0.099     1.810 r  GEN_BTN.esb/entropy_tick_i_1/O
                         net (fo=1, routed)           0.000     1.810    GEN_BTN.esb/entropy_tick_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  GEN_BTN.esb/entropy_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.869     2.034    GEN_BTN.esb/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  GEN_BTN.esb/entropy_tick_reg/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.092     1.607    GEN_BTN.esb/entropy_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 GEN_BTN.esb/pb_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_BTN.esb/entropy_bit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.596     1.515    GEN_BTN.esb/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  GEN_BTN.esb/pb_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.128     1.643 r  GEN_BTN.esb/pb_prev_reg/Q
                         net (fo=2, routed)           0.069     1.712    GEN_BTN.esb/pb_prev
    SLICE_X1Y111         LUT6 (Prop_lut6_I4_O)        0.099     1.811 r  GEN_BTN.esb/entropy_bit_i_1/O
                         net (fo=1, routed)           0.000     1.811    GEN_BTN.esb/entropy_bit_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  GEN_BTN.esb/entropy_bit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.869     2.034    GEN_BTN.esb/clk_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  GEN_BTN.esb/entropy_bit_reg/C
                         clock pessimism             -0.518     1.515    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.091     1.606    GEN_BTN.esb/entropy_bit_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_req_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.209ns (61.222%)  route 0.132ns (38.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  bit_cnt_reg[0]/Q
                         net (fo=4, routed)           0.132     1.810    uart0/send_req_reg[0]
    SLICE_X2Y116         LUT6 (Prop_lut6_I1_O)        0.045     1.855 r  uart0/send_req_i_1/O
                         net (fo=1, routed)           0.000     1.855    uart0_n_1
    SLICE_X2Y116         FDRE                                         r  send_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X2Y116         FDRE                                         r  send_req_reg/C
                         clock pessimism             -0.502     1.526    
    SLICE_X2Y116         FDRE (Hold_fdre_C_D)         0.121     1.647    send_req_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y115    bit_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y115    bit_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y115    bit_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y113    byte_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113    byte_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y113    byte_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115    byte_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115    byte_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y115    byte_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    bit_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    bit_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    bit_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    bit_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    byte_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    byte_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    byte_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    byte_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    bit_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    bit_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    bit_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    bit_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    bit_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115    bit_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    byte_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y113    byte_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    byte_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y113    byte_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart0/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.581ns  (logic 4.011ns (46.748%)  route 4.569ns (53.252%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.704     5.306    uart0/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  uart0/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  uart0/tx_reg/Q
                         net (fo=1, routed)           4.569    10.332    uart_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.887 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.887    uart_tx
    D4                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_heartbeat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.659ns  (logic 3.976ns (70.261%)  route 1.683ns (29.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.704     5.306    clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  led_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.456     5.762 r  led_reg_reg/Q
                         net (fo=2, routed)           1.683     7.445    led_heartbeat_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    10.966 r  led_heartbeat_OBUF_inst/O
                         net (fo=0)                   0.000    10.966    led_heartbeat
    H17                                                               r  led_heartbeat (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_heartbeat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.362ns (80.306%)  route 0.334ns (19.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y113         FDRE                                         r  led_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  led_reg_reg/Q
                         net (fo=2, routed)           0.334     1.989    led_heartbeat_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.210 r  led_heartbeat_OBUF_inst/O
                         net (fo=0)                   0.000     3.210    led_heartbeat
    H17                                                               r  led_heartbeat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart0/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.125ns  (logic 1.397ns (44.697%)  route 1.728ns (55.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.594     1.513    uart0/clk_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  uart0/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  uart0/tx_reg/Q
                         net (fo=1, routed)           1.728     3.383    uart_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.639 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.639    uart_tx
    D4                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_entropy
                            (input port)
  Destination:            GEN_BTN.esb/pb_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.143ns  (logic 1.477ns (46.983%)  route 1.666ns (53.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_entropy (IN)
                         net (fo=0)                   0.000     0.000    btn_entropy
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_entropy_IBUF_inst/O
                         net (fo=1, routed)           1.666     3.143    GEN_BTN.esb/btn_entropy_IBUF
    SLICE_X1Y110         FDRE                                         r  GEN_BTN.esb/pb_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.587     5.009    GEN_BTN.esb/clk_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  GEN_BTN.esb/pb_sync1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_entropy
                            (input port)
  Destination:            GEN_BTN.esb/pb_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.244ns (27.051%)  route 0.659ns (72.949%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn_entropy (IN)
                         net (fo=0)                   0.000     0.000    btn_entropy
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_entropy_IBUF_inst/O
                         net (fo=1, routed)           0.659     0.904    GEN_BTN.esb/btn_entropy_IBUF
    SLICE_X1Y110         FDRE                                         r  GEN_BTN.esb/pb_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.869     2.034    GEN_BTN.esb/clk_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  GEN_BTN.esb/pb_sync1_reg/C





