INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/data_dep_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_dep_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/seq_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/seq_core_dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/seq_core_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/seq_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_top
WARNING: [VRFC 10-2938] 'instruction_out_exec' is already implicitly declared on line 92 [D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/seq_core_top.v:97]
WARNING: [VRFC 10-2938] 'result' is already implicitly declared on line 93 [D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/seq_core_top.v:122]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sources_1/new/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_code/risc-proc/vivado/risc-proc.srcs/sim_1/new/seq_core_top_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seq_core_top_testbench
