INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/MEM_Stage_Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_Stage_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/CacheController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CacheController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/SRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/SramController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SramController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/new/MEM_Stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_Stage
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_MEM_Stage_Reg_0_0/sim/design_MEM_MEM_Stage_Reg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_MEM_Stage_Reg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_EXE_Stage_0_0/sim/design_MEM_EXE_Stage_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_EXE_Stage_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_EXE_Stage_Reg_0_0/sim/design_MEM_EXE_Stage_Reg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_EXE_Stage_Reg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_ID_Stage_0_0/sim/design_MEM_ID_Stage_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_ID_Stage_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_ID_Stage_Reg_0_0/sim/design_MEM_ID_Stage_Reg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_ID_Stage_Reg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_IF_0_0/sim/design_MEM_IF_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_IF_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_RegsIfId_0_0/sim/design_MEM_RegsIfId_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_RegsIfId_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_StatusRegister_0_0/sim/design_MEM_StatusRegister_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_StatusRegister_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_xlconstant_0_0/sim/design_MEM_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/ip/design_MEM_MEM_Stage_0_0/sim/design_MEM_MEM_Stage_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_MEM_Stage_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.ip_user_files/bd/design_MEM/sim/design_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sources_1/bd/design_MEM/hdl/design_MEM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_MEM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Documents/Lessons/CA-Lab/from-if/1-start/arm_prj/arm_prj.srcs/sim_1/new/MEM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_design_MEM_wrapper
