static inline unsigned long\r\nF_1 ( volatile unsigned long * V_1 , unsigned long V_2 )\r\n{\r\n__asm__ __volatile__("swap [%1], %0\n\t" :\r\n"=&r" (val), "=&r" (ptr) :\r\n"0" (val), "1" (ptr));\r\nreturn V_2 ;\r\n}\r\nvoid F_2 ( void * V_3 )\r\n{\r\n}\r\nvoid F_3 ( void * V_3 )\r\n{\r\nint V_4 = F_4 () ;\r\nF_1 ( & V_5 [ V_4 ] , 1 ) ;\r\nV_6 -> V_7 () ;\r\nV_6 -> V_8 () ;\r\n__asm__ __volatile__("ld [%0], %%g6\n\t"\r\n: : "r" (&current_set[cpuid])\r\n: "memory" );\r\nF_5 ( & V_9 ) ;\r\nV_10 -> V_11 = & V_9 ;\r\nwhile ( ! F_6 ( V_4 , & V_12 ) )\r\nF_7 () ;\r\n}\r\nvoid T_1 F_8 ( void )\r\n{\r\nF_9 () ;\r\nV_6 -> V_7 () ;\r\n}\r\nint F_10 ( int V_13 , struct V_14 * V_15 )\r\n{\r\nunsigned long * V_16 = & V_17 ;\r\nint V_18 ;\r\nint V_19 ;\r\nF_11 ( V_13 , & V_19 ) ;\r\nV_20 [ V_13 ] = F_12 ( V_15 ) ;\r\nV_16 += ( ( V_13 - 1 ) * 3 ) ;\r\nV_21 . V_22 = 0 ;\r\nV_21 . V_23 = ( unsigned int ) V_24 ;\r\nV_21 . V_25 = 0 ;\r\nF_13 ( V_26 L_1 , V_13 , V_16 ) ;\r\nV_6 -> V_7 () ;\r\nF_14 ( V_19 , & V_21 , 0 , ( char * ) V_16 ) ;\r\nfor ( V_18 = 0 ; V_18 < 10000 ; V_18 ++ ) {\r\nif ( V_5 [ V_13 ] )\r\nbreak;\r\nF_15 ( 200 ) ;\r\n}\r\nif ( ! ( V_5 [ V_13 ] ) ) {\r\nF_13 ( V_27 L_2 , V_13 ) ;\r\nreturn - V_28 ;\r\n}\r\nV_6 -> V_7 () ;\r\nreturn 0 ;\r\n}\r\nvoid T_1 F_16 ( void )\r\n{\r\nint V_13 , V_29 ;\r\nint * V_30 ;\r\nV_29 = 0 ;\r\nV_30 = & V_29 ;\r\nF_17 (i) {\r\n* V_30 = V_13 ;\r\nV_30 = & F_18 ( V_13 ) . V_31 ;\r\n}\r\n* V_30 = V_29 ;\r\nV_6 -> V_7 () ;\r\n}\r\nstatic void F_19 ( int V_32 , int V_33 )\r\n{\r\nF_20 ( F_21 ( V_33 ) , & V_34 [ V_32 ] -> V_35 ) ;\r\n}\r\nstatic void F_22 ( int V_32 )\r\n{\r\nF_19 ( V_32 , V_36 ) ;\r\n}\r\nstatic void F_23 ( int V_32 )\r\n{\r\nF_19 ( V_32 , V_37 ) ;\r\n}\r\nstatic void F_24 ( int V_32 )\r\n{\r\nF_19 ( V_32 , V_38 ) ;\r\n}\r\nstatic void F_25 ( T_2 V_39 , T_3 V_40 , unsigned long V_41 ,\r\nunsigned long V_42 , unsigned long V_43 ,\r\nunsigned long V_44 )\r\n{\r\nregister int V_45 = V_46 ;\r\nunsigned long V_47 ;\r\nF_26 ( & V_48 , V_47 ) ;\r\nV_49 . V_39 = V_39 ;\r\nV_49 . V_41 = V_41 ;\r\nV_49 . V_42 = V_42 ;\r\nV_49 . V_43 = V_43 ;\r\nV_49 . V_44 = V_44 ;\r\nV_49 . V_50 = 0 ;\r\n{\r\nregister int V_13 ;\r\nF_27 ( F_28 () , & V_40 ) ;\r\nF_29 ( & V_40 , V_51 , & V_40 ) ;\r\nfor ( V_13 = 0 ; V_13 < V_45 ; V_13 ++ ) {\r\nif ( F_6 ( V_13 , & V_40 ) ) {\r\nV_49 . V_52 [ V_13 ] = 0 ;\r\nV_49 . V_53 [ V_13 ] = 0 ;\r\nF_19 ( V_13 , V_54 ) ;\r\n} else {\r\nV_49 . V_52 [ V_13 ] = 1 ;\r\nV_49 . V_53 [ V_13 ] = 1 ;\r\n}\r\n}\r\n}\r\n{\r\nregister int V_13 ;\r\nV_13 = 0 ;\r\ndo {\r\nif ( ! F_6 ( V_13 , & V_40 ) )\r\ncontinue;\r\nwhile ( ! V_49 . V_52 [ V_13 ] )\r\nF_30 () ;\r\n} while ( ++ V_13 < V_45 );\r\nV_13 = 0 ;\r\ndo {\r\nif ( ! F_6 ( V_13 , & V_40 ) )\r\ncontinue;\r\nwhile ( ! V_49 . V_53 [ V_13 ] )\r\nF_30 () ;\r\n} while ( ++ V_13 < V_45 );\r\n}\r\nF_31 ( & V_48 , V_47 ) ;\r\n}\r\nvoid F_32 ( void )\r\n{\r\nint V_13 = F_28 () ;\r\nV_49 . V_52 [ V_13 ] = 1 ;\r\nV_49 . V_39 ( V_49 . V_41 , V_49 . V_42 , V_49 . V_43 ,\r\nV_49 . V_44 , V_49 . V_50 ) ;\r\nV_49 . V_53 [ V_13 ] = 1 ;\r\n}\r\nvoid F_33 ( struct V_55 * V_56 )\r\n{\r\nstruct V_55 * V_57 ;\r\nstruct V_58 * V_59 ;\r\nint V_32 = F_28 () ;\r\nV_57 = F_34 ( V_56 ) ;\r\nV_59 = & F_35 ( V_60 , V_32 ) ;\r\nif ( F_36 ( V_59 ) )\r\nF_37 ( V_32 ) ;\r\nelse\r\nV_61 . V_62 ( V_32 , 0 ) ;\r\nF_38 () ;\r\nV_59 -> V_63 ( V_59 ) ;\r\nF_39 () ;\r\nF_34 ( V_57 ) ;\r\n}\r\nvoid T_1 F_40 ( void )\r\n{\r\nV_64 = & V_65 ;\r\n}
