;redcode
;assert 1
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	JMP <121, 106
	JMP <121, 106
	ADD #270, <1
	JMP @12, #200
	SUB @0, @2
	CMP 30, 9
	MOV @-31, <-20
	SUB @127, 106
	SPL 0, <2
	SUB @127, 106
	DJN 0, <2
	SUB @121, 606
	SPL 0, <2
	SPL 0, <2
	SPL 0, <2
	SLT 801, @700
	SLT 801, @700
	MOV -7, <-20
	MOV -7, <-20
	JMP @12, #200
	JMP <127, 806
	JMP <127, 806
	ADD #270, <1
	ADD 30, 9
	SUB @121, 103
	SUB @121, 103
	ADD #270, <1
	ADD #270, <1
	JMP @12, #200
	SLT 29, @-12
	SUB @121, 106
	SUB @121, 106
	SLT 20, @12
	ADD 670, -60
	SUB @121, 106
	SLT 20, @12
	SLT 20, @12
	DAT <270, #1
	MOV -7, <-20
	JMZ 80, 900
	SUB @0, @2
	JMP @12, #200
	JMP @12, #200
