
centos-preinstalled/index_dump:     file format elf32-littlearm


Disassembly of section .init:

000107ec <.init>:
   107ec:	push	{r3, lr}
   107f0:	bl	10ddc <ftello64@plt+0x4b0>
   107f4:	pop	{r3, pc}

Disassembly of section .plt:

000107f8 <calloc@plt-0x14>:
   107f8:	push	{lr}		; (str lr, [sp, #-4]!)
   107fc:	ldr	lr, [pc, #4]	; 10808 <calloc@plt-0x4>
   10800:	add	lr, pc, lr
   10804:	ldr	pc, [lr, #8]!
   10808:	strdeq	r2, [r1], -r8

0001080c <calloc@plt>:
   1080c:	add	ip, pc, #0, 12
   10810:	add	ip, ip, #73728	; 0x12000
   10814:	ldr	pc, [ip, #2040]!	; 0x7f8

00010818 <strtol@plt>:
   10818:	add	ip, pc, #0, 12
   1081c:	add	ip, ip, #73728	; 0x12000
   10820:	ldr	pc, [ip, #2032]!	; 0x7f0

00010824 <fopen@plt>:
   10824:	add	ip, pc, #0, 12
   10828:	add	ip, ip, #73728	; 0x12000
   1082c:	ldr	pc, [ip, #2024]!	; 0x7e8

00010830 <free@plt>:
   10830:	add	ip, pc, #0, 12
   10834:	add	ip, ip, #73728	; 0x12000
   10838:	ldr	pc, [ip, #2016]!	; 0x7e0

0001083c <__vsnprintf_chk@plt>:
   1083c:	add	ip, pc, #0, 12
   10840:	add	ip, ip, #73728	; 0x12000
   10844:	ldr	pc, [ip, #2008]!	; 0x7d8

00010848 <memcpy@plt>:
   10848:	add	ip, pc, #0, 12
   1084c:	add	ip, ip, #73728	; 0x12000
   10850:	ldr	pc, [ip, #2000]!	; 0x7d0

00010854 <__stack_chk_fail@plt>:
   10854:	add	ip, pc, #0, 12
   10858:	add	ip, ip, #73728	; 0x12000
   1085c:	ldr	pc, [ip, #1992]!	; 0x7c8

00010860 <fwrite@plt>:
   10860:	add	ip, pc, #0, 12
   10864:	add	ip, ip, #73728	; 0x12000
   10868:	ldr	pc, [ip, #1984]!	; 0x7c0

0001086c <fread@plt>:
   1086c:	add	ip, pc, #0, 12
   10870:	add	ip, ip, #73728	; 0x12000
   10874:	ldr	pc, [ip, #1976]!	; 0x7b8

00010878 <getenv@plt>:
   10878:	add	ip, pc, #0, 12
   1087c:	add	ip, ip, #73728	; 0x12000
   10880:	ldr	pc, [ip, #1968]!	; 0x7b0

00010884 <malloc@plt>:
   10884:	add	ip, pc, #0, 12
   10888:	add	ip, ip, #73728	; 0x12000
   1088c:	ldr	pc, [ip, #1960]!	; 0x7a8

00010890 <__libc_start_main@plt>:
   10890:	add	ip, pc, #0, 12
   10894:	add	ip, ip, #73728	; 0x12000
   10898:	ldr	pc, [ip, #1952]!	; 0x7a0

0001089c <__gmon_start__@plt>:
   1089c:	add	ip, pc, #0, 12
   108a0:	add	ip, ip, #73728	; 0x12000
   108a4:	ldr	pc, [ip, #1944]!	; 0x798

000108a8 <feof@plt>:
   108a8:	add	ip, pc, #0, 12
   108ac:	add	ip, ip, #73728	; 0x12000
   108b0:	ldr	pc, [ip, #1936]!	; 0x790

000108b4 <strlen@plt>:
   108b4:	add	ip, pc, #0, 12
   108b8:	add	ip, ip, #73728	; 0x12000
   108bc:	ldr	pc, [ip, #1928]!	; 0x788

000108c0 <__sprintf_chk@plt>:
   108c0:	add	ip, pc, #0, 12
   108c4:	add	ip, ip, #73728	; 0x12000
   108c8:	ldr	pc, [ip, #1920]!	; 0x780

000108cc <setvbuf@plt>:
   108cc:	add	ip, pc, #0, 12
   108d0:	add	ip, ip, #73728	; 0x12000
   108d4:	ldr	pc, [ip, #1912]!	; 0x778

000108d8 <memset@plt>:
   108d8:	add	ip, pc, #0, 12
   108dc:	add	ip, ip, #73728	; 0x12000
   108e0:	ldr	pc, [ip, #1904]!	; 0x770

000108e4 <__printf_chk@plt>:
   108e4:	add	ip, pc, #0, 12
   108e8:	add	ip, ip, #73728	; 0x12000
   108ec:	ldr	pc, [ip, #1896]!	; 0x768

000108f0 <__fprintf_chk@plt>:
   108f0:	add	ip, pc, #0, 12
   108f4:	add	ip, ip, #73728	; 0x12000
   108f8:	ldr	pc, [ip, #1888]!	; 0x760

000108fc <fclose@plt>:
   108fc:	add	ip, pc, #0, 12
   10900:	add	ip, ip, #73728	; 0x12000
   10904:	ldr	pc, [ip, #1880]!	; 0x758

00010908 <fseeko64@plt>:
   10908:	add	ip, pc, #0, 12
   1090c:	add	ip, ip, #73728	; 0x12000
   10910:	ldr	pc, [ip, #1872]!	; 0x750

00010914 <fopen64@plt>:
   10914:	add	ip, pc, #0, 12
   10918:	add	ip, ip, #73728	; 0x12000
   1091c:	ldr	pc, [ip, #1864]!	; 0x748

00010920 <abort@plt>:
   10920:	add	ip, pc, #0, 12
   10924:	add	ip, ip, #73728	; 0x12000
   10928:	ldr	pc, [ip, #1856]!	; 0x740

0001092c <ftello64@plt>:
   1092c:	add	ip, pc, #0, 12
   10930:	add	ip, ip, #73728	; 0x12000
   10934:	ldr	pc, [ip, #1848]!	; 0x738

Disassembly of section .text:

00010938 <.text>:
   10938:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1093c:	movw	r8, #12416	; 0x3080
   10940:	movt	r8, #2
   10944:	sub	sp, sp, #1424	; 0x590
   10948:	cmp	r0, #2
   1094c:	ldr	r3, [r8]
   10950:	str	r3, [sp, #1420]	; 0x58c
   10954:	beq	10994 <ftello64@plt+0x68>
   10958:	movw	r0, #12420	; 0x3084
   1095c:	movt	r0, #2
   10960:	ldr	r3, [r1]
   10964:	movw	r2, #10312	; 0x2848
   10968:	ldr	r0, [r0]
   1096c:	movt	r2, #1
   10970:	mov	r1, #1
   10974:	bl	108f0 <__fprintf_chk@plt>
   10978:	mov	r0, #1
   1097c:	ldr	r2, [sp, #1420]	; 0x58c
   10980:	ldr	r3, [r8]
   10984:	cmp	r2, r3
   10988:	bne	10d98 <ftello64@plt+0x46c>
   1098c:	add	sp, sp, #1424	; 0x590
   10990:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10994:	ldr	r2, [r1, #4]
   10998:	movw	r3, #10336	; 0x2860
   1099c:	mov	r1, #1
   109a0:	movt	r3, #1
   109a4:	add	r0, sp, #396	; 0x18c
   109a8:	str	r2, [sp]
   109ac:	mov	r2, #1024	; 0x400
   109b0:	bl	108c0 <__sprintf_chk@plt>
   109b4:	add	r0, sp, #396	; 0x18c
   109b8:	bl	125b4 <ftello64@plt+0x1c88>
   109bc:	cmp	r0, #0
   109c0:	mov	r6, r0
   109c4:	str	r0, [sp, #8]
   109c8:	moveq	r0, r0
   109cc:	beq	1097c <ftello64@plt+0x50>
   109d0:	add	sl, sp, #12
   109d4:	movw	r1, #10356	; 0x2874
   109d8:	mov	r0, #1
   109dc:	movt	r1, #1
   109e0:	movw	r7, #10592	; 0x2960
   109e4:	movt	r7, #1
   109e8:	bl	108e4 <__printf_chk@plt>
   109ec:	mov	r1, #0
   109f0:	mov	r2, #128	; 0x80
   109f4:	mov	r0, sl
   109f8:	ldr	r4, [pc, #924]	; 10d9c <ftello64@plt+0x470>
   109fc:	bl	108d8 <memset@plt>
   10a00:	ldm	r7, {r0, r1}
   10a04:	mov	r5, #0
   10a08:	mov	r2, #3
   10a0c:	add	r9, sp, #140	; 0x8c
   10a10:	stm	sl, {r0, r1}
   10a14:	ldm	r4, {r0, r1}
   10a18:	str	r0, [sp, #20]
   10a1c:	add	r0, sp, #25
   10a20:	strb	r1, [sp, #24]
   10a24:	mov	r1, r5
   10a28:	bl	108d8 <memset@plt>
   10a2c:	add	r3, r4, #8
   10a30:	mov	r2, #3
   10a34:	ldm	r3, {r0, r1}
   10a38:	str	r0, [sp, #28]
   10a3c:	add	r0, sp, #33	; 0x21
   10a40:	strb	r1, [sp, #32]
   10a44:	mov	r1, r5
   10a48:	bl	108d8 <memset@plt>
   10a4c:	add	r3, r4, #16
   10a50:	mov	r2, #3
   10a54:	ldm	r3, {r0, r1}
   10a58:	strb	r1, [sp, #40]	; 0x28
   10a5c:	mov	r1, r5
   10a60:	str	r0, [sp, #36]	; 0x24
   10a64:	add	r0, sp, #41	; 0x29
   10a68:	bl	108d8 <memset@plt>
   10a6c:	add	r3, r4, #24
   10a70:	add	r2, r4, #32
   10a74:	ldm	r3, {r0, r1}
   10a78:	movw	r3, #64162	; 0xfaa2
   10a7c:	movt	r3, #65535	; 0xffff
   10a80:	strh	r1, [sp, #48]	; 0x30
   10a84:	str	r0, [sp, #44]	; 0x2c
   10a88:	ldm	r2, {r0, r1}
   10a8c:	add	r2, sp, #1424	; 0x590
   10a90:	strh	r5, [r2, r3]
   10a94:	mov	r2, #3
   10a98:	str	r0, [sp, #52]	; 0x34
   10a9c:	add	r0, sp, #57	; 0x39
   10aa0:	strb	r1, [sp, #56]	; 0x38
   10aa4:	mov	r1, r5
   10aa8:	bl	108d8 <memset@plt>
   10aac:	add	r3, r4, #40	; 0x28
   10ab0:	add	r2, r4, #48	; 0x30
   10ab4:	ldm	r3, {r0, r1}
   10ab8:	movw	r3, #64178	; 0xfab2
   10abc:	movt	r3, #65535	; 0xffff
   10ac0:	strh	r1, [sp, #64]	; 0x40
   10ac4:	str	r0, [sp, #60]	; 0x3c
   10ac8:	ldm	r2, {r0, r1}
   10acc:	add	r2, sp, #1424	; 0x590
   10ad0:	strh	r5, [r2, r3]
   10ad4:	mov	r2, #3
   10ad8:	str	r0, [sp, #68]	; 0x44
   10adc:	add	r0, sp, #73	; 0x49
   10ae0:	strb	r1, [sp, #72]	; 0x48
   10ae4:	mov	r1, r5
   10ae8:	bl	108d8 <memset@plt>
   10aec:	mov	r1, r5
   10af0:	mov	r2, #256	; 0x100
   10af4:	mov	r0, r9
   10af8:	bl	108d8 <memset@plt>
   10afc:	ldm	r7, {r0, r1}
   10b00:	add	r2, r4, #56	; 0x38
   10b04:	add	r3, sp, #156	; 0x9c
   10b08:	stm	r9, {r0, r1}
   10b0c:	ldm	r2, {r0, r1, r2}
   10b10:	stmia	r3!, {r0, r1}
   10b14:	mov	r1, r5
   10b18:	strh	r2, [r3]
   10b1c:	add	r0, sp, #166	; 0xa6
   10b20:	mov	r2, #6
   10b24:	bl	108d8 <memset@plt>
   10b28:	add	r3, r4, #72	; 0x48
   10b2c:	mov	r2, #10
   10b30:	ldm	r3, {r0, r1}
   10b34:	strh	r1, [sp, #176]	; 0xb0
   10b38:	mov	r1, r5
   10b3c:	str	r0, [sp, #172]	; 0xac
   10b40:	add	r0, sp, #178	; 0xb2
   10b44:	bl	108d8 <memset@plt>
   10b48:	add	r3, r4, #88	; 0x58
   10b4c:	mov	r2, #10
   10b50:	ldm	r3, {r0, r1}
   10b54:	strh	r1, [sp, #192]	; 0xc0
   10b58:	mov	r1, r5
   10b5c:	str	r0, [sp, #188]	; 0xbc
   10b60:	add	r0, sp, #194	; 0xc2
   10b64:	bl	108d8 <memset@plt>
   10b68:	add	r2, r4, #104	; 0x68
   10b6c:	add	r3, sp, #204	; 0xcc
   10b70:	ldm	r2, {r0, r1, r2}
   10b74:	stmia	r3!, {r0, r1}
   10b78:	mov	r1, r5
   10b7c:	strb	r2, [r3]
   10b80:	add	r0, sp, #213	; 0xd5
   10b84:	mov	r2, #7
   10b88:	bl	108d8 <memset@plt>
   10b8c:	add	r2, r4, #120	; 0x78
   10b90:	add	r3, sp, #220	; 0xdc
   10b94:	ldm	r2, {r0, r1, r2}
   10b98:	stmia	r3!, {r0, r1}
   10b9c:	mov	r1, r5
   10ba0:	strb	r2, [r3]
   10ba4:	add	r0, sp, #229	; 0xe5
   10ba8:	mov	r2, #7
   10bac:	bl	108d8 <memset@plt>
   10bb0:	add	r3, r4, #136	; 0x88
   10bb4:	add	r4, r4, #152	; 0x98
   10bb8:	mov	r2, #10
   10bbc:	ldm	r3, {r0, r1}
   10bc0:	strh	r1, [sp, #240]	; 0xf0
   10bc4:	mov	r1, r5
   10bc8:	str	r0, [sp, #236]	; 0xec
   10bcc:	add	r0, sp, #242	; 0xf2
   10bd0:	bl	108d8 <memset@plt>
   10bd4:	ldm	r4, {r0, r1, r2}
   10bd8:	add	r3, sp, #252	; 0xfc
   10bdc:	stmia	r3!, {r0, r1}
   10be0:	add	r0, sp, #260	; 0x104
   10be4:	strb	r2, [r3]
   10be8:	mov	r1, r5
   10bec:	mov	r2, #7
   10bf0:	add	r0, r0, #1
   10bf4:	bl	108d8 <memset@plt>
   10bf8:	ldrb	r1, [r6]
   10bfc:	movw	r2, #10300	; 0x283c
   10c00:	movw	r3, #10296	; 0x2838
   10c04:	tst	r1, #1
   10c08:	movt	r3, #1
   10c0c:	movt	r2, #1
   10c10:	movw	r1, #10376	; 0x2888
   10c14:	mov	r0, #1
   10c18:	movt	r1, #1
   10c1c:	movne	r2, r3
   10c20:	bl	108e4 <__printf_chk@plt>
   10c24:	ldrb	r1, [r6]
   10c28:	movw	r2, #10308	; 0x2844
   10c2c:	movw	r3, #10304	; 0x2840
   10c30:	tst	r1, #2
   10c34:	movt	r3, #1
   10c38:	movt	r2, #1
   10c3c:	movw	r1, #10400	; 0x28a0
   10c40:	mov	r0, #1
   10c44:	movt	r1, #1
   10c48:	movne	r2, r3
   10c4c:	bl	108e4 <__printf_chk@plt>
   10c50:	ldr	r3, [r6, #4]
   10c54:	movw	r1, #10424	; 0x28b8
   10c58:	mov	r0, #1
   10c5c:	movt	r1, #1
   10c60:	add	r2, sl, r3, lsl #3
   10c64:	bl	108e4 <__printf_chk@plt>
   10c68:	ldr	r3, [r6, #8]
   10c6c:	movw	r1, #10456	; 0x28d8
   10c70:	mov	r0, #1
   10c74:	movt	r1, #1
   10c78:	add	r2, r9, r3, lsl #4
   10c7c:	bl	108e4 <__printf_chk@plt>
   10c80:	add	r2, r6, #12
   10c84:	movw	r1, #10488	; 0x28f8
   10c88:	mov	r0, #1
   10c8c:	movt	r1, #1
   10c90:	bl	108e4 <__printf_chk@plt>
   10c94:	movw	r1, #10512	; 0x2910
   10c98:	mov	r0, #1
   10c9c:	movt	r1, #1
   10ca0:	bl	108e4 <__printf_chk@plt>
   10ca4:	ldr	r3, [r6, #44]	; 0x2c
   10ca8:	cmp	r3, #1
   10cac:	beq	10d80 <ftello64@plt+0x454>
   10cb0:	add	r0, r6, #48	; 0x30
   10cb4:	bl	10f64 <ftello64@plt+0x638>
   10cb8:	movw	r1, #10532	; 0x2924
   10cbc:	mov	r0, #1
   10cc0:	movt	r1, #1
   10cc4:	bl	108e4 <__printf_chk@plt>
   10cc8:	ldr	r3, [r6, #68]	; 0x44
   10ccc:	cmp	r3, #1
   10cd0:	beq	10d8c <ftello64@plt+0x460>
   10cd4:	add	r0, r6, #72	; 0x48
   10cd8:	bl	10f64 <ftello64@plt+0x638>
   10cdc:	movw	r1, #10544	; 0x2930
   10ce0:	mov	r0, #1
   10ce4:	movt	r1, #1
   10ce8:	ldrh	r2, [r6, #92]	; 0x5c
   10cec:	bl	108e4 <__printf_chk@plt>
   10cf0:	ldrh	r3, [r6, #92]	; 0x5c
   10cf4:	cmp	r3, #0
   10cf8:	movne	r4, #0
   10cfc:	movne	r5, r4
   10d00:	bne	10d3c <ftello64@plt+0x410>
   10d04:	b	10d70 <ftello64@plt+0x444>
   10d08:	add	r0, r7, #8
   10d0c:	bl	10f64 <ftello64@plt+0x638>
   10d10:	ldrb	r2, [r7, #4]
   10d14:	mov	r0, #1
   10d18:	movw	r1, #10568	; 0x2948
   10d1c:	movt	r1, #1
   10d20:	and	r2, r2, #3
   10d24:	add	r5, r5, r0
   10d28:	bl	108e4 <__printf_chk@plt>
   10d2c:	ldrh	r3, [r6, #92]	; 0x5c
   10d30:	add	r4, r4, #28
   10d34:	cmp	r5, r3
   10d38:	bcs	10d70 <ftello64@plt+0x444>
   10d3c:	movw	r1, #10560	; 0x2940
   10d40:	mov	r0, #1
   10d44:	movt	r1, #1
   10d48:	mov	r2, r5
   10d4c:	bl	108e4 <__printf_chk@plt>
   10d50:	ldr	r3, [r6, #96]	; 0x60
   10d54:	add	r7, r3, r4
   10d58:	ldr	r3, [r3, r4]
   10d5c:	cmp	r3, #1
   10d60:	bne	10d08 <ftello64@plt+0x3dc>
   10d64:	add	r0, r7, #20
   10d68:	bl	10ed4 <ftello64@plt+0x5a8>
   10d6c:	b	10d10 <ftello64@plt+0x3e4>
   10d70:	add	r0, sp, #8
   10d74:	bl	1263c <ftello64@plt+0x1d10>
   10d78:	mov	r0, #0
   10d7c:	b	1097c <ftello64@plt+0x50>
   10d80:	add	r0, r6, #60	; 0x3c
   10d84:	bl	10ed4 <ftello64@plt+0x5a8>
   10d88:	b	10cb8 <ftello64@plt+0x38c>
   10d8c:	add	r0, r6, #84	; 0x54
   10d90:	bl	10ed4 <ftello64@plt+0x5a8>
   10d94:	b	10cdc <ftello64@plt+0x3b0>
   10d98:	bl	10854 <__stack_chk_fail@plt>
   10d9c:	andeq	r2, r1, r0, lsl r7
   10da0:	mov	fp, #0
   10da4:	mov	lr, #0
   10da8:	pop	{r1}		; (ldr r1, [sp], #4)
   10dac:	mov	r2, sp
   10db0:	push	{r2}		; (str r2, [sp, #-4]!)
   10db4:	push	{r0}		; (str r0, [sp, #-4]!)
   10db8:	ldr	ip, [pc, #16]	; 10dd0 <ftello64@plt+0x4a4>
   10dbc:	push	{ip}		; (str ip, [sp, #-4]!)
   10dc0:	ldr	r0, [pc, #12]	; 10dd4 <ftello64@plt+0x4a8>
   10dc4:	ldr	r3, [pc, #12]	; 10dd8 <ftello64@plt+0x4ac>
   10dc8:	bl	10890 <__libc_start_main@plt>
   10dcc:	bl	10920 <abort@plt>
   10dd0:	ldrdeq	r2, [r1], -ip
   10dd4:	andeq	r0, r1, r8, lsr r9
   10dd8:	andeq	r2, r1, r8, ror r6
   10ddc:	ldr	r3, [pc, #20]	; 10df8 <ftello64@plt+0x4cc>
   10de0:	ldr	r2, [pc, #20]	; 10dfc <ftello64@plt+0x4d0>
   10de4:	add	r3, pc, r3
   10de8:	ldr	r2, [r3, r2]
   10dec:	cmp	r2, #0
   10df0:	bxeq	lr
   10df4:	b	1089c <__gmon_start__@plt>
   10df8:	andeq	r2, r1, r4, lsl r2
   10dfc:	andeq	r0, r0, r0, ror r0
   10e00:	push	{r3, lr}
   10e04:	movw	r0, #12416	; 0x3080
   10e08:	ldr	r3, [pc, #36]	; 10e34 <ftello64@plt+0x508>
   10e0c:	movt	r0, #2
   10e10:	rsb	r3, r0, r3
   10e14:	cmp	r3, #6
   10e18:	popls	{r3, pc}
   10e1c:	movw	r3, #0
   10e20:	movt	r3, #0
   10e24:	cmp	r3, #0
   10e28:	popeq	{r3, pc}
   10e2c:	blx	r3
   10e30:	pop	{r3, pc}
   10e34:	andeq	r3, r2, r3, lsl #1
   10e38:	push	{r3, lr}
   10e3c:	movw	r0, #12416	; 0x3080
   10e40:	movw	r3, #12416	; 0x3080
   10e44:	movt	r0, #2
   10e48:	movt	r3, #2
   10e4c:	rsb	r3, r0, r3
   10e50:	asr	r3, r3, #2
   10e54:	add	r3, r3, r3, lsr #31
   10e58:	asrs	r1, r3, #1
   10e5c:	popeq	{r3, pc}
   10e60:	movw	r2, #0
   10e64:	movt	r2, #0
   10e68:	cmp	r2, #0
   10e6c:	popeq	{r3, pc}
   10e70:	blx	r2
   10e74:	pop	{r3, pc}
   10e78:	push	{r4, lr}
   10e7c:	movw	r4, #12424	; 0x3088
   10e80:	movt	r4, #2
   10e84:	ldrb	r3, [r4]
   10e88:	cmp	r3, #0
   10e8c:	popne	{r4, pc}
   10e90:	bl	10e00 <ftello64@plt+0x4d4>
   10e94:	mov	r3, #1
   10e98:	strb	r3, [r4]
   10e9c:	pop	{r4, pc}
   10ea0:	movw	r0, #12028	; 0x2efc
   10ea4:	movt	r0, #2
   10ea8:	push	{r3, lr}
   10eac:	ldr	r3, [r0]
   10eb0:	cmp	r3, #0
   10eb4:	beq	10ecc <ftello64@plt+0x5a0>
   10eb8:	movw	r3, #0
   10ebc:	movt	r3, #0
   10ec0:	cmp	r3, #0
   10ec4:	beq	10ecc <ftello64@plt+0x5a0>
   10ec8:	blx	r3
   10ecc:	pop	{r3, lr}
   10ed0:	b	10e38 <ftello64@plt+0x50c>
   10ed4:	movw	r3, #9968	; 0x26f0
   10ed8:	movt	r3, #1
   10edc:	push	{r4, r5, lr}
   10ee0:	mov	r5, r0
   10ee4:	ldm	r3, {r0, r1, r2, r3}
   10ee8:	movw	r4, #12416	; 0x3080
   10eec:	movt	r4, #2
   10ef0:	sub	sp, sp, #28
   10ef4:	add	ip, sp, #4
   10ef8:	ldr	lr, [r4]
   10efc:	stm	ip, {r0, r1, r2, r3}
   10f00:	movw	r1, #10168	; 0x27b8
   10f04:	mov	r0, #1
   10f08:	movt	r1, #1
   10f0c:	str	lr, [sp, #20]
   10f10:	bl	108e4 <__printf_chk@plt>
   10f14:	ldr	r3, [r5]
   10f18:	add	r2, sp, #24
   10f1c:	movw	r1, #10196	; 0x27d4
   10f20:	mov	r0, #1
   10f24:	movt	r1, #1
   10f28:	add	r3, r2, r3, lsl #2
   10f2c:	ldr	r2, [r3, #-20]	; 0xffffffec
   10f30:	bl	108e4 <__printf_chk@plt>
   10f34:	ldr	r2, [sp, #20]
   10f38:	ldr	r3, [r4]
   10f3c:	cmp	r2, r3
   10f40:	bne	10f60 <ftello64@plt+0x634>
   10f44:	ldrh	r2, [r5, #4]
   10f48:	movw	r1, #10220	; 0x27ec
   10f4c:	mov	r0, #1
   10f50:	movt	r1, #1
   10f54:	add	sp, sp, #28
   10f58:	pop	{r4, r5, lr}
   10f5c:	b	108e4 <__printf_chk@plt>
   10f60:	bl	10854 <__stack_chk_fail@plt>
   10f64:	ldr	r3, [pc, #132]	; 10ff0 <ftello64@plt+0x6c4>
   10f68:	push	{r4, r5, lr}
   10f6c:	mov	r5, r0
   10f70:	ldm	r3, {r0, r1, r2, r3}
   10f74:	movw	r4, #12416	; 0x3080
   10f78:	movt	r4, #2
   10f7c:	sub	sp, sp, #28
   10f80:	add	ip, sp, #4
   10f84:	ldr	lr, [r4]
   10f88:	stm	ip, {r0, r1, r2, r3}
   10f8c:	movw	r1, #10244	; 0x2804
   10f90:	mov	r0, #1
   10f94:	movt	r1, #1
   10f98:	str	lr, [sp, #20]
   10f9c:	bl	108e4 <__printf_chk@plt>
   10fa0:	ldr	r3, [r5]
   10fa4:	add	r2, sp, #24
   10fa8:	movw	r1, #10196	; 0x27d4
   10fac:	mov	r0, #1
   10fb0:	movt	r1, #1
   10fb4:	add	r3, r2, r3, lsl #2
   10fb8:	ldr	r2, [r3, #-20]	; 0xffffffec
   10fbc:	bl	108e4 <__printf_chk@plt>
   10fc0:	ldr	r2, [sp, #20]
   10fc4:	ldr	r3, [r4]
   10fc8:	cmp	r2, r3
   10fcc:	bne	10fec <ftello64@plt+0x6c0>
   10fd0:	add	r2, r5, #4
   10fd4:	movw	r1, #10272	; 0x2820
   10fd8:	mov	r0, #1
   10fdc:	movt	r1, #1
   10fe0:	add	sp, sp, #28
   10fe4:	pop	{r4, r5, lr}
   10fe8:	b	108e4 <__printf_chk@plt>
   10fec:	bl	10854 <__stack_chk_fail@plt>
   10ff0:	andeq	r2, r1, r0, lsl #14
   10ff4:	movw	r3, #12428	; 0x308c
   10ff8:	movt	r3, #2
   10ffc:	str	r0, [r3]
   11000:	bx	lr
   11004:	movw	r3, #12408	; 0x3078
   11008:	movt	r3, #2
   1100c:	str	r0, [r3]
   11010:	bx	lr
   11014:	movw	r3, #12408	; 0x3078
   11018:	movt	r3, #2
   1101c:	ldr	r0, [r3]
   11020:	bx	lr
   11024:	cmp	r2, #0
   11028:	push	{r4, r5, r6, r7, lr}
   1102c:	mov	r7, r0
   11030:	sub	sp, sp, #12
   11034:	ble	11070 <ftello64@plt+0x744>
   11038:	sub	r5, r1, #1
   1103c:	add	r6, r0, r2, lsl #1
   11040:	mov	r4, r0
   11044:	ldrb	r2, [r5, #1]!
   11048:	mov	r0, r4
   1104c:	movw	r3, #10624	; 0x2980
   11050:	add	r4, r4, #2
   11054:	movt	r3, #1
   11058:	mov	r1, #1
   1105c:	str	r2, [sp]
   11060:	mvn	r2, #0
   11064:	bl	108c0 <__sprintf_chk@plt>
   11068:	cmp	r4, r6
   1106c:	bne	11044 <ftello64@plt+0x718>
   11070:	mov	r0, r7
   11074:	add	sp, sp, #12
   11078:	pop	{r4, r5, r6, r7, pc}
   1107c:	push	{r3}		; (str r3, [sp, #-4]!)
   11080:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11084:	movw	r4, #12428	; 0x308c
   11088:	movt	r4, #2
   1108c:	movw	r5, #12416	; 0x3080
   11090:	movt	r5, #2
   11094:	sub	sp, sp, #4096	; 0x1000
   11098:	ldr	r6, [r4, #4]
   1109c:	sub	sp, sp, #16
   110a0:	ldr	r3, [r5]
   110a4:	mov	r7, r2
   110a8:	cmp	r6, #0
   110ac:	add	r2, sp, #8192	; 0x2000
   110b0:	mov	sl, r0
   110b4:	mov	r9, r1
   110b8:	ldr	r8, [r2, #-4044]	; 0xfffff034
   110bc:	str	r3, [r2, #-4084]	; 0xfffff00c
   110c0:	beq	11180 <ftello64@plt+0x854>
   110c4:	movw	r6, #12408	; 0x3078
   110c8:	movt	r6, #2
   110cc:	ldr	r3, [r6]
   110d0:	tst	r7, r3
   110d4:	bne	11100 <ftello64@plt+0x7d4>
   110d8:	add	r3, sp, #8192	; 0x2000
   110dc:	ldr	r2, [r3, #-4084]	; 0xfffff00c
   110e0:	ldr	r3, [r5]
   110e4:	cmp	r2, r3
   110e8:	bne	11250 <ftello64@plt+0x924>
   110ec:	add	sp, sp, #4096	; 0x1000
   110f0:	add	sp, sp, #16
   110f4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   110f8:	add	sp, sp, #4
   110fc:	bx	lr
   11100:	mov	r1, #1
   11104:	mov	r2, #4096	; 0x1000
   11108:	str	sl, [sp]
   1110c:	movw	r3, #10724	; 0x29e4
   11110:	str	r9, [sp, #4]
   11114:	movt	r3, #1
   11118:	add	r0, sp, #12
   1111c:	bl	108c0 <__sprintf_chk@plt>
   11120:	add	lr, sp, #4096	; 0x1000
   11124:	add	lr, lr, #16
   11128:	movw	r1, #61432	; 0xeff8
   1112c:	movt	r1, #65535	; 0xffff
   11130:	add	ip, sp, #4096	; 0x1000
   11134:	add	ip, ip, #56	; 0x38
   11138:	str	r8, [sp]
   1113c:	str	ip, [sp, #4]
   11140:	mov	r2, #1
   11144:	str	ip, [lr, r1]
   11148:	add	ip, sp, #12
   1114c:	mvn	r3, #0
   11150:	rsb	r1, r0, #4080	; 0xff0
   11154:	add	r0, ip, r0
   11158:	add	r1, r1, #15
   1115c:	bl	1083c <__vsnprintf_chk@plt>
   11160:	ldr	r2, [r4]
   11164:	movw	r3, #12428	; 0x308c
   11168:	movt	r3, #2
   1116c:	cmp	r2, #0
   11170:	beq	11208 <ftello64@plt+0x8dc>
   11174:	add	r0, sp, #12
   11178:	blx	r2
   1117c:	b	110d8 <ftello64@plt+0x7ac>
   11180:	movw	r3, #12420	; 0x3084
   11184:	movt	r3, #2
   11188:	movw	r0, #10632	; 0x2988
   1118c:	movt	r0, #1
   11190:	ldr	r3, [r3]
   11194:	mov	r2, #1
   11198:	stmib	r4, {r2, r3}
   1119c:	bl	10878 <getenv@plt>
   111a0:	cmp	r0, #0
   111a4:	movweq	r6, #12408	; 0x3078
   111a8:	movteq	r6, #2
   111ac:	beq	111c8 <ftello64@plt+0x89c>
   111b0:	mov	r1, r6
   111b4:	movw	r6, #12408	; 0x3078
   111b8:	mov	r2, r1
   111bc:	movt	r6, #2
   111c0:	bl	10818 <strtol@plt>
   111c4:	str	r0, [r6]
   111c8:	movw	r0, #10648	; 0x2998
   111cc:	movt	r0, #1
   111d0:	bl	10878 <getenv@plt>
   111d4:	subs	fp, r0, #0
   111d8:	beq	110cc <ftello64@plt+0x7a0>
   111dc:	movw	r1, #10664	; 0x29a8
   111e0:	movt	r1, #1
   111e4:	bl	10824 <fopen@plt>
   111e8:	subs	ip, r0, #0
   111ec:	beq	11224 <ftello64@plt+0x8f8>
   111f0:	mov	r1, #0
   111f4:	mov	r2, #1
   111f8:	mov	r3, r1
   111fc:	str	ip, [r4, #8]
   11200:	bl	108cc <setvbuf@plt>
   11204:	b	110cc <ftello64@plt+0x7a0>
   11208:	ldr	r0, [r3, #8]
   1120c:	movw	r2, #10732	; 0x29ec
   11210:	add	r3, sp, #12
   11214:	mov	r1, #1
   11218:	movt	r2, #1
   1121c:	bl	108f0 <__fprintf_chk@plt>
   11220:	b	110d8 <ftello64@plt+0x7ac>
   11224:	mov	r3, #77	; 0x4d
   11228:	ldr	r0, [r4, #8]
   1122c:	str	r3, [sp]
   11230:	movw	r2, #10668	; 0x29ac
   11234:	str	fp, [sp, #4]
   11238:	movt	r2, #1
   1123c:	movw	r3, #10704	; 0x29d0
   11240:	mov	r1, #1
   11244:	movt	r3, #1
   11248:	bl	108f0 <__fprintf_chk@plt>
   1124c:	b	110cc <ftello64@plt+0x7a0>
   11250:	bl	10854 <__stack_chk_fail@plt>
   11254:	push	{r4, r5, r6, lr}
   11258:	mov	r5, r0
   1125c:	sub	sp, sp, #8
   11260:	mov	r0, #28
   11264:	mov	r6, r1
   11268:	bl	10884 <malloc@plt>
   1126c:	str	r5, [sp]
   11270:	mov	r1, #91	; 0x5b
   11274:	mov	r2, #4
   11278:	movw	r3, #10760	; 0x2a08
   1127c:	movt	r3, #1
   11280:	mov	r4, r0
   11284:	movw	r0, #10736	; 0x29f0
   11288:	str	r4, [sp, #4]
   1128c:	movt	r0, #1
   11290:	bl	1107c <ftello64@plt+0x750>
   11294:	mov	r0, r5
   11298:	mov	r1, r6
   1129c:	movw	r2, #5016	; 0x1398
   112a0:	movw	r3, #4980	; 0x1374
   112a4:	movt	r2, #1
   112a8:	movt	r3, #1
   112ac:	stmib	r4, {r2, r3}
   112b0:	movw	r2, #4952	; 0x1358
   112b4:	movw	r3, #4924	; 0x133c
   112b8:	movt	r2, #1
   112bc:	movt	r3, #1
   112c0:	str	r2, [r4, #20]
   112c4:	movw	r2, #4916	; 0x1334
   112c8:	str	r3, [r4, #24]
   112cc:	movt	r2, #1
   112d0:	movw	r3, #4908	; 0x132c
   112d4:	str	r2, [r4, #12]
   112d8:	movt	r3, #1
   112dc:	str	r3, [r4, #16]
   112e0:	bl	10914 <fopen64@plt>
   112e4:	subs	r5, r0, #0
   112e8:	beq	112fc <ftello64@plt+0x9d0>
   112ec:	mov	r0, r4
   112f0:	str	r5, [r4]
   112f4:	add	sp, sp, #8
   112f8:	pop	{r4, r5, r6, pc}
   112fc:	mov	r1, #105	; 0x69
   11300:	mov	r2, #4
   11304:	str	r4, [sp]
   11308:	movw	r0, #10736	; 0x29f0
   1130c:	movw	r3, #10792	; 0x2a28
   11310:	movt	r0, #1
   11314:	movt	r3, #1
   11318:	bl	1107c <ftello64@plt+0x750>
   1131c:	mov	r0, r4
   11320:	bl	10830 <free@plt>
   11324:	mov	r0, r5
   11328:	b	112f4 <ftello64@plt+0x9c8>
   1132c:	ldr	r0, [r0]
   11330:	b	108a8 <feof@plt>
   11334:	ldr	r0, [r0]
   11338:	b	1092c <ftello64@plt>
   1133c:	push	{r3, lr}
   11340:	ldr	r3, [r0]
   11344:	mov	r0, r1
   11348:	mov	r1, #1
   1134c:	bl	10860 <fwrite@plt>
   11350:	mov	r1, #0
   11354:	pop	{r3, pc}
   11358:	push	{r3, lr}
   1135c:	ldr	r3, [r0]
   11360:	mov	r0, r1
   11364:	mov	r1, #1
   11368:	bl	1086c <fread@plt>
   1136c:	mov	r1, #0
   11370:	pop	{r3, pc}
   11374:	push	{lr}		; (str lr, [sp, #-4]!)
   11378:	sub	sp, sp, #12
   1137c:	ldr	r0, [r0]
   11380:	ldr	r1, [sp, #16]
   11384:	str	r1, [sp]
   11388:	bl	10908 <fseeko64@plt>
   1138c:	asr	r1, r0, #31
   11390:	add	sp, sp, #12
   11394:	pop	{pc}		; (ldr pc, [sp], #4)
   11398:	push	{r4, lr}
   1139c:	subs	r4, r0, #0
   113a0:	sub	sp, sp, #8
   113a4:	beq	113e0 <ftello64@plt+0xab4>
   113a8:	ldr	r0, [r4]
   113ac:	bl	108fc <fclose@plt>
   113b0:	str	r4, [sp]
   113b4:	mov	r1, #47	; 0x2f
   113b8:	mov	r2, #4
   113bc:	movw	r0, #10736	; 0x29f0
   113c0:	movw	r3, #10820	; 0x2a44
   113c4:	movt	r0, #1
   113c8:	movt	r3, #1
   113cc:	bl	1107c <ftello64@plt+0x750>
   113d0:	mov	r0, r4
   113d4:	add	sp, sp, #8
   113d8:	pop	{r4, lr}
   113dc:	b	10830 <free@plt>
   113e0:	add	sp, sp, #8
   113e4:	pop	{r4, pc}
   113e8:	movw	r0, #4692	; 0x1254
   113ec:	movt	r0, #1
   113f0:	bx	lr
   113f4:	movw	r3, #32776	; 0x8008
   113f8:	add	r2, r1, #7
   113fc:	push	{r4, r5, r6, r7, r8, r9, lr}
   11400:	mov	r4, r1
   11404:	ldr	r3, [r0, r3]
   11408:	movw	r1, #32780	; 0x800c
   1140c:	ldr	r1, [r0, r1]
   11410:	sub	sp, sp, #12
   11414:	add	r2, r3, r2, asr #3
   11418:	mov	r5, r0
   1141c:	cmp	r1, r2
   11420:	bhi	114a0 <ftello64@plt+0xb74>
   11424:	movw	r8, #32772	; 0x8004
   11428:	movw	r0, #32788	; 0x8014
   1142c:	ldr	r2, [r5, r8]
   11430:	movw	r7, #32784	; 0x8010
   11434:	ldr	lr, [r5, r0]
   11438:	mov	r6, r5
   1143c:	ldr	r1, [r5]
   11440:	rsb	r3, r2, r3
   11444:	add	r2, r3, lr
   11448:	ldr	r9, [r5, r7]
   1144c:	mov	ip, #0
   11450:	str	r2, [r5, r0]
   11454:	asr	r3, r2, #31
   11458:	str	ip, [sp]
   1145c:	mov	r0, r1
   11460:	ldr	r1, [r1, #8]
   11464:	blx	r1
   11468:	ldr	r0, [r6], #4
   1146c:	mov	r2, #32768	; 0x8000
   11470:	mov	r3, #0
   11474:	ldr	ip, [r0, #20]
   11478:	mov	r1, r6
   1147c:	blx	ip
   11480:	add	r3, r5, #32768	; 0x8000
   11484:	movw	r2, #32796	; 0x801c
   11488:	str	r6, [r5, r8]
   1148c:	str	r0, [r5, r2]
   11490:	add	r0, r6, r0
   11494:	str	r6, [r3, #8]
   11498:	str	r0, [r3, #12]
   1149c:	str	r9, [r5, r7]
   114a0:	cmp	r4, #0
   114a4:	ble	11568 <ftello64@plt+0xc3c>
   114a8:	add	r1, r5, #32768	; 0x8000
   114ac:	add	r1, r1, #4
   114b0:	ldmib	r1, {r6, r8}
   114b4:	cmp	r8, r6
   114b8:	bls	11568 <ftello64@plt+0xc3c>
   114bc:	ldr	r2, [r1, #12]
   114c0:	subs	ip, r2, r4
   114c4:	bpl	11528 <ftello64@plt+0xbfc>
   114c8:	movw	r7, #10844	; 0x2a5c
   114cc:	mov	r3, r6
   114d0:	movt	r7, #1
   114d4:	mov	r0, #0
   114d8:	mov	r9, #8
   114dc:	b	114f0 <ftello64@plt+0xbc4>
   114e0:	cmp	r3, r8
   114e4:	beq	11520 <ftello64@plt+0xbf4>
   114e8:	rsbs	ip, r4, #8
   114ec:	bpl	11534 <ftello64@plt+0xc08>
   114f0:	ldrb	r6, [r3], #1
   114f4:	rsb	r4, r2, r4
   114f8:	ldr	r5, [r7, r2, lsl #2]
   114fc:	cmp	r4, #0
   11500:	rsb	ip, ip, #0
   11504:	mov	r2, #8
   11508:	and	r5, r6, r5
   1150c:	str	r9, [r1, #12]
   11510:	str	r3, [r1, #4]
   11514:	mov	r6, r3
   11518:	orr	r0, r0, r5, lsl ip
   1151c:	bgt	114e0 <ftello64@plt+0xbb4>
   11520:	add	sp, sp, #12
   11524:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11528:	movw	r7, #10844	; 0x2a5c
   1152c:	movt	r7, #1
   11530:	mov	r0, #0
   11534:	ldrb	r2, [r6]
   11538:	cmp	ip, #0
   1153c:	ldr	r3, [r7, r4, lsl #2]
   11540:	str	ip, [r1, #12]
   11544:	and	ip, r3, r2, asr ip
   11548:	orr	r0, ip, r0
   1154c:	bne	11520 <ftello64@plt+0xbf4>
   11550:	add	r6, r6, #1
   11554:	mov	r3, #8
   11558:	str	r6, [r1, #4]
   1155c:	str	r3, [r1, #12]
   11560:	add	sp, sp, #12
   11564:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11568:	mov	r0, #0
   1156c:	b	11520 <ftello64@plt+0xbf4>
   11570:	push	{r4, r5, r6, r7, r8, r9, lr}
   11574:	mov	r5, r1
   11578:	sub	sp, sp, #12
   1157c:	mov	r1, #2
   11580:	mov	r4, r0
   11584:	bl	113f4 <ftello64@plt+0xac8>
   11588:	movw	r3, #32776	; 0x8008
   1158c:	movw	r2, #32780	; 0x800c
   11590:	ldr	r3, [r4, r3]
   11594:	ldr	r1, [r4, r2]
   11598:	add	r2, r3, #1
   1159c:	cmp	r1, r2
   115a0:	str	r0, [r5]
   115a4:	bls	116f4 <ftello64@plt+0xdc8>
   115a8:	movw	r3, #32784	; 0x8010
   115ac:	ldr	ip, [r4, r3]
   115b0:	sub	r3, ip, #14
   115b4:	movw	r2, #32784	; 0x8010
   115b8:	cmp	r3, #0
   115bc:	str	r3, [r4, r2]
   115c0:	bgt	115f0 <ftello64@plt+0xcc4>
   115c4:	rsb	ip, ip, #22
   115c8:	movw	r1, #32776	; 0x8008
   115cc:	add	lr, ip, #7
   115d0:	cmp	ip, #0
   115d4:	ldr	r0, [r4, r1]
   115d8:	movlt	ip, lr
   115dc:	asr	ip, ip, #3
   115e0:	add	r0, r0, ip
   115e4:	str	r0, [r4, r1]
   115e8:	add	ip, r3, ip, lsl #3
   115ec:	str	ip, [r4, r2]
   115f0:	mov	r1, #16
   115f4:	mov	r0, r4
   115f8:	bl	113f4 <ftello64@plt+0xac8>
   115fc:	movw	r3, #32776	; 0x8008
   11600:	ldr	r3, [r4, r3]
   11604:	movw	r2, #32780	; 0x800c
   11608:	ldr	r1, [r4, r2]
   1160c:	add	r2, r3, #4
   11610:	cmp	r1, r2
   11614:	strh	r0, [r5, #4]
   11618:	bls	11670 <ftello64@plt+0xd44>
   1161c:	movw	r3, #32784	; 0x8010
   11620:	ldr	ip, [r4, r3]
   11624:	sub	r3, ip, #32
   11628:	movw	r2, #32784	; 0x8010
   1162c:	cmp	r3, #0
   11630:	str	r3, [r4, r2]
   11634:	bgt	11664 <ftello64@plt+0xd38>
   11638:	rsb	ip, ip, #40	; 0x28
   1163c:	movw	r1, #32776	; 0x8008
   11640:	add	r5, ip, #7
   11644:	cmp	ip, #0
   11648:	ldr	r0, [r4, r1]
   1164c:	movlt	ip, r5
   11650:	asr	ip, ip, #3
   11654:	add	r0, r0, ip
   11658:	str	r0, [r4, r1]
   1165c:	add	ip, r3, ip, lsl #3
   11660:	str	ip, [r4, r2]
   11664:	mov	r0, #1
   11668:	add	sp, sp, #12
   1166c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11670:	movw	r8, #32772	; 0x8004
   11674:	movw	r0, #32788	; 0x8014
   11678:	ldr	r2, [r4, r8]
   1167c:	movw	r6, #32784	; 0x8010
   11680:	ldr	lr, [r4, r0]
   11684:	mov	r5, r4
   11688:	ldr	r1, [r4]
   1168c:	rsb	r3, r2, r3
   11690:	add	r2, r3, lr
   11694:	ldr	r7, [r4, r6]
   11698:	mov	ip, #0
   1169c:	str	r2, [r4, r0]
   116a0:	asr	r3, r2, #31
   116a4:	str	ip, [sp]
   116a8:	mov	r0, r1
   116ac:	ldr	r1, [r1, #8]
   116b0:	blx	r1
   116b4:	ldr	r0, [r5], #4
   116b8:	mov	r2, #32768	; 0x8000
   116bc:	mov	r3, #0
   116c0:	ldr	ip, [r0, #20]
   116c4:	mov	r1, r5
   116c8:	blx	ip
   116cc:	add	r3, r4, #32768	; 0x8000
   116d0:	movw	r1, #32796	; 0x801c
   116d4:	str	r5, [r4, r8]
   116d8:	mov	ip, r7
   116dc:	str	r0, [r4, r1]
   116e0:	add	r2, r5, r0
   116e4:	str	r5, [r3, #8]
   116e8:	str	r2, [r3, #12]
   116ec:	str	r7, [r4, r6]
   116f0:	b	11624 <ftello64@plt+0xcf8>
   116f4:	movw	r9, #32772	; 0x8004
   116f8:	movw	r0, #32788	; 0x8014
   116fc:	ldr	r2, [r4, r9]
   11700:	movw	r7, #32784	; 0x8010
   11704:	ldr	lr, [r4, r0]
   11708:	mov	r6, r4
   1170c:	ldr	r1, [r4]
   11710:	rsb	r3, r2, r3
   11714:	add	r2, r3, lr
   11718:	ldr	r8, [r4, r7]
   1171c:	mov	ip, #0
   11720:	str	r2, [r4, r0]
   11724:	asr	r3, r2, #31
   11728:	str	ip, [sp]
   1172c:	mov	r0, r1
   11730:	ldr	r1, [r1, #8]
   11734:	blx	r1
   11738:	ldr	r0, [r6], #4
   1173c:	mov	r2, #32768	; 0x8000
   11740:	mov	r3, #0
   11744:	ldr	ip, [r0, #20]
   11748:	mov	r1, r6
   1174c:	blx	ip
   11750:	add	r3, r4, #32768	; 0x8000
   11754:	movw	r1, #32796	; 0x801c
   11758:	str	r6, [r4, r9]
   1175c:	mov	ip, r8
   11760:	str	r0, [r4, r1]
   11764:	add	r2, r6, r0
   11768:	str	r6, [r3, #8]
   1176c:	str	r2, [r3, #12]
   11770:	str	r8, [r4, r7]
   11774:	b	115b0 <ftello64@plt+0xc84>
   11778:	push	{r4, r5, r6, r7, r8, r9, lr}
   1177c:	mov	r7, r1
   11780:	sub	sp, sp, #12
   11784:	mov	r1, #2
   11788:	mov	r4, r0
   1178c:	bl	113f4 <ftello64@plt+0xac8>
   11790:	movw	r3, #32776	; 0x8008
   11794:	movw	r2, #32780	; 0x800c
   11798:	ldr	r3, [r4, r3]
   1179c:	ldr	r1, [r4, r2]
   117a0:	add	r2, r3, #1
   117a4:	cmp	r1, r2
   117a8:	str	r0, [r7]
   117ac:	bls	11914 <ftello64@plt+0xfe8>
   117b0:	movw	r3, #32784	; 0x8010
   117b4:	ldr	ip, [r4, r3]
   117b8:	sub	r3, ip, #14
   117bc:	movw	r2, #32784	; 0x8010
   117c0:	cmp	r3, #0
   117c4:	str	r3, [r4, r2]
   117c8:	bgt	117f8 <ftello64@plt+0xecc>
   117cc:	rsb	ip, ip, #22
   117d0:	movw	r1, #32776	; 0x8008
   117d4:	add	lr, ip, #7
   117d8:	cmp	ip, #0
   117dc:	ldr	r0, [r4, r1]
   117e0:	movlt	ip, lr
   117e4:	asr	ip, ip, #3
   117e8:	add	r0, r0, ip
   117ec:	str	r0, [r4, r1]
   117f0:	add	r3, r3, ip, lsl #3
   117f4:	str	r3, [r4, r2]
   117f8:	add	r6, r7, #4
   117fc:	mov	r5, #0
   11800:	mov	r0, r4
   11804:	mov	r1, #8
   11808:	bl	113f4 <ftello64@plt+0xac8>
   1180c:	strb	r0, [r6, r5]
   11810:	add	r5, r5, #1
   11814:	cmp	r5, #5
   11818:	bne	11800 <ftello64@plt+0xed4>
   1181c:	movw	r3, #32776	; 0x8008
   11820:	movw	r2, #32780	; 0x800c
   11824:	mov	ip, #0
   11828:	strb	ip, [r7, #9]
   1182c:	ldr	r3, [r4, r3]
   11830:	ldr	r1, [r4, r2]
   11834:	add	r2, r3, #1
   11838:	cmp	r1, r2
   1183c:	bls	11894 <ftello64@plt+0xf68>
   11840:	movw	r3, #32784	; 0x8010
   11844:	ldr	ip, [r4, r3]
   11848:	sub	r3, ip, #8
   1184c:	movw	r2, #32784	; 0x8010
   11850:	cmp	r3, #0
   11854:	str	r3, [r4, r2]
   11858:	bgt	11888 <ftello64@plt+0xf5c>
   1185c:	rsb	ip, ip, #16
   11860:	movw	r1, #32776	; 0x8008
   11864:	add	r5, ip, #7
   11868:	cmp	ip, #0
   1186c:	ldr	r0, [r4, r1]
   11870:	movlt	ip, r5
   11874:	asr	ip, ip, #3
   11878:	add	r0, r0, ip
   1187c:	str	r0, [r4, r1]
   11880:	add	r3, r3, ip, lsl #3
   11884:	str	r3, [r4, r2]
   11888:	mov	r0, #1
   1188c:	add	sp, sp, #12
   11890:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11894:	movw	r8, #32772	; 0x8004
   11898:	movw	r0, #32788	; 0x8014
   1189c:	ldr	r2, [r4, r8]
   118a0:	movw	r6, #32784	; 0x8010
   118a4:	ldr	lr, [r4, r0]
   118a8:	mov	r5, r4
   118ac:	ldr	r1, [r4]
   118b0:	rsb	r3, r2, r3
   118b4:	add	r2, r3, lr
   118b8:	ldr	r7, [r4, r6]
   118bc:	str	r2, [r4, r0]
   118c0:	asr	r3, r2, #31
   118c4:	str	ip, [sp]
   118c8:	mov	r0, r1
   118cc:	ldr	r1, [r1, #8]
   118d0:	blx	r1
   118d4:	ldr	r0, [r5], #4
   118d8:	mov	r2, #32768	; 0x8000
   118dc:	mov	r3, #0
   118e0:	ldr	ip, [r0, #20]
   118e4:	mov	r1, r5
   118e8:	blx	ip
   118ec:	add	r3, r4, #32768	; 0x8000
   118f0:	movw	r1, #32796	; 0x801c
   118f4:	str	r5, [r4, r8]
   118f8:	mov	ip, r7
   118fc:	str	r0, [r4, r1]
   11900:	add	r2, r5, r0
   11904:	str	r5, [r3, #8]
   11908:	str	r2, [r3, #12]
   1190c:	str	r7, [r4, r6]
   11910:	b	11848 <ftello64@plt+0xf1c>
   11914:	movw	r9, #32772	; 0x8004
   11918:	movw	r0, #32788	; 0x8014
   1191c:	ldr	r2, [r4, r9]
   11920:	movw	r6, #32784	; 0x8010
   11924:	ldr	lr, [r4, r0]
   11928:	mov	r5, r4
   1192c:	ldr	r1, [r4]
   11930:	rsb	r3, r2, r3
   11934:	add	r2, r3, lr
   11938:	ldr	r8, [r4, r6]
   1193c:	mov	ip, #0
   11940:	str	r2, [r4, r0]
   11944:	asr	r3, r2, #31
   11948:	str	ip, [sp]
   1194c:	mov	r0, r1
   11950:	ldr	r1, [r1, #8]
   11954:	blx	r1
   11958:	ldr	r0, [r5], #4
   1195c:	mov	r2, #32768	; 0x8000
   11960:	mov	r3, #0
   11964:	ldr	ip, [r0, #20]
   11968:	mov	r1, r5
   1196c:	blx	ip
   11970:	add	r3, r4, #32768	; 0x8000
   11974:	movw	r1, #32796	; 0x801c
   11978:	str	r5, [r4, r9]
   1197c:	mov	ip, r8
   11980:	str	r0, [r4, r1]
   11984:	add	r2, r5, r0
   11988:	str	r5, [r3, #8]
   1198c:	str	r2, [r3, #12]
   11990:	str	r8, [r4, r6]
   11994:	b	117b8 <ftello64@plt+0xe8c>
   11998:	push	{r4, r5, r6, r7, r8, r9, lr}
   1199c:	mov	r5, r1
   119a0:	sub	sp, sp, #12
   119a4:	mov	r1, #2
   119a8:	mov	r4, r0
   119ac:	bl	113f4 <ftello64@plt+0xac8>
   119b0:	movw	r3, #32776	; 0x8008
   119b4:	movw	r2, #32780	; 0x800c
   119b8:	ldr	r3, [r4, r3]
   119bc:	ldr	r1, [r4, r2]
   119c0:	add	r2, r3, #3
   119c4:	cmp	r1, r2
   119c8:	str	r0, [r5]
   119cc:	bls	11a34 <ftello64@plt+0x1108>
   119d0:	movw	r3, #32784	; 0x8010
   119d4:	ldr	ip, [r4, r3]
   119d8:	sub	r3, ip, #30
   119dc:	movw	r2, #32784	; 0x8010
   119e0:	cmp	r3, #0
   119e4:	str	r3, [r4, r2]
   119e8:	bgt	11a18 <ftello64@plt+0x10ec>
   119ec:	rsb	ip, ip, #38	; 0x26
   119f0:	movw	r1, #32776	; 0x8008
   119f4:	add	r7, ip, #7
   119f8:	cmp	ip, #0
   119fc:	ldr	r6, [r4, r1]
   11a00:	movlt	ip, r7
   11a04:	asr	ip, ip, #3
   11a08:	add	r6, r6, ip
   11a0c:	str	r6, [r4, r1]
   11a10:	add	ip, r3, ip, lsl #3
   11a14:	str	ip, [r4, r2]
   11a18:	cmp	r0, #1
   11a1c:	mov	r0, r4
   11a20:	beq	11ac0 <ftello64@plt+0x1194>
   11a24:	add	r1, r5, #4
   11a28:	add	sp, sp, #12
   11a2c:	pop	{r4, r5, r6, r7, r8, r9, lr}
   11a30:	b	11778 <ftello64@plt+0xe4c>
   11a34:	movw	r8, #32772	; 0x8004
   11a38:	movw	r0, #32788	; 0x8014
   11a3c:	ldr	r2, [r4, r8]
   11a40:	movw	r7, #32784	; 0x8010
   11a44:	ldr	lr, [r4, r0]
   11a48:	mov	r6, r4
   11a4c:	ldr	r1, [r4]
   11a50:	rsb	r3, r2, r3
   11a54:	add	r2, r3, lr
   11a58:	ldr	r9, [r4, r7]
   11a5c:	mov	ip, #0
   11a60:	str	r2, [r4, r0]
   11a64:	asr	r3, r2, #31
   11a68:	str	ip, [sp]
   11a6c:	mov	r0, r1
   11a70:	ldr	r1, [r1, #8]
   11a74:	blx	r1
   11a78:	ldr	r0, [r6], #4
   11a7c:	mov	r2, #32768	; 0x8000
   11a80:	mov	r3, #0
   11a84:	ldr	ip, [r0, #20]
   11a88:	mov	r1, r6
   11a8c:	blx	ip
   11a90:	add	r3, r4, #32768	; 0x8000
   11a94:	movw	r1, #32796	; 0x801c
   11a98:	mov	ip, r9
   11a9c:	mov	r2, r0
   11aa0:	ldr	r0, [r5]
   11aa4:	str	r6, [r4, r8]
   11aa8:	str	r2, [r4, r1]
   11aac:	add	r2, r6, r2
   11ab0:	str	r6, [r3, #8]
   11ab4:	str	r2, [r3, #12]
   11ab8:	str	r9, [r4, r7]
   11abc:	b	119d8 <ftello64@plt+0x10ac>
   11ac0:	add	r1, r5, #16
   11ac4:	add	sp, sp, #12
   11ac8:	pop	{r4, r5, r6, r7, r8, r9, lr}
   11acc:	b	11570 <ftello64@plt+0xc44>
   11ad0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11ad4:	movw	r8, #12416	; 0x3080
   11ad8:	movt	r8, #2
   11adc:	sub	sp, sp, #32768	; 0x8000
   11ae0:	sub	sp, sp, #60	; 0x3c
   11ae4:	mov	r4, r0
   11ae8:	ldr	r3, [r8]
   11aec:	add	r2, sp, #32768	; 0x8000
   11af0:	mov	r1, #100	; 0x64
   11af4:	mov	r0, #1
   11af8:	str	r3, [r2, #52]	; 0x34
   11afc:	bl	1080c <calloc@plt>
   11b00:	movw	r3, #12412	; 0x307c
   11b04:	movt	r3, #2
   11b08:	movw	r1, #10976	; 0x2ae0
   11b0c:	movt	r1, #1
   11b10:	ldr	r3, [r3]
   11b14:	mov	r5, r0
   11b18:	mov	r0, r4
   11b1c:	blx	r3
   11b20:	subs	sl, r0, #0
   11b24:	beq	12580 <ftello64@plt+0x1c54>
   11b28:	add	r3, sp, #32768	; 0x8000
   11b2c:	add	lr, sp, #32768	; 0x8000
   11b30:	add	r3, r3, #56	; 0x38
   11b34:	movw	r6, #32732	; 0x7fdc
   11b38:	movt	r6, #65535	; 0xffff
   11b3c:	mov	r9, #0
   11b40:	mov	r2, #0
   11b44:	mov	r1, #2
   11b48:	str	sl, [r3, r6]
   11b4c:	mov	r3, #0
   11b50:	str	r1, [sp]
   11b54:	add	r7, sp, #24
   11b58:	ldr	r1, [sl, #8]
   11b5c:	mov	fp, #8
   11b60:	str	r9, [lr, #40]	; 0x28
   11b64:	add	r4, sp, #20
   11b68:	blx	r1
   11b6c:	add	r1, sp, #32768	; 0x8000
   11b70:	add	r1, r1, #56	; 0x38
   11b74:	ldr	r0, [r1, r6]
   11b78:	ldr	r3, [r0, #12]
   11b7c:	blx	r3
   11b80:	add	r2, sp, #32768	; 0x8000
   11b84:	add	r2, r2, #56	; 0x38
   11b88:	add	lr, sp, #32768	; 0x8000
   11b8c:	mov	r3, #0
   11b90:	ldr	ip, [r2, r6]
   11b94:	mov	r2, #0
   11b98:	str	r9, [sp]
   11b9c:	ldr	r1, [ip, #8]
   11ba0:	str	r0, [lr, #44]	; 0x2c
   11ba4:	mov	r0, ip
   11ba8:	blx	r1
   11bac:	add	r1, sp, #32768	; 0x8000
   11bb0:	add	r1, r1, #56	; 0x38
   11bb4:	mov	r2, #32768	; 0x8000
   11bb8:	mov	r3, #0
   11bbc:	ldr	r0, [r1, r6]
   11bc0:	mov	r1, r7
   11bc4:	ldr	ip, [r0, #20]
   11bc8:	blx	ip
   11bcc:	add	r2, sp, #32768	; 0x8000
   11bd0:	ldr	r3, [r2, #44]	; 0x2c
   11bd4:	str	r7, [r2, #24]
   11bd8:	cmp	r3, r9
   11bdc:	str	r7, [r2, #28]
   11be0:	str	fp, [r2, #36]	; 0x24
   11be4:	add	r3, sp, #32768	; 0x8000
   11be8:	str	r0, [r2, #48]	; 0x30
   11bec:	add	r0, r7, r0
   11bf0:	str	r0, [r2, #32]
   11bf4:	ble	11ce4 <ftello64@plt+0x13b8>
   11bf8:	ldr	r2, [r3, #40]	; 0x28
   11bfc:	add	r3, r2, #32512	; 0x7f00
   11c00:	add	r3, r3, #255	; 0xff
   11c04:	cmp	r3, #32768	; 0x8000
   11c08:	bcs	11d48 <ftello64@plt+0x141c>
   11c0c:	add	ip, sp, #32768	; 0x8000
   11c10:	rsb	r3, r2, r4
   11c14:	add	r3, r3, #4
   11c18:	str	r3, [ip, #28]
   11c1c:	mov	r1, #32
   11c20:	mov	r0, r4
   11c24:	bl	113f4 <ftello64@plt+0xac8>
   11c28:	mov	r1, #32
   11c2c:	mov	r6, r0
   11c30:	mov	r0, r4
   11c34:	bl	113f4 <ftello64@plt+0xac8>
   11c38:	movw	r2, #17496	; 0x4458
   11c3c:	movt	r2, #18766	; 0x494e
   11c40:	cmp	r6, r2
   11c44:	bne	11c6c <ftello64@plt+0x1340>
   11c48:	movw	r9, #12336	; 0x3030
   11c4c:	mov	r2, r9
   11c50:	movt	r9, #12337	; 0x3031
   11c54:	movt	r2, #12338	; 0x3032
   11c58:	cmp	r0, r9
   11c5c:	cmpne	r0, r2
   11c60:	moveq	r9, #0
   11c64:	movne	r9, #1
   11c68:	beq	11db4 <ftello64@plt+0x1488>
   11c6c:	add	r3, sp, #24
   11c70:	mov	r1, #142	; 0x8e
   11c74:	str	r3, [sp]
   11c78:	mov	r2, #2304	; 0x900
   11c7c:	movw	r0, #10980	; 0x2ae4
   11c80:	movw	r3, #11048	; 0x2b28
   11c84:	movt	r0, #1
   11c88:	movt	r3, #1
   11c8c:	bl	1107c <ftello64@plt+0x750>
   11c90:	movw	r0, #10980	; 0x2ae4
   11c94:	movw	r3, #11112	; 0x2b68
   11c98:	movt	r0, #1
   11c9c:	movt	r3, #1
   11ca0:	mov	r1, #170	; 0xaa
   11ca4:	mov	r2, #2304	; 0x900
   11ca8:	bl	1107c <ftello64@plt+0x750>
   11cac:	mov	r0, r5
   11cb0:	bl	10830 <free@plt>
   11cb4:	mov	r0, sl
   11cb8:	ldr	r3, [sl, #4]
   11cbc:	blx	r3
   11cc0:	mov	r0, #0
   11cc4:	add	r1, sp, #32768	; 0x8000
   11cc8:	ldr	r2, [r1, #52]	; 0x34
   11ccc:	ldr	r3, [r8]
   11cd0:	cmp	r2, r3
   11cd4:	bne	125b0 <ftello64@plt+0x1c84>
   11cd8:	add	sp, sp, #32768	; 0x8000
   11cdc:	add	sp, sp, #60	; 0x3c
   11ce0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ce4:	add	r3, r3, #56	; 0x38
   11ce8:	add	ip, sp, #32768	; 0x8000
   11cec:	mov	r2, #0
   11cf0:	ldr	r0, [r3, r6]
   11cf4:	mov	r3, #0
   11cf8:	str	r9, [sp]
   11cfc:	str	r9, [ip, #40]	; 0x28
   11d00:	ldr	r1, [r0, #8]
   11d04:	blx	r1
   11d08:	add	lr, sp, #32768	; 0x8000
   11d0c:	add	lr, lr, #56	; 0x38
   11d10:	mov	r1, r7
   11d14:	mov	r2, #32768	; 0x8000
   11d18:	mov	r3, #0
   11d1c:	ldr	r0, [lr, r6]
   11d20:	ldr	ip, [r0, #20]
   11d24:	blx	ip
   11d28:	add	r1, sp, #32768	; 0x8000
   11d2c:	str	r7, [r1, #24]
   11d30:	str	fp, [r1, #36]	; 0x24
   11d34:	add	r7, r7, r0
   11d38:	str	r0, [r1, #48]	; 0x30
   11d3c:	str	r7, [r1, #32]
   11d40:	str	r7, [r1, #28]
   11d44:	b	11c1c <ftello64@plt+0x12f0>
   11d48:	add	ip, sp, #32768	; 0x8000
   11d4c:	mov	r2, #0
   11d50:	add	ip, ip, #56	; 0x38
   11d54:	mov	r3, #0
   11d58:	ldr	r1, [ip, r6]
   11d5c:	str	r9, [sp]
   11d60:	mov	r0, r1
   11d64:	ldr	r1, [r1, #8]
   11d68:	blx	r1
   11d6c:	add	lr, sp, #32768	; 0x8000
   11d70:	add	lr, lr, #56	; 0x38
   11d74:	add	r1, sp, #32768	; 0x8000
   11d78:	mov	r2, #32768	; 0x8000
   11d7c:	mov	r3, #0
   11d80:	ldr	r0, [lr, r6]
   11d84:	str	r9, [r1, #40]	; 0x28
   11d88:	mov	r1, r7
   11d8c:	ldr	ip, [r0, #20]
   11d90:	blx	ip
   11d94:	add	r2, sp, #32768	; 0x8000
   11d98:	str	r7, [r2, #24]
   11d9c:	str	r7, [r2, #28]
   11da0:	str	fp, [r2, #36]	; 0x24
   11da4:	add	r3, r7, r0
   11da8:	str	r0, [r2, #48]	; 0x30
   11dac:	str	r3, [r2, #32]
   11db0:	b	11c1c <ftello64@plt+0x12f0>
   11db4:	mov	r1, #32
   11db8:	mov	r0, r4
   11dbc:	bl	113f4 <ftello64@plt+0xac8>
   11dc0:	mov	r1, #32
   11dc4:	movw	r6, #32732	; 0x7fdc
   11dc8:	movt	r6, #65535	; 0xffff
   11dcc:	mov	r7, r0
   11dd0:	mov	r0, r4
   11dd4:	bl	113f4 <ftello64@plt+0xac8>
   11dd8:	add	r0, sp, #32768	; 0x8000
   11ddc:	ldr	r3, [r0, #44]	; 0x2c
   11de0:	cmp	r3, #40	; 0x28
   11de4:	ble	120a4 <ftello64@plt+0x1778>
   11de8:	add	r3, sp, #32768	; 0x8000
   11dec:	add	ip, sp, #32768	; 0x8000
   11df0:	ldr	r2, [r3, #40]	; 0x28
   11df4:	add	r3, r2, #32512	; 0x7f00
   11df8:	add	r3, r3, #215	; 0xd7
   11dfc:	cmp	r3, #32768	; 0x8000
   11e00:	bcs	12304 <ftello64@plt+0x19d8>
   11e04:	ldr	r3, [ip, #24]
   11e08:	rsb	r2, r2, #40	; 0x28
   11e0c:	mov	r1, #8
   11e10:	str	r1, [ip, #36]	; 0x24
   11e14:	add	r3, r3, r2
   11e18:	str	r3, [ip, #28]
   11e1c:	mov	r0, r4
   11e20:	mov	r1, #32
   11e24:	bl	113f4 <ftello64@plt+0xac8>
   11e28:	cmp	r0, #34	; 0x22
   11e2c:	beq	11e50 <ftello64@plt+0x1524>
   11e30:	str	r0, [sp]
   11e34:	movw	r3, #11140	; 0x2b84
   11e38:	movw	r0, #10980	; 0x2ae4
   11e3c:	movt	r3, #1
   11e40:	movt	r0, #1
   11e44:	mov	r1, #110	; 0x6e
   11e48:	mov	r2, #256	; 0x100
   11e4c:	bl	1107c <ftello64@plt+0x750>
   11e50:	add	lr, sp, #32768	; 0x8000
   11e54:	movw	r6, #32732	; 0x7fdc
   11e58:	movt	r6, #65535	; 0xffff
   11e5c:	ldr	r3, [lr, #28]
   11e60:	ldr	r2, [lr, #32]
   11e64:	cmp	r3, r2
   11e68:	bcs	121fc <ftello64@plt+0x18d0>
   11e6c:	ldr	r9, [lr, #36]	; 0x24
   11e70:	sub	r3, r9, #1
   11e74:	add	r2, sp, #32768	; 0x8000
   11e78:	cmp	r3, #0
   11e7c:	str	r3, [r2, #36]	; 0x24
   11e80:	bgt	11eb0 <ftello64@plt+0x1584>
   11e84:	rsb	r9, r9, #9
   11e88:	ldr	r1, [r2, #28]
   11e8c:	cmp	r9, #0
   11e90:	add	r2, r9, #7
   11e94:	add	ip, sp, #32768	; 0x8000
   11e98:	movlt	r9, r2
   11e9c:	asr	r2, r9, #3
   11ea0:	add	r1, r1, r2
   11ea4:	str	r1, [ip, #28]
   11ea8:	add	r3, r3, r2, lsl #3
   11eac:	str	r3, [ip, #36]	; 0x24
   11eb0:	mov	r1, #1
   11eb4:	mov	r0, r4
   11eb8:	bl	113f4 <ftello64@plt+0xac8>
   11ebc:	ldrb	r3, [r5]
   11ec0:	mov	r1, #1
   11ec4:	movw	r6, #32732	; 0x7fdc
   11ec8:	movt	r6, #65535	; 0xffff
   11ecc:	bfi	r3, r0, #0, #1
   11ed0:	mov	r0, r4
   11ed4:	strb	r3, [r5]
   11ed8:	bl	113f4 <ftello64@plt+0xac8>
   11edc:	add	lr, sp, #32768	; 0x8000
   11ee0:	ldrb	r3, [r5]
   11ee4:	ldr	r2, [lr, #28]
   11ee8:	ldr	r1, [lr, #32]
   11eec:	cmp	r2, r1
   11ef0:	bfi	r3, r0, #1, #1
   11ef4:	strb	r3, [r5]
   11ef8:	bcs	12280 <ftello64@plt+0x1954>
   11efc:	ldr	r9, [lr, #36]	; 0x24
   11f00:	sub	r3, r9, #5
   11f04:	add	r2, sp, #32768	; 0x8000
   11f08:	cmp	r3, #0
   11f0c:	str	r3, [r2, #36]	; 0x24
   11f10:	bgt	11f40 <ftello64@plt+0x1614>
   11f14:	rsb	r9, r9, #13
   11f18:	ldr	r1, [r2, #28]
   11f1c:	cmp	r9, #0
   11f20:	add	r2, r9, #7
   11f24:	add	ip, sp, #32768	; 0x8000
   11f28:	movlt	r9, r2
   11f2c:	asr	r2, r9, #3
   11f30:	add	r1, r1, r2
   11f34:	str	r1, [ip, #28]
   11f38:	add	r3, r3, r2, lsl #3
   11f3c:	str	r3, [ip, #36]	; 0x24
   11f40:	mov	r1, #4
   11f44:	mov	r0, r4
   11f48:	bl	113f4 <ftello64@plt+0xac8>
   11f4c:	mov	r1, #4
   11f50:	add	r6, r5, #12
   11f54:	mov	r9, #0
   11f58:	str	r0, [r5, #4]
   11f5c:	mov	r0, r4
   11f60:	bl	113f4 <ftello64@plt+0xac8>
   11f64:	str	r0, [r5, #8]
   11f68:	mov	r0, r4
   11f6c:	mov	r1, #8
   11f70:	bl	113f4 <ftello64@plt+0xac8>
   11f74:	strb	r0, [r6, r9]
   11f78:	add	r9, r9, #1
   11f7c:	cmp	r9, #32
   11f80:	bne	11f68 <ftello64@plt+0x163c>
   11f84:	add	lr, sp, #32768	; 0x8000
   11f88:	sbfx	r7, r7, #0, #29
   11f8c:	movw	r2, #32732	; 0x7fdc
   11f90:	movt	r2, #65535	; 0xffff
   11f94:	ldr	r3, [lr, #44]	; 0x2c
   11f98:	cmp	r7, r3
   11f9c:	blt	12114 <ftello64@plt+0x17e8>
   11fa0:	cmp	r3, #32768	; 0x8000
   11fa4:	ble	12374 <ftello64@plt+0x1a48>
   11fa8:	add	r1, sp, #32768	; 0x8000
   11fac:	sub	r3, r3, #32768	; 0x8000
   11fb0:	add	r1, r1, #56	; 0x38
   11fb4:	str	r3, [lr, #40]	; 0x28
   11fb8:	mov	r3, #0
   11fbc:	ldr	r0, [r1, r2]
   11fc0:	mov	r2, #2
   11fc4:	str	r2, [sp]
   11fc8:	mov	r2, #32768	; 0x8000
   11fcc:	ldr	r1, [r0, #8]
   11fd0:	blx	r1
   11fd4:	add	ip, sp, #32768	; 0x8000
   11fd8:	movw	r1, #32732	; 0x7fdc
   11fdc:	add	ip, ip, #56	; 0x38
   11fe0:	movt	r1, #65535	; 0xffff
   11fe4:	add	r6, sp, #24
   11fe8:	mov	r3, #0
   11fec:	ldr	r0, [ip, r1]
   11ff0:	mov	r2, #32768	; 0x8000
   11ff4:	mov	r1, r6
   11ff8:	ldr	ip, [r0, #20]
   11ffc:	blx	ip
   12000:	add	lr, sp, #32768	; 0x8000
   12004:	mov	r3, #8
   12008:	str	r6, [lr, #24]
   1200c:	str	r3, [lr, #36]	; 0x24
   12010:	add	r6, r6, r0
   12014:	str	r0, [lr, #48]	; 0x30
   12018:	str	r6, [lr, #32]
   1201c:	str	r6, [lr, #28]
   12020:	mov	r1, #32
   12024:	mov	r0, r4
   12028:	bl	113f4 <ftello64@plt+0xac8>
   1202c:	add	r1, sp, #32768	; 0x8000
   12030:	add	lr, sp, #32768	; 0x8000
   12034:	ldr	r2, [r1, #28]
   12038:	ldr	r3, [r1, #24]
   1203c:	ldr	ip, [r1, #36]	; 0x24
   12040:	rsb	r3, r3, r2
   12044:	ldr	r1, [r1, #40]	; 0x28
   12048:	add	r3, r3, #1
   1204c:	ldr	r2, [lr, #44]	; 0x2c
   12050:	rsb	r3, ip, r3, lsl #3
   12054:	add	r3, r3, r1, lsl #3
   12058:	rsb	r3, r3, r2, lsl #3
   1205c:	cmp	r3, #0
   12060:	add	r2, r3, #7
   12064:	movlt	r3, r2
   12068:	cmp	r0, r3, asr #3
   1206c:	bgt	121d8 <ftello64@plt+0x18ac>
   12070:	mov	r0, r4
   12074:	add	r1, r5, #44	; 0x2c
   12078:	bl	11998 <ftello64@plt+0x106c>
   1207c:	cmp	r0, #0
   12080:	bne	123a4 <ftello64@plt+0x1a78>
   12084:	movw	r0, #10980	; 0x2ae4
   12088:	movw	r3, #11228	; 0x2bdc
   1208c:	movt	r0, #1
   12090:	movt	r3, #1
   12094:	mov	r1, #182	; 0xb6
   12098:	mov	r2, #2304	; 0x900
   1209c:	bl	1107c <ftello64@plt+0x750>
   120a0:	b	11cac <ftello64@plt+0x1380>
   120a4:	add	r1, sp, #32768	; 0x8000
   120a8:	add	lr, sp, #32768	; 0x8000
   120ac:	add	r1, r1, #56	; 0x38
   120b0:	mov	r2, #0
   120b4:	mov	r3, #0
   120b8:	add	fp, sp, #24
   120bc:	ldr	r0, [r1, r6]
   120c0:	str	r9, [sp]
   120c4:	str	r9, [lr, #40]	; 0x28
   120c8:	ldr	r1, [r0, #8]
   120cc:	blx	r1
   120d0:	add	r1, sp, #32768	; 0x8000
   120d4:	add	r1, r1, #56	; 0x38
   120d8:	mov	r2, #32768	; 0x8000
   120dc:	mov	r3, #0
   120e0:	ldr	r0, [r1, r6]
   120e4:	mov	r1, fp
   120e8:	ldr	ip, [r0, #20]
   120ec:	blx	ip
   120f0:	add	r2, sp, #32768	; 0x8000
   120f4:	mov	r3, #8
   120f8:	str	fp, [r2, #24]
   120fc:	str	r3, [r2, #36]	; 0x24
   12100:	add	fp, fp, r0
   12104:	str	r0, [r2, #48]	; 0x30
   12108:	str	fp, [r2, #32]
   1210c:	str	fp, [r2, #28]
   12110:	b	11e1c <ftello64@plt+0x14f0>
   12114:	add	r0, sp, #32768	; 0x8000
   12118:	ldr	r3, [r0, #40]	; 0x28
   1211c:	cmp	r7, r3
   12120:	blt	12154 <ftello64@plt+0x1828>
   12124:	add	r2, r3, #32512	; 0x7f00
   12128:	add	r2, r2, #255	; 0xff
   1212c:	cmp	r7, r2
   12130:	bgt	12154 <ftello64@plt+0x1828>
   12134:	add	lr, sp, #32768	; 0x8000
   12138:	rsb	r3, r3, r7
   1213c:	mov	r1, #8
   12140:	ldr	r2, [lr, #24]
   12144:	str	r1, [lr, #36]	; 0x24
   12148:	add	r3, r2, r3
   1214c:	str	r3, [lr, #28]
   12150:	b	12020 <ftello64@plt+0x16f4>
   12154:	add	ip, sp, #32768	; 0x8000
   12158:	movw	r9, #32732	; 0x7fdc
   1215c:	add	ip, ip, #56	; 0x38
   12160:	movt	r9, #65535	; 0xffff
   12164:	mov	r0, #0
   12168:	mov	r2, r7
   1216c:	ldr	r1, [ip, r9]
   12170:	asr	r3, r7, #31
   12174:	str	r0, [sp]
   12178:	add	r6, sp, #24
   1217c:	mov	r0, r1
   12180:	ldr	r1, [r1, #8]
   12184:	blx	r1
   12188:	add	r1, sp, #32768	; 0x8000
   1218c:	add	r1, r1, #56	; 0x38
   12190:	add	r2, sp, #32768	; 0x8000
   12194:	mov	r3, #0
   12198:	ldr	r0, [r1, r9]
   1219c:	mov	r1, r6
   121a0:	str	r7, [r2, #40]	; 0x28
   121a4:	mov	r2, #32768	; 0x8000
   121a8:	ldr	ip, [r0, #20]
   121ac:	blx	ip
   121b0:	add	r3, sp, #32768	; 0x8000
   121b4:	add	ip, sp, #32768	; 0x8000
   121b8:	str	r6, [r3, #24]
   121bc:	str	r6, [ip, #28]
   121c0:	add	r2, r6, r0
   121c4:	str	r0, [r3, #48]	; 0x30
   121c8:	str	r2, [ip, #32]
   121cc:	mov	r3, #8
   121d0:	str	r3, [ip, #36]	; 0x24
   121d4:	b	12020 <ftello64@plt+0x16f4>
   121d8:	str	r0, [sp]
   121dc:	movw	r3, #11192	; 0x2bb8
   121e0:	movw	r0, #10980	; 0x2ae4
   121e4:	movt	r3, #1
   121e8:	movt	r0, #1
   121ec:	mov	r1, #72	; 0x48
   121f0:	mov	r2, #2304	; 0x900
   121f4:	bl	1107c <ftello64@plt+0x750>
   121f8:	b	12084 <ftello64@plt+0x1758>
   121fc:	add	r0, sp, #32768	; 0x8000
   12200:	add	lr, sp, #32768	; 0x8000
   12204:	add	lr, lr, #56	; 0x38
   12208:	mov	r1, #0
   1220c:	ldr	ip, [r0, #24]
   12210:	add	fp, sp, #24
   12214:	ldr	r2, [r0, #40]	; 0x28
   12218:	rsb	r3, ip, r3
   1221c:	ldr	r0, [lr, r6]
   12220:	add	r2, r3, r2
   12224:	str	r1, [sp]
   12228:	add	r1, sp, #32768	; 0x8000
   1222c:	add	ip, sp, #32768	; 0x8000
   12230:	asr	r3, r2, #31
   12234:	str	r2, [r1, #40]	; 0x28
   12238:	ldr	r1, [r0, #8]
   1223c:	ldr	r9, [ip, #36]	; 0x24
   12240:	blx	r1
   12244:	add	lr, sp, #32768	; 0x8000
   12248:	mov	r1, fp
   1224c:	add	lr, lr, #56	; 0x38
   12250:	mov	r2, #32768	; 0x8000
   12254:	mov	r3, #0
   12258:	ldr	r0, [lr, r6]
   1225c:	ldr	ip, [r0, #20]
   12260:	blx	ip
   12264:	add	r1, sp, #32768	; 0x8000
   12268:	str	fp, [r1, #24]
   1226c:	str	fp, [r1, #28]
   12270:	str	r0, [r1, #48]	; 0x30
   12274:	add	r0, fp, r0
   12278:	str	r0, [r1, #32]
   1227c:	b	11e70 <ftello64@plt+0x1544>
   12280:	add	r0, sp, #32768	; 0x8000
   12284:	add	lr, sp, #32768	; 0x8000
   12288:	add	lr, lr, #56	; 0x38
   1228c:	mov	r3, #0
   12290:	ldr	ip, [r0, #24]
   12294:	add	fp, sp, #24
   12298:	ldr	r1, [r0, #40]	; 0x28
   1229c:	rsb	r2, ip, r2
   122a0:	ldr	r0, [lr, r6]
   122a4:	add	r2, r2, r1
   122a8:	add	r1, sp, #32768	; 0x8000
   122ac:	add	ip, sp, #32768	; 0x8000
   122b0:	str	r3, [sp]
   122b4:	str	r2, [r1, #40]	; 0x28
   122b8:	asr	r3, r2, #31
   122bc:	ldr	r1, [r0, #8]
   122c0:	ldr	r9, [ip, #36]	; 0x24
   122c4:	blx	r1
   122c8:	add	lr, sp, #32768	; 0x8000
   122cc:	mov	r1, fp
   122d0:	add	lr, lr, #56	; 0x38
   122d4:	mov	r2, #32768	; 0x8000
   122d8:	mov	r3, #0
   122dc:	ldr	r0, [lr, r6]
   122e0:	ldr	ip, [r0, #20]
   122e4:	blx	ip
   122e8:	add	r1, sp, #32768	; 0x8000
   122ec:	str	fp, [r1, #24]
   122f0:	str	fp, [r1, #28]
   122f4:	str	r0, [r1, #48]	; 0x30
   122f8:	add	r0, fp, r0
   122fc:	str	r0, [r1, #32]
   12300:	b	11f00 <ftello64@plt+0x15d4>
   12304:	add	ip, ip, #56	; 0x38
   12308:	mov	r2, #40	; 0x28
   1230c:	mov	r3, #0
   12310:	ldr	r0, [ip, r6]
   12314:	str	r9, [sp]
   12318:	add	r9, sp, #24
   1231c:	ldr	r1, [r0, #8]
   12320:	blx	r1
   12324:	add	r1, sp, #32768	; 0x8000
   12328:	add	r1, r1, #56	; 0x38
   1232c:	add	lr, sp, #32768	; 0x8000
   12330:	mov	ip, #40	; 0x28
   12334:	mov	r2, #32768	; 0x8000
   12338:	ldr	r0, [r1, r6]
   1233c:	mov	r3, #0
   12340:	str	ip, [lr, #40]	; 0x28
   12344:	mov	r1, r9
   12348:	ldr	ip, [r0, #20]
   1234c:	blx	ip
   12350:	add	r1, sp, #32768	; 0x8000
   12354:	mov	r3, #8
   12358:	str	r9, [r1, #24]
   1235c:	str	r9, [r1, #28]
   12360:	str	r3, [r1, #36]	; 0x24
   12364:	add	r2, r9, r0
   12368:	str	r0, [r1, #48]	; 0x30
   1236c:	str	r2, [r1, #32]
   12370:	b	11e1c <ftello64@plt+0x14f0>
   12374:	add	r3, sp, #32768	; 0x8000
   12378:	add	ip, sp, #32768	; 0x8000
   1237c:	add	r3, r3, #56	; 0x38
   12380:	mov	r1, #0
   12384:	ldr	r0, [r3, r2]
   12388:	mov	r2, #0
   1238c:	str	r1, [sp]
   12390:	mov	r3, #0
   12394:	str	r1, [ip, #40]	; 0x28
   12398:	ldr	r1, [r0, #8]
   1239c:	blx	r1
   123a0:	b	11fd4 <ftello64@plt+0x16a8>
   123a4:	mov	r0, r4
   123a8:	add	r1, r5, #68	; 0x44
   123ac:	bl	11998 <ftello64@plt+0x106c>
   123b0:	cmp	r0, #0
   123b4:	beq	12084 <ftello64@plt+0x1758>
   123b8:	mov	r1, #16
   123bc:	mov	r0, r4
   123c0:	bl	113f4 <ftello64@plt+0xac8>
   123c4:	mov	r1, #28
   123c8:	uxth	r6, r0
   123cc:	strh	r6, [r5, #92]	; 0x5c
   123d0:	mov	r0, r6
   123d4:	bl	1080c <calloc@plt>
   123d8:	cmp	r6, #0
   123dc:	str	r0, [r5, #96]	; 0x60
   123e0:	beq	1256c <ftello64@plt+0x1c40>
   123e4:	movw	ip, #32732	; 0x7fdc
   123e8:	movt	ip, #65535	; 0xffff
   123ec:	mov	r6, #0
   123f0:	str	sl, [sp, #8]
   123f4:	str	r8, [sp, #12]
   123f8:	add	r9, sp, #24
   123fc:	mov	r7, r6
   12400:	mov	r8, r0
   12404:	mov	sl, ip
   12408:	b	1248c <ftello64@plt+0x1b60>
   1240c:	add	ip, sp, #32768	; 0x8000
   12410:	ldr	fp, [ip, #36]	; 0x24
   12414:	sub	r3, fp, #28
   12418:	add	r2, sp, #32768	; 0x8000
   1241c:	cmp	r3, #0
   12420:	str	r3, [r2, #36]	; 0x24
   12424:	bgt	12454 <ftello64@plt+0x1b28>
   12428:	rsb	fp, fp, #36	; 0x24
   1242c:	ldr	r1, [r2, #28]
   12430:	cmp	fp, #0
   12434:	add	r2, fp, #7
   12438:	add	ip, sp, #32768	; 0x8000
   1243c:	movlt	fp, r2
   12440:	asr	r2, fp, #3
   12444:	add	r1, r1, r2
   12448:	str	r1, [ip, #28]
   1244c:	add	r3, r3, r2, lsl #3
   12450:	str	r3, [ip, #36]	; 0x24
   12454:	ldr	r3, [r5, #96]	; 0x60
   12458:	add	r1, r3, r6
   1245c:	ldr	r3, [r3, r6]
   12460:	cmp	r3, #1
   12464:	beq	12554 <ftello64@plt+0x1c28>
   12468:	add	r1, r1, #8
   1246c:	mov	r0, r4
   12470:	bl	11778 <ftello64@plt+0xe4c>
   12474:	ldrh	r3, [r5, #92]	; 0x5c
   12478:	add	r7, r7, #1
   1247c:	add	r6, r6, #28
   12480:	cmp	r7, r3
   12484:	bcs	12564 <ftello64@plt+0x1c38>
   12488:	ldr	r8, [r5, #96]	; 0x60
   1248c:	mov	r1, #2
   12490:	mov	r0, r4
   12494:	bl	113f4 <ftello64@plt+0xac8>
   12498:	ldr	r3, [r5, #96]	; 0x60
   1249c:	mov	r1, #2
   124a0:	add	fp, r3, r6
   124a4:	str	r0, [r8, r6]
   124a8:	mov	r0, r4
   124ac:	bl	113f4 <ftello64@plt+0xac8>
   124b0:	add	r3, sp, #32768	; 0x8000
   124b4:	ldr	r2, [r3, #28]
   124b8:	ldr	ip, [r3, #32]
   124bc:	add	r1, r2, #3
   124c0:	ldrb	r3, [fp, #4]
   124c4:	cmp	ip, r1
   124c8:	bfi	r3, r0, #0, #2
   124cc:	strb	r3, [fp, #4]
   124d0:	bhi	1240c <ftello64@plt+0x1ae0>
   124d4:	add	lr, sp, #32768	; 0x8000
   124d8:	add	ip, sp, #32768	; 0x8000
   124dc:	add	ip, ip, #56	; 0x38
   124e0:	ldr	r1, [lr, #24]
   124e4:	ldr	r3, [lr, #40]	; 0x28
   124e8:	mov	lr, #0
   124ec:	ldr	r0, [ip, sl]
   124f0:	rsb	r2, r1, r2
   124f4:	add	r2, r2, r3
   124f8:	add	r1, sp, #32768	; 0x8000
   124fc:	add	ip, sp, #32768	; 0x8000
   12500:	str	lr, [sp]
   12504:	asr	r3, r2, #31
   12508:	str	r2, [r1, #40]	; 0x28
   1250c:	ldr	r1, [r0, #8]
   12510:	ldr	fp, [ip, #36]	; 0x24
   12514:	blx	r1
   12518:	add	lr, sp, #32768	; 0x8000
   1251c:	mov	r1, r9
   12520:	add	lr, lr, #56	; 0x38
   12524:	mov	r2, #32768	; 0x8000
   12528:	mov	r3, #0
   1252c:	ldr	r0, [lr, sl]
   12530:	ldr	ip, [r0, #20]
   12534:	blx	ip
   12538:	add	r1, sp, #32768	; 0x8000
   1253c:	str	r9, [r1, #24]
   12540:	str	r9, [r1, #28]
   12544:	str	r0, [r1, #48]	; 0x30
   12548:	add	r0, r9, r0
   1254c:	str	r0, [r1, #32]
   12550:	b	12414 <ftello64@plt+0x1ae8>
   12554:	add	r1, r1, #20
   12558:	mov	r0, r4
   1255c:	bl	11570 <ftello64@plt+0xc44>
   12560:	b	12474 <ftello64@plt+0x1b48>
   12564:	ldr	sl, [sp, #8]
   12568:	ldr	r8, [sp, #12]
   1256c:	mov	r0, sl
   12570:	ldr	r3, [sl, #4]
   12574:	blx	r3
   12578:	mov	r0, r5
   1257c:	b	11cc4 <ftello64@plt+0x1398>
   12580:	mov	r1, #162	; 0xa2
   12584:	mov	r2, #2304	; 0x900
   12588:	str	r4, [sp]
   1258c:	movw	r0, #10980	; 0x2ae4
   12590:	movw	r3, #11016	; 0x2b08
   12594:	movt	r0, #1
   12598:	movt	r3, #1
   1259c:	bl	1107c <ftello64@plt+0x750>
   125a0:	mov	r0, r5
   125a4:	bl	10830 <free@plt>
   125a8:	mov	r0, sl
   125ac:	b	11cc4 <ftello64@plt+0x1398>
   125b0:	bl	10854 <__stack_chk_fail@plt>
   125b4:	push	{r4, r5, r6, lr}
   125b8:	mov	r5, r0
   125bc:	bl	11ad0 <ftello64@plt+0x11a4>
   125c0:	subs	r4, r0, #0
   125c4:	beq	125d0 <ftello64@plt+0x1ca4>
   125c8:	mov	r0, r4
   125cc:	pop	{r4, r5, r6, pc}
   125d0:	mov	r0, r5
   125d4:	bl	108b4 <strlen@plt>
   125d8:	mov	r4, r0
   125dc:	add	r0, r0, #8
   125e0:	bl	10884 <malloc@plt>
   125e4:	mov	r1, r5
   125e8:	add	r2, r4, #1
   125ec:	sub	r4, r4, #10
   125f0:	mov	r6, r0
   125f4:	bl	10848 <memcpy@plt>
   125f8:	movw	ip, #11264	; 0x2c00
   125fc:	movt	ip, #1
   12600:	add	lr, r6, r4
   12604:	ldm	ip!, {r0, r1, r2, r3}
   12608:	ldrh	ip, [ip]
   1260c:	str	r0, [r6, r4]
   12610:	mov	r0, r6
   12614:	str	r1, [lr, #4]
   12618:	strh	ip, [lr, #16]
   1261c:	str	r2, [lr, #8]
   12620:	str	r3, [lr, #12]
   12624:	bl	11ad0 <ftello64@plt+0x11a4>
   12628:	mov	r4, r0
   1262c:	mov	r0, r6
   12630:	bl	10830 <free@plt>
   12634:	mov	r0, r4
   12638:	pop	{r4, r5, r6, pc}
   1263c:	push	{r3, r4, r5, lr}
   12640:	subs	r4, r0, #0
   12644:	popeq	{r3, r4, r5, pc}
   12648:	ldr	r3, [r4]
   1264c:	cmp	r3, #0
   12650:	popeq	{r3, r4, r5, pc}
   12654:	ldr	r0, [r3, #96]	; 0x60
   12658:	mov	r5, #0
   1265c:	bl	10830 <free@plt>
   12660:	ldr	r3, [r4]
   12664:	str	r5, [r3, #96]	; 0x60
   12668:	ldr	r0, [r4]
   1266c:	bl	10830 <free@plt>
   12670:	str	r5, [r4]
   12674:	pop	{r3, r4, r5, pc}
   12678:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1267c:	mov	r7, r0
   12680:	ldr	r6, [pc, #76]	; 126d4 <ftello64@plt+0x1da8>
   12684:	mov	r8, r1
   12688:	ldr	r5, [pc, #72]	; 126d8 <ftello64@plt+0x1dac>
   1268c:	mov	r9, r2
   12690:	add	r6, pc, r6
   12694:	bl	107ec <calloc@plt-0x20>
   12698:	add	r5, pc, r5
   1269c:	rsb	r6, r5, r6
   126a0:	asrs	r6, r6, #2
   126a4:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   126a8:	sub	r5, r5, #4
   126ac:	mov	r4, #0
   126b0:	add	r4, r4, #1
   126b4:	ldr	r3, [r5, #4]!
   126b8:	mov	r0, r7
   126bc:	mov	r1, r8
   126c0:	mov	r2, r9
   126c4:	blx	r3
   126c8:	cmp	r4, r6
   126cc:	bne	126b0 <ftello64@plt+0x1d84>
   126d0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   126d4:	andeq	r0, r1, r0, ror #16
   126d8:	andeq	r0, r1, r4, asr r8
   126dc:	bx	lr

Disassembly of section .fini:

000126e0 <.fini>:
   126e0:	push	{r3, lr}
   126e4:	pop	{r3, pc}
