-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "11/22/2018 22:41:33"

-- 
-- Device: Altera EP2C20F484C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MultiCycle IS
    PORT (
	clk : IN std_logic;
	rst : IN std_logic;
	DEV1 : OUT std_logic_vector(31 DOWNTO 0);
	MEMDATA : OUT std_logic_vector(31 DOWNTO 0);
	ActDir : OUT std_logic_vector(31 DOWNTO 0);
	AREG : OUT std_logic_vector(4 DOWNTO 0);
	BREG : OUT std_logic_vector(4 DOWNTO 0);
	ALOUT : OUT std_logic_vector(31 DOWNTO 0);
	ALUA : OUT std_logic_vector(31 DOWNTO 0);
	ALUB : OUT std_logic_vector(31 DOWNTO 0);
	wrReg : OUT std_logic_vector(4 DOWNTO 0);
	wrData : OUT std_logic_vector(31 DOWNTO 0);
	nextIns : OUT std_logic_vector(31 DOWNTO 0);
	sts : OUT std_logic_vector(3 DOWNTO 0)
	);
END MultiCycle;

-- Design Ports Information
-- DEV1[0]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[1]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[2]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[3]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[4]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[5]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[6]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[7]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[8]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[9]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[10]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[11]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[12]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[13]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[14]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[15]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[16]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[17]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[18]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[19]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[20]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[21]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[22]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[23]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[24]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[25]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[26]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[27]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[28]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[29]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[30]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- DEV1[31]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[1]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[3]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[5]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[6]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[7]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[8]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[10]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[11]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[12]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[13]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[14]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[15]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[16]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[17]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[18]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[19]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[20]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[21]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[22]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[23]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[24]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[25]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[26]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[27]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[28]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[29]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[30]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- MEMDATA[31]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[0]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[1]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[2]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[4]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[5]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[6]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[7]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[8]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[9]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[10]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[11]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[12]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[13]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[14]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[16]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[17]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[18]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[19]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[20]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[21]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[22]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[23]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[24]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[25]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[26]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[27]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[28]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[29]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[30]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ActDir[31]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AREG[0]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AREG[1]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AREG[2]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AREG[3]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- AREG[4]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREG[0]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREG[1]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREG[2]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREG[3]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- BREG[4]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[0]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[1]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[2]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[3]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[4]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[5]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[6]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[7]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[8]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[9]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[10]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[11]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[12]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[13]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[14]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[15]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[16]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[17]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[18]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[19]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[20]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[21]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[22]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[23]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[24]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[25]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[26]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[27]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[28]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[29]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[30]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALOUT[31]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[0]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[1]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[2]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[3]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[4]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[5]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[6]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[7]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[8]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[9]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[10]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[11]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[12]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[13]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[14]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[15]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[16]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[17]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[18]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[19]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[20]	=>  Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[21]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[22]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[23]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[24]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[25]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[26]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[27]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[28]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[29]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[30]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUA[31]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[0]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[1]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[2]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[3]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[4]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[5]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[6]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[7]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[8]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[9]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[10]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[11]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[12]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[13]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[14]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[15]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[16]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[18]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[19]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[20]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[21]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[22]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[23]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[24]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[25]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[26]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[27]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[28]	=>  Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[29]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[30]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ALUB[31]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrReg[0]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrReg[1]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrReg[2]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrReg[3]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrReg[4]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[0]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[2]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[3]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[4]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[5]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[6]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[7]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[8]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[9]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[10]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[11]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[12]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[13]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[14]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[15]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[16]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[17]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[18]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[19]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[20]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[21]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[22]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[23]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[24]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[25]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[26]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[27]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[28]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[29]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[30]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- wrData[31]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[0]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[1]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[2]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[3]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[4]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[6]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[7]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[8]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[9]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[10]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[11]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[12]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[13]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[14]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[15]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[16]	=>  Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[17]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[18]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[19]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[20]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[21]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[22]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[23]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[24]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[25]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[26]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[27]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[28]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[29]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[30]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- nextIns[31]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sts[0]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sts[1]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sts[2]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- sts[3]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rst	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF MultiCycle IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL ww_DEV1 : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_MEMDATA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ActDir : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_AREG : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_BREG : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_ALOUT : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALUA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_ALUB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_wrReg : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_wrData : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_nextIns : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_sts : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CONTROLU|nxt_st[1]~6clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALUCOMP|Add0~18_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~30_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~33_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~36_combout\ : std_logic;
SIGNAL \ALUCONTRL|op~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux31~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux30~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~8_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux29~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~11_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux28~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux27~4_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~20_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~23_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~26_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~35_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~38_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~41_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~47_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~50_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~51_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux15~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~54_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~55_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux13~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~64_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~67_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux9~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~73_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux8~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~76_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux7~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux5~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux2~1_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~6_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux28~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux24~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux21~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux20~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux14~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux11~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux10~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux9~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux5~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux3~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux2~0_combout\ : std_logic;
SIGNAL \ADDRDEC|Equal0~0_combout\ : std_logic;
SIGNAL \ADDRDEC|Equal0~6_combout\ : std_logic;
SIGNAL \REGFILE|MEM~260_regout\ : std_logic;
SIGNAL \REGFILE|MEM~68_regout\ : std_logic;
SIGNAL \REGFILE|MEM~36_regout\ : std_logic;
SIGNAL \REGFILE|MEM~294_combout\ : std_logic;
SIGNAL \REGFILE|MEM~197_regout\ : std_logic;
SIGNAL \REGFILE|MEM~37_regout\ : std_logic;
SIGNAL \REGFILE|MEM~299_combout\ : std_logic;
SIGNAL \REGFILE|MEM~133_regout\ : std_logic;
SIGNAL \REGFILE|MEM~300_combout\ : std_logic;
SIGNAL \REGFILE|MEM~38_regout\ : std_logic;
SIGNAL \REGFILE|MEM~134_regout\ : std_logic;
SIGNAL \REGFILE|MEM~103_regout\ : std_logic;
SIGNAL \REGFILE|MEM~71_regout\ : std_logic;
SIGNAL \REGFILE|MEM~39_regout\ : std_logic;
SIGNAL \REGFILE|MEM~309_combout\ : std_logic;
SIGNAL \REGFILE|MEM~135_regout\ : std_logic;
SIGNAL \REGFILE|MEM~310_combout\ : std_logic;
SIGNAL \REGFILE|MEM~72_regout\ : std_logic;
SIGNAL \REGFILE|MEM~40_regout\ : std_logic;
SIGNAL \REGFILE|MEM~314_combout\ : std_logic;
SIGNAL \REGFILE|MEM~315_combout\ : std_logic;
SIGNAL \REGFILE|MEM~233_regout\ : std_logic;
SIGNAL \REGFILE|MEM~169_regout\ : std_logic;
SIGNAL \REGFILE|MEM~317_combout\ : std_logic;
SIGNAL \REGFILE|MEM~74_regout\ : std_logic;
SIGNAL \REGFILE|MEM~42_regout\ : std_logic;
SIGNAL \REGFILE|MEM~324_combout\ : std_logic;
SIGNAL \REGFILE|MEM~235_regout\ : std_logic;
SIGNAL \REGFILE|MEM~327_combout\ : std_logic;
SIGNAL \REGFILE|MEM~75_regout\ : std_logic;
SIGNAL \REGFILE|MEM~43_regout\ : std_logic;
SIGNAL \REGFILE|MEM~329_combout\ : std_logic;
SIGNAL \REGFILE|MEM~330_combout\ : std_logic;
SIGNAL \REGFILE|MEM~76_regout\ : std_logic;
SIGNAL \REGFILE|MEM~44_regout\ : std_logic;
SIGNAL \REGFILE|MEM~334_combout\ : std_logic;
SIGNAL \REGFILE|MEM~237_regout\ : std_logic;
SIGNAL \REGFILE|MEM~173_regout\ : std_logic;
SIGNAL \REGFILE|MEM~337_combout\ : std_logic;
SIGNAL \REGFILE|MEM~77_regout\ : std_logic;
SIGNAL \REGFILE|MEM~238_regout\ : std_logic;
SIGNAL \REGFILE|MEM~78_regout\ : std_logic;
SIGNAL \REGFILE|MEM~207_regout\ : std_logic;
SIGNAL \REGFILE|MEM~240_regout\ : std_logic;
SIGNAL \REGFILE|MEM~176_regout\ : std_logic;
SIGNAL \REGFILE|MEM~352_combout\ : std_logic;
SIGNAL \REGFILE|MEM~80_regout\ : std_logic;
SIGNAL \REGFILE|MEM~48_regout\ : std_logic;
SIGNAL \REGFILE|MEM~354_combout\ : std_logic;
SIGNAL \REGFILE|MEM~211_regout\ : std_logic;
SIGNAL \REGFILE|MEM~83_regout\ : std_logic;
SIGNAL \REGFILE|MEM~51_regout\ : std_logic;
SIGNAL \REGFILE|MEM~369_combout\ : std_logic;
SIGNAL \REGFILE|MEM~372_combout\ : std_logic;
SIGNAL \REGFILE|MEM~85_regout\ : std_logic;
SIGNAL \REGFILE|MEM~53_regout\ : std_logic;
SIGNAL \REGFILE|MEM~379_combout\ : std_logic;
SIGNAL \REGFILE|MEM~246_regout\ : std_logic;
SIGNAL \REGFILE|MEM~86_regout\ : std_logic;
SIGNAL \REGFILE|MEM~54_regout\ : std_logic;
SIGNAL \REGFILE|MEM~384_combout\ : std_logic;
SIGNAL \REGFILE|MEM~183_regout\ : std_logic;
SIGNAL \REGFILE|MEM~88_regout\ : std_logic;
SIGNAL \REGFILE|MEM~89_regout\ : std_logic;
SIGNAL \REGFILE|MEM~90_regout\ : std_logic;
SIGNAL \REGFILE|MEM~154_regout\ : std_logic;
SIGNAL \REGFILE|MEM~91_regout\ : std_logic;
SIGNAL \REGFILE|MEM~59_regout\ : std_logic;
SIGNAL \REGFILE|MEM~409_combout\ : std_logic;
SIGNAL \REGFILE|MEM~414_combout\ : std_logic;
SIGNAL \REGFILE|MEM~253_regout\ : std_logic;
SIGNAL \REGFILE|MEM~189_regout\ : std_logic;
SIGNAL \REGFILE|MEM~417_combout\ : std_logic;
SIGNAL \REGFILE|MEM~61_regout\ : std_logic;
SIGNAL \REGFILE|MEM~254_regout\ : std_logic;
SIGNAL \REGFILE|MEM~190_regout\ : std_logic;
SIGNAL \REGFILE|MEM~422_combout\ : std_logic;
SIGNAL \REGFILE|MEM~256_regout\ : std_logic;
SIGNAL \REGFILE|MEM~192_regout\ : std_logic;
SIGNAL \REGFILE|MEM~432_combout\ : std_logic;
SIGNAL \REGFILE|MEM~257_regout\ : std_logic;
SIGNAL \REGFILE|MEM~437_combout\ : std_logic;
SIGNAL \REGFILE|MEM~258_regout\ : std_logic;
SIGNAL \REGFILE|MEM~194_regout\ : std_logic;
SIGNAL \REGFILE|MEM~442_combout\ : std_logic;
SIGNAL \REGFILE|MEM~98_regout\ : std_logic;
SIGNAL \REGFILE|MEM~444_combout\ : std_logic;
SIGNAL \REGFILE|MEM~449_combout\ : std_logic;
SIGNAL \MEM|MEM~228_regout\ : std_logic;
SIGNAL \MEM|MEM~164_regout\ : std_logic;
SIGNAL \MEM|MEM~292_combout\ : std_logic;
SIGNAL \MEM|MEM~68_regout\ : std_logic;
SIGNAL \MEM|MEM~229_regout\ : std_logic;
SIGNAL \MEM|MEM~165_regout\ : std_logic;
SIGNAL \MEM|MEM~297_combout\ : std_logic;
SIGNAL \MEM|MEM~69_regout\ : std_logic;
SIGNAL \MEM|MEM~198_regout\ : std_logic;
SIGNAL \MEM|MEM~70_regout\ : std_logic;
SIGNAL \MEM|MEM~231_regout\ : std_logic;
SIGNAL \MEM|MEM~167_regout\ : std_logic;
SIGNAL \MEM|MEM~307_combout\ : std_logic;
SIGNAL \MEM|MEM~103_regout\ : std_logic;
SIGNAL \MEM|MEM~71_regout\ : std_logic;
SIGNAL \MEM|MEM~200_regout\ : std_logic;
SIGNAL \MEM|MEM~72_regout\ : std_logic;
SIGNAL \MEM|MEM~233_regout\ : std_logic;
SIGNAL \MEM|MEM~169_regout\ : std_logic;
SIGNAL \MEM|MEM~317_combout\ : std_logic;
SIGNAL \MEM|MEM~73_regout\ : std_logic;
SIGNAL \MEM|MEM~234_regout\ : std_logic;
SIGNAL \MEM|MEM~170_regout\ : std_logic;
SIGNAL \MEM|MEM~322_combout\ : std_logic;
SIGNAL \MEM|MEM~74_regout\ : std_logic;
SIGNAL \MEM|MEM~203_regout\ : std_logic;
SIGNAL \MEM|MEM~235_regout\ : std_logic;
SIGNAL \MEM|MEM~171_regout\ : std_logic;
SIGNAL \MEM|MEM~327_combout\ : std_logic;
SIGNAL \MEM|MEM~267_regout\ : std_logic;
SIGNAL \MEM|MEM~328_combout\ : std_logic;
SIGNAL \MEM|MEM~75_regout\ : std_logic;
SIGNAL \MEM|MEM~204_regout\ : std_logic;
SIGNAL \MEM|MEM~108_regout\ : std_logic;
SIGNAL \MEM|MEM~76_regout\ : std_logic;
SIGNAL \MEM|MEM~237_regout\ : std_logic;
SIGNAL \MEM|MEM~173_regout\ : std_logic;
SIGNAL \MEM|MEM~337_combout\ : std_logic;
SIGNAL \MEM|MEM~109_regout\ : std_logic;
SIGNAL \MEM|MEM~45_regout\ : std_logic;
SIGNAL \MEM|MEM~206_regout\ : std_logic;
SIGNAL \MEM|MEM~110_regout\ : std_logic;
SIGNAL \MEM|MEM~78_regout\ : std_logic;
SIGNAL \MEM|MEM~46_regout\ : std_logic;
SIGNAL \MEM|MEM~344_combout\ : std_logic;
SIGNAL \MEM|MEM~142_regout\ : std_logic;
SIGNAL \MEM|MEM~345_combout\ : std_logic;
SIGNAL \MEM|MEM~239_regout\ : std_logic;
SIGNAL \MEM|MEM~175_regout\ : std_logic;
SIGNAL \MEM|MEM~347_combout\ : std_logic;
SIGNAL \MEM|MEM~111_regout\ : std_logic;
SIGNAL \MEM|MEM~79_regout\ : std_logic;
SIGNAL \MEM|MEM~47_regout\ : std_logic;
SIGNAL \MEM|MEM~349_combout\ : std_logic;
SIGNAL \MEM|MEM~143_regout\ : std_logic;
SIGNAL \MEM|MEM~350_combout\ : std_logic;
SIGNAL \MEM|MEM~208_regout\ : std_logic;
SIGNAL \MEM|MEM~80_regout\ : std_logic;
SIGNAL \MEM|MEM~48_regout\ : std_logic;
SIGNAL \MEM|MEM~354_combout\ : std_logic;
SIGNAL \MEM|MEM~209_regout\ : std_logic;
SIGNAL \MEM|MEM~241_regout\ : std_logic;
SIGNAL \MEM|MEM~177_regout\ : std_logic;
SIGNAL \MEM|MEM~357_combout\ : std_logic;
SIGNAL \MEM|MEM~273_regout\ : std_logic;
SIGNAL \MEM|MEM~358_combout\ : std_logic;
SIGNAL \MEM|MEM~81_regout\ : std_logic;
SIGNAL \MEM|MEM~49_regout\ : std_logic;
SIGNAL \MEM|MEM~359_combout\ : std_logic;
SIGNAL \MEM|MEM~242_regout\ : std_logic;
SIGNAL \MEM|MEM~178_regout\ : std_logic;
SIGNAL \MEM|MEM~362_combout\ : std_logic;
SIGNAL \MEM|MEM~114_regout\ : std_logic;
SIGNAL \MEM|MEM~82_regout\ : std_logic;
SIGNAL \MEM|MEM~243_regout\ : std_logic;
SIGNAL \MEM|MEM~179_regout\ : std_logic;
SIGNAL \MEM|MEM~367_combout\ : std_logic;
SIGNAL \MEM|MEM~115_regout\ : std_logic;
SIGNAL \MEM|MEM~84_regout\ : std_logic;
SIGNAL \MEM|MEM~117_regout\ : std_logic;
SIGNAL \MEM|MEM~85_regout\ : std_logic;
SIGNAL \MEM|MEM~53_regout\ : std_logic;
SIGNAL \MEM|MEM~379_combout\ : std_logic;
SIGNAL \MEM|MEM~149_regout\ : std_logic;
SIGNAL \MEM|MEM~380_combout\ : std_logic;
SIGNAL \MEM|MEM~118_regout\ : std_logic;
SIGNAL \MEM|MEM~86_regout\ : std_logic;
SIGNAL \MEM|MEM~54_regout\ : std_logic;
SIGNAL \MEM|MEM~384_combout\ : std_logic;
SIGNAL \MEM|MEM~150_regout\ : std_logic;
SIGNAL \MEM|MEM~385_combout\ : std_logic;
SIGNAL \MEM|MEM~215_regout\ : std_logic;
SIGNAL \MEM|MEM~247_regout\ : std_logic;
SIGNAL \MEM|MEM~87_regout\ : std_logic;
SIGNAL \MEM|MEM~120_regout\ : std_logic;
SIGNAL \MEM|MEM~88_regout\ : std_logic;
SIGNAL \MEM|MEM~56_regout\ : std_logic;
SIGNAL \MEM|MEM~394_combout\ : std_logic;
SIGNAL \MEM|MEM~152_regout\ : std_logic;
SIGNAL \MEM|MEM~395_combout\ : std_logic;
SIGNAL \MEM|MEM~217_regout\ : std_logic;
SIGNAL \MEM|MEM~121_regout\ : std_logic;
SIGNAL \MEM|MEM~57_regout\ : std_logic;
SIGNAL \MEM|MEM~218_regout\ : std_logic;
SIGNAL \MEM|MEM~91_regout\ : std_logic;
SIGNAL \MEM|MEM~252_regout\ : std_logic;
SIGNAL \MEM|MEM~124_regout\ : std_logic;
SIGNAL \MEM|MEM~92_regout\ : std_logic;
SIGNAL \MEM|MEM~125_regout\ : std_logic;
SIGNAL \MEM|MEM~126_regout\ : std_logic;
SIGNAL \MEM|MEM~62_regout\ : std_logic;
SIGNAL \MEM|MEM~287_regout\ : std_logic;
SIGNAL \MEM|MEM~127_regout\ : std_logic;
SIGNAL \MEM|MEM~95_regout\ : std_logic;
SIGNAL \MEM|MEM~63_regout\ : std_logic;
SIGNAL \MEM|MEM~429_combout\ : std_logic;
SIGNAL \MEM|MEM~159_regout\ : std_logic;
SIGNAL \MEM|MEM~430_combout\ : std_logic;
SIGNAL \MEM|MEM~224_regout\ : std_logic;
SIGNAL \MEM|MEM~256_regout\ : std_logic;
SIGNAL \MEM|MEM~192_regout\ : std_logic;
SIGNAL \MEM|MEM~432_combout\ : std_logic;
SIGNAL \MEM|MEM~288_regout\ : std_logic;
SIGNAL \MEM|MEM~433_combout\ : std_logic;
SIGNAL \MEM|MEM~96_regout\ : std_logic;
SIGNAL \MEM|MEM~160_regout\ : std_logic;
SIGNAL \MEM|MEM~225_regout\ : std_logic;
SIGNAL \MEM|MEM~129_regout\ : std_logic;
SIGNAL \MEM|MEM~258_regout\ : std_logic;
SIGNAL \MEM|MEM~194_regout\ : std_logic;
SIGNAL \MEM|MEM~442_combout\ : std_logic;
SIGNAL \MEM|MEM~98_regout\ : std_logic;
SIGNAL \MEM|MEM~66_regout\ : std_logic;
SIGNAL \MEM|MEM~444_combout\ : std_logic;
SIGNAL \MEM|MEM~291_regout\ : std_logic;
SIGNAL \MEM|MEM~163_regout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[1]~4_combout\ : std_logic;
SIGNAL \PCwrite~2_combout\ : std_logic;
SIGNAL \PCwrite~8_combout\ : std_logic;
SIGNAL \REGFILE|MEM~454_combout\ : std_logic;
SIGNAL \REGFILE|MEM~455_combout\ : std_logic;
SIGNAL \REGFILE|MEM~457_combout\ : std_logic;
SIGNAL \REGFILE|MEM~462_combout\ : std_logic;
SIGNAL \REGFILE|MEM~469_combout\ : std_logic;
SIGNAL \REGFILE|MEM~470_combout\ : std_logic;
SIGNAL \REGFILE|MEM~472_combout\ : std_logic;
SIGNAL \REGFILE|MEM~473_combout\ : std_logic;
SIGNAL \REGFILE|MEM~474_combout\ : std_logic;
SIGNAL \REGFILE|MEM~475_combout\ : std_logic;
SIGNAL \REGFILE|MEM~476_combout\ : std_logic;
SIGNAL \REGFILE|MEM~479_combout\ : std_logic;
SIGNAL \REGFILE|MEM~482_combout\ : std_logic;
SIGNAL \REGFILE|MEM~487_combout\ : std_logic;
SIGNAL \REGFILE|MEM~489_combout\ : std_logic;
SIGNAL \REGFILE|MEM~499_combout\ : std_logic;
SIGNAL \REGFILE|MEM~500_combout\ : std_logic;
SIGNAL \REGFILE|MEM~502_combout\ : std_logic;
SIGNAL \REGFILE|MEM~503_combout\ : std_logic;
SIGNAL \REGFILE|MEM~504_combout\ : std_logic;
SIGNAL \REGFILE|MEM~505_combout\ : std_logic;
SIGNAL \REGFILE|MEM~506_combout\ : std_logic;
SIGNAL \REGFILE|MEM~509_combout\ : std_logic;
SIGNAL \REGFILE|MEM~517_combout\ : std_logic;
SIGNAL \REGFILE|MEM~518_combout\ : std_logic;
SIGNAL \REGFILE|MEM~522_combout\ : std_logic;
SIGNAL \REGFILE|MEM~524_combout\ : std_logic;
SIGNAL \REGFILE|MEM~527_combout\ : std_logic;
SIGNAL \REGFILE|MEM~529_combout\ : std_logic;
SIGNAL \REGFILE|MEM~534_combout\ : std_logic;
SIGNAL \REGFILE|MEM~537_combout\ : std_logic;
SIGNAL \REGFILE|MEM~538_combout\ : std_logic;
SIGNAL \REGFILE|MEM~539_combout\ : std_logic;
SIGNAL \REGFILE|MEM~540_combout\ : std_logic;
SIGNAL \REGFILE|MEM~541_combout\ : std_logic;
SIGNAL \REGFILE|MEM~552_combout\ : std_logic;
SIGNAL \REGFILE|MEM~553_combout\ : std_logic;
SIGNAL \REGFILE|MEM~554_combout\ : std_logic;
SIGNAL \REGFILE|MEM~555_combout\ : std_logic;
SIGNAL \REGFILE|MEM~556_combout\ : std_logic;
SIGNAL \REGFILE|MEM~559_combout\ : std_logic;
SIGNAL \REGFILE|MEM~562_combout\ : std_logic;
SIGNAL \REGFILE|MEM~563_combout\ : std_logic;
SIGNAL \REGFILE|MEM~564_combout\ : std_logic;
SIGNAL \REGFILE|MEM~565_combout\ : std_logic;
SIGNAL \REGFILE|MEM~566_combout\ : std_logic;
SIGNAL \REGFILE|MEM~567_combout\ : std_logic;
SIGNAL \REGFILE|MEM~569_combout\ : std_logic;
SIGNAL \REGFILE|MEM~570_combout\ : std_logic;
SIGNAL \REGFILE|MEM~574_combout\ : std_logic;
SIGNAL \REGFILE|MEM~579_combout\ : std_logic;
SIGNAL \REGFILE|MEM~582_combout\ : std_logic;
SIGNAL \REGFILE|MEM~584_combout\ : std_logic;
SIGNAL \REGFILE|MEM~585_combout\ : std_logic;
SIGNAL \REGFILE|MEM~587_combout\ : std_logic;
SIGNAL \REGFILE|MEM~589_combout\ : std_logic;
SIGNAL \REGFILE|MEM~594_combout\ : std_logic;
SIGNAL \REGFILE|MEM~597_combout\ : std_logic;
SIGNAL \REGFILE|MEM~598_combout\ : std_logic;
SIGNAL \REGFILE|MEM~599_combout\ : std_logic;
SIGNAL \REGFILE|MEM~600_combout\ : std_logic;
SIGNAL \REGFILE|MEM~601_combout\ : std_logic;
SIGNAL \REGFILE|MEM~604_combout\ : std_logic;
SIGNAL \REGFILE|MEM~605_combout\ : std_logic;
SIGNAL \REGFILE|MEM~607_combout\ : std_logic;
SIGNAL \REGFILE|MEM~608_combout\ : std_logic;
SIGNAL \ADDRDEC|writeMemory~0_combout\ : std_logic;
SIGNAL \REGFILE|MEM~623_combout\ : std_logic;
SIGNAL \REGFILE|MEM~624_combout\ : std_logic;
SIGNAL \REGFILE|MEM~626_combout\ : std_logic;
SIGNAL \REGFILE|MEM~627_combout\ : std_logic;
SIGNAL \MEM|MEM~460_combout\ : std_logic;
SIGNAL \MEM|MEM~461_combout\ : std_logic;
SIGNAL \MEM|MEM~462_combout\ : std_logic;
SIGNAL \MEM|MEM~463_combout\ : std_logic;
SIGNAL \MEM|MEM~464_combout\ : std_logic;
SIGNAL \MEM|MEM~465_combout\ : std_logic;
SIGNAL \MEM|MEM~467_combout\ : std_logic;
SIGNAL \MEM|MEM~469_combout\ : std_logic;
SIGNAL \MEM|MEM~471_combout\ : std_logic;
SIGNAL \MEM|MEM~472_combout\ : std_logic;
SIGNAL \MEM|MEM~473_combout\ : std_logic;
SIGNAL \MEM|MEM~478_combout\ : std_logic;
SIGNAL \MEM|MEM~480_combout\ : std_logic;
SIGNAL \MEM|MEM~481_combout\ : std_logic;
SIGNAL \MEM|MEM~483_combout\ : std_logic;
SIGNAL \MEM|MEM~484_combout\ : std_logic;
SIGNAL \MEM|MEM~485_combout\ : std_logic;
SIGNAL \MEM|MEM~486_combout\ : std_logic;
SIGNAL \MEM|MEM~490_combout\ : std_logic;
SIGNAL \MEM|MEM~203feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~208feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~209feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~217feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~287feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~197feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~83feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~211feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~89feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~90feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~257feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~91feeder_combout\ : std_logic;
SIGNAL \clk~combout\ : std_logic;
SIGNAL \clk~clkctrl_outclk\ : std_logic;
SIGNAL \rst~combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~0_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[1]~6_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[1]~6clkctrl_outclk\ : std_logic;
SIGNAL \CONTROLU|PCsrc[1]~0_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~2_combout\ : std_logic;
SIGNAL \CONTROLU|ALUop[0]~0_combout\ : std_logic;
SIGNAL \MEM|MEM~196feeder_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux14~1_combout\ : std_logic;
SIGNAL \PCwrite~0_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~1_combout\ : std_logic;
SIGNAL \MUXB|Mux16~0_combout\ : std_logic;
SIGNAL \CONTROLU|ALUsrcA~0_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~3_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux27~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux27~1_combout\ : std_logic;
SIGNAL \CONTROLU|RegWr~0_combout\ : std_logic;
SIGNAL \REGFILE|MEM~614_combout\ : std_logic;
SIGNAL \REGFILE|MEM~618_combout\ : std_logic;
SIGNAL \REGFILE|MEM~116_regout\ : std_logic;
SIGNAL \MDR|dt_out[22]~feeder_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[22]~22_combout\ : std_logic;
SIGNAL \REGFILE|MEM~620_combout\ : std_logic;
SIGNAL \REGFILE|MEM~58_regout\ : std_logic;
SIGNAL \REGFILE|MEM~404_combout\ : std_logic;
SIGNAL \REGFILE|MEM~122_regout\ : std_logic;
SIGNAL \REGFILE|MEM~405_combout\ : std_logic;
SIGNAL \REGFILE|MEM~218feeder_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[12]~12_combout\ : std_logic;
SIGNAL \REGFILE|MEM~621_combout\ : std_logic;
SIGNAL \REGFILE|MEM~144_regout\ : std_logic;
SIGNAL \REGFILE|MEM~112_regout\ : std_logic;
SIGNAL \REGFILE|MEM~355_combout\ : std_logic;
SIGNAL \REGFILE|MEM~208feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~208_regout\ : std_logic;
SIGNAL \REGFILE|MEM~272_regout\ : std_logic;
SIGNAL \REGFILE|MEM~353_combout\ : std_logic;
SIGNAL \REGFILE|MEM~356_combout\ : std_logic;
SIGNAL \MEM|MEM~455_combout\ : std_logic;
SIGNAL \MEM|MEM~272_regout\ : std_logic;
SIGNAL \MEM|MEM~453_combout\ : std_logic;
SIGNAL \MEM|MEM~240_regout\ : std_logic;
SIGNAL \MEM|MEM~466_combout\ : std_logic;
SIGNAL \MEM|MEM~454_combout\ : std_logic;
SIGNAL \MEM|MEM~176_regout\ : std_logic;
SIGNAL \MEM|MEM~352_combout\ : std_logic;
SIGNAL \MEM|MEM~353_combout\ : std_logic;
SIGNAL \MEM|MEM~456_combout\ : std_logic;
SIGNAL \MEM|MEM~112_regout\ : std_logic;
SIGNAL \MEM|MEM~459_combout\ : std_logic;
SIGNAL \MEM|MEM~144_regout\ : std_logic;
SIGNAL \MEM|MEM~355_combout\ : std_logic;
SIGNAL \MEM|MEM~356_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~8_combout\ : std_logic;
SIGNAL \CONTROLU|MemRd~0_combout\ : std_logic;
SIGNAL \CONTROLU|ALUsrcB[0]~0_combout\ : std_logic;
SIGNAL \MUXRegDst|salida[1]~1_combout\ : std_logic;
SIGNAL \REGFILE|MEM~613_combout\ : std_logic;
SIGNAL \REGFILE|MEM~218_regout\ : std_logic;
SIGNAL \REGFILE|MEM~282_regout\ : std_logic;
SIGNAL \REGFILE|MEM~615_combout\ : std_logic;
SIGNAL \REGFILE|MEM~250_regout\ : std_logic;
SIGNAL \REGFILE|MEM~616_combout\ : std_logic;
SIGNAL \REGFILE|MEM~186_regout\ : std_logic;
SIGNAL \REGFILE|MEM~402_combout\ : std_logic;
SIGNAL \REGFILE|MEM~403_combout\ : std_logic;
SIGNAL \REGFILE|MEM~406_combout\ : std_logic;
SIGNAL \MEM|MEM~282_regout\ : std_logic;
SIGNAL \MEM|MEM~250_regout\ : std_logic;
SIGNAL \MEM|MEM~186_regout\ : std_logic;
SIGNAL \MEM|MEM~402_combout\ : std_logic;
SIGNAL \MEM|MEM~403_combout\ : std_logic;
SIGNAL \MEM|MEM~475_combout\ : std_logic;
SIGNAL \MEM|MEM~122_regout\ : std_logic;
SIGNAL \MEM|MEM~476_combout\ : std_logic;
SIGNAL \MEM|MEM~154_regout\ : std_logic;
SIGNAL \MEM|MEM~458_combout\ : std_logic;
SIGNAL \MEM|MEM~58_regout\ : std_logic;
SIGNAL \MEM|MEM~457_combout\ : std_logic;
SIGNAL \MEM|MEM~90_regout\ : std_logic;
SIGNAL \MEM|MEM~404_combout\ : std_logic;
SIGNAL \MEM|MEM~405_combout\ : std_logic;
SIGNAL \MEM|MEM~406_combout\ : std_logic;
SIGNAL \INSTREG|jump_out[22]~feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~535_combout\ : std_logic;
SIGNAL \CONTROLU|ALUsrcB[1]~2_combout\ : std_logic;
SIGNAL \MUXB|Mux10~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux10~1_combout\ : std_logic;
SIGNAL \REGFILE|MEM~163feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~163_regout\ : std_logic;
SIGNAL \REGFILE|MEM~450_combout\ : std_logic;
SIGNAL \REGFILE|MEM~195_regout\ : std_logic;
SIGNAL \REGFILE|MEM~259_regout\ : std_logic;
SIGNAL \REGFILE|MEM~447_combout\ : std_logic;
SIGNAL \REGFILE|MEM~227_regout\ : std_logic;
SIGNAL \REGFILE|MEM~291_regout\ : std_logic;
SIGNAL \REGFILE|MEM~448_combout\ : std_logic;
SIGNAL \REGFILE|MEM~451_combout\ : std_logic;
SIGNAL \MEM|MEM~227_regout\ : std_logic;
SIGNAL \MEM|MEM~259_regout\ : std_logic;
SIGNAL \MEM|MEM~195_regout\ : std_logic;
SIGNAL \MEM|MEM~447_combout\ : std_logic;
SIGNAL \MEM|MEM~448_combout\ : std_logic;
SIGNAL \MEM|MEM~488_combout\ : std_logic;
SIGNAL \MEM|MEM~131_regout\ : std_logic;
SIGNAL \MEM|MEM~99_regout\ : std_logic;
SIGNAL \MEM|MEM~489_combout\ : std_logic;
SIGNAL \MEM|MEM~67_regout\ : std_logic;
SIGNAL \MEM|MEM~449_combout\ : std_logic;
SIGNAL \MEM|MEM~450_combout\ : std_logic;
SIGNAL \MEM|MEM~451_combout\ : std_logic;
SIGNAL \MUXB|Mux0~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux0~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~97_combout\ : std_logic;
SIGNAL \MUXB|Mux1~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~94_combout\ : std_logic;
SIGNAL \REGFILE|MEM~96feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~619_combout\ : std_logic;
SIGNAL \REGFILE|MEM~96_regout\ : std_logic;
SIGNAL \REGFILE|MEM~64feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~64_regout\ : std_logic;
SIGNAL \REGFILE|MEM~434_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux3~1_combout\ : std_logic;
SIGNAL \MUXA|salida[28]~4_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux3~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux4~1_combout\ : std_logic;
SIGNAL \MUXB|Mux5~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~82_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~70_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux10~1_combout\ : std_logic;
SIGNAL \REGFILE|MEM~281_regout\ : std_logic;
SIGNAL \REGFILE|MEM~249_regout\ : std_logic;
SIGNAL \REGFILE|MEM~185_regout\ : std_logic;
SIGNAL \REGFILE|MEM~507_combout\ : std_logic;
SIGNAL \REGFILE|MEM~217feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~217_regout\ : std_logic;
SIGNAL \REGFILE|MEM~508_combout\ : std_logic;
SIGNAL \REGFILE|MEM~153_regout\ : std_logic;
SIGNAL \REGFILE|MEM~510_combout\ : std_logic;
SIGNAL \REGFILE|MEM~511_combout\ : std_logic;
SIGNAL \MUXA|salida[21]~11_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux11~0_combout\ : std_logic;
SIGNAL \MUXB|Mux12~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~61_combout\ : std_logic;
SIGNAL \MUXB|Mux13~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~58_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux16~1_combout\ : std_logic;
SIGNAL \MUXB|Mux16~1_combout\ : std_logic;
SIGNAL \REGFILE|MEM~274_regout\ : std_logic;
SIGNAL \REGFILE|MEM~210feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~210_regout\ : std_logic;
SIGNAL \REGFILE|MEM~178_regout\ : std_logic;
SIGNAL \REGFILE|MEM~542_combout\ : std_logic;
SIGNAL \REGFILE|MEM~543_combout\ : std_logic;
SIGNAL \REGFILE|MEM~82_regout\ : std_logic;
SIGNAL \REGFILE|MEM~544_combout\ : std_logic;
SIGNAL \REGFILE|MEM~146_regout\ : std_logic;
SIGNAL \REGFILE|MEM~545_combout\ : std_logic;
SIGNAL \REGFILE|MEM~546_combout\ : std_logic;
SIGNAL \MUXA|salida[14]~18_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux17~0_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[13]~13_combout\ : std_logic;
SIGNAL \REGFILE|MEM~273_regout\ : std_logic;
SIGNAL \REGFILE|MEM~209_regout\ : std_logic;
SIGNAL \REGFILE|MEM~241_regout\ : std_logic;
SIGNAL \REGFILE|MEM~177_regout\ : std_logic;
SIGNAL \REGFILE|MEM~547_combout\ : std_logic;
SIGNAL \REGFILE|MEM~548_combout\ : std_logic;
SIGNAL \REGFILE|MEM~113_regout\ : std_logic;
SIGNAL \REGFILE|MEM~145_regout\ : std_logic;
SIGNAL \REGFILE|MEM~49_regout\ : std_logic;
SIGNAL \REGFILE|MEM~81_regout\ : std_logic;
SIGNAL \REGFILE|MEM~549_combout\ : std_logic;
SIGNAL \REGFILE|MEM~550_combout\ : std_logic;
SIGNAL \REGFILE|MEM~551_combout\ : std_logic;
SIGNAL \MUXA|salida[13]~19_combout\ : std_logic;
SIGNAL \MUXB|Mux21~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux21~1_combout\ : std_logic;
SIGNAL \MUXA|salida[10]~22_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux21~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux21~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux21~2_combout\ : std_logic;
SIGNAL \MDR|dt_out[10]~feeder_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[10]~10_combout\ : std_logic;
SIGNAL \REGFILE|MEM~142_regout\ : std_logic;
SIGNAL \REGFILE|MEM~110_regout\ : std_logic;
SIGNAL \REGFILE|MEM~46_regout\ : std_logic;
SIGNAL \REGFILE|MEM~344_combout\ : std_logic;
SIGNAL \REGFILE|MEM~345_combout\ : std_logic;
SIGNAL \REGFILE|MEM~270_regout\ : std_logic;
SIGNAL \REGFILE|MEM~206_regout\ : std_logic;
SIGNAL \REGFILE|MEM~174_regout\ : std_logic;
SIGNAL \REGFILE|MEM~342_combout\ : std_logic;
SIGNAL \REGFILE|MEM~343_combout\ : std_logic;
SIGNAL \REGFILE|MEM~346_combout\ : std_logic;
SIGNAL \MEM|MEM~174_regout\ : std_logic;
SIGNAL \MEM|MEM~238_regout\ : std_logic;
SIGNAL \MEM|MEM~342_combout\ : std_logic;
SIGNAL \MEM|MEM~270_regout\ : std_logic;
SIGNAL \MEM|MEM~343_combout\ : std_logic;
SIGNAL \MEM|MEM~346_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux19~0_combout\ : std_logic;
SIGNAL \MUXB|Mux19~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux19~0_combout\ : std_logic;
SIGNAL \REGFILE|MEM~111_regout\ : std_logic;
SIGNAL \REGFILE|MEM~79_regout\ : std_logic;
SIGNAL \REGFILE|MEM~47_regout\ : std_logic;
SIGNAL \REGFILE|MEM~349_combout\ : std_logic;
SIGNAL \REGFILE|MEM~350_combout\ : std_logic;
SIGNAL \REGFILE|MEM~271_regout\ : std_logic;
SIGNAL \REGFILE|MEM~239_regout\ : std_logic;
SIGNAL \REGFILE|MEM~175_regout\ : std_logic;
SIGNAL \REGFILE|MEM~347_combout\ : std_logic;
SIGNAL \REGFILE|MEM~348_combout\ : std_logic;
SIGNAL \REGFILE|MEM~351_combout\ : std_logic;
SIGNAL \MEM|MEM~271_regout\ : std_logic;
SIGNAL \MEM|MEM~207feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~207_regout\ : std_logic;
SIGNAL \MEM|MEM~348_combout\ : std_logic;
SIGNAL \MEM|MEM~351_combout\ : std_logic;
SIGNAL \MUXB|Mux20~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux20~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux20~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux20~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[11]~11_combout\ : std_logic;
SIGNAL \REGFILE|MEM~143_regout\ : std_logic;
SIGNAL \REGFILE|MEM~560_combout\ : std_logic;
SIGNAL \REGFILE|MEM~557_combout\ : std_logic;
SIGNAL \REGFILE|MEM~558_combout\ : std_logic;
SIGNAL \REGFILE|MEM~561_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux20~1_combout\ : std_logic;
SIGNAL \MUXA|salida[11]~21_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~32_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[9]~9_combout\ : std_logic;
SIGNAL \REGFILE|MEM~45_regout\ : std_logic;
SIGNAL \REGFILE|MEM~339_combout\ : std_logic;
SIGNAL \REGFILE|MEM~109_regout\ : std_logic;
SIGNAL \REGFILE|MEM~141_regout\ : std_logic;
SIGNAL \REGFILE|MEM~340_combout\ : std_logic;
SIGNAL \REGFILE|MEM~269_regout\ : std_logic;
SIGNAL \REGFILE|MEM~205_regout\ : std_logic;
SIGNAL \REGFILE|MEM~338_combout\ : std_logic;
SIGNAL \REGFILE|MEM~341_combout\ : std_logic;
SIGNAL \MEM|MEM~269_regout\ : std_logic;
SIGNAL \MEM|MEM~205_regout\ : std_logic;
SIGNAL \MEM|MEM~338_combout\ : std_logic;
SIGNAL \MEM|MEM~77_regout\ : std_logic;
SIGNAL \MEM|MEM~339_combout\ : std_logic;
SIGNAL \MEM|MEM~141_regout\ : std_logic;
SIGNAL \MEM|MEM~340_combout\ : std_logic;
SIGNAL \MEM|MEM~341_combout\ : std_logic;
SIGNAL \MUXB|Mux22~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~29_combout\ : std_logic;
SIGNAL \REGFILE|MEM~108feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~108_regout\ : std_logic;
SIGNAL \REGFILE|MEM~335_combout\ : std_logic;
SIGNAL \REGFILE|MEM~268_regout\ : std_logic;
SIGNAL \REGFILE|MEM~204_regout\ : std_logic;
SIGNAL \REGFILE|MEM~236_regout\ : std_logic;
SIGNAL \REGFILE|MEM~172_regout\ : std_logic;
SIGNAL \REGFILE|MEM~332_combout\ : std_logic;
SIGNAL \REGFILE|MEM~333_combout\ : std_logic;
SIGNAL \REGFILE|MEM~336_combout\ : std_logic;
SIGNAL \MEM|MEM~172_regout\ : std_logic;
SIGNAL \MEM|MEM~236_regout\ : std_logic;
SIGNAL \MEM|MEM~332_combout\ : std_logic;
SIGNAL \MEM|MEM~268_regout\ : std_logic;
SIGNAL \MEM|MEM~333_combout\ : std_logic;
SIGNAL \MEM|MEM~140_regout\ : std_logic;
SIGNAL \MEM|MEM~44_regout\ : std_logic;
SIGNAL \MEM|MEM~334_combout\ : std_logic;
SIGNAL \MEM|MEM~335_combout\ : std_logic;
SIGNAL \MEM|MEM~336_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[8]~8_combout\ : std_logic;
SIGNAL \REGFILE|MEM~140_regout\ : std_logic;
SIGNAL \REGFILE|MEM~575_combout\ : std_logic;
SIGNAL \REGFILE|MEM~572_combout\ : std_logic;
SIGNAL \REGFILE|MEM~573_combout\ : std_logic;
SIGNAL \REGFILE|MEM~576_combout\ : std_logic;
SIGNAL \MUXA|salida[8]~24_combout\ : std_logic;
SIGNAL \REGFILE|MEM~267_regout\ : std_logic;
SIGNAL \REGFILE|MEM~203_regout\ : std_logic;
SIGNAL \REGFILE|MEM~328_combout\ : std_logic;
SIGNAL \REGFILE|MEM~331_combout\ : std_logic;
SIGNAL \MEM|MEM~43_regout\ : std_logic;
SIGNAL \MEM|MEM~329_combout\ : std_logic;
SIGNAL \MEM|MEM~139_regout\ : std_logic;
SIGNAL \MEM|MEM~107_regout\ : std_logic;
SIGNAL \MEM|MEM~330_combout\ : std_logic;
SIGNAL \MEM|MEM~331_combout\ : std_logic;
SIGNAL \MUXB|Mux24~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux24~1_combout\ : std_logic;
SIGNAL \REGFILE|MEM~266_regout\ : std_logic;
SIGNAL \REGFILE|MEM~202_regout\ : std_logic;
SIGNAL \REGFILE|MEM~583_combout\ : std_logic;
SIGNAL \REGFILE|MEM~586_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux25~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux25~1_combout\ : std_logic;
SIGNAL \MUXA|salida[6]~26_combout\ : std_logic;
SIGNAL \REGFILE|MEM~137_regout\ : std_logic;
SIGNAL \REGFILE|MEM~590_combout\ : std_logic;
SIGNAL \REGFILE|MEM~265_regout\ : std_logic;
SIGNAL \REGFILE|MEM~201_regout\ : std_logic;
SIGNAL \REGFILE|MEM~588_combout\ : std_logic;
SIGNAL \REGFILE|MEM~591_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux26~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux26~1_combout\ : std_logic;
SIGNAL \MUXA|salida[5]~27_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux26~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux26~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux26~2_combout\ : std_logic;
SIGNAL \MEM|MEM~41_regout\ : std_logic;
SIGNAL \MEM|MEM~319_combout\ : std_logic;
SIGNAL \MEM|MEM~137_regout\ : std_logic;
SIGNAL \MEM|MEM~105_regout\ : std_logic;
SIGNAL \MEM|MEM~320_combout\ : std_logic;
SIGNAL \MEM|MEM~201_regout\ : std_logic;
SIGNAL \MEM|MEM~265_regout\ : std_logic;
SIGNAL \MEM|MEM~318_combout\ : std_logic;
SIGNAL \MEM|MEM~321_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[5]~5_combout\ : std_logic;
SIGNAL \REGFILE|MEM~105_regout\ : std_logic;
SIGNAL \REGFILE|MEM~41_regout\ : std_logic;
SIGNAL \REGFILE|MEM~73_regout\ : std_logic;
SIGNAL \REGFILE|MEM~319_combout\ : std_logic;
SIGNAL \REGFILE|MEM~320_combout\ : std_logic;
SIGNAL \REGFILE|MEM~318_combout\ : std_logic;
SIGNAL \REGFILE|MEM~321_combout\ : std_logic;
SIGNAL \MUXB|Mux26~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~17_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~14_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux28~1_combout\ : std_logic;
SIGNAL \MUXA|salida[3]~29_combout\ : std_logic;
SIGNAL \CONTROLU|ALUsrcB[1]~1_combout\ : std_logic;
SIGNAL \MUXB|Mux31~3_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~2_cout\ : std_logic;
SIGNAL \ALUCOMP|Add0~4\ : std_logic;
SIGNAL \ALUCOMP|Add0~7\ : std_logic;
SIGNAL \ALUCOMP|Add0~9_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux29~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux29~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[2]~2_combout\ : std_logic;
SIGNAL \REGFILE|MEM~262_regout\ : std_logic;
SIGNAL \REGFILE|MEM~166_regout\ : std_logic;
SIGNAL \REGFILE|MEM~602_combout\ : std_logic;
SIGNAL \REGFILE|MEM~603_combout\ : std_logic;
SIGNAL \REGFILE|MEM~606_combout\ : std_logic;
SIGNAL \MUXA|salida[2]~30_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~10\ : std_logic;
SIGNAL \ALUCOMP|Add0~13\ : std_logic;
SIGNAL \ALUCOMP|Add0~16\ : std_logic;
SIGNAL \ALUCOMP|Add0~19\ : std_logic;
SIGNAL \ALUCOMP|Add0~22\ : std_logic;
SIGNAL \ALUCOMP|Add0~24_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux24~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux24~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[7]~7_combout\ : std_logic;
SIGNAL \REGFILE|MEM~107_regout\ : std_logic;
SIGNAL \REGFILE|MEM~139feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~139_regout\ : std_logic;
SIGNAL \REGFILE|MEM~580_combout\ : std_logic;
SIGNAL \REGFILE|MEM~171_regout\ : std_logic;
SIGNAL \REGFILE|MEM~577_combout\ : std_logic;
SIGNAL \REGFILE|MEM~578_combout\ : std_logic;
SIGNAL \REGFILE|MEM~581_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux24~1_combout\ : std_logic;
SIGNAL \MUXA|salida[7]~25_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~25\ : std_logic;
SIGNAL \ALUCOMP|Add0~28\ : std_logic;
SIGNAL \ALUCOMP|Add0~31\ : std_logic;
SIGNAL \ALUCOMP|Add0~34\ : std_logic;
SIGNAL \ALUCOMP|Add0~37\ : std_logic;
SIGNAL \ALUCOMP|Add0~39_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux19~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux19~2_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux19~1_combout\ : std_logic;
SIGNAL \MUXA|salida[12]~20_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~40\ : std_logic;
SIGNAL \ALUCOMP|Add0~43\ : std_logic;
SIGNAL \ALUCOMP|Add0~45_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux17~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux17~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[14]~14_combout\ : std_logic;
SIGNAL \REGFILE|MEM~50_regout\ : std_logic;
SIGNAL \REGFILE|MEM~364_combout\ : std_logic;
SIGNAL \REGFILE|MEM~114_regout\ : std_logic;
SIGNAL \REGFILE|MEM~365_combout\ : std_logic;
SIGNAL \REGFILE|MEM~242_regout\ : std_logic;
SIGNAL \REGFILE|MEM~362_combout\ : std_logic;
SIGNAL \REGFILE|MEM~363_combout\ : std_logic;
SIGNAL \REGFILE|MEM~366_combout\ : std_logic;
SIGNAL \MEM|MEM~274_regout\ : std_logic;
SIGNAL \MEM|MEM~210_regout\ : std_logic;
SIGNAL \MEM|MEM~363_combout\ : std_logic;
SIGNAL \MEM|MEM~146_regout\ : std_logic;
SIGNAL \MEM|MEM~50_regout\ : std_logic;
SIGNAL \MEM|MEM~364_combout\ : std_logic;
SIGNAL \MEM|MEM~365_combout\ : std_logic;
SIGNAL \MEM|MEM~366_combout\ : std_logic;
SIGNAL \MUXB|Mux17~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~44_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~46\ : std_logic;
SIGNAL \ALUCOMP|Add0~48_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux16~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux16~2_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux16~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux16~1_combout\ : std_logic;
SIGNAL \MUXA|salida[15]~17_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~49\ : std_logic;
SIGNAL \ALUCOMP|Add0~53\ : std_logic;
SIGNAL \ALUCOMP|Add0~57\ : std_logic;
SIGNAL \ALUCOMP|Add0~60\ : std_logic;
SIGNAL \ALUCOMP|Add0~63\ : std_logic;
SIGNAL \ALUCOMP|Add0~65_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux11~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux11~2_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux11~1_combout\ : std_logic;
SIGNAL \REGFILE|MEM~120feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~120_regout\ : std_logic;
SIGNAL \REGFILE|MEM~56_regout\ : std_logic;
SIGNAL \REGFILE|MEM~394_combout\ : std_logic;
SIGNAL \REGFILE|MEM~152feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~152_regout\ : std_logic;
SIGNAL \REGFILE|MEM~395_combout\ : std_logic;
SIGNAL \REGFILE|MEM~216_regout\ : std_logic;
SIGNAL \REGFILE|MEM~248_regout\ : std_logic;
SIGNAL \REGFILE|MEM~392_combout\ : std_logic;
SIGNAL \REGFILE|MEM~393_combout\ : std_logic;
SIGNAL \REGFILE|MEM~396_combout\ : std_logic;
SIGNAL \MEM|MEM~216_regout\ : std_logic;
SIGNAL \MEM|MEM~280_regout\ : std_logic;
SIGNAL \MEM|MEM~248_regout\ : std_logic;
SIGNAL \MEM|MEM~184_regout\ : std_logic;
SIGNAL \MEM|MEM~392_combout\ : std_logic;
SIGNAL \MEM|MEM~393_combout\ : std_logic;
SIGNAL \MEM|MEM~396_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[20]~20_combout\ : std_logic;
SIGNAL \REGFILE|MEM~280_regout\ : std_logic;
SIGNAL \REGFILE|MEM~184_regout\ : std_logic;
SIGNAL \REGFILE|MEM~512_combout\ : std_logic;
SIGNAL \REGFILE|MEM~513_combout\ : std_logic;
SIGNAL \REGFILE|MEM~514_combout\ : std_logic;
SIGNAL \REGFILE|MEM~515_combout\ : std_logic;
SIGNAL \REGFILE|MEM~516_combout\ : std_logic;
SIGNAL \MUXA|salida[20]~12_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~66\ : std_logic;
SIGNAL \ALUCOMP|Add0~69\ : std_logic;
SIGNAL \ALUCOMP|Add0~72\ : std_logic;
SIGNAL \ALUCOMP|Add0~75\ : std_logic;
SIGNAL \ALUCOMP|Add0~77_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux7~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux7~2_combout\ : std_logic;
SIGNAL \REGFILE|MEM~156_regout\ : std_logic;
SIGNAL \REGFILE|MEM~124_regout\ : std_logic;
SIGNAL \REGFILE|MEM~415_combout\ : std_logic;
SIGNAL \REGFILE|MEM~284_regout\ : std_logic;
SIGNAL \REGFILE|MEM~188_regout\ : std_logic;
SIGNAL \REGFILE|MEM~252_regout\ : std_logic;
SIGNAL \REGFILE|MEM~412_combout\ : std_logic;
SIGNAL \REGFILE|MEM~413_combout\ : std_logic;
SIGNAL \REGFILE|MEM~416_combout\ : std_logic;
SIGNAL \MEM|MEM~284feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~284_regout\ : std_logic;
SIGNAL \MEM|MEM~220_regout\ : std_logic;
SIGNAL \MEM|MEM~188_regout\ : std_logic;
SIGNAL \MEM|MEM~412_combout\ : std_logic;
SIGNAL \MEM|MEM~413_combout\ : std_logic;
SIGNAL \MEM|MEM~156_regout\ : std_logic;
SIGNAL \MEM|MEM~60_regout\ : std_logic;
SIGNAL \MEM|MEM~414_combout\ : std_logic;
SIGNAL \MEM|MEM~415_combout\ : std_logic;
SIGNAL \MEM|MEM~416_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[24]~24_combout\ : std_logic;
SIGNAL \REGFILE|MEM~220feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~220_regout\ : std_logic;
SIGNAL \REGFILE|MEM~492_combout\ : std_logic;
SIGNAL \REGFILE|MEM~493_combout\ : std_logic;
SIGNAL \REGFILE|MEM~60_regout\ : std_logic;
SIGNAL \REGFILE|MEM~92_regout\ : std_logic;
SIGNAL \REGFILE|MEM~494_combout\ : std_logic;
SIGNAL \REGFILE|MEM~495_combout\ : std_logic;
SIGNAL \REGFILE|MEM~496_combout\ : std_logic;
SIGNAL \MUXA|salida[24]~8_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~78\ : std_logic;
SIGNAL \ALUCOMP|Add0~80_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux6~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux6~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux6~2_combout\ : std_logic;
SIGNAL \MEM|MEM~157_regout\ : std_logic;
SIGNAL \MEM|MEM~93_regout\ : std_logic;
SIGNAL \MEM|MEM~61_regout\ : std_logic;
SIGNAL \MEM|MEM~419_combout\ : std_logic;
SIGNAL \MEM|MEM~420_combout\ : std_logic;
SIGNAL \MEM|MEM~253_regout\ : std_logic;
SIGNAL \MEM|MEM~189_regout\ : std_logic;
SIGNAL \MEM|MEM~417_combout\ : std_logic;
SIGNAL \MEM|MEM~285_regout\ : std_logic;
SIGNAL \MEM|MEM~221_regout\ : std_logic;
SIGNAL \MEM|MEM~418_combout\ : std_logic;
SIGNAL \MEM|MEM~421_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[25]~25_combout\ : std_logic;
SIGNAL \REGFILE|MEM~125feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~125_regout\ : std_logic;
SIGNAL \REGFILE|MEM~157feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~157_regout\ : std_logic;
SIGNAL \REGFILE|MEM~93_regout\ : std_logic;
SIGNAL \REGFILE|MEM~419_combout\ : std_logic;
SIGNAL \REGFILE|MEM~420_combout\ : std_logic;
SIGNAL \REGFILE|MEM~221_regout\ : std_logic;
SIGNAL \REGFILE|MEM~285_regout\ : std_logic;
SIGNAL \REGFILE|MEM~418_combout\ : std_logic;
SIGNAL \REGFILE|MEM~421_combout\ : std_logic;
SIGNAL \MUXB|Mux6~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~79_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~81\ : std_logic;
SIGNAL \ALUCOMP|Add0~84\ : std_logic;
SIGNAL \ALUCOMP|Add0~86_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux4~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux4~2_combout\ : std_logic;
SIGNAL \MEM|MEM~191_regout\ : std_logic;
SIGNAL \MEM|MEM~255_regout\ : std_logic;
SIGNAL \MEM|MEM~427_combout\ : std_logic;
SIGNAL \MEM|MEM~223_regout\ : std_logic;
SIGNAL \MEM|MEM~428_combout\ : std_logic;
SIGNAL \MEM|MEM~431_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[27]~27_combout\ : std_logic;
SIGNAL \REGFILE|MEM~127feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~127_regout\ : std_logic;
SIGNAL \REGFILE|MEM~63feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~63_regout\ : std_logic;
SIGNAL \REGFILE|MEM~95feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~95_regout\ : std_logic;
SIGNAL \REGFILE|MEM~429_combout\ : std_logic;
SIGNAL \REGFILE|MEM~159feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~159_regout\ : std_logic;
SIGNAL \REGFILE|MEM~430_combout\ : std_logic;
SIGNAL \REGFILE|MEM~191_regout\ : std_logic;
SIGNAL \REGFILE|MEM~255_regout\ : std_logic;
SIGNAL \REGFILE|MEM~427_combout\ : std_logic;
SIGNAL \REGFILE|MEM~287_regout\ : std_logic;
SIGNAL \REGFILE|MEM~223_regout\ : std_logic;
SIGNAL \REGFILE|MEM~428_combout\ : std_logic;
SIGNAL \REGFILE|MEM~431_combout\ : std_logic;
SIGNAL \MUXB|Mux4~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~85_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~87\ : std_logic;
SIGNAL \ALUCOMP|Add0~89_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux3~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux3~2_combout\ : std_logic;
SIGNAL \MEM|MEM~128_regout\ : std_logic;
SIGNAL \MEM|MEM~64_regout\ : std_logic;
SIGNAL \MEM|MEM~434_combout\ : std_logic;
SIGNAL \MEM|MEM~435_combout\ : std_logic;
SIGNAL \MEM|MEM~436_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[28]~28_combout\ : std_logic;
SIGNAL \REGFILE|MEM~128_regout\ : std_logic;
SIGNAL \REGFILE|MEM~160_regout\ : std_logic;
SIGNAL \REGFILE|MEM~435_combout\ : std_logic;
SIGNAL \REGFILE|MEM~288_regout\ : std_logic;
SIGNAL \REGFILE|MEM~224_regout\ : std_logic;
SIGNAL \REGFILE|MEM~433_combout\ : std_logic;
SIGNAL \REGFILE|MEM~436_combout\ : std_logic;
SIGNAL \MUXB|Mux3~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~88_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~90\ : std_logic;
SIGNAL \ALUCOMP|Add0~92_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux2~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux2~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[29]~29_combout\ : std_logic;
SIGNAL \REGFILE|MEM~161_regout\ : std_logic;
SIGNAL \REGFILE|MEM~129_regout\ : std_logic;
SIGNAL \REGFILE|MEM~65_regout\ : std_logic;
SIGNAL \REGFILE|MEM~97_regout\ : std_logic;
SIGNAL \REGFILE|MEM~439_combout\ : std_logic;
SIGNAL \REGFILE|MEM~440_combout\ : std_logic;
SIGNAL \REGFILE|MEM~289feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~289_regout\ : std_logic;
SIGNAL \REGFILE|MEM~225feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~225_regout\ : std_logic;
SIGNAL \REGFILE|MEM~438_combout\ : std_logic;
SIGNAL \REGFILE|MEM~441_combout\ : std_logic;
SIGNAL \MUXB|Mux2~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~91_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~93\ : std_logic;
SIGNAL \ALUCOMP|Add0~96\ : std_logic;
SIGNAL \ALUCOMP|Add0~98_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux0~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux0~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[31]~31_combout\ : std_logic;
SIGNAL \REGFILE|MEM~131_regout\ : std_logic;
SIGNAL \REGFILE|MEM~67_regout\ : std_logic;
SIGNAL \REGFILE|MEM~99_regout\ : std_logic;
SIGNAL \REGFILE|MEM~459_combout\ : std_logic;
SIGNAL \REGFILE|MEM~460_combout\ : std_logic;
SIGNAL \REGFILE|MEM~458_combout\ : std_logic;
SIGNAL \REGFILE|MEM~461_combout\ : std_logic;
SIGNAL \MUXA|salida[31]~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux1~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux1~1_combout\ : std_logic;
SIGNAL \REGFILE|MEM~162_regout\ : std_logic;
SIGNAL \REGFILE|MEM~66_regout\ : std_logic;
SIGNAL \REGFILE|MEM~464_combout\ : std_logic;
SIGNAL \REGFILE|MEM~465_combout\ : std_logic;
SIGNAL \REGFILE|MEM~226_regout\ : std_logic;
SIGNAL \REGFILE|MEM~463_combout\ : std_logic;
SIGNAL \REGFILE|MEM~466_combout\ : std_logic;
SIGNAL \MUXA|salida[30]~2_combout\ : std_logic;
SIGNAL \REGFILE|MEM~193feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~193_regout\ : std_logic;
SIGNAL \REGFILE|MEM~467_combout\ : std_logic;
SIGNAL \REGFILE|MEM~468_combout\ : std_logic;
SIGNAL \REGFILE|MEM~471_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux2~1_combout\ : std_logic;
SIGNAL \MUXA|salida[29]~3_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux4~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux4~1_combout\ : std_logic;
SIGNAL \REGFILE|MEM~480_combout\ : std_logic;
SIGNAL \REGFILE|MEM~477_combout\ : std_logic;
SIGNAL \REGFILE|MEM~478_combout\ : std_logic;
SIGNAL \REGFILE|MEM~481_combout\ : std_logic;
SIGNAL \MUXA|salida[27]~5_combout\ : std_logic;
SIGNAL \REGFILE|MEM~490_combout\ : std_logic;
SIGNAL \REGFILE|MEM~488_combout\ : std_logic;
SIGNAL \REGFILE|MEM~491_combout\ : std_logic;
SIGNAL \MUXA|salida[25]~7_combout\ : std_logic;
SIGNAL \MUXB|Mux8~0_combout\ : std_logic;
SIGNAL \MUXB|Mux9~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~71_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux9~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux9~2_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux9~1_combout\ : std_logic;
SIGNAL \MUXA|salida[22]~10_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux13~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux13~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~59_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux13~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux13~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[18]~18_combout\ : std_logic;
SIGNAL \REGFILE|MEM~118_regout\ : std_logic;
SIGNAL \REGFILE|MEM~150_regout\ : std_logic;
SIGNAL \REGFILE|MEM~525_combout\ : std_logic;
SIGNAL \REGFILE|MEM~214feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~214_regout\ : std_logic;
SIGNAL \REGFILE|MEM~278_regout\ : std_logic;
SIGNAL \REGFILE|MEM~523_combout\ : std_logic;
SIGNAL \REGFILE|MEM~526_combout\ : std_logic;
SIGNAL \MUXA|salida[18]~14_combout\ : std_logic;
SIGNAL \MUXB|Mux14~0_combout\ : std_logic;
SIGNAL \REGFILE|MEM~568_combout\ : std_logic;
SIGNAL \REGFILE|MEM~571_combout\ : std_logic;
SIGNAL \MUXA|salida[9]~23_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~15_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux27~5_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux27~6_combout\ : std_logic;
SIGNAL \REGFILE|MEM~232_regout\ : std_logic;
SIGNAL \REGFILE|MEM~168_regout\ : std_logic;
SIGNAL \REGFILE|MEM~312_combout\ : std_logic;
SIGNAL \REGFILE|MEM~200feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~200_regout\ : std_logic;
SIGNAL \REGFILE|MEM~264feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~264_regout\ : std_logic;
SIGNAL \REGFILE|MEM~313_combout\ : std_logic;
SIGNAL \REGFILE|MEM~316_combout\ : std_logic;
SIGNAL \MEM|MEM~104_regout\ : std_logic;
SIGNAL \MEM|MEM~136_regout\ : std_logic;
SIGNAL \MEM|MEM~40_regout\ : std_logic;
SIGNAL \MEM|MEM~314_combout\ : std_logic;
SIGNAL \MEM|MEM~315_combout\ : std_logic;
SIGNAL \MEM|MEM~264_regout\ : std_logic;
SIGNAL \MEM|MEM~232_regout\ : std_logic;
SIGNAL \MEM|MEM~168_regout\ : std_logic;
SIGNAL \MEM|MEM~312_combout\ : std_logic;
SIGNAL \MEM|MEM~313_combout\ : std_logic;
SIGNAL \MEM|MEM~316_combout\ : std_logic;
SIGNAL \MDR|dt_out[4]~feeder_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[4]~4_combout\ : std_logic;
SIGNAL \REGFILE|MEM~136_regout\ : std_logic;
SIGNAL \REGFILE|MEM~104_regout\ : std_logic;
SIGNAL \REGFILE|MEM~595_combout\ : std_logic;
SIGNAL \REGFILE|MEM~592_combout\ : std_logic;
SIGNAL \REGFILE|MEM~593_combout\ : std_logic;
SIGNAL \REGFILE|MEM~596_combout\ : std_logic;
SIGNAL \MUXA|salida[4]~28_combout\ : std_logic;
SIGNAL \MUXB|Mux29~0_combout\ : std_logic;
SIGNAL \MUXB|Mux30~0_combout\ : std_logic;
SIGNAL \MUXB|Mux31~2_combout\ : std_logic;
SIGNAL \MUXB|Mux31~4_combout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~1_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~3_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~5_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~7_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~9_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~11_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~13_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~15_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~17_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~19_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~21_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~23_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~25_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~27_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~29_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~31_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~33_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~35_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~37_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~39_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~41_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~43_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~45_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~47_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~49_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~51_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~53_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~55_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~57_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~59_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~61_cout\ : std_logic;
SIGNAL \ALUCOMP|LessThan0~62_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~68_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux10~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux10~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[21]~21_combout\ : std_logic;
SIGNAL \REGFILE|MEM~121_regout\ : std_logic;
SIGNAL \REGFILE|MEM~57_regout\ : std_logic;
SIGNAL \REGFILE|MEM~399_combout\ : std_logic;
SIGNAL \REGFILE|MEM~400_combout\ : std_logic;
SIGNAL \REGFILE|MEM~397_combout\ : std_logic;
SIGNAL \REGFILE|MEM~398_combout\ : std_logic;
SIGNAL \REGFILE|MEM~401_combout\ : std_logic;
SIGNAL \MEM|MEM~281_regout\ : std_logic;
SIGNAL \MEM|MEM~249_regout\ : std_logic;
SIGNAL \MEM|MEM~185_regout\ : std_logic;
SIGNAL \MEM|MEM~397_combout\ : std_logic;
SIGNAL \MEM|MEM~398_combout\ : std_logic;
SIGNAL \MEM|MEM~89_regout\ : std_logic;
SIGNAL \MEM|MEM~399_combout\ : std_logic;
SIGNAL \MEM|MEM~474_combout\ : std_logic;
SIGNAL \MEM|MEM~153_regout\ : std_logic;
SIGNAL \MEM|MEM~400_combout\ : std_logic;
SIGNAL \MEM|MEM~401_combout\ : std_logic;
SIGNAL \REGFILE|MEM~212feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~212_regout\ : std_logic;
SIGNAL \REGFILE|MEM~244_regout\ : std_logic;
SIGNAL \REGFILE|MEM~180_regout\ : std_logic;
SIGNAL \REGFILE|MEM~532_combout\ : std_logic;
SIGNAL \REGFILE|MEM~533_combout\ : std_logic;
SIGNAL \REGFILE|MEM~536_combout\ : std_logic;
SIGNAL \MUXA|salida[16]~16_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~52_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux15~1_combout\ : std_logic;
SIGNAL \MUXB|Mux15~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux15~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[16]~16_combout\ : std_logic;
SIGNAL \REGFILE|MEM~148_regout\ : std_logic;
SIGNAL \REGFILE|MEM~84_regout\ : std_logic;
SIGNAL \REGFILE|MEM~52_regout\ : std_logic;
SIGNAL \REGFILE|MEM~374_combout\ : std_logic;
SIGNAL \REGFILE|MEM~375_combout\ : std_logic;
SIGNAL \REGFILE|MEM~276_regout\ : std_logic;
SIGNAL \REGFILE|MEM~373_combout\ : std_logic;
SIGNAL \REGFILE|MEM~376_combout\ : std_logic;
SIGNAL \MEM|MEM~468_combout\ : std_logic;
SIGNAL \MEM|MEM~116_regout\ : std_logic;
SIGNAL \MEM|MEM~148_regout\ : std_logic;
SIGNAL \MEM|MEM~470_combout\ : std_logic;
SIGNAL \MEM|MEM~52_regout\ : std_logic;
SIGNAL \MEM|MEM~374_combout\ : std_logic;
SIGNAL \MEM|MEM~375_combout\ : std_logic;
SIGNAL \MEM|MEM~244_regout\ : std_logic;
SIGNAL \MEM|MEM~180_regout\ : std_logic;
SIGNAL \MEM|MEM~372_combout\ : std_logic;
SIGNAL \MEM|MEM~276_regout\ : std_logic;
SIGNAL \MEM|MEM~212_regout\ : std_logic;
SIGNAL \MEM|MEM~373_combout\ : std_logic;
SIGNAL \MEM|MEM~376_combout\ : std_logic;
SIGNAL \REGFILE|MEM~357_combout\ : std_logic;
SIGNAL \REGFILE|MEM~358_combout\ : std_logic;
SIGNAL \REGFILE|MEM~359_combout\ : std_logic;
SIGNAL \REGFILE|MEM~360_combout\ : std_logic;
SIGNAL \REGFILE|MEM~361_combout\ : std_logic;
SIGNAL \MEM|MEM~113_regout\ : std_logic;
SIGNAL \MEM|MEM~145_regout\ : std_logic;
SIGNAL \MEM|MEM~360_combout\ : std_logic;
SIGNAL \MEM|MEM~361_combout\ : std_logic;
SIGNAL \MUXRegDst|salida[2]~2_combout\ : std_logic;
SIGNAL \REGFILE|MEM~612_combout\ : std_logic;
SIGNAL \REGFILE|MEM~617_combout\ : std_logic;
SIGNAL \REGFILE|MEM~283_regout\ : std_logic;
SIGNAL \REGFILE|MEM~251_regout\ : std_logic;
SIGNAL \REGFILE|MEM~187_regout\ : std_logic;
SIGNAL \REGFILE|MEM~497_combout\ : std_logic;
SIGNAL \REGFILE|MEM~498_combout\ : std_logic;
SIGNAL \REGFILE|MEM~501_combout\ : std_logic;
SIGNAL \MUXA|salida[23]~9_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~74_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux8~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux8~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[23]~23_combout\ : std_logic;
SIGNAL \REGFILE|MEM~219_regout\ : std_logic;
SIGNAL \REGFILE|MEM~407_combout\ : std_logic;
SIGNAL \REGFILE|MEM~408_combout\ : std_logic;
SIGNAL \REGFILE|MEM~155_regout\ : std_logic;
SIGNAL \REGFILE|MEM~123_regout\ : std_logic;
SIGNAL \REGFILE|MEM~410_combout\ : std_logic;
SIGNAL \REGFILE|MEM~411_combout\ : std_logic;
SIGNAL \MEM|MEM~219_regout\ : std_logic;
SIGNAL \MEM|MEM~283_regout\ : std_logic;
SIGNAL \MEM|MEM~477_combout\ : std_logic;
SIGNAL \MEM|MEM~187_regout\ : std_logic;
SIGNAL \MEM|MEM~251_regout\ : std_logic;
SIGNAL \MEM|MEM~407_combout\ : std_logic;
SIGNAL \MEM|MEM~408_combout\ : std_logic;
SIGNAL \MEM|MEM~123_regout\ : std_logic;
SIGNAL \MEM|MEM~155_regout\ : std_logic;
SIGNAL \MEM|MEM~479_combout\ : std_logic;
SIGNAL \MEM|MEM~59_regout\ : std_logic;
SIGNAL \MEM|MEM~409_combout\ : std_logic;
SIGNAL \MEM|MEM~410_combout\ : std_logic;
SIGNAL \MEM|MEM~411_combout\ : std_logic;
SIGNAL \REGFILE|MEM~164_regout\ : std_logic;
SIGNAL \REGFILE|MEM~452_combout\ : std_logic;
SIGNAL \REGFILE|MEM~453_combout\ : std_logic;
SIGNAL \REGFILE|MEM~456_combout\ : std_logic;
SIGNAL \MUXA|salida[0]~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~3_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux31~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux31~2_combout\ : std_logic;
SIGNAL \CONTROLU|IorD~4_combout\ : std_logic;
SIGNAL \CONTROLU|IorD~9_combout\ : std_logic;
SIGNAL \MUXPC|salida[0]~0_combout\ : std_logic;
SIGNAL \MEM|MEM~266_regout\ : std_logic;
SIGNAL \MEM|MEM~202_regout\ : std_logic;
SIGNAL \MEM|MEM~323_combout\ : std_logic;
SIGNAL \MEM|MEM~106_regout\ : std_logic;
SIGNAL \MEM|MEM~138_regout\ : std_logic;
SIGNAL \MEM|MEM~42_regout\ : std_logic;
SIGNAL \MEM|MEM~324_combout\ : std_logic;
SIGNAL \MEM|MEM~325_combout\ : std_logic;
SIGNAL \MEM|MEM~326_combout\ : std_logic;
SIGNAL \MDR|dt_out[6]~feeder_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[6]~6_combout\ : std_logic;
SIGNAL \REGFILE|MEM~138_regout\ : std_logic;
SIGNAL \REGFILE|MEM~106_regout\ : std_logic;
SIGNAL \REGFILE|MEM~325_combout\ : std_logic;
SIGNAL \REGFILE|MEM~234_regout\ : std_logic;
SIGNAL \REGFILE|MEM~170_regout\ : std_logic;
SIGNAL \REGFILE|MEM~322_combout\ : std_logic;
SIGNAL \REGFILE|MEM~323_combout\ : std_logic;
SIGNAL \REGFILE|MEM~326_combout\ : std_logic;
SIGNAL \MUXB|Mux25~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux25~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~21_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux25~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux25~2_combout\ : std_logic;
SIGNAL \PCwrite~3_combout\ : std_logic;
SIGNAL \PCwrite~1_combout\ : std_logic;
SIGNAL \PCwrite~4_combout\ : std_logic;
SIGNAL \PCwrite~5_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~83_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux5~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux5~2_combout\ : std_logic;
SIGNAL \PCwrite~9_combout\ : std_logic;
SIGNAL \PCwrite~6_combout\ : std_logic;
SIGNAL \PCwrite~7_combout\ : std_logic;
SIGNAL \PCwrite~10_combout\ : std_logic;
SIGNAL \PCwrite~combout\ : std_logic;
SIGNAL \REGFILE|MEM~117_regout\ : std_logic;
SIGNAL \REGFILE|MEM~530_combout\ : std_logic;
SIGNAL \REGFILE|MEM~213feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~213_regout\ : std_logic;
SIGNAL \REGFILE|MEM~277feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~277_regout\ : std_logic;
SIGNAL \REGFILE|MEM~528_combout\ : std_logic;
SIGNAL \REGFILE|MEM~531_combout\ : std_logic;
SIGNAL \MUXA|salida[17]~15_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~56_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux14~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux14~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux14~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[17]~17_combout\ : std_logic;
SIGNAL \REGFILE|MEM~149_regout\ : std_logic;
SIGNAL \REGFILE|MEM~380_combout\ : std_logic;
SIGNAL \REGFILE|MEM~181_regout\ : std_logic;
SIGNAL \REGFILE|MEM~245_regout\ : std_logic;
SIGNAL \REGFILE|MEM~377_combout\ : std_logic;
SIGNAL \REGFILE|MEM~378_combout\ : std_logic;
SIGNAL \REGFILE|MEM~381_combout\ : std_logic;
SIGNAL \MEM|MEM~213_regout\ : std_logic;
SIGNAL \MEM|MEM~277_regout\ : std_logic;
SIGNAL \MEM|MEM~245_regout\ : std_logic;
SIGNAL \MEM|MEM~181_regout\ : std_logic;
SIGNAL \MEM|MEM~377_combout\ : std_logic;
SIGNAL \MEM|MEM~378_combout\ : std_logic;
SIGNAL \MEM|MEM~381_combout\ : std_logic;
SIGNAL \REGFILE|MEM~182_regout\ : std_logic;
SIGNAL \REGFILE|MEM~382_combout\ : std_logic;
SIGNAL \REGFILE|MEM~383_combout\ : std_logic;
SIGNAL \REGFILE|MEM~385_combout\ : std_logic;
SIGNAL \REGFILE|MEM~386_combout\ : std_logic;
SIGNAL \MEM|MEM~246_regout\ : std_logic;
SIGNAL \MEM|MEM~182_regout\ : std_logic;
SIGNAL \MEM|MEM~382_combout\ : std_logic;
SIGNAL \MEM|MEM~278_regout\ : std_logic;
SIGNAL \MEM|MEM~214_regout\ : std_logic;
SIGNAL \MEM|MEM~383_combout\ : std_logic;
SIGNAL \MEM|MEM~386_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[1]~1_combout\ : std_logic;
SIGNAL \REGFILE|MEM~229_regout\ : std_logic;
SIGNAL \REGFILE|MEM~165_regout\ : std_logic;
SIGNAL \REGFILE|MEM~297_combout\ : std_logic;
SIGNAL \REGFILE|MEM~261feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~261_regout\ : std_logic;
SIGNAL \REGFILE|MEM~298_combout\ : std_logic;
SIGNAL \REGFILE|MEM~301_combout\ : std_logic;
SIGNAL \MEM|MEM~37_regout\ : std_logic;
SIGNAL \MEM|MEM~299_combout\ : std_logic;
SIGNAL \MEM|MEM~133_regout\ : std_logic;
SIGNAL \MEM|MEM~101_regout\ : std_logic;
SIGNAL \MEM|MEM~300_combout\ : std_logic;
SIGNAL \MEM|MEM~197_regout\ : std_logic;
SIGNAL \MEM|MEM~261_regout\ : std_logic;
SIGNAL \MEM|MEM~298_combout\ : std_logic;
SIGNAL \MEM|MEM~301_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~5_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~6_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux30~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux30~2_combout\ : std_logic;
SIGNAL \MUXPC|salida[1]~1_combout\ : std_logic;
SIGNAL \MEM|MEM~452_combout\ : std_logic;
SIGNAL \MEM|MEM~196_regout\ : std_logic;
SIGNAL \MEM|MEM~260_regout\ : std_logic;
SIGNAL \MEM|MEM~293_combout\ : std_logic;
SIGNAL \MEM|MEM~100_regout\ : std_logic;
SIGNAL \MEM|MEM~132_regout\ : std_logic;
SIGNAL \MEM|MEM~36_regout\ : std_logic;
SIGNAL \MEM|MEM~294_combout\ : std_logic;
SIGNAL \MEM|MEM~295_combout\ : std_logic;
SIGNAL \MEM|MEM~296_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux29~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux29~1_combout\ : std_logic;
SIGNAL \MUXPC|salida[2]~2_combout\ : std_logic;
SIGNAL \REGFILE|MEM~102_regout\ : std_logic;
SIGNAL \REGFILE|MEM~70_regout\ : std_logic;
SIGNAL \REGFILE|MEM~304_combout\ : std_logic;
SIGNAL \REGFILE|MEM~305_combout\ : std_logic;
SIGNAL \REGFILE|MEM~198_regout\ : std_logic;
SIGNAL \REGFILE|MEM~230_regout\ : std_logic;
SIGNAL \REGFILE|MEM~302_combout\ : std_logic;
SIGNAL \REGFILE|MEM~303_combout\ : std_logic;
SIGNAL \REGFILE|MEM~306_combout\ : std_logic;
SIGNAL \MEM|MEM~102_regout\ : std_logic;
SIGNAL \MEM|MEM~134_regout\ : std_logic;
SIGNAL \MEM|MEM~38_regout\ : std_logic;
SIGNAL \MEM|MEM~304_combout\ : std_logic;
SIGNAL \MEM|MEM~305_combout\ : std_logic;
SIGNAL \MEM|MEM~230_regout\ : std_logic;
SIGNAL \MEM|MEM~166_regout\ : std_logic;
SIGNAL \MEM|MEM~302_combout\ : std_logic;
SIGNAL \MEM|MEM~262_regout\ : std_logic;
SIGNAL \MEM|MEM~303_combout\ : std_logic;
SIGNAL \MEM|MEM~306_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux27~2_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux27~3_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~12_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux28~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux28~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[3]~3_combout\ : std_logic;
SIGNAL \REGFILE|MEM~199feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~199_regout\ : std_logic;
SIGNAL \REGFILE|MEM~167_regout\ : std_logic;
SIGNAL \REGFILE|MEM~231_regout\ : std_logic;
SIGNAL \REGFILE|MEM~307_combout\ : std_logic;
SIGNAL \REGFILE|MEM~263_regout\ : std_logic;
SIGNAL \REGFILE|MEM~308_combout\ : std_logic;
SIGNAL \REGFILE|MEM~311_combout\ : std_logic;
SIGNAL \MEM|MEM~199feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~199_regout\ : std_logic;
SIGNAL \MEM|MEM~263_regout\ : std_logic;
SIGNAL \MEM|MEM~308_combout\ : std_logic;
SIGNAL \MEM|MEM~135_regout\ : std_logic;
SIGNAL \MEM|MEM~39_regout\ : std_logic;
SIGNAL \MEM|MEM~309_combout\ : std_logic;
SIGNAL \MEM|MEM~310_combout\ : std_logic;
SIGNAL \MEM|MEM~311_combout\ : std_logic;
SIGNAL \ALUCONTRL|op[0]~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux1~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~95_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux1~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux1~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[30]~30_combout\ : std_logic;
SIGNAL \REGFILE|MEM~290_regout\ : std_logic;
SIGNAL \REGFILE|MEM~443_combout\ : std_logic;
SIGNAL \REGFILE|MEM~130_regout\ : std_logic;
SIGNAL \REGFILE|MEM~445_combout\ : std_logic;
SIGNAL \REGFILE|MEM~446_combout\ : std_logic;
SIGNAL \MEM|MEM~290feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~290_regout\ : std_logic;
SIGNAL \MEM|MEM~226_regout\ : std_logic;
SIGNAL \MEM|MEM~443_combout\ : std_logic;
SIGNAL \MEM|MEM~130_regout\ : std_logic;
SIGNAL \MEM|MEM~162_regout\ : std_logic;
SIGNAL \MEM|MEM~445_combout\ : std_logic;
SIGNAL \MEM|MEM~446_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[2]~7_combout\ : std_logic;
SIGNAL \MEM|MEM~257_regout\ : std_logic;
SIGNAL \MEM|MEM~193_regout\ : std_logic;
SIGNAL \MEM|MEM~437_combout\ : std_logic;
SIGNAL \MEM|MEM~289_regout\ : std_logic;
SIGNAL \MEM|MEM~438_combout\ : std_logic;
SIGNAL \MEM|MEM~161_regout\ : std_logic;
SIGNAL \MEM|MEM~487_combout\ : std_logic;
SIGNAL \MEM|MEM~65_regout\ : std_logic;
SIGNAL \MEM|MEM~97_regout\ : std_logic;
SIGNAL \MEM|MEM~439_combout\ : std_logic;
SIGNAL \MEM|MEM~440_combout\ : std_logic;
SIGNAL \MEM|MEM~441_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[26]~26_combout\ : std_logic;
SIGNAL \REGFILE|MEM~94_regout\ : std_logic;
SIGNAL \REGFILE|MEM~62_regout\ : std_logic;
SIGNAL \REGFILE|MEM~424_combout\ : std_logic;
SIGNAL \REGFILE|MEM~158_regout\ : std_logic;
SIGNAL \REGFILE|MEM~126_regout\ : std_logic;
SIGNAL \REGFILE|MEM~425_combout\ : std_logic;
SIGNAL \REGFILE|MEM~222_regout\ : std_logic;
SIGNAL \REGFILE|MEM~286_regout\ : std_logic;
SIGNAL \REGFILE|MEM~423_combout\ : std_logic;
SIGNAL \REGFILE|MEM~426_combout\ : std_logic;
SIGNAL \MEM|MEM~482_combout\ : std_logic;
SIGNAL \MEM|MEM~158_regout\ : std_logic;
SIGNAL \MEM|MEM~94_regout\ : std_logic;
SIGNAL \MEM|MEM~424_combout\ : std_logic;
SIGNAL \MEM|MEM~425_combout\ : std_logic;
SIGNAL \MEM|MEM~286_regout\ : std_logic;
SIGNAL \MEM|MEM~222_regout\ : std_logic;
SIGNAL \MEM|MEM~254_regout\ : std_logic;
SIGNAL \MEM|MEM~190_regout\ : std_logic;
SIGNAL \MEM|MEM~422_combout\ : std_logic;
SIGNAL \MEM|MEM~423_combout\ : std_logic;
SIGNAL \MEM|MEM~426_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[2]~8_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[2]~9_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[2]~10_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[2]~11_combout\ : std_logic;
SIGNAL \CONTROLU|NextSt~16_combout\ : std_logic;
SIGNAL \CONTROLU|NextSt~22_combout\ : std_logic;
SIGNAL \CONTROLU|Mux0~0_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[3]~5_combout\ : std_logic;
SIGNAL \CONTROLU|NextSt[3]~11_combout\ : std_logic;
SIGNAL \CONTROLU|NextSt[3]~21_combout\ : std_logic;
SIGNAL \NEWST|CS[1]~0_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[1]~12_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[1]~13_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[1]~14_combout\ : std_logic;
SIGNAL \CONTROLU|NextSt[1]~19_combout\ : std_logic;
SIGNAL \CONTROLU|NextSt[0]~20_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[0]~15_combout\ : std_logic;
SIGNAL \CONTROLU|nxt_st[0]~16_combout\ : std_logic;
SIGNAL \CONTROLU|NextSt[0]~17_combout\ : std_logic;
SIGNAL \CONTROLU|NextSt[0]~18_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~5_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[0]~0_combout\ : std_logic;
SIGNAL \REGFILE|MEM~196feeder_combout\ : std_logic;
SIGNAL \REGFILE|MEM~196_regout\ : std_logic;
SIGNAL \REGFILE|MEM~228_regout\ : std_logic;
SIGNAL \REGFILE|MEM~292_combout\ : std_logic;
SIGNAL \REGFILE|MEM~293_combout\ : std_logic;
SIGNAL \REGFILE|MEM~622_combout\ : std_logic;
SIGNAL \REGFILE|MEM~100_regout\ : std_logic;
SIGNAL \REGFILE|MEM~625_combout\ : std_logic;
SIGNAL \REGFILE|MEM~132_regout\ : std_logic;
SIGNAL \REGFILE|MEM~295_combout\ : std_logic;
SIGNAL \REGFILE|MEM~296_combout\ : std_logic;
SIGNAL \ADDRDEC|Equal0~1_combout\ : std_logic;
SIGNAL \MUXB|Mux23~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux23~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~27_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux23~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux23~2_combout\ : std_logic;
SIGNAL \ADDRDEC|Equal0~2_combout\ : std_logic;
SIGNAL \MUXB|Mux18~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux18~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~42_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux18~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux18~2_combout\ : std_logic;
SIGNAL \ADDRDEC|Equal0~3_combout\ : std_logic;
SIGNAL \ADDRDEC|Equal0~4_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~7_combout\ : std_logic;
SIGNAL \ADDRDEC|Equal0~8_combout\ : std_logic;
SIGNAL \ADDRDEC|Equal0~7_combout\ : std_logic;
SIGNAL \ADDRDEC|Equal0~5_combout\ : std_logic;
SIGNAL \ADDRDEC|Equal0~9_combout\ : std_logic;
SIGNAL \ADDRDEC|dev1~0_combout\ : std_logic;
SIGNAL \REG7SEG|dt_out[5]~feeder_combout\ : std_logic;
SIGNAL \REG7SEG|dt_out[7]~feeder_combout\ : std_logic;
SIGNAL \REG7SEG|dt_out[8]~feeder_combout\ : std_logic;
SIGNAL \REG7SEG|dt_out[10]~feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~275_regout\ : std_logic;
SIGNAL \MEM|MEM~211_regout\ : std_logic;
SIGNAL \MEM|MEM~368_combout\ : std_logic;
SIGNAL \MEM|MEM~147_regout\ : std_logic;
SIGNAL \MEM|MEM~83_regout\ : std_logic;
SIGNAL \MEM|MEM~51_regout\ : std_logic;
SIGNAL \MEM|MEM~369_combout\ : std_logic;
SIGNAL \MEM|MEM~370_combout\ : std_logic;
SIGNAL \MEM|MEM~371_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[15]~15_combout\ : std_logic;
SIGNAL \REGFILE|MEM~243_regout\ : std_logic;
SIGNAL \REGFILE|MEM~179_regout\ : std_logic;
SIGNAL \REGFILE|MEM~367_combout\ : std_logic;
SIGNAL \REGFILE|MEM~275_regout\ : std_logic;
SIGNAL \REGFILE|MEM~368_combout\ : std_logic;
SIGNAL \REGFILE|MEM~115_regout\ : std_logic;
SIGNAL \REGFILE|MEM~147_regout\ : std_logic;
SIGNAL \REGFILE|MEM~370_combout\ : std_logic;
SIGNAL \REGFILE|MEM~371_combout\ : std_logic;
SIGNAL \REG7SEG|dt_out[18]~feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~55_regout\ : std_logic;
SIGNAL \MEM|MEM~389_combout\ : std_logic;
SIGNAL \MEM|MEM~151_regout\ : std_logic;
SIGNAL \MEM|MEM~119feeder_combout\ : std_logic;
SIGNAL \MEM|MEM~119_regout\ : std_logic;
SIGNAL \MEM|MEM~390_combout\ : std_logic;
SIGNAL \MEM|MEM~279_regout\ : std_logic;
SIGNAL \MEM|MEM~183_regout\ : std_logic;
SIGNAL \MEM|MEM~387_combout\ : std_logic;
SIGNAL \MEM|MEM~388_combout\ : std_logic;
SIGNAL \MEM|MEM~391_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux12~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Add0~62_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux12~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux12~2_combout\ : std_logic;
SIGNAL \MUXMemReg|salida[19]~19_combout\ : std_logic;
SIGNAL \REGFILE|MEM~87_regout\ : std_logic;
SIGNAL \REGFILE|MEM~389_combout\ : std_logic;
SIGNAL \REGFILE|MEM~119_regout\ : std_logic;
SIGNAL \REGFILE|MEM~390_combout\ : std_logic;
SIGNAL \REGFILE|MEM~247_regout\ : std_logic;
SIGNAL \REGFILE|MEM~387_combout\ : std_logic;
SIGNAL \REGFILE|MEM~279_regout\ : std_logic;
SIGNAL \REGFILE|MEM~215_regout\ : std_logic;
SIGNAL \REGFILE|MEM~388_combout\ : std_logic;
SIGNAL \REGFILE|MEM~391_combout\ : std_logic;
SIGNAL \REG7SEG|dt_out[22]~feeder_combout\ : std_logic;
SIGNAL \REG7SEG|dt_out[26]~feeder_combout\ : std_logic;
SIGNAL \REG7SEG|dt_out[29]~feeder_combout\ : std_logic;
SIGNAL \REG7SEG|dt_out[30]~feeder_combout\ : std_logic;
SIGNAL \REG7SEG|dt_out[31]~feeder_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux22~1_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux22~0_combout\ : std_logic;
SIGNAL \ALUCOMP|Mux22~2_combout\ : std_logic;
SIGNAL \REGFILE|MEM~69_regout\ : std_logic;
SIGNAL \REGFILE|MEM~609_combout\ : std_logic;
SIGNAL \REGFILE|MEM~101_regout\ : std_logic;
SIGNAL \REGFILE|MEM~610_combout\ : std_logic;
SIGNAL \REGFILE|MEM~611_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux30~0_combout\ : std_logic;
SIGNAL \MUXA|salida[1]~31_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux12~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux12~1_combout\ : std_logic;
SIGNAL \REGFILE|MEM~55_regout\ : std_logic;
SIGNAL \REGFILE|MEM~519_combout\ : std_logic;
SIGNAL \REGFILE|MEM~151_regout\ : std_logic;
SIGNAL \REGFILE|MEM~520_combout\ : std_logic;
SIGNAL \REGFILE|MEM~521_combout\ : std_logic;
SIGNAL \MUXA|salida[19]~13_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux5~1_combout\ : std_logic;
SIGNAL \REGFILE|MEM~483_combout\ : std_logic;
SIGNAL \REGFILE|MEM~484_combout\ : std_logic;
SIGNAL \REGFILE|MEM~485_combout\ : std_logic;
SIGNAL \REGFILE|MEM~486_combout\ : std_logic;
SIGNAL \MUXA|salida[26]~6_combout\ : std_logic;
SIGNAL \MUXB|Mux28~0_combout\ : std_logic;
SIGNAL \MUXB|Mux27~0_combout\ : std_logic;
SIGNAL \MUXB|Mux16~2_combout\ : std_logic;
SIGNAL \MUXB|Mux11~0_combout\ : std_logic;
SIGNAL \MUXB|Mux7~0_combout\ : std_logic;
SIGNAL \CONTROLU|Equal0~4_combout\ : std_logic;
SIGNAL \MUXRegDst|salida[0]~0_combout\ : std_logic;
SIGNAL \MUXRegDst|salida[3]~3_combout\ : std_logic;
SIGNAL \MUXRegDst|salida[4]~4_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux31~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux27~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux27~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux23~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux23~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux22~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux22~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux18~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux18~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux17~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux17~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux15~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux15~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux8~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux8~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux7~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux7~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux6~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux6~1_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux0~0_combout\ : std_logic;
SIGNAL \JUMPMUX|Mux0~1_combout\ : std_logic;
SIGNAL \INSTREG|jump_out\ : std_logic_vector(25 DOWNTO 0);
SIGNAL \REG7SEG|dt_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \INSTREG|func_out\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \MDR|dt_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \CONTROLU|nxt_st\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \NEWST|CS\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \PROGCOUNT|addr_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \INSTREG|op_out\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \ALUCONTRL|op\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \INSTREG|r1_out\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \MEM|dataOut\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regA|dt_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regB|dt_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \regALU|dt_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \ALT_INV_clk~clkctrl_outclk\ : std_logic;

BEGIN

ww_clk <= clk;
ww_rst <= rst;
DEV1 <= ww_DEV1;
MEMDATA <= ww_MEMDATA;
ActDir <= ww_ActDir;
AREG <= ww_AREG;
BREG <= ww_BREG;
ALOUT <= ww_ALOUT;
ALUA <= ww_ALUA;
ALUB <= ww_ALUB;
wrReg <= ww_wrReg;
wrData <= ww_wrData;
nextIns <= ww_nextIns;
sts <= ww_sts;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk~combout\);

\CONTROLU|nxt_st[1]~6clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \CONTROLU|nxt_st[1]~6_combout\);
\ALT_INV_clk~clkctrl_outclk\ <= NOT \clk~clkctrl_outclk\;

-- Location: LCCOMB_X42_Y16_N28
\ALUCOMP|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~18_combout\ = ((\MUXA|salida[5]~27_combout\ $ (\ALUCOMP|Add0~17_combout\ $ (!\ALUCOMP|Add0~16\)))) # (GND)
-- \ALUCOMP|Add0~19\ = CARRY((\MUXA|salida[5]~27_combout\ & ((\ALUCOMP|Add0~17_combout\) # (!\ALUCOMP|Add0~16\))) # (!\MUXA|salida[5]~27_combout\ & (\ALUCOMP|Add0~17_combout\ & !\ALUCOMP|Add0~16\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[5]~27_combout\,
	datab => \ALUCOMP|Add0~17_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~16\,
	combout => \ALUCOMP|Add0~18_combout\,
	cout => \ALUCOMP|Add0~19\);

-- Location: LCCOMB_X42_Y15_N4
\ALUCOMP|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~30_combout\ = ((\MUXA|salida[9]~23_combout\ $ (\ALUCOMP|Add0~29_combout\ $ (!\ALUCOMP|Add0~28\)))) # (GND)
-- \ALUCOMP|Add0~31\ = CARRY((\MUXA|salida[9]~23_combout\ & ((\ALUCOMP|Add0~29_combout\) # (!\ALUCOMP|Add0~28\))) # (!\MUXA|salida[9]~23_combout\ & (\ALUCOMP|Add0~29_combout\ & !\ALUCOMP|Add0~28\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[9]~23_combout\,
	datab => \ALUCOMP|Add0~29_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~28\,
	combout => \ALUCOMP|Add0~30_combout\,
	cout => \ALUCOMP|Add0~31\);

-- Location: LCCOMB_X42_Y15_N6
\ALUCOMP|Add0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~33_combout\ = (\MUXA|salida[10]~22_combout\ & ((\ALUCOMP|Add0~32_combout\ & (\ALUCOMP|Add0~31\ & VCC)) # (!\ALUCOMP|Add0~32_combout\ & (!\ALUCOMP|Add0~31\)))) # (!\MUXA|salida[10]~22_combout\ & ((\ALUCOMP|Add0~32_combout\ & 
-- (!\ALUCOMP|Add0~31\)) # (!\ALUCOMP|Add0~32_combout\ & ((\ALUCOMP|Add0~31\) # (GND)))))
-- \ALUCOMP|Add0~34\ = CARRY((\MUXA|salida[10]~22_combout\ & (!\ALUCOMP|Add0~32_combout\ & !\ALUCOMP|Add0~31\)) # (!\MUXA|salida[10]~22_combout\ & ((!\ALUCOMP|Add0~31\) # (!\ALUCOMP|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[10]~22_combout\,
	datab => \ALUCOMP|Add0~32_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~31\,
	combout => \ALUCOMP|Add0~33_combout\,
	cout => \ALUCOMP|Add0~34\);

-- Location: LCCOMB_X42_Y15_N8
\ALUCOMP|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~36_combout\ = ((\ALUCOMP|Add0~35_combout\ $ (\MUXA|salida[11]~21_combout\ $ (!\ALUCOMP|Add0~34\)))) # (GND)
-- \ALUCOMP|Add0~37\ = CARRY((\ALUCOMP|Add0~35_combout\ & ((\MUXA|salida[11]~21_combout\) # (!\ALUCOMP|Add0~34\))) # (!\ALUCOMP|Add0~35_combout\ & (\MUXA|salida[11]~21_combout\ & !\ALUCOMP|Add0~34\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~35_combout\,
	datab => \MUXA|salida[11]~21_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~34\,
	combout => \ALUCOMP|Add0~36_combout\,
	cout => \ALUCOMP|Add0~37\);

-- Location: LCFF_X44_Y18_N5
\PROGCOUNT|addr_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux31~0_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(0));

-- Location: LCCOMB_X45_Y16_N24
\ALUCONTRL|op~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCONTRL|op~0_combout\ = (\INSTREG|func_out\(1) & (\CONTROLU|Equal0~3_combout\ & !\rst~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|func_out\(1),
	datab => \CONTROLU|Equal0~3_combout\,
	datad => \rst~combout\,
	combout => \ALUCONTRL|op~0_combout\);

-- Location: LCCOMB_X43_Y14_N26
\ALUCOMP|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux31~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\MUXA|salida[0]~0_combout\) # ((\MUXB|Mux31~4_combout\) # (\ALUCOMP|Mux27~1_combout\)))) # (!\ALUCONTRL|op[0]~1_combout\ & (\MUXA|salida[0]~0_combout\ & (\MUXB|Mux31~4_combout\ & 
-- !\ALUCOMP|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \MUXA|salida[0]~0_combout\,
	datac => \MUXB|Mux31~4_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux31~0_combout\);

-- Location: LCFF_X44_Y19_N25
\PROGCOUNT|addr_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux0~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(31));

-- Location: LCFF_X44_Y14_N7
\regA|dt_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~476_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(28));

-- Location: LCFF_X45_Y18_N17
\PROGCOUNT|addr_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \JUMPMUX|Mux6~1_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(25));

-- Location: LCFF_X45_Y18_N19
\PROGCOUNT|addr_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \JUMPMUX|Mux7~1_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(24));

-- Location: LCFF_X43_Y18_N11
\PROGCOUNT|addr_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \JUMPMUX|Mux8~1_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(23));

-- Location: LCFF_X40_Y15_N27
\regA|dt_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~506_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(22));

-- Location: LCFF_X44_Y15_N9
\PROGCOUNT|addr_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \JUMPMUX|Mux15~1_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(16));

-- Location: LCFF_X40_Y18_N7
\regA|dt_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~541_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(15));

-- Location: LCFF_X44_Y18_N11
\PROGCOUNT|addr_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux17~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(14));

-- Location: LCFF_X43_Y18_N25
\PROGCOUNT|addr_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux18~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(13));

-- Location: LCFF_X40_Y18_N21
\regA|dt_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~556_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(12));

-- Location: LCFF_X43_Y14_N21
\regA|dt_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~566_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(10));

-- Location: LCFF_X44_Y19_N7
\PROGCOUNT|addr_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux22~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(9));

-- Location: LCFF_X43_Y19_N11
\PROGCOUNT|addr_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux23~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(8));

-- Location: LCFF_X42_Y16_N15
\INSTREG|jump_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(6),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(6));

-- Location: LCFF_X42_Y19_N1
\INSTREG|jump_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(5),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(5));

-- Location: LCFF_X44_Y14_N3
\PROGCOUNT|addr_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux27~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(4));

-- Location: LCFF_X45_Y16_N21
\regA|dt_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~601_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(3));

-- Location: LCCOMB_X45_Y16_N28
\ALUCOMP|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux30~1_combout\ = (\MUXB|Mux30~0_combout\ & ((\MUXA|salida[1]~31_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux27~3_combout\)))) # (!\MUXB|Mux30~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (!\ALUCOMP|Mux27~3_combout\ & 
-- \MUXA|salida[1]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \MUXB|Mux30~0_combout\,
	datac => \ALUCOMP|Mux27~3_combout\,
	datad => \MUXA|salida[1]~31_combout\,
	combout => \ALUCOMP|Mux30~1_combout\);

-- Location: LCCOMB_X42_Y16_N12
\ALUCOMP|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~8_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux29~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux29~0_combout\,
	combout => \ALUCOMP|Add0~8_combout\);

-- Location: LCCOMB_X44_Y17_N2
\ALUCOMP|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux29~0_combout\ = (\MUXA|salida[2]~30_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXB|Mux29~0_combout\ & !\ALUCOMP|Mux27~1_combout\)))) # (!\MUXA|salida[2]~30_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXB|Mux29~0_combout\) # 
-- (\ALUCOMP|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[2]~30_combout\,
	datab => \MUXB|Mux29~0_combout\,
	datac => \ALUCOMP|Mux27~1_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux29~0_combout\);

-- Location: LCCOMB_X42_Y16_N10
\ALUCOMP|Add0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~11_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux28~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux28~0_combout\,
	combout => \ALUCOMP|Add0~11_combout\);

-- Location: LCCOMB_X46_Y16_N6
\ALUCOMP|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux28~1_combout\ = (\MUXB|Mux28~0_combout\ & ((\MUXA|salida[3]~29_combout\) # ((!\ALUCOMP|Mux27~3_combout\ & \ALUCONTRL|op[0]~1_combout\)))) # (!\MUXB|Mux28~0_combout\ & (!\ALUCOMP|Mux27~3_combout\ & (\ALUCONTRL|op[0]~1_combout\ & 
-- \MUXA|salida[3]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~3_combout\,
	datab => \MUXB|Mux28~0_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \MUXA|salida[3]~29_combout\,
	combout => \ALUCOMP|Mux28~1_combout\);

-- Location: LCCOMB_X44_Y14_N16
\ALUCOMP|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux27~4_combout\ = (\MUXA|salida[4]~28_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((!\ALUCOMP|Mux27~1_combout\ & \MUXB|Mux27~0_combout\)))) # (!\MUXA|salida[4]~28_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Mux27~1_combout\) # 
-- (\MUXB|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[4]~28_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Mux27~1_combout\,
	datad => \MUXB|Mux27~0_combout\,
	combout => \ALUCOMP|Mux27~4_combout\);

-- Location: LCCOMB_X42_Y16_N6
\ALUCOMP|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~20_combout\ = \MUXB|Mux25~0_combout\ $ (\ALUCONTRL|op\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXB|Mux25~0_combout\,
	datad => \ALUCONTRL|op\(2),
	combout => \ALUCOMP|Add0~20_combout\);

-- Location: LCCOMB_X43_Y15_N16
\ALUCOMP|Add0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~23_combout\ = \MUXB|Mux24~0_combout\ $ (\ALUCONTRL|op\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXB|Mux24~0_combout\,
	datad => \ALUCONTRL|op\(2),
	combout => \ALUCOMP|Add0~23_combout\);

-- Location: LCCOMB_X42_Y17_N24
\ALUCOMP|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~26_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux23~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux23~0_combout\,
	combout => \ALUCOMP|Add0~26_combout\);

-- Location: LCCOMB_X42_Y17_N6
\ALUCOMP|Add0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~35_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux20~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux20~0_combout\,
	combout => \ALUCOMP|Add0~35_combout\);

-- Location: LCCOMB_X42_Y17_N16
\ALUCOMP|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~38_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux19~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux19~0_combout\,
	combout => \ALUCOMP|Add0~38_combout\);

-- Location: LCCOMB_X43_Y15_N4
\ALUCOMP|Add0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~41_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux18~0_combout\,
	combout => \ALUCOMP|Add0~41_combout\);

-- Location: LCCOMB_X43_Y15_N26
\ALUCOMP|Add0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~47_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux16~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux16~2_combout\,
	combout => \ALUCOMP|Add0~47_combout\);

-- Location: LCCOMB_X42_Y17_N14
\ALUCOMP|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~50_combout\ = ((\CONTROLU|Equal0~0_combout\ & !\rst~combout\)) # (!\regB|dt_out\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(16),
	datac => \CONTROLU|Equal0~0_combout\,
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~50_combout\);

-- Location: LCCOMB_X42_Y17_N12
\ALUCOMP|Add0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~51_combout\ = \ALUCONTRL|op\(2) $ (((!\ALUCOMP|Add0~50_combout\ & ((\CONTROLU|ALUsrcB[1]~2_combout\) # (\rst~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB[1]~2_combout\,
	datab => \ALUCOMP|Add0~50_combout\,
	datac => \ALUCONTRL|op\(2),
	datad => \rst~combout\,
	combout => \ALUCOMP|Add0~51_combout\);

-- Location: LCCOMB_X45_Y15_N6
\ALUCOMP|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux15~0_combout\ = (\MUXA|salida[16]~16_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXB|Mux15~0_combout\ & !\ALUCOMP|Mux27~1_combout\)))) # (!\MUXA|salida[16]~16_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXB|Mux15~0_combout\) # 
-- (\ALUCOMP|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[16]~16_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \MUXB|Mux15~0_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux15~0_combout\);

-- Location: LCCOMB_X39_Y15_N10
\ALUCOMP|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~54_combout\ = ((!\rst~combout\ & \CONTROLU|Equal0~0_combout\)) # (!\regB|dt_out\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(17),
	datab => \rst~combout\,
	datad => \CONTROLU|Equal0~0_combout\,
	combout => \ALUCOMP|Add0~54_combout\);

-- Location: LCCOMB_X39_Y15_N4
\ALUCOMP|Add0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~55_combout\ = \ALUCONTRL|op\(2) $ (((!\ALUCOMP|Add0~54_combout\ & ((\rst~combout\) # (\CONTROLU|ALUsrcB[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~54_combout\,
	datab => \rst~combout\,
	datac => \CONTROLU|ALUsrcB[1]~2_combout\,
	datad => \ALUCONTRL|op\(2),
	combout => \ALUCOMP|Add0~55_combout\);

-- Location: LCCOMB_X45_Y15_N12
\ALUCOMP|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux13~0_combout\ = (\MUXA|salida[18]~14_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXB|Mux13~0_combout\ & !\ALUCOMP|Mux27~1_combout\)))) # (!\MUXA|salida[18]~14_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXB|Mux13~0_combout\) # 
-- (\ALUCOMP|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[18]~14_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \MUXB|Mux13~0_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux13~0_combout\);

-- Location: LCCOMB_X43_Y13_N4
\ALUCOMP|Add0~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~64_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux11~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux11~0_combout\,
	combout => \ALUCOMP|Add0~64_combout\);

-- Location: LCCOMB_X43_Y15_N6
\ALUCOMP|Add0~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~67_combout\ = \MUXB|Mux10~0_combout\ $ (\ALUCONTRL|op\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXB|Mux10~0_combout\,
	datac => \ALUCONTRL|op\(2),
	combout => \ALUCOMP|Add0~67_combout\);

-- Location: LCCOMB_X40_Y15_N30
\ALUCOMP|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux9~0_combout\ = (\MUXB|Mux9~0_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((!\ALUCOMP|Mux27~1_combout\ & \MUXA|salida[22]~10_combout\)))) # (!\MUXB|Mux9~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Mux27~1_combout\) # 
-- (\MUXA|salida[22]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux9~0_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Mux27~1_combout\,
	datad => \MUXA|salida[22]~10_combout\,
	combout => \ALUCOMP|Mux9~0_combout\);

-- Location: LCCOMB_X42_Y14_N24
\ALUCOMP|Add0~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~73_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux8~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux8~0_combout\,
	combout => \ALUCOMP|Add0~73_combout\);

-- Location: LCCOMB_X42_Y14_N20
\ALUCOMP|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux8~1_combout\ = (\MUXA|salida[23]~9_combout\ & ((\MUXB|Mux8~0_combout\) # ((!\ALUCOMP|Mux27~3_combout\ & \ALUCONTRL|op[0]~1_combout\)))) # (!\MUXA|salida[23]~9_combout\ & (\MUXB|Mux8~0_combout\ & (!\ALUCOMP|Mux27~3_combout\ & 
-- \ALUCONTRL|op[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[23]~9_combout\,
	datab => \MUXB|Mux8~0_combout\,
	datac => \ALUCOMP|Mux27~3_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux8~1_combout\);

-- Location: LCCOMB_X42_Y17_N20
\ALUCOMP|Add0~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~76_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux7~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux7~0_combout\,
	combout => \ALUCOMP|Add0~76_combout\);

-- Location: LCCOMB_X45_Y18_N24
\ALUCOMP|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux7~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\MUXA|salida[24]~8_combout\) # ((\MUXB|Mux7~0_combout\) # (\ALUCOMP|Mux27~1_combout\)))) # (!\ALUCONTRL|op[0]~1_combout\ & (\MUXA|salida[24]~8_combout\ & (\MUXB|Mux7~0_combout\ & 
-- !\ALUCOMP|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \MUXA|salida[24]~8_combout\,
	datac => \MUXB|Mux7~0_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux7~0_combout\);

-- Location: LCCOMB_X42_Y17_N10
\ALUCOMP|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux5~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Mux27~1_combout\) # ((\MUXA|salida[26]~6_combout\) # (\MUXB|Mux5~0_combout\)))) # (!\ALUCONTRL|op[0]~1_combout\ & (!\ALUCOMP|Mux27~1_combout\ & (\MUXA|salida[26]~6_combout\ & 
-- \MUXB|Mux5~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \ALUCOMP|Mux27~1_combout\,
	datac => \MUXA|salida[26]~6_combout\,
	datad => \MUXB|Mux5~0_combout\,
	combout => \ALUCOMP|Mux5~0_combout\);

-- Location: LCCOMB_X45_Y14_N12
\ALUCOMP|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux2~1_combout\ = (\MUXB|Mux2~0_combout\ & ((\MUXA|salida[29]~3_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux27~3_combout\)))) # (!\MUXB|Mux2~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (!\ALUCOMP|Mux27~3_combout\ & 
-- \MUXA|salida[29]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \MUXB|Mux2~0_combout\,
	datac => \ALUCOMP|Mux27~3_combout\,
	datad => \MUXA|salida[29]~3_combout\,
	combout => \ALUCOMP|Mux2~1_combout\);

-- Location: LCFF_X39_Y13_N13
\MDR|dt_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(2));

-- Location: LCFF_X43_Y18_N5
\regALU|dt_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux19~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(12));

-- Location: LCFF_X45_Y15_N3
\regALU|dt_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux9~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(22));

-- Location: LCFF_X38_Y16_N7
\MDR|dt_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(29));

-- Location: LCCOMB_X37_Y16_N4
\CONTROLU|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~6_combout\ = (!\NEWST|CS\(2) & (\NEWST|CS\(0) & (!\NEWST|CS\(1) & \NEWST|CS\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(2),
	datab => \NEWST|CS\(0),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(3),
	combout => \CONTROLU|Equal0~6_combout\);

-- Location: LCCOMB_X45_Y16_N16
\JUMPMUX|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux28~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|func_out\(1))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\CONTROLU|ALUop[0]~0_combout\ & \regALU|dt_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|func_out\(1),
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \regALU|dt_out\(3),
	combout => \JUMPMUX|Mux28~0_combout\);

-- Location: LCCOMB_X42_Y18_N4
\JUMPMUX|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux24~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(5))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & (\regALU|dt_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \regALU|dt_out\(7),
	datad => \INSTREG|jump_out\(5),
	combout => \JUMPMUX|Mux24~0_combout\);

-- Location: LCCOMB_X43_Y18_N20
\JUMPMUX|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux21~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(8))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & ((\regALU|dt_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \INSTREG|jump_out\(8),
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \regALU|dt_out\(10),
	combout => \JUMPMUX|Mux21~0_combout\);

-- Location: LCCOMB_X44_Y19_N12
\JUMPMUX|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux20~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(9))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & ((\regALU|dt_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \INSTREG|jump_out\(9),
	datad => \regALU|dt_out\(11),
	combout => \JUMPMUX|Mux20~0_combout\);

-- Location: LCCOMB_X42_Y18_N6
\JUMPMUX|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux14~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(15))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(17) & ((\CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(17),
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \INSTREG|jump_out\(15),
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux14~0_combout\);

-- Location: LCCOMB_X40_Y18_N4
\JUMPMUX|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux11~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(18))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & ((\regALU|dt_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \INSTREG|jump_out\(18),
	datad => \regALU|dt_out\(20),
	combout => \JUMPMUX|Mux11~0_combout\);

-- Location: LCCOMB_X42_Y18_N16
\JUMPMUX|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux10~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|jump_out\(19))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\regALU|dt_out\(21) & \CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(19),
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \regALU|dt_out\(21),
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux10~0_combout\);

-- Location: LCCOMB_X42_Y18_N26
\JUMPMUX|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux9~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(20))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(22) & ((\CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(22),
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \INSTREG|jump_out\(20),
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux9~0_combout\);

-- Location: LCFF_X46_Y18_N17
\INSTREG|jump_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(24),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(24));

-- Location: LCCOMB_X46_Y18_N16
\JUMPMUX|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux5~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(24))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(26) & ((\CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \regALU|dt_out\(26),
	datac => \INSTREG|jump_out\(24),
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux5~0_combout\);

-- Location: LCCOMB_X44_Y14_N8
\JUMPMUX|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux3~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\PROGCOUNT|addr_out\(28))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(28) & (\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(28),
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \PROGCOUNT|addr_out\(28),
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux3~0_combout\);

-- Location: LCCOMB_X45_Y14_N26
\JUMPMUX|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux2~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\PROGCOUNT|addr_out\(29))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\CONTROLU|ALUop[0]~0_combout\ & \regALU|dt_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(29),
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \regALU|dt_out\(29),
	combout => \JUMPMUX|Mux2~0_combout\);

-- Location: LCCOMB_X45_Y16_N2
\ADDRDEC|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADDRDEC|Equal0~0_combout\ = (\regALU|dt_out\(1)) # ((\regALU|dt_out\(3)) # ((\regALU|dt_out\(2)) # (\regALU|dt_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(1),
	datab => \regALU|dt_out\(3),
	datac => \regALU|dt_out\(2),
	datad => \regALU|dt_out\(0),
	combout => \ADDRDEC|Equal0~0_combout\);

-- Location: LCCOMB_X44_Y17_N24
\ADDRDEC|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADDRDEC|Equal0~6_combout\ = (\regALU|dt_out\(23)) # ((\regALU|dt_out\(20)) # ((\regALU|dt_out\(22)) # (\regALU|dt_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(23),
	datab => \regALU|dt_out\(20),
	datac => \regALU|dt_out\(22),
	datad => \regALU|dt_out\(21),
	combout => \ADDRDEC|Equal0~6_combout\);

-- Location: LCFF_X42_Y15_N25
\REGFILE|MEM~260\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[0]~0_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~260_regout\);

-- Location: LCFF_X38_Y14_N5
\REGFILE|MEM~68\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~623_combout\,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~68_regout\);

-- Location: LCFF_X38_Y14_N15
\REGFILE|MEM~36\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~624_combout\,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~36_regout\);

-- Location: LCCOMB_X39_Y14_N16
\REGFILE|MEM~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~294_combout\ = (\INSTREG|jump_out\(16) & (((\INSTREG|jump_out\(17)) # (!\REGFILE|MEM~68_regout\)))) # (!\INSTREG|jump_out\(16) & (!\REGFILE|MEM~36_regout\ & ((!\INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~36_regout\,
	datab => \REGFILE|MEM~68_regout\,
	datac => \INSTREG|jump_out\(16),
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~294_combout\);

-- Location: LCFF_X46_Y14_N17
\REGFILE|MEM~197\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~197feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~197_regout\);

-- Location: LCFF_X42_Y13_N13
\REGFILE|MEM~37\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MUXMemReg|salida[1]~1_combout\,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~37_regout\);

-- Location: LCCOMB_X40_Y13_N22
\REGFILE|MEM~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~299_combout\ = (\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17)) # ((\REGFILE|MEM~69_regout\)))) # (!\INSTREG|jump_out\(16) & (!\INSTREG|jump_out\(17) & (\REGFILE|MEM~37_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~37_regout\,
	datad => \REGFILE|MEM~69_regout\,
	combout => \REGFILE|MEM~299_combout\);

-- Location: LCFF_X40_Y13_N17
\REGFILE|MEM~133\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~626_combout\,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~133_regout\);

-- Location: LCCOMB_X40_Y13_N8
\REGFILE|MEM~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~300_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~299_combout\ & (!\REGFILE|MEM~133_regout\)) # (!\REGFILE|MEM~299_combout\ & ((\REGFILE|MEM~101_regout\))))) # (!\INSTREG|jump_out\(17) & (((\REGFILE|MEM~299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~133_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~101_regout\,
	datad => \REGFILE|MEM~299_combout\,
	combout => \REGFILE|MEM~300_combout\);

-- Location: LCFF_X42_Y13_N23
\REGFILE|MEM~38\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MUXMemReg|salida[2]~2_combout\,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~38_regout\);

-- Location: LCFF_X40_Y13_N13
\REGFILE|MEM~134\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~627_combout\,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~134_regout\);

-- Location: LCFF_X40_Y13_N7
\REGFILE|MEM~103\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[3]~3_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~103_regout\);

-- Location: LCFF_X42_Y13_N1
\REGFILE|MEM~71\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[3]~3_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~71_regout\);

-- Location: LCFF_X42_Y13_N19
\REGFILE|MEM~39\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[3]~3_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~39_regout\);

-- Location: LCCOMB_X42_Y13_N0
\REGFILE|MEM~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~309_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & ((\REGFILE|MEM~71_regout\))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~39_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~39_regout\,
	datac => \REGFILE|MEM~71_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~309_combout\);

-- Location: LCFF_X40_Y13_N1
\REGFILE|MEM~135\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MUXMemReg|salida[3]~3_combout\,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~135_regout\);

-- Location: LCCOMB_X40_Y13_N6
\REGFILE|MEM~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~310_combout\ = (\REGFILE|MEM~309_combout\ & ((\REGFILE|MEM~135_regout\) # ((!\INSTREG|jump_out\(17))))) # (!\REGFILE|MEM~309_combout\ & (((\REGFILE|MEM~103_regout\ & \INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~309_combout\,
	datab => \REGFILE|MEM~135_regout\,
	datac => \REGFILE|MEM~103_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~310_combout\);

-- Location: LCFF_X42_Y13_N5
\REGFILE|MEM~72\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[4]~4_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~72_regout\);

-- Location: LCFF_X42_Y13_N11
\REGFILE|MEM~40\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[4]~4_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~40_regout\);

-- Location: LCCOMB_X42_Y13_N4
\REGFILE|MEM~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~314_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & ((\REGFILE|MEM~72_regout\))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~40_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~40_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~72_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~314_combout\);

-- Location: LCCOMB_X40_Y13_N4
\REGFILE|MEM~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~315_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~314_combout\ & ((\REGFILE|MEM~136_regout\))) # (!\REGFILE|MEM~314_combout\ & (\REGFILE|MEM~104_regout\)))) # (!\INSTREG|jump_out\(17) & (\REGFILE|MEM~314_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~314_combout\,
	datac => \REGFILE|MEM~104_regout\,
	datad => \REGFILE|MEM~136_regout\,
	combout => \REGFILE|MEM~315_combout\);

-- Location: LCFF_X47_Y14_N5
\REGFILE|MEM~233\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[5]~5_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~233_regout\);

-- Location: LCFF_X47_Y14_N27
\REGFILE|MEM~169\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[5]~5_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~169_regout\);

-- Location: LCCOMB_X47_Y14_N4
\REGFILE|MEM~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~317_combout\ = (\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16)) # ((\REGFILE|MEM~233_regout\)))) # (!\INSTREG|jump_out\(17) & (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~169_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~233_regout\,
	datad => \REGFILE|MEM~169_regout\,
	combout => \REGFILE|MEM~317_combout\);

-- Location: LCFF_X42_Y13_N29
\REGFILE|MEM~74\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~74_regout\);

-- Location: LCFF_X42_Y13_N3
\REGFILE|MEM~42\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~42_regout\);

-- Location: LCCOMB_X42_Y13_N28
\REGFILE|MEM~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~324_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & ((\REGFILE|MEM~74_regout\))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~42_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~42_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~74_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~324_combout\);

-- Location: LCFF_X47_Y14_N17
\REGFILE|MEM~235\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[7]~7_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~235_regout\);

-- Location: LCCOMB_X47_Y14_N16
\REGFILE|MEM~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~327_combout\ = (\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16)) # ((\REGFILE|MEM~235_regout\)))) # (!\INSTREG|jump_out\(17) & (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~171_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~235_regout\,
	datad => \REGFILE|MEM~171_regout\,
	combout => \REGFILE|MEM~327_combout\);

-- Location: LCFF_X42_Y13_N21
\REGFILE|MEM~75\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[7]~7_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~75_regout\);

-- Location: LCFF_X42_Y13_N7
\REGFILE|MEM~43\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[7]~7_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~43_regout\);

-- Location: LCCOMB_X42_Y13_N20
\REGFILE|MEM~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~329_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & ((\REGFILE|MEM~75_regout\))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~43_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~43_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~75_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~329_combout\);

-- Location: LCCOMB_X40_Y17_N16
\REGFILE|MEM~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~330_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~329_combout\ & (\REGFILE|MEM~139_regout\)) # (!\REGFILE|MEM~329_combout\ & ((\REGFILE|MEM~107_regout\))))) # (!\INSTREG|jump_out\(17) & (((\REGFILE|MEM~329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~139_regout\,
	datac => \REGFILE|MEM~107_regout\,
	datad => \REGFILE|MEM~329_combout\,
	combout => \REGFILE|MEM~330_combout\);

-- Location: LCFF_X39_Y17_N29
\REGFILE|MEM~76\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[8]~8_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~76_regout\);

-- Location: LCFF_X39_Y17_N27
\REGFILE|MEM~44\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[8]~8_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~44_regout\);

-- Location: LCCOMB_X39_Y17_N28
\REGFILE|MEM~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~334_combout\ = (\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17)) # ((\REGFILE|MEM~76_regout\)))) # (!\INSTREG|jump_out\(16) & (!\INSTREG|jump_out\(17) & ((\REGFILE|MEM~44_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~76_regout\,
	datad => \REGFILE|MEM~44_regout\,
	combout => \REGFILE|MEM~334_combout\);

-- Location: LCFF_X45_Y17_N1
\REGFILE|MEM~237\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[9]~9_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~237_regout\);

-- Location: LCFF_X45_Y17_N7
\REGFILE|MEM~173\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[9]~9_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~173_regout\);

-- Location: LCCOMB_X45_Y17_N6
\REGFILE|MEM~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~337_combout\ = (\INSTREG|jump_out\(16) & (\INSTREG|jump_out\(17))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & ((\REGFILE|MEM~237_regout\))) # (!\INSTREG|jump_out\(17) & (\REGFILE|MEM~173_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~173_regout\,
	datad => \REGFILE|MEM~237_regout\,
	combout => \REGFILE|MEM~337_combout\);

-- Location: LCFF_X39_Y17_N13
\REGFILE|MEM~77\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[9]~9_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~77_regout\);

-- Location: LCFF_X47_Y15_N17
\REGFILE|MEM~238\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[10]~10_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~238_regout\);

-- Location: LCFF_X39_Y17_N17
\REGFILE|MEM~78\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[10]~10_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~78_regout\);

-- Location: LCFF_X45_Y19_N13
\REGFILE|MEM~207\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[11]~11_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~207_regout\);

-- Location: LCFF_X46_Y19_N9
\REGFILE|MEM~240\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[12]~12_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~240_regout\);

-- Location: LCFF_X46_Y19_N31
\REGFILE|MEM~176\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[12]~12_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~176_regout\);

-- Location: LCCOMB_X46_Y19_N30
\REGFILE|MEM~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~352_combout\ = (\INSTREG|jump_out\(16) & (((\INSTREG|jump_out\(17))))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & (\REGFILE|MEM~240_regout\)) # (!\INSTREG|jump_out\(17) & ((\REGFILE|MEM~176_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~240_regout\,
	datac => \REGFILE|MEM~176_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~352_combout\);

-- Location: LCFF_X39_Y17_N5
\REGFILE|MEM~80\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[12]~12_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~80_regout\);

-- Location: LCFF_X39_Y17_N23
\REGFILE|MEM~48\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[12]~12_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~48_regout\);

-- Location: LCCOMB_X39_Y17_N4
\REGFILE|MEM~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~354_combout\ = (\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17)) # ((\REGFILE|MEM~80_regout\)))) # (!\INSTREG|jump_out\(16) & (!\INSTREG|jump_out\(17) & ((\REGFILE|MEM~48_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~80_regout\,
	datad => \REGFILE|MEM~48_regout\,
	combout => \REGFILE|MEM~354_combout\);

-- Location: LCFF_X46_Y15_N21
\REGFILE|MEM~211\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~211feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~211_regout\);

-- Location: LCFF_X37_Y18_N5
\REGFILE|MEM~83\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~83feeder_combout\,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~83_regout\);

-- Location: LCFF_X38_Y18_N29
\REGFILE|MEM~51\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[15]~15_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~51_regout\);

-- Location: LCCOMB_X38_Y18_N28
\REGFILE|MEM~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~369_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & (\REGFILE|MEM~83_regout\)) # (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~51_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~83_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~51_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~369_combout\);

-- Location: LCCOMB_X47_Y15_N26
\REGFILE|MEM~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~372_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~244_regout\) # ((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & (((\REGFILE|MEM~180_regout\ & !\INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~244_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~180_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~372_combout\);

-- Location: LCFF_X37_Y18_N13
\REGFILE|MEM~85\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[17]~17_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~85_regout\);

-- Location: LCFF_X38_Y18_N9
\REGFILE|MEM~53\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[17]~17_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~53_regout\);

-- Location: LCCOMB_X38_Y18_N8
\REGFILE|MEM~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~379_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & (\REGFILE|MEM~85_regout\)) # (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~53_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~85_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~53_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~379_combout\);

-- Location: LCFF_X47_Y15_N21
\REGFILE|MEM~246\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[18]~18_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~246_regout\);

-- Location: LCFF_X38_Y18_N31
\REGFILE|MEM~86\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[18]~18_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~86_regout\);

-- Location: LCFF_X38_Y18_N21
\REGFILE|MEM~54\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[18]~18_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~54_regout\);

-- Location: LCCOMB_X38_Y18_N30
\REGFILE|MEM~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~384_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & ((\REGFILE|MEM~86_regout\))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~54_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~54_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~86_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~384_combout\);

-- Location: LCFF_X47_Y15_N7
\REGFILE|MEM~183\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[19]~19_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~183_regout\);

-- Location: LCFF_X37_Y18_N11
\REGFILE|MEM~88\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[20]~20_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~88_regout\);

-- Location: LCFF_X37_Y18_N17
\REGFILE|MEM~89\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~89feeder_combout\,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~89_regout\);

-- Location: LCFF_X37_Y18_N31
\REGFILE|MEM~90\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~90feeder_combout\,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~90_regout\);

-- Location: LCFF_X39_Y18_N27
\REGFILE|MEM~154\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[22]~22_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~154_regout\);

-- Location: LCFF_X37_Y18_N25
\REGFILE|MEM~91\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[23]~23_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~91_regout\);

-- Location: LCFF_X38_Y18_N5
\REGFILE|MEM~59\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[23]~23_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~59_regout\);

-- Location: LCCOMB_X38_Y18_N4
\REGFILE|MEM~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~409_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & (\REGFILE|MEM~91_regout\)) # (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~59_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~91_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~59_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~409_combout\);

-- Location: LCCOMB_X38_Y18_N14
\REGFILE|MEM~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~414_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & (\REGFILE|MEM~92_regout\)) # (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~60_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~92_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~60_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~414_combout\);

-- Location: LCFF_X45_Y17_N25
\REGFILE|MEM~253\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[25]~25_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~253_regout\);

-- Location: LCFF_X45_Y17_N15
\REGFILE|MEM~189\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[25]~25_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~189_regout\);

-- Location: LCCOMB_X45_Y17_N24
\REGFILE|MEM~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~417_combout\ = (\INSTREG|jump_out\(16) & (\INSTREG|jump_out\(17))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & (\REGFILE|MEM~253_regout\)) # (!\INSTREG|jump_out\(17) & ((\REGFILE|MEM~189_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~253_regout\,
	datad => \REGFILE|MEM~189_regout\,
	combout => \REGFILE|MEM~417_combout\);

-- Location: LCFF_X38_Y18_N3
\REGFILE|MEM~61\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[25]~25_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~61_regout\);

-- Location: LCFF_X46_Y19_N1
\REGFILE|MEM~254\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[26]~26_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~254_regout\);

-- Location: LCFF_X46_Y19_N27
\REGFILE|MEM~190\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[26]~26_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~190_regout\);

-- Location: LCCOMB_X46_Y19_N26
\REGFILE|MEM~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~422_combout\ = (\INSTREG|jump_out\(16) & (\INSTREG|jump_out\(17))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & ((\REGFILE|MEM~254_regout\))) # (!\INSTREG|jump_out\(17) & (\REGFILE|MEM~190_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~190_regout\,
	datad => \REGFILE|MEM~254_regout\,
	combout => \REGFILE|MEM~422_combout\);

-- Location: LCFF_X46_Y19_N21
\REGFILE|MEM~256\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[28]~28_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~256_regout\);

-- Location: LCFF_X46_Y19_N19
\REGFILE|MEM~192\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[28]~28_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~192_regout\);

-- Location: LCCOMB_X46_Y19_N20
\REGFILE|MEM~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~432_combout\ = (\INSTREG|jump_out\(16) & (\INSTREG|jump_out\(17))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & (\REGFILE|MEM~256_regout\)) # (!\INSTREG|jump_out\(17) & ((\REGFILE|MEM~192_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~256_regout\,
	datad => \REGFILE|MEM~192_regout\,
	combout => \REGFILE|MEM~432_combout\);

-- Location: LCFF_X45_Y13_N17
\REGFILE|MEM~257\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~257feeder_combout\,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~257_regout\);

-- Location: LCCOMB_X45_Y13_N0
\REGFILE|MEM~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~437_combout\ = (\INSTREG|jump_out\(16) & (((\INSTREG|jump_out\(17))))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & (\REGFILE|MEM~257_regout\)) # (!\INSTREG|jump_out\(17) & ((\REGFILE|MEM~193_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~257_regout\,
	datab => \INSTREG|jump_out\(16),
	datac => \INSTREG|jump_out\(17),
	datad => \REGFILE|MEM~193_regout\,
	combout => \REGFILE|MEM~437_combout\);

-- Location: LCFF_X45_Y13_N11
\REGFILE|MEM~258\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[30]~30_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~258_regout\);

-- Location: LCFF_X45_Y13_N25
\REGFILE|MEM~194\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[30]~30_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~194_regout\);

-- Location: LCCOMB_X45_Y13_N24
\REGFILE|MEM~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~442_combout\ = (\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16)) # ((\REGFILE|MEM~258_regout\)))) # (!\INSTREG|jump_out\(17) & (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~194_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~194_regout\,
	datad => \REGFILE|MEM~258_regout\,
	combout => \REGFILE|MEM~442_combout\);

-- Location: LCFF_X39_Y17_N25
\REGFILE|MEM~98\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[30]~30_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~98_regout\);

-- Location: LCCOMB_X39_Y17_N24
\REGFILE|MEM~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~444_combout\ = (\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17)) # ((\REGFILE|MEM~98_regout\)))) # (!\INSTREG|jump_out\(16) & (!\INSTREG|jump_out\(17) & ((\REGFILE|MEM~66_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~98_regout\,
	datad => \REGFILE|MEM~66_regout\,
	combout => \REGFILE|MEM~444_combout\);

-- Location: LCCOMB_X38_Y18_N10
\REGFILE|MEM~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~449_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & (\REGFILE|MEM~99_regout\)) # (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~67_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~99_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~67_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~449_combout\);

-- Location: LCFF_X31_Y15_N29
\MEM|MEM~228\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(0),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~228_regout\);

-- Location: LCFF_X31_Y15_N11
\MEM|MEM~164\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(0),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~164_regout\);

-- Location: LCCOMB_X31_Y15_N10
\MEM|MEM~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~292_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~228_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~164_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~228_regout\,
	datac => \MEM|MEM~164_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~292_combout\);

-- Location: LCFF_X32_Y14_N13
\MEM|MEM~68\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(0),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~68_regout\);

-- Location: LCFF_X31_Y15_N17
\MEM|MEM~229\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~229_regout\);

-- Location: LCFF_X31_Y15_N31
\MEM|MEM~165\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~460_combout\,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~165_regout\);

-- Location: LCCOMB_X31_Y15_N16
\MEM|MEM~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~297_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~229_regout\) # (\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (!\MEM|MEM~165_regout\ & ((!\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~165_regout\,
	datac => \MEM|MEM~229_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~297_combout\);

-- Location: LCFF_X32_Y14_N25
\MEM|MEM~69\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~69_regout\);

-- Location: LCFF_X33_Y15_N17
\MEM|MEM~198\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~198_regout\);

-- Location: LCFF_X32_Y14_N1
\MEM|MEM~70\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~70_regout\);

-- Location: LCFF_X31_Y15_N13
\MEM|MEM~231\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(3),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~231_regout\);

-- Location: LCFF_X31_Y15_N3
\MEM|MEM~167\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~461_combout\,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~167_regout\);

-- Location: LCCOMB_X31_Y15_N12
\MEM|MEM~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~307_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~231_regout\))) # (!\MUXPC|salida[1]~1_combout\ & (!\MEM|MEM~167_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~167_regout\,
	datac => \MEM|MEM~231_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~307_combout\);

-- Location: LCFF_X33_Y14_N17
\MEM|MEM~103\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(3),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~103_regout\);

-- Location: LCFF_X32_Y14_N9
\MEM|MEM~71\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(3),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~71_regout\);

-- Location: LCFF_X33_Y15_N7
\MEM|MEM~200\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(4),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~200_regout\);

-- Location: LCFF_X32_Y14_N29
\MEM|MEM~72\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(4),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~72_regout\);

-- Location: LCFF_X31_Y15_N21
\MEM|MEM~233\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(5),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~233_regout\);

-- Location: LCFF_X31_Y15_N27
\MEM|MEM~169\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~462_combout\,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~169_regout\);

-- Location: LCCOMB_X31_Y15_N20
\MEM|MEM~317\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~317_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~233_regout\) # (\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (!\MEM|MEM~169_regout\ & ((!\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~169_regout\,
	datac => \MEM|MEM~233_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~317_combout\);

-- Location: LCFF_X32_Y14_N21
\MEM|MEM~73\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~463_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~73_regout\);

-- Location: LCFF_X31_Y15_N9
\MEM|MEM~234\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(6),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~234_regout\);

-- Location: LCFF_X31_Y15_N7
\MEM|MEM~170\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(6),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~170_regout\);

-- Location: LCCOMB_X31_Y15_N6
\MEM|MEM~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~322_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~234_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~170_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~234_regout\,
	datac => \MEM|MEM~170_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~322_combout\);

-- Location: LCFF_X32_Y14_N17
\MEM|MEM~74\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(6),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~74_regout\);

-- Location: LCFF_X33_Y15_N25
\MEM|MEM~203\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~203feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~203_regout\);

-- Location: LCFF_X31_Y15_N1
\MEM|MEM~235\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(7),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~235_regout\);

-- Location: LCFF_X31_Y15_N15
\MEM|MEM~171\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(7),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~171_regout\);

-- Location: LCCOMB_X31_Y15_N14
\MEM|MEM~327\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~327_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~235_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~171_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~235_regout\,
	datac => \MEM|MEM~171_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~327_combout\);

-- Location: LCFF_X32_Y15_N11
\MEM|MEM~267\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(7),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~267_regout\);

-- Location: LCCOMB_X32_Y15_N10
\MEM|MEM~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~328_combout\ = (\MEM|MEM~327_combout\ & (((\MEM|MEM~267_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~327_combout\ & (\MEM|MEM~203_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~327_combout\,
	datab => \MEM|MEM~203_regout\,
	datac => \MEM|MEM~267_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~328_combout\);

-- Location: LCFF_X34_Y14_N21
\MEM|MEM~75\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(7),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~75_regout\);

-- Location: LCFF_X33_Y15_N11
\MEM|MEM~204\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(8),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~204_regout\);

-- Location: LCFF_X35_Y14_N9
\MEM|MEM~108\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(8),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~108_regout\);

-- Location: LCFF_X34_Y14_N13
\MEM|MEM~76\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(8),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~76_regout\);

-- Location: LCFF_X31_Y16_N13
\MEM|MEM~237\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(9),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~237_regout\);

-- Location: LCFF_X31_Y16_N23
\MEM|MEM~173\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(9),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~173_regout\);

-- Location: LCCOMB_X31_Y16_N22
\MEM|MEM~337\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~337_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~237_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~173_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~237_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~173_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~337_combout\);

-- Location: LCFF_X35_Y14_N17
\MEM|MEM~109\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(9),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~109_regout\);

-- Location: LCFF_X34_Y14_N7
\MEM|MEM~45\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~464_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~45_regout\);

-- Location: LCFF_X33_Y15_N3
\MEM|MEM~206\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(10),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~206_regout\);

-- Location: LCFF_X35_Y14_N1
\MEM|MEM~110\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(10),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~110_regout\);

-- Location: LCFF_X34_Y14_N5
\MEM|MEM~78\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(10),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~78_regout\);

-- Location: LCFF_X34_Y14_N31
\MEM|MEM~46\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(10),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~46_regout\);

-- Location: LCCOMB_X34_Y14_N30
\MEM|MEM~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~344_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~78_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~46_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~78_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~46_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~344_combout\);

-- Location: LCFF_X35_Y14_N15
\MEM|MEM~142\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(10),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~142_regout\);

-- Location: LCCOMB_X35_Y14_N14
\MEM|MEM~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~345_combout\ = (\MEM|MEM~344_combout\ & (((\MEM|MEM~142_regout\) # (!\MUXPC|salida[1]~1_combout\)))) # (!\MEM|MEM~344_combout\ & (\MEM|MEM~110_regout\ & ((\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~344_combout\,
	datab => \MEM|MEM~110_regout\,
	datac => \MEM|MEM~142_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~345_combout\);

-- Location: LCFF_X31_Y16_N21
\MEM|MEM~239\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(11),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~239_regout\);

-- Location: LCFF_X31_Y16_N11
\MEM|MEM~175\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(11),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~175_regout\);

-- Location: LCCOMB_X31_Y16_N10
\MEM|MEM~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~347_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~239_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~175_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~239_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~175_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~347_combout\);

-- Location: LCFF_X35_Y14_N25
\MEM|MEM~111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(11),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~111_regout\);

-- Location: LCFF_X34_Y14_N25
\MEM|MEM~79\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~465_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~79_regout\);

-- Location: LCFF_X34_Y14_N19
\MEM|MEM~47\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(11),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~47_regout\);

-- Location: LCCOMB_X34_Y14_N18
\MEM|MEM~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~349_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (!\MEM|MEM~79_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~47_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~79_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~47_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~349_combout\);

-- Location: LCFF_X35_Y14_N23
\MEM|MEM~143\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(11),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~143_regout\);

-- Location: LCCOMB_X35_Y14_N22
\MEM|MEM~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~350_combout\ = (\MEM|MEM~349_combout\ & (((\MEM|MEM~143_regout\) # (!\MUXPC|salida[1]~1_combout\)))) # (!\MEM|MEM~349_combout\ & (\MEM|MEM~111_regout\ & ((\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~111_regout\,
	datab => \MEM|MEM~349_combout\,
	datac => \MEM|MEM~143_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~350_combout\);

-- Location: LCFF_X33_Y16_N5
\MEM|MEM~208\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~208feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~208_regout\);

-- Location: LCFF_X34_Y14_N17
\MEM|MEM~80\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(12),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~80_regout\);

-- Location: LCFF_X34_Y14_N11
\MEM|MEM~48\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(12),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~48_regout\);

-- Location: LCCOMB_X34_Y14_N10
\MEM|MEM~354\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~354_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~80_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~48_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~80_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~48_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~354_combout\);

-- Location: LCFF_X33_Y16_N7
\MEM|MEM~209\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~209feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~209_regout\);

-- Location: LCFF_X31_Y16_N1
\MEM|MEM~241\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(13),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~241_regout\);

-- Location: LCFF_X31_Y16_N31
\MEM|MEM~177\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~467_combout\,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~177_regout\);

-- Location: LCCOMB_X31_Y16_N0
\MEM|MEM~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~357_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\) # ((\MEM|MEM~241_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (!\MUXPC|salida[0]~0_combout\ & ((!\MEM|MEM~177_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~241_regout\,
	datad => \MEM|MEM~177_regout\,
	combout => \MEM|MEM~357_combout\);

-- Location: LCFF_X32_Y16_N15
\MEM|MEM~273\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(13),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~273_regout\);

-- Location: LCCOMB_X32_Y16_N14
\MEM|MEM~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~358_combout\ = (\MEM|MEM~357_combout\ & (((\MEM|MEM~273_regout\)) # (!\MUXPC|salida[0]~0_combout\))) # (!\MEM|MEM~357_combout\ & (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~209_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~357_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~273_regout\,
	datad => \MEM|MEM~209_regout\,
	combout => \MEM|MEM~358_combout\);

-- Location: LCFF_X34_Y14_N9
\MEM|MEM~81\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(13),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~81_regout\);

-- Location: LCFF_X34_Y14_N3
\MEM|MEM~49\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(13),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~49_regout\);

-- Location: LCCOMB_X34_Y14_N2
\MEM|MEM~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~359_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~81_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~49_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~81_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~49_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~359_combout\);

-- Location: LCFF_X31_Y16_N29
\MEM|MEM~242\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(14),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~242_regout\);

-- Location: LCFF_X31_Y16_N3
\MEM|MEM~178\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(14),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~178_regout\);

-- Location: LCCOMB_X31_Y16_N2
\MEM|MEM~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~362_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\) # ((\MEM|MEM~242_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~178_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~178_regout\,
	datad => \MEM|MEM~242_regout\,
	combout => \MEM|MEM~362_combout\);

-- Location: LCFF_X35_Y14_N13
\MEM|MEM~114\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(14),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~114_regout\);

-- Location: LCFF_X36_Y15_N13
\MEM|MEM~82\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(14),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~82_regout\);

-- Location: LCFF_X31_Y16_N25
\MEM|MEM~243\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(15),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~243_regout\);

-- Location: LCFF_X31_Y16_N15
\MEM|MEM~179\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(15),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~179_regout\);

-- Location: LCCOMB_X31_Y16_N14
\MEM|MEM~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~367_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\) # ((\MEM|MEM~243_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~179_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~179_regout\,
	datad => \MEM|MEM~243_regout\,
	combout => \MEM|MEM~367_combout\);

-- Location: LCFF_X35_Y14_N21
\MEM|MEM~115\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(15),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~115_regout\);

-- Location: LCFF_X36_Y17_N13
\MEM|MEM~84\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~469_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~84_regout\);

-- Location: LCFF_X38_Y15_N13
\MEM|MEM~117\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(17),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~117_regout\);

-- Location: LCFF_X36_Y15_N17
\MEM|MEM~85\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(17),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~85_regout\);

-- Location: LCFF_X36_Y15_N3
\MEM|MEM~53\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(17),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~53_regout\);

-- Location: LCCOMB_X36_Y15_N2
\MEM|MEM~379\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~379_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~85_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~53_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~85_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~53_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~379_combout\);

-- Location: LCFF_X35_Y15_N23
\MEM|MEM~149\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(17),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~149_regout\);

-- Location: LCCOMB_X35_Y15_N22
\MEM|MEM~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~380_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~379_combout\ & ((\MEM|MEM~149_regout\))) # (!\MEM|MEM~379_combout\ & (\MEM|MEM~117_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~117_regout\,
	datac => \MEM|MEM~149_regout\,
	datad => \MEM|MEM~379_combout\,
	combout => \MEM|MEM~380_combout\);

-- Location: LCFF_X35_Y17_N7
\MEM|MEM~118\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(18),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~118_regout\);

-- Location: LCFF_X32_Y14_N5
\MEM|MEM~86\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(18),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~86_regout\);

-- Location: LCFF_X32_Y14_N7
\MEM|MEM~54\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(18),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~54_regout\);

-- Location: LCCOMB_X32_Y14_N6
\MEM|MEM~384\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~384_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~86_regout\) # ((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~54_regout\ & !\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~86_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~54_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~384_combout\);

-- Location: LCFF_X35_Y15_N5
\MEM|MEM~150\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~471_combout\,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~150_regout\);

-- Location: LCCOMB_X35_Y17_N6
\MEM|MEM~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~385_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~384_combout\ & (!\MEM|MEM~150_regout\)) # (!\MEM|MEM~384_combout\ & ((\MEM|MEM~118_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~384_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~150_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~118_regout\,
	datad => \MEM|MEM~384_combout\,
	combout => \MEM|MEM~385_combout\);

-- Location: LCFF_X35_Y16_N7
\MEM|MEM~215\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(19),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~215_regout\);

-- Location: LCFF_X36_Y16_N25
\MEM|MEM~247\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(19),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~247_regout\);

-- Location: LCFF_X36_Y15_N25
\MEM|MEM~87\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(19),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~87_regout\);

-- Location: LCFF_X38_Y15_N21
\MEM|MEM~120\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(20),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~120_regout\);

-- Location: LCFF_X36_Y15_N29
\MEM|MEM~88\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(20),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~88_regout\);

-- Location: LCFF_X36_Y15_N31
\MEM|MEM~56\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(20),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~56_regout\);

-- Location: LCCOMB_X36_Y15_N30
\MEM|MEM~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~394_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\) # ((\MEM|MEM~88_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~56_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~56_regout\,
	datad => \MEM|MEM~88_regout\,
	combout => \MEM|MEM~394_combout\);

-- Location: LCFF_X35_Y15_N13
\MEM|MEM~152\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(20),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~152_regout\);

-- Location: LCCOMB_X35_Y15_N12
\MEM|MEM~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~395_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~394_combout\ & ((\MEM|MEM~152_regout\))) # (!\MEM|MEM~394_combout\ & (\MEM|MEM~120_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~120_regout\,
	datac => \MEM|MEM~152_regout\,
	datad => \MEM|MEM~394_combout\,
	combout => \MEM|MEM~395_combout\);

-- Location: LCFF_X33_Y15_N9
\MEM|MEM~217\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~217feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~217_regout\);

-- Location: LCFF_X38_Y15_N19
\MEM|MEM~121\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~472_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~121_regout\);

-- Location: LCFF_X34_Y14_N15
\MEM|MEM~57\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~473_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~57_regout\);

-- Location: LCFF_X33_Y15_N15
\MEM|MEM~218\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(22),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~218_regout\);

-- Location: LCFF_X37_Y17_N29
\MEM|MEM~91\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~91feeder_combout\,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~91_regout\);

-- Location: LCFF_X32_Y17_N13
\MEM|MEM~252\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(24),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~252_regout\);

-- Location: LCFF_X34_Y17_N29
\MEM|MEM~124\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(24),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~124_regout\);

-- Location: LCFF_X36_Y15_N21
\MEM|MEM~92\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(24),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~92_regout\);

-- Location: LCFF_X34_Y17_N9
\MEM|MEM~125\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(25),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~125_regout\);

-- Location: LCFF_X34_Y17_N21
\MEM|MEM~126\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~480_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~126_regout\);

-- Location: LCFF_X36_Y17_N7
\MEM|MEM~62\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~481_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~62_regout\);

-- Location: LCFF_X34_Y15_N1
\MEM|MEM~287\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~287feeder_combout\,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~287_regout\);

-- Location: LCFF_X34_Y17_N17
\MEM|MEM~127\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MEM|MEM~483_combout\,
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~127_regout\);

-- Location: LCFF_X36_Y17_N17
\MEM|MEM~95\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(27),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~95_regout\);

-- Location: LCFF_X36_Y17_N11
\MEM|MEM~63\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~484_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~63_regout\);

-- Location: LCCOMB_X36_Y17_N16
\MEM|MEM~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~429_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~95_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (!\MEM|MEM~63_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~63_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~95_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~429_combout\);

-- Location: LCFF_X34_Y17_N11
\MEM|MEM~159\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~485_combout\,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~159_regout\);

-- Location: LCCOMB_X34_Y17_N16
\MEM|MEM~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~430_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~429_combout\ & (!\MEM|MEM~159_regout\)) # (!\MEM|MEM~429_combout\ & ((!\MEM|MEM~127_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~159_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~127_regout\,
	datad => \MEM|MEM~429_combout\,
	combout => \MEM|MEM~430_combout\);

-- Location: LCFF_X33_Y17_N13
\MEM|MEM~224\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(28),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~224_regout\);

-- Location: LCFF_X32_Y17_N25
\MEM|MEM~256\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(28),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~256_regout\);

-- Location: LCFF_X32_Y17_N7
\MEM|MEM~192\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(28),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~192_regout\);

-- Location: LCCOMB_X32_Y17_N6
\MEM|MEM~432\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~432_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~256_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~192_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~256_regout\,
	datac => \MEM|MEM~192_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~432_combout\);

-- Location: LCFF_X34_Y15_N7
\MEM|MEM~288\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(28),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~288_regout\);

-- Location: LCCOMB_X33_Y17_N12
\MEM|MEM~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~433_combout\ = (\MEM|MEM~432_combout\ & ((\MEM|MEM~288_regout\) # ((!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~432_combout\ & (((\MEM|MEM~224_regout\ & \MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~288_regout\,
	datab => \MEM|MEM~432_combout\,
	datac => \MEM|MEM~224_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~433_combout\);

-- Location: LCFF_X36_Y17_N25
\MEM|MEM~96\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(28),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~96_regout\);

-- Location: LCFF_X34_Y17_N7
\MEM|MEM~160\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(28),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~160_regout\);

-- Location: LCFF_X33_Y15_N1
\MEM|MEM~225\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(29),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~225_regout\);

-- Location: LCFF_X34_Y17_N25
\MEM|MEM~129\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~486_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~129_regout\);

-- Location: LCFF_X32_Y17_N21
\MEM|MEM~258\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(30),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~258_regout\);

-- Location: LCFF_X32_Y17_N31
\MEM|MEM~194\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(30),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~194_regout\);

-- Location: LCCOMB_X32_Y17_N30
\MEM|MEM~442\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~442_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~258_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~194_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~258_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~194_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~442_combout\);

-- Location: LCFF_X36_Y17_N1
\MEM|MEM~98\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(30),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~98_regout\);

-- Location: LCFF_X36_Y17_N27
\MEM|MEM~66\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(30),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~66_regout\);

-- Location: LCCOMB_X36_Y17_N26
\MEM|MEM~444\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~444_combout\ = (\MUXPC|salida[1]~1_combout\ & (\MUXPC|salida[0]~0_combout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~98_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~66_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~66_regout\,
	datad => \MEM|MEM~98_regout\,
	combout => \MEM|MEM~444_combout\);

-- Location: LCFF_X33_Y15_N23
\MEM|MEM~291\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(31),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~291_regout\);

-- Location: LCFF_X34_Y17_N15
\MEM|MEM~163\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~490_combout\,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~163_regout\);

-- Location: LCCOMB_X37_Y16_N30
\CONTROLU|nxt_st[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[1]~4_combout\ = (!\CONTROLU|Equal0~0_combout\ & !\rst~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \CONTROLU|Equal0~0_combout\,
	datad => \rst~combout\,
	combout => \CONTROLU|nxt_st[1]~4_combout\);

-- Location: LCCOMB_X43_Y18_N30
\PCwrite~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~2_combout\ = (!\ALUCOMP|Mux18~2_combout\ & (!\ALUCOMP|Mux20~2_combout\ & (!\ALUCOMP|Mux22~2_combout\ & !\ALUCOMP|Mux16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux18~2_combout\,
	datab => \ALUCOMP|Mux20~2_combout\,
	datac => \ALUCOMP|Mux22~2_combout\,
	datad => \ALUCOMP|Mux16~2_combout\,
	combout => \PCwrite~2_combout\);

-- Location: LCCOMB_X45_Y15_N10
\PCwrite~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~8_combout\ = (!\ALUCOMP|Mux13~2_combout\ & (!\ALUCOMP|Mux9~2_combout\ & (!\ALUCOMP|Mux11~2_combout\ & !\ALUCOMP|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux13~2_combout\,
	datab => \ALUCOMP|Mux9~2_combout\,
	datac => \ALUCOMP|Mux11~2_combout\,
	datad => \ALUCOMP|Mux15~2_combout\,
	combout => \PCwrite~8_combout\);

-- Location: LCCOMB_X39_Y14_N12
\REGFILE|MEM~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~454_combout\ = (\INSTREG|jump_out\(21) & (((\INSTREG|jump_out\(22)) # (!\REGFILE|MEM~68_regout\)))) # (!\INSTREG|jump_out\(21) & (!\REGFILE|MEM~36_regout\ & ((!\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~36_regout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~68_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~454_combout\);

-- Location: LCCOMB_X39_Y14_N14
\REGFILE|MEM~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~455_combout\ = (\REGFILE|MEM~454_combout\ & (((!\INSTREG|jump_out\(22)) # (!\REGFILE|MEM~132_regout\)))) # (!\REGFILE|MEM~454_combout\ & (!\REGFILE|MEM~100_regout\ & ((\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~454_combout\,
	datab => \REGFILE|MEM~100_regout\,
	datac => \REGFILE|MEM~132_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~455_combout\);

-- Location: LCCOMB_X46_Y19_N14
\REGFILE|MEM~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~457_combout\ = (\INSTREG|jump_out\(21) & (((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & (\REGFILE|MEM~259_regout\)) # (!\INSTREG|jump_out\(22) & ((\REGFILE|MEM~195_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~259_regout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~195_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~457_combout\);

-- Location: LCCOMB_X45_Y13_N2
\REGFILE|MEM~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~462_combout\ = (\INSTREG|jump_out\(21) & (((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & (\REGFILE|MEM~258_regout\)) # (!\INSTREG|jump_out\(22) & ((\REGFILE|MEM~194_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~258_regout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~194_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~462_combout\);

-- Location: LCCOMB_X42_Y13_N30
\REGFILE|MEM~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~469_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~97_regout\) # ((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~65_regout\ & !\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~97_regout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~65_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~469_combout\);

-- Location: LCCOMB_X40_Y17_N24
\REGFILE|MEM~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~470_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~469_combout\ & ((\REGFILE|MEM~161_regout\))) # (!\REGFILE|MEM~469_combout\ & (\REGFILE|MEM~129_regout\)))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~129_regout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~161_regout\,
	datad => \REGFILE|MEM~469_combout\,
	combout => \REGFILE|MEM~470_combout\);

-- Location: LCCOMB_X46_Y19_N18
\REGFILE|MEM~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~472_combout\ = (\INSTREG|jump_out\(21) & (((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & (\REGFILE|MEM~256_regout\)) # (!\INSTREG|jump_out\(22) & ((\REGFILE|MEM~192_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~256_regout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~192_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~472_combout\);

-- Location: LCCOMB_X44_Y13_N18
\REGFILE|MEM~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~473_combout\ = (\REGFILE|MEM~472_combout\ & (((\REGFILE|MEM~288_regout\) # (!\INSTREG|jump_out\(21))))) # (!\REGFILE|MEM~472_combout\ & (\REGFILE|MEM~224_regout\ & ((\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~224_regout\,
	datab => \REGFILE|MEM~472_combout\,
	datac => \REGFILE|MEM~288_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~473_combout\);

-- Location: LCCOMB_X40_Y19_N26
\REGFILE|MEM~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~474_combout\ = (\INSTREG|jump_out\(22) & (((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21) & ((\REGFILE|MEM~96_regout\))) # (!\INSTREG|jump_out\(21) & (\REGFILE|MEM~64_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \REGFILE|MEM~64_regout\,
	datac => \INSTREG|jump_out\(21),
	datad => \REGFILE|MEM~96_regout\,
	combout => \REGFILE|MEM~474_combout\);

-- Location: LCCOMB_X40_Y13_N28
\REGFILE|MEM~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~475_combout\ = (\REGFILE|MEM~474_combout\ & (((\REGFILE|MEM~160_regout\)) # (!\INSTREG|jump_out\(22)))) # (!\REGFILE|MEM~474_combout\ & (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~128_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~474_combout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~160_regout\,
	datad => \REGFILE|MEM~128_regout\,
	combout => \REGFILE|MEM~475_combout\);

-- Location: LCCOMB_X44_Y14_N6
\REGFILE|MEM~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~476_combout\ = (\INSTREG|jump_out\(23) & (\REGFILE|MEM~473_combout\)) # (!\INSTREG|jump_out\(23) & ((\REGFILE|MEM~475_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(23),
	datac => \REGFILE|MEM~473_combout\,
	datad => \REGFILE|MEM~475_combout\,
	combout => \REGFILE|MEM~476_combout\);

-- Location: LCCOMB_X40_Y19_N20
\REGFILE|MEM~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~479_combout\ = (\INSTREG|jump_out\(22) & (((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21) & ((\REGFILE|MEM~95_regout\))) # (!\INSTREG|jump_out\(21) & (\REGFILE|MEM~63_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \REGFILE|MEM~63_regout\,
	datac => \INSTREG|jump_out\(21),
	datad => \REGFILE|MEM~95_regout\,
	combout => \REGFILE|MEM~479_combout\);

-- Location: LCCOMB_X46_Y19_N0
\REGFILE|MEM~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~482_combout\ = (\INSTREG|jump_out\(21) & (\INSTREG|jump_out\(22))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & (\REGFILE|MEM~254_regout\)) # (!\INSTREG|jump_out\(22) & ((\REGFILE|MEM~190_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~254_regout\,
	datad => \REGFILE|MEM~190_regout\,
	combout => \REGFILE|MEM~482_combout\);

-- Location: LCCOMB_X45_Y17_N14
\REGFILE|MEM~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~487_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~253_regout\) # ((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~189_regout\ & !\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~253_regout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~189_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~487_combout\);

-- Location: LCCOMB_X38_Y18_N2
\REGFILE|MEM~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~489_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~93_regout\) # ((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~61_regout\ & !\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~93_regout\,
	datac => \REGFILE|MEM~61_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~489_combout\);

-- Location: LCCOMB_X37_Y18_N24
\REGFILE|MEM~499\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~499_combout\ = (\INSTREG|jump_out\(22) & (((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21) & ((\REGFILE|MEM~91_regout\))) # (!\INSTREG|jump_out\(21) & (\REGFILE|MEM~59_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~59_regout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~91_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~499_combout\);

-- Location: LCCOMB_X39_Y18_N2
\REGFILE|MEM~500\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~500_combout\ = (\REGFILE|MEM~499_combout\ & (((\REGFILE|MEM~155_regout\) # (!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~499_combout\ & (\REGFILE|MEM~123_regout\ & ((\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~123_regout\,
	datab => \REGFILE|MEM~499_combout\,
	datac => \REGFILE|MEM~155_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~500_combout\);

-- Location: LCCOMB_X45_Y17_N8
\REGFILE|MEM~502\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~502_combout\ = (\INSTREG|jump_out\(22) & (((\REGFILE|MEM~250_regout\) # (\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & (\REGFILE|MEM~186_regout\ & ((!\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~186_regout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~250_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~502_combout\);

-- Location: LCCOMB_X45_Y17_N20
\REGFILE|MEM~503\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~503_combout\ = (\REGFILE|MEM~502_combout\ & ((\REGFILE|MEM~282_regout\) # ((!\INSTREG|jump_out\(21))))) # (!\REGFILE|MEM~502_combout\ & (((\INSTREG|jump_out\(21) & \REGFILE|MEM~218_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~502_combout\,
	datab => \REGFILE|MEM~282_regout\,
	datac => \INSTREG|jump_out\(21),
	datad => \REGFILE|MEM~218_regout\,
	combout => \REGFILE|MEM~503_combout\);

-- Location: LCCOMB_X37_Y18_N8
\REGFILE|MEM~504\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~504_combout\ = (\INSTREG|jump_out\(22) & (((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21) & (\REGFILE|MEM~90_regout\)) # (!\INSTREG|jump_out\(21) & ((\REGFILE|MEM~58_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \REGFILE|MEM~90_regout\,
	datac => \REGFILE|MEM~58_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~504_combout\);

-- Location: LCCOMB_X39_Y18_N26
\REGFILE|MEM~505\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~505_combout\ = (\REGFILE|MEM~504_combout\ & (((\REGFILE|MEM~154_regout\) # (!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~504_combout\ & (\REGFILE|MEM~122_regout\ & ((\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~122_regout\,
	datab => \REGFILE|MEM~504_combout\,
	datac => \REGFILE|MEM~154_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~505_combout\);

-- Location: LCCOMB_X40_Y15_N26
\REGFILE|MEM~506\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~506_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~503_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~505_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~505_combout\,
	datac => \REGFILE|MEM~503_combout\,
	datad => \INSTREG|jump_out\(23),
	combout => \REGFILE|MEM~506_combout\);

-- Location: LCCOMB_X37_Y18_N22
\REGFILE|MEM~509\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~509_combout\ = (\INSTREG|jump_out\(22) & (((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21) & (\REGFILE|MEM~89_regout\)) # (!\INSTREG|jump_out\(21) & ((\REGFILE|MEM~57_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~89_regout\,
	datab => \REGFILE|MEM~57_regout\,
	datac => \INSTREG|jump_out\(22),
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~509_combout\);

-- Location: LCCOMB_X47_Y15_N6
\REGFILE|MEM~517\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~517_combout\ = (\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21)) # ((\REGFILE|MEM~247_regout\)))) # (!\INSTREG|jump_out\(22) & (!\INSTREG|jump_out\(21) & (\REGFILE|MEM~183_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~183_regout\,
	datad => \REGFILE|MEM~247_regout\,
	combout => \REGFILE|MEM~517_combout\);

-- Location: LCCOMB_X47_Y15_N8
\REGFILE|MEM~518\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~518_combout\ = (\REGFILE|MEM~517_combout\ & (((\REGFILE|MEM~279_regout\)) # (!\INSTREG|jump_out\(21)))) # (!\REGFILE|MEM~517_combout\ & (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~215_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~517_combout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~279_regout\,
	datad => \REGFILE|MEM~215_regout\,
	combout => \REGFILE|MEM~518_combout\);

-- Location: LCCOMB_X47_Y15_N20
\REGFILE|MEM~522\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~522_combout\ = (\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21)) # ((\REGFILE|MEM~246_regout\)))) # (!\INSTREG|jump_out\(22) & (!\INSTREG|jump_out\(21) & ((\REGFILE|MEM~182_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~246_regout\,
	datad => \REGFILE|MEM~182_regout\,
	combout => \REGFILE|MEM~522_combout\);

-- Location: LCCOMB_X38_Y18_N20
\REGFILE|MEM~524\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~524_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~86_regout\) # ((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~54_regout\ & !\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~86_regout\,
	datac => \REGFILE|MEM~54_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~524_combout\);

-- Location: LCCOMB_X47_Y15_N28
\REGFILE|MEM~527\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~527_combout\ = (\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21)) # ((\REGFILE|MEM~245_regout\)))) # (!\INSTREG|jump_out\(22) & (!\INSTREG|jump_out\(21) & ((\REGFILE|MEM~181_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~245_regout\,
	datad => \REGFILE|MEM~181_regout\,
	combout => \REGFILE|MEM~527_combout\);

-- Location: LCCOMB_X37_Y18_N6
\REGFILE|MEM~529\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~529_combout\ = (\INSTREG|jump_out\(22) & (((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21) & (\REGFILE|MEM~85_regout\)) # (!\INSTREG|jump_out\(21) & ((\REGFILE|MEM~53_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~85_regout\,
	datab => \REGFILE|MEM~53_regout\,
	datac => \INSTREG|jump_out\(22),
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~529_combout\);

-- Location: LCCOMB_X37_Y18_N0
\REGFILE|MEM~534\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~534_combout\ = (\INSTREG|jump_out\(22) & (((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21) & (\REGFILE|MEM~84_regout\)) # (!\INSTREG|jump_out\(21) & ((\REGFILE|MEM~52_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~84_regout\,
	datab => \REGFILE|MEM~52_regout\,
	datac => \INSTREG|jump_out\(22),
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~534_combout\);

-- Location: LCCOMB_X47_Y15_N4
\REGFILE|MEM~537\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~537_combout\ = (\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21)) # ((\REGFILE|MEM~243_regout\)))) # (!\INSTREG|jump_out\(22) & (!\INSTREG|jump_out\(21) & ((\REGFILE|MEM~179_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~243_regout\,
	datad => \REGFILE|MEM~179_regout\,
	combout => \REGFILE|MEM~537_combout\);

-- Location: LCCOMB_X46_Y15_N30
\REGFILE|MEM~538\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~538_combout\ = (\REGFILE|MEM~537_combout\ & ((\REGFILE|MEM~275_regout\) # ((!\INSTREG|jump_out\(21))))) # (!\REGFILE|MEM~537_combout\ & (((\REGFILE|MEM~211_regout\ & \INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~537_combout\,
	datab => \REGFILE|MEM~275_regout\,
	datac => \REGFILE|MEM~211_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~538_combout\);

-- Location: LCCOMB_X37_Y18_N26
\REGFILE|MEM~539\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~539_combout\ = (\INSTREG|jump_out\(22) & (((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21) & ((\REGFILE|MEM~83_regout\))) # (!\INSTREG|jump_out\(21) & (\REGFILE|MEM~51_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \REGFILE|MEM~51_regout\,
	datac => \REGFILE|MEM~83_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~539_combout\);

-- Location: LCCOMB_X38_Y17_N2
\REGFILE|MEM~540\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~540_combout\ = (\REGFILE|MEM~539_combout\ & (((\REGFILE|MEM~147_regout\) # (!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~539_combout\ & (\REGFILE|MEM~115_regout\ & ((\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~115_regout\,
	datab => \REGFILE|MEM~539_combout\,
	datac => \REGFILE|MEM~147_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~540_combout\);

-- Location: LCCOMB_X40_Y18_N6
\REGFILE|MEM~541\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~541_combout\ = (\INSTREG|jump_out\(23) & (\REGFILE|MEM~538_combout\)) # (!\INSTREG|jump_out\(23) & ((\REGFILE|MEM~540_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|jump_out\(23),
	datac => \REGFILE|MEM~538_combout\,
	datad => \REGFILE|MEM~540_combout\,
	combout => \REGFILE|MEM~541_combout\);

-- Location: LCCOMB_X46_Y19_N8
\REGFILE|MEM~552\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~552_combout\ = (\INSTREG|jump_out\(21) & (\INSTREG|jump_out\(22))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & (\REGFILE|MEM~240_regout\)) # (!\INSTREG|jump_out\(22) & ((\REGFILE|MEM~176_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~240_regout\,
	datad => \REGFILE|MEM~176_regout\,
	combout => \REGFILE|MEM~552_combout\);

-- Location: LCCOMB_X45_Y19_N20
\REGFILE|MEM~553\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~553_combout\ = (\REGFILE|MEM~552_combout\ & ((\REGFILE|MEM~272_regout\) # ((!\INSTREG|jump_out\(21))))) # (!\REGFILE|MEM~552_combout\ & (((\REGFILE|MEM~208_regout\ & \INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~272_regout\,
	datab => \REGFILE|MEM~208_regout\,
	datac => \REGFILE|MEM~552_combout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~553_combout\);

-- Location: LCCOMB_X39_Y17_N22
\REGFILE|MEM~554\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~554_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~80_regout\) # ((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~48_regout\ & !\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~80_regout\,
	datac => \REGFILE|MEM~48_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~554_combout\);

-- Location: LCCOMB_X38_Y17_N18
\REGFILE|MEM~555\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~555_combout\ = (\REGFILE|MEM~554_combout\ & (((\REGFILE|MEM~144_regout\) # (!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~554_combout\ & (\REGFILE|MEM~112_regout\ & ((\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~112_regout\,
	datab => \REGFILE|MEM~554_combout\,
	datac => \REGFILE|MEM~144_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~555_combout\);

-- Location: LCCOMB_X40_Y18_N20
\REGFILE|MEM~556\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~556_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~553_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~555_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~555_combout\,
	datab => \REGFILE|MEM~553_combout\,
	datad => \INSTREG|jump_out\(23),
	combout => \REGFILE|MEM~556_combout\);

-- Location: LCCOMB_X39_Y17_N18
\REGFILE|MEM~559\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~559_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~79_regout\) # ((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~47_regout\ & !\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~79_regout\,
	datac => \REGFILE|MEM~47_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~559_combout\);

-- Location: LCCOMB_X47_Y15_N14
\REGFILE|MEM~562\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~562_combout\ = (\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21)) # ((\REGFILE|MEM~238_regout\)))) # (!\INSTREG|jump_out\(22) & (!\INSTREG|jump_out\(21) & ((\REGFILE|MEM~174_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~238_regout\,
	datad => \REGFILE|MEM~174_regout\,
	combout => \REGFILE|MEM~562_combout\);

-- Location: LCCOMB_X46_Y15_N22
\REGFILE|MEM~563\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~563_combout\ = (\REGFILE|MEM~562_combout\ & (((\REGFILE|MEM~270_regout\) # (!\INSTREG|jump_out\(21))))) # (!\REGFILE|MEM~562_combout\ & (\REGFILE|MEM~206_regout\ & ((\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~206_regout\,
	datab => \REGFILE|MEM~562_combout\,
	datac => \REGFILE|MEM~270_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~563_combout\);

-- Location: LCCOMB_X39_Y17_N16
\REGFILE|MEM~564\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~564_combout\ = (\INSTREG|jump_out\(21) & (((\REGFILE|MEM~78_regout\) # (\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (\REGFILE|MEM~46_regout\ & ((!\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~46_regout\,
	datac => \REGFILE|MEM~78_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~564_combout\);

-- Location: LCCOMB_X40_Y17_N14
\REGFILE|MEM~565\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~565_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~564_combout\ & ((\REGFILE|MEM~142_regout\))) # (!\REGFILE|MEM~564_combout\ & (\REGFILE|MEM~110_regout\)))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~564_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~110_regout\,
	datab => \REGFILE|MEM~142_regout\,
	datac => \INSTREG|jump_out\(22),
	datad => \REGFILE|MEM~564_combout\,
	combout => \REGFILE|MEM~565_combout\);

-- Location: LCCOMB_X43_Y14_N20
\REGFILE|MEM~566\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~566_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~563_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~565_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~565_combout\,
	datac => \REGFILE|MEM~563_combout\,
	datad => \INSTREG|jump_out\(23),
	combout => \REGFILE|MEM~566_combout\);

-- Location: LCCOMB_X45_Y17_N30
\REGFILE|MEM~567\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~567_combout\ = (\INSTREG|jump_out\(21) & (((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & (\REGFILE|MEM~237_regout\)) # (!\INSTREG|jump_out\(22) & ((\REGFILE|MEM~173_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~237_regout\,
	datac => \INSTREG|jump_out\(22),
	datad => \REGFILE|MEM~173_regout\,
	combout => \REGFILE|MEM~567_combout\);

-- Location: LCCOMB_X39_Y17_N12
\REGFILE|MEM~569\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~569_combout\ = (\INSTREG|jump_out\(22) & (((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21) & ((\REGFILE|MEM~77_regout\))) # (!\INSTREG|jump_out\(21) & (\REGFILE|MEM~45_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \REGFILE|MEM~45_regout\,
	datac => \REGFILE|MEM~77_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~569_combout\);

-- Location: LCCOMB_X40_Y17_N28
\REGFILE|MEM~570\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~570_combout\ = (\REGFILE|MEM~569_combout\ & (((\REGFILE|MEM~141_regout\) # (!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~569_combout\ & (\REGFILE|MEM~109_regout\ & (\INSTREG|jump_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~569_combout\,
	datab => \REGFILE|MEM~109_regout\,
	datac => \INSTREG|jump_out\(22),
	datad => \REGFILE|MEM~141_regout\,
	combout => \REGFILE|MEM~570_combout\);

-- Location: LCCOMB_X39_Y17_N26
\REGFILE|MEM~574\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~574_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~76_regout\) # ((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~44_regout\ & !\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~76_regout\,
	datac => \REGFILE|MEM~44_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~574_combout\);

-- Location: LCCOMB_X42_Y13_N6
\REGFILE|MEM~579\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~579_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~75_regout\) # ((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~43_regout\ & !\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~75_regout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~43_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~579_combout\);

-- Location: LCCOMB_X47_Y14_N10
\REGFILE|MEM~582\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~582_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~234_regout\) # ((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~170_regout\ & !\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~234_regout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~170_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~582_combout\);

-- Location: LCCOMB_X42_Y13_N2
\REGFILE|MEM~584\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~584_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~74_regout\) # ((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~42_regout\ & !\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~74_regout\,
	datac => \REGFILE|MEM~42_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~584_combout\);

-- Location: LCCOMB_X43_Y13_N12
\REGFILE|MEM~585\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~585_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~584_combout\ & ((\REGFILE|MEM~138_regout\))) # (!\REGFILE|MEM~584_combout\ & (\REGFILE|MEM~106_regout\)))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~584_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~106_regout\,
	datab => \REGFILE|MEM~138_regout\,
	datac => \INSTREG|jump_out\(22),
	datad => \REGFILE|MEM~584_combout\,
	combout => \REGFILE|MEM~585_combout\);

-- Location: LCCOMB_X47_Y14_N26
\REGFILE|MEM~587\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~587_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~233_regout\) # ((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~169_regout\ & !\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~233_regout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~169_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~587_combout\);

-- Location: LCCOMB_X42_Y13_N14
\REGFILE|MEM~589\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~589_combout\ = (\INSTREG|jump_out\(22) & (((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21) & (\REGFILE|MEM~73_regout\)) # (!\INSTREG|jump_out\(21) & ((\REGFILE|MEM~41_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \REGFILE|MEM~73_regout\,
	datac => \REGFILE|MEM~41_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~589_combout\);

-- Location: LCCOMB_X42_Y13_N10
\REGFILE|MEM~594\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~594_combout\ = (\INSTREG|jump_out\(22) & (((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21) & (\REGFILE|MEM~72_regout\)) # (!\INSTREG|jump_out\(21) & ((\REGFILE|MEM~40_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \REGFILE|MEM~72_regout\,
	datac => \REGFILE|MEM~40_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~594_combout\);

-- Location: LCCOMB_X47_Y14_N14
\REGFILE|MEM~597\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~597_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~231_regout\) # ((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~167_regout\ & !\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~231_regout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~167_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~597_combout\);

-- Location: LCCOMB_X46_Y14_N14
\REGFILE|MEM~598\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~598_combout\ = (\REGFILE|MEM~597_combout\ & (((\REGFILE|MEM~263_regout\) # (!\INSTREG|jump_out\(21))))) # (!\REGFILE|MEM~597_combout\ & (\REGFILE|MEM~199_regout\ & ((\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~199_regout\,
	datab => \REGFILE|MEM~597_combout\,
	datac => \REGFILE|MEM~263_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~598_combout\);

-- Location: LCCOMB_X42_Y13_N18
\REGFILE|MEM~599\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~599_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~71_regout\) # ((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~39_regout\ & !\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~71_regout\,
	datac => \REGFILE|MEM~39_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~599_combout\);

-- Location: LCCOMB_X40_Y13_N20
\REGFILE|MEM~600\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~600_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~599_combout\ & ((\REGFILE|MEM~135_regout\))) # (!\REGFILE|MEM~599_combout\ & (\REGFILE|MEM~103_regout\)))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~103_regout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~599_combout\,
	datad => \REGFILE|MEM~135_regout\,
	combout => \REGFILE|MEM~600_combout\);

-- Location: LCCOMB_X45_Y16_N20
\REGFILE|MEM~601\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~601_combout\ = (\INSTREG|jump_out\(23) & (\REGFILE|MEM~598_combout\)) # (!\INSTREG|jump_out\(23) & ((\REGFILE|MEM~600_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~598_combout\,
	datac => \INSTREG|jump_out\(23),
	datad => \REGFILE|MEM~600_combout\,
	combout => \REGFILE|MEM~601_combout\);

-- Location: LCCOMB_X45_Y13_N18
\REGFILE|MEM~604\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~604_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~70_regout\) # ((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~38_regout\ & !\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~70_regout\,
	datab => \REGFILE|MEM~38_regout\,
	datac => \INSTREG|jump_out\(21),
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~604_combout\);

-- Location: LCCOMB_X44_Y13_N22
\REGFILE|MEM~605\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~605_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~604_combout\ & (!\REGFILE|MEM~134_regout\)) # (!\REGFILE|MEM~604_combout\ & ((\REGFILE|MEM~102_regout\))))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~134_regout\,
	datab => \REGFILE|MEM~102_regout\,
	datac => \INSTREG|jump_out\(22),
	datad => \REGFILE|MEM~604_combout\,
	combout => \REGFILE|MEM~605_combout\);

-- Location: LCCOMB_X47_Y14_N6
\REGFILE|MEM~607\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~607_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~229_regout\) # ((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~165_regout\ & !\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~229_regout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~165_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~607_combout\);

-- Location: LCCOMB_X46_Y14_N26
\REGFILE|MEM~608\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~608_combout\ = (\REGFILE|MEM~607_combout\ & (((\REGFILE|MEM~261_regout\)) # (!\INSTREG|jump_out\(21)))) # (!\REGFILE|MEM~607_combout\ & (\INSTREG|jump_out\(21) & (\REGFILE|MEM~197_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~607_combout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~197_regout\,
	datad => \REGFILE|MEM~261_regout\,
	combout => \REGFILE|MEM~608_combout\);

-- Location: LCCOMB_X44_Y17_N14
\ADDRDEC|writeMemory~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADDRDEC|writeMemory~0_combout\ = (!\rst~combout\ & (\CONTROLU|Equal0~7_combout\ & ((\ADDRDEC|Equal0~4_combout\) # (\ADDRDEC|Equal0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \ADDRDEC|Equal0~4_combout\,
	datac => \CONTROLU|Equal0~7_combout\,
	datad => \ADDRDEC|Equal0~9_combout\,
	combout => \ADDRDEC|writeMemory~0_combout\);

-- Location: LCCOMB_X38_Y14_N4
\REGFILE|MEM~623\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~623_combout\ = !\MUXMemReg|salida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[0]~0_combout\,
	combout => \REGFILE|MEM~623_combout\);

-- Location: LCCOMB_X38_Y14_N14
\REGFILE|MEM~624\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~624_combout\ = !\MUXMemReg|salida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[0]~0_combout\,
	combout => \REGFILE|MEM~624_combout\);

-- Location: LCCOMB_X40_Y13_N16
\REGFILE|MEM~626\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~626_combout\ = !\MUXMemReg|salida[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXMemReg|salida[1]~1_combout\,
	combout => \REGFILE|MEM~626_combout\);

-- Location: LCCOMB_X40_Y13_N12
\REGFILE|MEM~627\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~627_combout\ = !\MUXMemReg|salida[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXMemReg|salida[2]~2_combout\,
	combout => \REGFILE|MEM~627_combout\);

-- Location: LCCOMB_X31_Y15_N30
\MEM|MEM~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~460_combout\ = !\regB|dt_out\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(1),
	combout => \MEM|MEM~460_combout\);

-- Location: LCCOMB_X31_Y15_N2
\MEM|MEM~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~461_combout\ = !\regB|dt_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(3),
	combout => \MEM|MEM~461_combout\);

-- Location: LCCOMB_X31_Y15_N26
\MEM|MEM~462\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~462_combout\ = !\regB|dt_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(5),
	combout => \MEM|MEM~462_combout\);

-- Location: LCCOMB_X32_Y14_N20
\MEM|MEM~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~463_combout\ = !\regB|dt_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(5),
	combout => \MEM|MEM~463_combout\);

-- Location: LCCOMB_X34_Y14_N6
\MEM|MEM~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~464_combout\ = !\regB|dt_out\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(9),
	combout => \MEM|MEM~464_combout\);

-- Location: LCCOMB_X34_Y14_N24
\MEM|MEM~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~465_combout\ = !\regB|dt_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(11),
	combout => \MEM|MEM~465_combout\);

-- Location: LCCOMB_X31_Y16_N30
\MEM|MEM~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~467_combout\ = !\regB|dt_out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(13),
	combout => \MEM|MEM~467_combout\);

-- Location: LCCOMB_X36_Y17_N12
\MEM|MEM~469\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~469_combout\ = !\regB|dt_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(16),
	combout => \MEM|MEM~469_combout\);

-- Location: LCCOMB_X35_Y15_N4
\MEM|MEM~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~471_combout\ = !\regB|dt_out\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(18),
	combout => \MEM|MEM~471_combout\);

-- Location: LCCOMB_X38_Y15_N18
\MEM|MEM~472\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~472_combout\ = !\regB|dt_out\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(21),
	combout => \MEM|MEM~472_combout\);

-- Location: LCCOMB_X34_Y14_N14
\MEM|MEM~473\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~473_combout\ = !\regB|dt_out\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(21),
	combout => \MEM|MEM~473_combout\);

-- Location: LCCOMB_X36_Y17_N24
\MEM|MEM~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~478_combout\ = !\regB|dt_out\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(23),
	combout => \MEM|MEM~478_combout\);

-- Location: LCCOMB_X34_Y17_N20
\MEM|MEM~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~480_combout\ = !\regB|dt_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(26),
	combout => \MEM|MEM~480_combout\);

-- Location: LCCOMB_X36_Y17_N6
\MEM|MEM~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~481_combout\ = !\regB|dt_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(26),
	combout => \MEM|MEM~481_combout\);

-- Location: LCCOMB_X33_Y17_N20
\MEM|MEM~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~483_combout\ = !\regB|dt_out\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(27),
	combout => \MEM|MEM~483_combout\);

-- Location: LCCOMB_X36_Y17_N10
\MEM|MEM~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~484_combout\ = !\regB|dt_out\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(27),
	combout => \MEM|MEM~484_combout\);

-- Location: LCCOMB_X34_Y17_N10
\MEM|MEM~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~485_combout\ = !\regB|dt_out\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(27),
	combout => \MEM|MEM~485_combout\);

-- Location: LCCOMB_X34_Y17_N24
\MEM|MEM~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~486_combout\ = !\regB|dt_out\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(29),
	combout => \MEM|MEM~486_combout\);

-- Location: LCCOMB_X34_Y17_N14
\MEM|MEM~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~490_combout\ = !\regB|dt_out\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(31),
	combout => \MEM|MEM~490_combout\);

-- Location: LCCOMB_X33_Y15_N24
\MEM|MEM~203feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~203feeder_combout\ = \regB|dt_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(7),
	combout => \MEM|MEM~203feeder_combout\);

-- Location: LCCOMB_X33_Y16_N4
\MEM|MEM~208feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~208feeder_combout\ = \regB|dt_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(12),
	combout => \MEM|MEM~208feeder_combout\);

-- Location: LCCOMB_X33_Y16_N6
\MEM|MEM~209feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~209feeder_combout\ = \regB|dt_out\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(13),
	combout => \MEM|MEM~209feeder_combout\);

-- Location: LCCOMB_X33_Y15_N8
\MEM|MEM~217feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~217feeder_combout\ = \regB|dt_out\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(21),
	combout => \MEM|MEM~217feeder_combout\);

-- Location: LCCOMB_X34_Y15_N0
\MEM|MEM~287feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~287feeder_combout\ = \regB|dt_out\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(27),
	combout => \MEM|MEM~287feeder_combout\);

-- Location: LCCOMB_X46_Y14_N16
\REGFILE|MEM~197feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~197feeder_combout\ = \MUXMemReg|salida[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[1]~1_combout\,
	combout => \REGFILE|MEM~197feeder_combout\);

-- Location: LCCOMB_X37_Y18_N4
\REGFILE|MEM~83feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~83feeder_combout\ = \MUXMemReg|salida[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[15]~15_combout\,
	combout => \REGFILE|MEM~83feeder_combout\);

-- Location: LCCOMB_X46_Y15_N20
\REGFILE|MEM~211feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~211feeder_combout\ = \MUXMemReg|salida[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[15]~15_combout\,
	combout => \REGFILE|MEM~211feeder_combout\);

-- Location: LCCOMB_X37_Y18_N16
\REGFILE|MEM~89feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~89feeder_combout\ = \MUXMemReg|salida[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[21]~21_combout\,
	combout => \REGFILE|MEM~89feeder_combout\);

-- Location: LCCOMB_X37_Y18_N30
\REGFILE|MEM~90feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~90feeder_combout\ = \MUXMemReg|salida[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[22]~22_combout\,
	combout => \REGFILE|MEM~90feeder_combout\);

-- Location: LCCOMB_X45_Y13_N16
\REGFILE|MEM~257feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~257feeder_combout\ = \MUXMemReg|salida[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXMemReg|salida[29]~29_combout\,
	combout => \REGFILE|MEM~257feeder_combout\);

-- Location: LCCOMB_X37_Y17_N28
\MEM|MEM~91feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~91feeder_combout\ = \MEM|MEM~478_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|MEM~478_combout\,
	combout => \MEM|MEM~91feeder_combout\);

-- Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk,
	combout => \clk~combout\);

-- Location: CLKCTRL_G3
\clk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~clkctrl_outclk\);

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\rst~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_rst,
	combout => \rst~combout\);

-- Location: LCCOMB_X40_Y16_N30
\CONTROLU|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~0_combout\ = (!\NEWST|CS\(1) & (!\NEWST|CS\(0) & (!\NEWST|CS\(2) & !\NEWST|CS\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(1),
	datab => \NEWST|CS\(0),
	datac => \NEWST|CS\(2),
	datad => \NEWST|CS\(3),
	combout => \CONTROLU|Equal0~0_combout\);

-- Location: LCCOMB_X37_Y16_N22
\CONTROLU|nxt_st[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[1]~6_combout\ = (!\rst~combout\ & (!\CONTROLU|Equal0~0_combout\ & \NEWST|CS[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datac => \CONTROLU|Equal0~0_combout\,
	datad => \NEWST|CS[1]~0_combout\,
	combout => \CONTROLU|nxt_st[1]~6_combout\);

-- Location: CLKCTRL_G7
\CONTROLU|nxt_st[1]~6clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CONTROLU|nxt_st[1]~6clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CONTROLU|nxt_st[1]~6clkctrl_outclk\);

-- Location: LCFF_X39_Y16_N9
\MDR|dt_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(30),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(30));

-- Location: LCFF_X39_Y13_N23
\MDR|dt_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(3));

-- Location: LCCOMB_X42_Y18_N18
\CONTROLU|PCsrc[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|PCsrc[1]~0_combout\ = (\CONTROLU|Equal0~6_combout\ & (!\rst~combout\ & !\CONTROLU|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~6_combout\,
	datac => \rst~combout\,
	datad => \CONTROLU|Equal0~0_combout\,
	combout => \CONTROLU|PCsrc[1]~0_combout\);

-- Location: LCCOMB_X40_Y16_N22
\CONTROLU|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~2_combout\ = (!\NEWST|CS\(0) & (!\NEWST|CS\(2) & (!\NEWST|CS\(1) & \NEWST|CS\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(0),
	datab => \NEWST|CS\(2),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(3),
	combout => \CONTROLU|Equal0~2_combout\);

-- Location: LCCOMB_X39_Y16_N10
\CONTROLU|ALUop[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|ALUop[0]~0_combout\ = (!\rst~combout\ & \CONTROLU|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \CONTROLU|Equal0~2_combout\,
	combout => \CONTROLU|ALUop[0]~0_combout\);

-- Location: LCCOMB_X33_Y16_N8
\MEM|MEM~196feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~196feeder_combout\ = \regB|dt_out\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(0),
	combout => \MEM|MEM~196feeder_combout\);

-- Location: LCFF_X42_Y19_N21
\MDR|dt_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(17));

-- Location: LCCOMB_X43_Y18_N14
\JUMPMUX|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux14~1_combout\ = (\JUMPMUX|Mux14~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux14~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux14~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \ALUCOMP|Mux14~2_combout\,
	combout => \JUMPMUX|Mux14~1_combout\);

-- Location: LCCOMB_X42_Y18_N14
\PCwrite~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~0_combout\ = (!\rst~combout\ & ((\CONTROLU|Equal0~6_combout\) # (\CONTROLU|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~6_combout\,
	datab => \rst~combout\,
	datad => \CONTROLU|Equal0~0_combout\,
	combout => \PCwrite~0_combout\);

-- Location: LCCOMB_X40_Y16_N28
\CONTROLU|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~1_combout\ = (\NEWST|CS\(0) & (!\NEWST|CS\(2) & (!\NEWST|CS\(1) & !\NEWST|CS\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(0),
	datab => \NEWST|CS\(2),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(3),
	combout => \CONTROLU|Equal0~1_combout\);

-- Location: LCCOMB_X43_Y16_N30
\MUXB|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux16~0_combout\ = (!\CONTROLU|Equal0~0_combout\ & (!\rst~combout\ & ((\CONTROLU|ALUsrcB[1]~1_combout\) # (\CONTROLU|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB[1]~1_combout\,
	datab => \CONTROLU|Equal0~1_combout\,
	datac => \CONTROLU|Equal0~0_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux16~0_combout\);

-- Location: LCCOMB_X40_Y16_N24
\CONTROLU|ALUsrcA~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|ALUsrcA~0_combout\ = (!\NEWST|CS\(0) & ((\NEWST|CS\(3) & ((!\NEWST|CS\(2)))) # (!\NEWST|CS\(3) & (\NEWST|CS\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(1),
	datab => \NEWST|CS\(3),
	datac => \NEWST|CS\(2),
	datad => \NEWST|CS\(0),
	combout => \CONTROLU|ALUsrcA~0_combout\);

-- Location: LCFF_X42_Y17_N17
\MDR|dt_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(23));

-- Location: LCCOMB_X40_Y16_N4
\CONTROLU|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~3_combout\ = (!\NEWST|CS\(0) & (\NEWST|CS\(2) & (\NEWST|CS\(1) & !\NEWST|CS\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(0),
	datab => \NEWST|CS\(2),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(3),
	combout => \CONTROLU|Equal0~3_combout\);

-- Location: LCCOMB_X44_Y17_N12
\ALUCOMP|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux27~0_combout\ = (\rst~combout\) # ((!\CONTROLU|Equal0~3_combout\) # (!\INSTREG|func_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datac => \INSTREG|func_out\(2),
	datad => \CONTROLU|Equal0~3_combout\,
	combout => \ALUCOMP|Mux27~0_combout\);

-- Location: LCCOMB_X44_Y17_N4
\ALUCOMP|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux27~1_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCONTRL|op\(2)))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Mux27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \ALUCOMP|Mux27~0_combout\,
	datad => \ALUCONTRL|op\(2),
	combout => \ALUCOMP|Mux27~1_combout\);

-- Location: LCFF_X42_Y19_N31
\MDR|dt_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(16));

-- Location: LCCOMB_X37_Y16_N20
\CONTROLU|RegWr~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|RegWr~0_combout\ = (\NEWST|CS\(2) & (!\NEWST|CS\(3) & (\NEWST|CS\(0) $ (!\NEWST|CS\(1))))) # (!\NEWST|CS\(2) & (\NEWST|CS\(0) & (\NEWST|CS\(1) & \NEWST|CS\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(2),
	datab => \NEWST|CS\(0),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(3),
	combout => \CONTROLU|RegWr~0_combout\);

-- Location: LCCOMB_X42_Y19_N22
\REGFILE|MEM~614\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~614_combout\ = (!\MUXRegDst|salida[0]~0_combout\ & (\CONTROLU|RegWr~0_combout\ & !\rst~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegDst|salida[0]~0_combout\,
	datab => \CONTROLU|RegWr~0_combout\,
	datad => \rst~combout\,
	combout => \REGFILE|MEM~614_combout\);

-- Location: LCCOMB_X42_Y19_N20
\REGFILE|MEM~618\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~618_combout\ = (\MUXRegDst|salida[1]~1_combout\ & (\REGFILE|MEM~614_combout\ & !\MUXRegDst|salida[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegDst|salida[1]~1_combout\,
	datab => \REGFILE|MEM~614_combout\,
	datad => \MUXRegDst|salida[2]~2_combout\,
	combout => \REGFILE|MEM~618_combout\);

-- Location: LCFF_X39_Y18_N29
\REGFILE|MEM~116\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[16]~16_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~116_regout\);

-- Location: LCCOMB_X47_Y17_N20
\MDR|dt_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MDR|dt_out[22]~feeder_combout\ = \MEM|dataOut\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|dataOut\(22),
	combout => \MDR|dt_out[22]~feeder_combout\);

-- Location: LCFF_X47_Y17_N21
\MDR|dt_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MDR|dt_out[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(22));

-- Location: LCCOMB_X46_Y17_N24
\MUXMemReg|salida[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[22]~22_combout\ = (\rst~combout\ & (\regALU|dt_out\(22))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & ((\MDR|dt_out\(22)))) # (!\CONTROLU|Equal0~5_combout\ & (\regALU|dt_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(22),
	datab => \MDR|dt_out\(22),
	datac => \rst~combout\,
	datad => \CONTROLU|Equal0~5_combout\,
	combout => \MUXMemReg|salida[22]~22_combout\);

-- Location: LCCOMB_X42_Y19_N18
\REGFILE|MEM~620\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~620_combout\ = (!\MUXRegDst|salida[1]~1_combout\ & (\REGFILE|MEM~614_combout\ & !\MUXRegDst|salida[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegDst|salida[1]~1_combout\,
	datab => \REGFILE|MEM~614_combout\,
	datad => \MUXRegDst|salida[2]~2_combout\,
	combout => \REGFILE|MEM~620_combout\);

-- Location: LCFF_X38_Y18_N7
\REGFILE|MEM~58\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[22]~22_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~58_regout\);

-- Location: LCCOMB_X38_Y18_N6
\REGFILE|MEM~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~404_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & (\REGFILE|MEM~90_regout\)) # (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~58_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~90_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~58_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~404_combout\);

-- Location: LCFF_X39_Y18_N25
\REGFILE|MEM~122\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[22]~22_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~122_regout\);

-- Location: LCCOMB_X39_Y18_N24
\REGFILE|MEM~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~405_combout\ = (\REGFILE|MEM~404_combout\ & ((\REGFILE|MEM~154_regout\) # ((!\INSTREG|jump_out\(17))))) # (!\REGFILE|MEM~404_combout\ & (((\REGFILE|MEM~122_regout\ & \INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~154_regout\,
	datab => \REGFILE|MEM~404_combout\,
	datac => \REGFILE|MEM~122_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~405_combout\);

-- Location: LCCOMB_X46_Y17_N28
\REGFILE|MEM~218feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~218feeder_combout\ = \MUXMemReg|salida[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXMemReg|salida[22]~22_combout\,
	combout => \REGFILE|MEM~218feeder_combout\);

-- Location: LCFF_X38_Y16_N13
\MDR|dt_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(12));

-- Location: LCCOMB_X38_Y16_N12
\MUXMemReg|salida[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[12]~12_combout\ = (\rst~combout\ & (\regALU|dt_out\(12))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & ((\MDR|dt_out\(12)))) # (!\CONTROLU|Equal0~5_combout\ & (\regALU|dt_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(12),
	datab => \rst~combout\,
	datac => \MDR|dt_out\(12),
	datad => \CONTROLU|Equal0~5_combout\,
	combout => \MUXMemReg|salida[12]~12_combout\);

-- Location: LCCOMB_X42_Y19_N28
\REGFILE|MEM~621\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~621_combout\ = (\REGFILE|MEM~612_combout\ & (!\MUXRegDst|salida[2]~2_combout\ & \MUXRegDst|salida[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~612_combout\,
	datab => \MUXRegDst|salida[2]~2_combout\,
	datad => \MUXRegDst|salida[1]~1_combout\,
	combout => \REGFILE|MEM~621_combout\);

-- Location: LCFF_X38_Y17_N19
\REGFILE|MEM~144\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[12]~12_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~144_regout\);

-- Location: LCFF_X38_Y17_N13
\REGFILE|MEM~112\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[12]~12_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~112_regout\);

-- Location: LCCOMB_X38_Y17_N12
\REGFILE|MEM~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~355_combout\ = (\REGFILE|MEM~354_combout\ & ((\REGFILE|MEM~144_regout\) # ((!\INSTREG|jump_out\(17))))) # (!\REGFILE|MEM~354_combout\ & (((\REGFILE|MEM~112_regout\ & \INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~354_combout\,
	datab => \REGFILE|MEM~144_regout\,
	datac => \REGFILE|MEM~112_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~355_combout\);

-- Location: LCCOMB_X45_Y19_N4
\REGFILE|MEM~208feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~208feeder_combout\ = \MUXMemReg|salida[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[12]~12_combout\,
	combout => \REGFILE|MEM~208feeder_combout\);

-- Location: LCFF_X45_Y19_N5
\REGFILE|MEM~208\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~208feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~208_regout\);

-- Location: LCFF_X45_Y19_N7
\REGFILE|MEM~272\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[12]~12_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~272_regout\);

-- Location: LCCOMB_X45_Y19_N6
\REGFILE|MEM~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~353_combout\ = (\REGFILE|MEM~352_combout\ & (((\REGFILE|MEM~272_regout\) # (!\INSTREG|jump_out\(16))))) # (!\REGFILE|MEM~352_combout\ & (\REGFILE|MEM~208_regout\ & ((\INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~352_combout\,
	datab => \REGFILE|MEM~208_regout\,
	datac => \REGFILE|MEM~272_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~353_combout\);

-- Location: LCCOMB_X38_Y16_N4
\REGFILE|MEM~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~356_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~353_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~355_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(18),
	datab => \REGFILE|MEM~355_combout\,
	datad => \REGFILE|MEM~353_combout\,
	combout => \REGFILE|MEM~356_combout\);

-- Location: LCFF_X38_Y16_N5
\regB|dt_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~356_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(12));

-- Location: LCCOMB_X35_Y17_N24
\MEM|MEM~455\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~455_combout\ = (\ADDRDEC|writeMemory~0_combout\ & (\MUXPC|salida[2]~2_combout\ & (\MUXPC|salida[1]~1_combout\ & \MUXPC|salida[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRDEC|writeMemory~0_combout\,
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MUXPC|salida[1]~1_combout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~455_combout\);

-- Location: LCFF_X32_Y16_N1
\MEM|MEM~272\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(12),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~272_regout\);

-- Location: LCCOMB_X35_Y17_N16
\MEM|MEM~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~453_combout\ = (\ADDRDEC|writeMemory~0_combout\ & (\MUXPC|salida[2]~2_combout\ & (\MUXPC|salida[1]~1_combout\ & !\MUXPC|salida[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRDEC|writeMemory~0_combout\,
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MUXPC|salida[1]~1_combout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~453_combout\);

-- Location: LCFF_X31_Y16_N17
\MEM|MEM~240\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(12),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~240_regout\);

-- Location: LCCOMB_X31_Y16_N26
\MEM|MEM~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~466_combout\ = !\regB|dt_out\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(12),
	combout => \MEM|MEM~466_combout\);

-- Location: LCCOMB_X35_Y17_N14
\MEM|MEM~454\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~454_combout\ = (\ADDRDEC|writeMemory~0_combout\ & (\MUXPC|salida[2]~2_combout\ & (!\MUXPC|salida[1]~1_combout\ & !\MUXPC|salida[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRDEC|writeMemory~0_combout\,
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MUXPC|salida[1]~1_combout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~454_combout\);

-- Location: LCFF_X31_Y16_N27
\MEM|MEM~176\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~466_combout\,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~176_regout\);

-- Location: LCCOMB_X31_Y16_N16
\MEM|MEM~352\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~352_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\) # ((\MEM|MEM~240_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (!\MUXPC|salida[0]~0_combout\ & ((!\MEM|MEM~176_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~240_regout\,
	datad => \MEM|MEM~176_regout\,
	combout => \MEM|MEM~352_combout\);

-- Location: LCCOMB_X32_Y16_N0
\MEM|MEM~353\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~353_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~352_combout\ & ((\MEM|MEM~272_regout\))) # (!\MEM|MEM~352_combout\ & (\MEM|MEM~208_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~208_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~272_regout\,
	datad => \MEM|MEM~352_combout\,
	combout => \MEM|MEM~353_combout\);

-- Location: LCCOMB_X35_Y17_N22
\MEM|MEM~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~456_combout\ = (\ADDRDEC|writeMemory~0_combout\ & (!\MUXPC|salida[2]~2_combout\ & (\MUXPC|salida[1]~1_combout\ & !\MUXPC|salida[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRDEC|writeMemory~0_combout\,
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MUXPC|salida[1]~1_combout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~456_combout\);

-- Location: LCFF_X35_Y14_N29
\MEM|MEM~112\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(12),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~112_regout\);

-- Location: LCCOMB_X35_Y17_N8
\MEM|MEM~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~459_combout\ = (\ADDRDEC|writeMemory~0_combout\ & (!\MUXPC|salida[2]~2_combout\ & (\MUXPC|salida[1]~1_combout\ & \MUXPC|salida[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRDEC|writeMemory~0_combout\,
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MUXPC|salida[1]~1_combout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~459_combout\);

-- Location: LCFF_X35_Y14_N7
\MEM|MEM~144\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(12),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~144_regout\);

-- Location: LCCOMB_X35_Y14_N6
\MEM|MEM~355\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~355_combout\ = (\MEM|MEM~354_combout\ & (((\MEM|MEM~144_regout\) # (!\MUXPC|salida[1]~1_combout\)))) # (!\MEM|MEM~354_combout\ & (\MEM|MEM~112_regout\ & ((\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~354_combout\,
	datab => \MEM|MEM~112_regout\,
	datac => \MEM|MEM~144_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~355_combout\);

-- Location: LCCOMB_X33_Y16_N0
\MEM|MEM~356\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~356_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~353_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~355_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~353_combout\,
	datad => \MEM|MEM~355_combout\,
	combout => \MEM|MEM~356_combout\);

-- Location: LCCOMB_X37_Y16_N24
\CONTROLU|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~8_combout\ = (!\NEWST|CS\(2) & (\NEWST|CS\(0) & (\NEWST|CS\(1) & !\NEWST|CS\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(2),
	datab => \NEWST|CS\(0),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(3),
	combout => \CONTROLU|Equal0~8_combout\);

-- Location: LCCOMB_X37_Y16_N28
\CONTROLU|MemRd~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|MemRd~0_combout\ = (!\rst~combout\ & ((\CONTROLU|Equal0~0_combout\) # (\CONTROLU|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \rst~combout\,
	datac => \CONTROLU|Equal0~0_combout\,
	datad => \CONTROLU|Equal0~8_combout\,
	combout => \CONTROLU|MemRd~0_combout\);

-- Location: LCFF_X33_Y16_N1
\MEM|dataOut[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~356_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(12));

-- Location: LCCOMB_X39_Y16_N20
\CONTROLU|ALUsrcB[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|ALUsrcB[0]~0_combout\ = (!\rst~combout\ & \CONTROLU|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~combout\,
	datad => \CONTROLU|Equal0~0_combout\,
	combout => \CONTROLU|ALUsrcB[0]~0_combout\);

-- Location: LCFF_X43_Y16_N1
\INSTREG|jump_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(12),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(12));

-- Location: LCCOMB_X42_Y19_N24
\MUXRegDst|salida[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXRegDst|salida[1]~1_combout\ = (\CONTROLU|Equal0~4_combout\ & ((\rst~combout\ & (\INSTREG|jump_out\(17))) # (!\rst~combout\ & ((\INSTREG|jump_out\(12)))))) # (!\CONTROLU|Equal0~4_combout\ & (((\INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~4_combout\,
	datab => \rst~combout\,
	datac => \INSTREG|jump_out\(17),
	datad => \INSTREG|jump_out\(12),
	combout => \MUXRegDst|salida[1]~1_combout\);

-- Location: LCCOMB_X42_Y19_N16
\REGFILE|MEM~613\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~613_combout\ = (\REGFILE|MEM~612_combout\ & (\MUXRegDst|salida[2]~2_combout\ & !\MUXRegDst|salida[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~612_combout\,
	datab => \MUXRegDst|salida[2]~2_combout\,
	datad => \MUXRegDst|salida[1]~1_combout\,
	combout => \REGFILE|MEM~613_combout\);

-- Location: LCFF_X46_Y17_N29
\REGFILE|MEM~218\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~218feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~218_regout\);

-- Location: LCFF_X46_Y17_N23
\REGFILE|MEM~282\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[22]~22_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~282_regout\);

-- Location: LCCOMB_X45_Y13_N8
\REGFILE|MEM~615\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~615_combout\ = (\REGFILE|MEM~614_combout\ & (\MUXRegDst|salida[2]~2_combout\ & \MUXRegDst|salida[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~614_combout\,
	datac => \MUXRegDst|salida[2]~2_combout\,
	datad => \MUXRegDst|salida[1]~1_combout\,
	combout => \REGFILE|MEM~615_combout\);

-- Location: LCFF_X45_Y17_N9
\REGFILE|MEM~250\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[22]~22_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~250_regout\);

-- Location: LCCOMB_X45_Y13_N14
\REGFILE|MEM~616\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~616_combout\ = (\REGFILE|MEM~614_combout\ & (\MUXRegDst|salida[2]~2_combout\ & !\MUXRegDst|salida[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~614_combout\,
	datac => \MUXRegDst|salida[2]~2_combout\,
	datad => \MUXRegDst|salida[1]~1_combout\,
	combout => \REGFILE|MEM~616_combout\);

-- Location: LCFF_X45_Y17_N11
\REGFILE|MEM~186\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[22]~22_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~186_regout\);

-- Location: LCCOMB_X45_Y17_N10
\REGFILE|MEM~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~402_combout\ = (\INSTREG|jump_out\(16) & (((\INSTREG|jump_out\(17))))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & (\REGFILE|MEM~250_regout\)) # (!\INSTREG|jump_out\(17) & ((\REGFILE|MEM~186_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~250_regout\,
	datac => \REGFILE|MEM~186_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~402_combout\);

-- Location: LCCOMB_X46_Y17_N22
\REGFILE|MEM~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~403_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~402_combout\ & ((\REGFILE|MEM~282_regout\))) # (!\REGFILE|MEM~402_combout\ & (\REGFILE|MEM~218_regout\)))) # (!\INSTREG|jump_out\(16) & (((\REGFILE|MEM~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~218_regout\,
	datac => \REGFILE|MEM~282_regout\,
	datad => \REGFILE|MEM~402_combout\,
	combout => \REGFILE|MEM~403_combout\);

-- Location: LCCOMB_X38_Y15_N24
\REGFILE|MEM~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~406_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~403_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~405_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(18),
	datab => \REGFILE|MEM~405_combout\,
	datad => \REGFILE|MEM~403_combout\,
	combout => \REGFILE|MEM~406_combout\);

-- Location: LCFF_X38_Y15_N25
\regB|dt_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~406_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(22));

-- Location: LCFF_X34_Y15_N19
\MEM|MEM~282\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(22),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~282_regout\);

-- Location: LCFF_X36_Y16_N1
\MEM|MEM~250\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(22),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~250_regout\);

-- Location: LCFF_X36_Y16_N31
\MEM|MEM~186\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(22),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~186_regout\);

-- Location: LCCOMB_X36_Y16_N30
\MEM|MEM~402\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~402_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~250_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~186_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~250_regout\,
	datac => \MEM|MEM~186_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~402_combout\);

-- Location: LCCOMB_X34_Y15_N18
\MEM|MEM~403\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~403_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~402_combout\ & ((\MEM|MEM~282_regout\))) # (!\MEM|MEM~402_combout\ & (\MEM|MEM~218_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~218_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~282_regout\,
	datad => \MEM|MEM~402_combout\,
	combout => \MEM|MEM~403_combout\);

-- Location: LCCOMB_X38_Y15_N28
\MEM|MEM~475\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~475_combout\ = !\regB|dt_out\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(22),
	combout => \MEM|MEM~475_combout\);

-- Location: LCFF_X38_Y15_N29
\MEM|MEM~122\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~475_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~122_regout\);

-- Location: LCCOMB_X35_Y15_N20
\MEM|MEM~476\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~476_combout\ = !\regB|dt_out\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(22),
	combout => \MEM|MEM~476_combout\);

-- Location: LCFF_X35_Y15_N29
\MEM|MEM~154\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MEM|MEM~476_combout\,
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~154_regout\);

-- Location: LCCOMB_X35_Y17_N10
\MEM|MEM~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~458_combout\ = (\ADDRDEC|writeMemory~0_combout\ & (!\MUXPC|salida[2]~2_combout\ & (!\MUXPC|salida[1]~1_combout\ & !\MUXPC|salida[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRDEC|writeMemory~0_combout\,
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MUXPC|salida[1]~1_combout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~458_combout\);

-- Location: LCFF_X36_Y15_N23
\MEM|MEM~58\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(22),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~58_regout\);

-- Location: LCCOMB_X35_Y17_N0
\MEM|MEM~457\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~457_combout\ = (\ADDRDEC|writeMemory~0_combout\ & (!\MUXPC|salida[2]~2_combout\ & (!\MUXPC|salida[1]~1_combout\ & \MUXPC|salida[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRDEC|writeMemory~0_combout\,
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MUXPC|salida[1]~1_combout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~457_combout\);

-- Location: LCFF_X36_Y15_N1
\MEM|MEM~90\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(22),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~90_regout\);

-- Location: LCCOMB_X36_Y15_N22
\MEM|MEM~404\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~404_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\) # ((\MEM|MEM~90_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~58_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~58_regout\,
	datad => \MEM|MEM~90_regout\,
	combout => \MEM|MEM~404_combout\);

-- Location: LCCOMB_X35_Y15_N28
\MEM|MEM~405\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~405_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~404_combout\ & ((!\MEM|MEM~154_regout\))) # (!\MEM|MEM~404_combout\ & (!\MEM|MEM~122_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~404_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~122_regout\,
	datac => \MEM|MEM~154_regout\,
	datad => \MEM|MEM~404_combout\,
	combout => \MEM|MEM~405_combout\);

-- Location: LCCOMB_X34_Y15_N20
\MEM|MEM~406\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~406_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~403_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~405_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~403_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	datad => \MEM|MEM~405_combout\,
	combout => \MEM|MEM~406_combout\);

-- Location: LCFF_X34_Y15_N21
\MEM|dataOut[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~406_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(22));

-- Location: LCCOMB_X46_Y18_N0
\INSTREG|jump_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \INSTREG|jump_out[22]~feeder_combout\ = \MEM|dataOut\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|dataOut\(22),
	combout => \INSTREG|jump_out[22]~feeder_combout\);

-- Location: LCFF_X46_Y18_N1
\INSTREG|jump_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \INSTREG|jump_out[22]~feeder_combout\,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(22));

-- Location: LCCOMB_X39_Y18_N14
\REGFILE|MEM~535\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~535_combout\ = (\REGFILE|MEM~534_combout\ & (((\REGFILE|MEM~148_regout\) # (!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~534_combout\ & (\REGFILE|MEM~116_regout\ & ((\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~534_combout\,
	datab => \REGFILE|MEM~116_regout\,
	datac => \REGFILE|MEM~148_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~535_combout\);

-- Location: LCFF_X38_Y16_N25
\MDR|dt_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(21));

-- Location: LCCOMB_X40_Y16_N18
\CONTROLU|ALUsrcB[1]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|ALUsrcB[1]~2_combout\ = (\NEWST|CS\(2)) # ((\NEWST|CS\(0) & ((\NEWST|CS\(1)) # (\NEWST|CS\(3)))) # (!\NEWST|CS\(0) & (!\NEWST|CS\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(0),
	datab => \NEWST|CS\(2),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(3),
	combout => \CONTROLU|ALUsrcB[1]~2_combout\);

-- Location: LCCOMB_X43_Y15_N30
\MUXB|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux10~0_combout\ = (\regB|dt_out\(21) & ((\rst~combout\) # ((!\CONTROLU|Equal0~0_combout\ & \CONTROLU|ALUsrcB[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(21),
	datab => \CONTROLU|Equal0~0_combout\,
	datac => \CONTROLU|ALUsrcB[1]~2_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux10~0_combout\);

-- Location: LCCOMB_X43_Y17_N8
\ALUCOMP|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux10~1_combout\ = (\MUXA|salida[21]~11_combout\ & ((\MUXB|Mux10~0_combout\) # ((!\ALUCOMP|Mux27~3_combout\ & \ALUCONTRL|op[0]~1_combout\)))) # (!\MUXA|salida[21]~11_combout\ & (!\ALUCOMP|Mux27~3_combout\ & (\MUXB|Mux10~0_combout\ & 
-- \ALUCONTRL|op[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[21]~11_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \MUXB|Mux10~0_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux10~1_combout\);

-- Location: LCCOMB_X38_Y17_N30
\REGFILE|MEM~163feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~163feeder_combout\ = \MUXMemReg|salida[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXMemReg|salida[31]~31_combout\,
	combout => \REGFILE|MEM~163feeder_combout\);

-- Location: LCFF_X38_Y17_N31
\REGFILE|MEM~163\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~163feeder_combout\,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~163_regout\);

-- Location: LCCOMB_X38_Y17_N0
\REGFILE|MEM~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~450_combout\ = (\REGFILE|MEM~449_combout\ & ((\REGFILE|MEM~163_regout\) # ((!\INSTREG|jump_out\(17))))) # (!\REGFILE|MEM~449_combout\ & (((\REGFILE|MEM~131_regout\ & \INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~449_combout\,
	datab => \REGFILE|MEM~163_regout\,
	datac => \REGFILE|MEM~131_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~450_combout\);

-- Location: LCFF_X46_Y19_N15
\REGFILE|MEM~195\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[31]~31_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~195_regout\);

-- Location: LCFF_X46_Y19_N13
\REGFILE|MEM~259\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[31]~31_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~259_regout\);

-- Location: LCCOMB_X46_Y19_N12
\REGFILE|MEM~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~447_combout\ = (\INSTREG|jump_out\(16) & (((\INSTREG|jump_out\(17))))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & ((\REGFILE|MEM~259_regout\))) # (!\INSTREG|jump_out\(17) & (\REGFILE|MEM~195_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~195_regout\,
	datac => \REGFILE|MEM~259_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~447_combout\);

-- Location: LCFF_X46_Y15_N5
\REGFILE|MEM~227\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[31]~31_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~227_regout\);

-- Location: LCFF_X46_Y15_N11
\REGFILE|MEM~291\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[31]~31_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~291_regout\);

-- Location: LCCOMB_X46_Y15_N4
\REGFILE|MEM~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~448_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~447_combout\ & ((\REGFILE|MEM~291_regout\))) # (!\REGFILE|MEM~447_combout\ & (\REGFILE|MEM~227_regout\)))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~447_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~447_combout\,
	datac => \REGFILE|MEM~227_regout\,
	datad => \REGFILE|MEM~291_regout\,
	combout => \REGFILE|MEM~448_combout\);

-- Location: LCCOMB_X39_Y15_N16
\REGFILE|MEM~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~451_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~448_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~450_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~450_combout\,
	datac => \REGFILE|MEM~448_combout\,
	datad => \INSTREG|jump_out\(18),
	combout => \REGFILE|MEM~451_combout\);

-- Location: LCFF_X39_Y15_N17
\regB|dt_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~451_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(31));

-- Location: LCFF_X33_Y15_N29
\MEM|MEM~227\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(31),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~227_regout\);

-- Location: LCFF_X32_Y17_N9
\MEM|MEM~259\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(31),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~259_regout\);

-- Location: LCFF_X32_Y17_N15
\MEM|MEM~195\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(31),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~195_regout\);

-- Location: LCCOMB_X32_Y17_N14
\MEM|MEM~447\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~447_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~259_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~195_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~259_regout\,
	datac => \MEM|MEM~195_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~447_combout\);

-- Location: LCCOMB_X33_Y15_N28
\MEM|MEM~448\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~448_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~447_combout\ & (\MEM|MEM~291_regout\)) # (!\MEM|MEM~447_combout\ & ((\MEM|MEM~227_regout\))))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~291_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~227_regout\,
	datad => \MEM|MEM~447_combout\,
	combout => \MEM|MEM~448_combout\);

-- Location: LCCOMB_X34_Y17_N0
\MEM|MEM~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~488_combout\ = !\regB|dt_out\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(31),
	combout => \MEM|MEM~488_combout\);

-- Location: LCFF_X34_Y17_N1
\MEM|MEM~131\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~488_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~131_regout\);

-- Location: LCFF_X36_Y17_N5
\MEM|MEM~99\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(31),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~99_regout\);

-- Location: LCCOMB_X36_Y17_N2
\MEM|MEM~489\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~489_combout\ = !\regB|dt_out\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(31),
	combout => \MEM|MEM~489_combout\);

-- Location: LCFF_X36_Y17_N3
\MEM|MEM~67\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~489_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~67_regout\);

-- Location: LCCOMB_X36_Y17_N4
\MEM|MEM~449\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~449_combout\ = (\MUXPC|salida[1]~1_combout\ & (\MUXPC|salida[0]~0_combout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~99_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((!\MEM|MEM~67_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~99_regout\,
	datad => \MEM|MEM~67_regout\,
	combout => \MEM|MEM~449_combout\);

-- Location: LCCOMB_X35_Y17_N20
\MEM|MEM~450\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~450_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~449_combout\ & (!\MEM|MEM~163_regout\)) # (!\MEM|MEM~449_combout\ & ((!\MEM|MEM~131_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~163_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~131_regout\,
	datad => \MEM|MEM~449_combout\,
	combout => \MEM|MEM~450_combout\);

-- Location: LCCOMB_X34_Y15_N28
\MEM|MEM~451\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~451_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~448_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~450_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~448_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	datad => \MEM|MEM~450_combout\,
	combout => \MEM|MEM~451_combout\);

-- Location: LCFF_X34_Y15_N29
\MEM|dataOut[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~451_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(31));

-- Location: LCFF_X37_Y16_N17
\MDR|dt_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(31));

-- Location: LCCOMB_X39_Y15_N22
\MUXB|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux0~0_combout\ = (\regB|dt_out\(31) & ((\rst~combout\) # ((!\CONTROLU|Equal0~0_combout\ & \CONTROLU|ALUsrcB[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(31),
	datab => \CONTROLU|Equal0~0_combout\,
	datac => \CONTROLU|ALUsrcB[1]~2_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux0~0_combout\);

-- Location: LCCOMB_X44_Y19_N4
\ALUCOMP|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux0~1_combout\ = (\MUXA|salida[31]~1_combout\ & ((\MUXB|Mux0~0_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux27~3_combout\)))) # (!\MUXA|salida[31]~1_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (!\ALUCOMP|Mux27~3_combout\ & 
-- \MUXB|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[31]~1_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Mux27~3_combout\,
	datad => \MUXB|Mux0~0_combout\,
	combout => \ALUCOMP|Mux0~1_combout\);

-- Location: LCCOMB_X39_Y15_N14
\ALUCOMP|Add0~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~97_combout\ = \MUXB|Mux0~0_combout\ $ (\ALUCONTRL|op\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXB|Mux0~0_combout\,
	datad => \ALUCONTRL|op\(2),
	combout => \ALUCOMP|Add0~97_combout\);

-- Location: LCCOMB_X39_Y15_N20
\MUXB|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux1~0_combout\ = (\regB|dt_out\(30) & ((\rst~combout\) # ((!\CONTROLU|Equal0~0_combout\ & \CONTROLU|ALUsrcB[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(30),
	datab => \CONTROLU|Equal0~0_combout\,
	datac => \CONTROLU|ALUsrcB[1]~2_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux1~0_combout\);

-- Location: LCCOMB_X43_Y14_N18
\ALUCOMP|Add0~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~94_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux1~0_combout\,
	combout => \ALUCOMP|Add0~94_combout\);

-- Location: LCCOMB_X40_Y19_N0
\REGFILE|MEM~96feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~96feeder_combout\ = \MUXMemReg|salida[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXMemReg|salida[28]~28_combout\,
	combout => \REGFILE|MEM~96feeder_combout\);

-- Location: LCCOMB_X42_Y19_N0
\REGFILE|MEM~619\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~619_combout\ = (\REGFILE|MEM~612_combout\ & (!\MUXRegDst|salida[2]~2_combout\ & !\MUXRegDst|salida[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~612_combout\,
	datab => \MUXRegDst|salida[2]~2_combout\,
	datad => \MUXRegDst|salida[1]~1_combout\,
	combout => \REGFILE|MEM~619_combout\);

-- Location: LCFF_X40_Y19_N1
\REGFILE|MEM~96\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~96feeder_combout\,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~96_regout\);

-- Location: LCCOMB_X40_Y19_N22
\REGFILE|MEM~64feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~64feeder_combout\ = \MUXMemReg|salida[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXMemReg|salida[28]~28_combout\,
	combout => \REGFILE|MEM~64feeder_combout\);

-- Location: LCFF_X40_Y19_N23
\REGFILE|MEM~64\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~64feeder_combout\,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~64_regout\);

-- Location: LCCOMB_X40_Y19_N8
\REGFILE|MEM~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~434_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~96_regout\) # ((\INSTREG|jump_out\(17))))) # (!\INSTREG|jump_out\(16) & (((!\INSTREG|jump_out\(17) & \REGFILE|MEM~64_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~96_regout\,
	datac => \INSTREG|jump_out\(17),
	datad => \REGFILE|MEM~64_regout\,
	combout => \REGFILE|MEM~434_combout\);

-- Location: LCCOMB_X44_Y14_N20
\JUMPMUX|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux3~1_combout\ = (\JUMPMUX|Mux3~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & \ALUCOMP|Mux3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux3~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \ALUCOMP|Mux3~2_combout\,
	combout => \JUMPMUX|Mux3~1_combout\);

-- Location: LCFF_X44_Y14_N21
\PROGCOUNT|addr_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux3~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(28));

-- Location: LCCOMB_X44_Y14_N24
\MUXA|salida[28]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[28]~4_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(28))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(28))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regA|dt_out\(28),
	datab => \rst~combout\,
	datac => \PROGCOUNT|addr_out\(28),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[28]~4_combout\);

-- Location: LCCOMB_X44_Y14_N28
\ALUCOMP|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux3~0_combout\ = (\MUXA|salida[28]~4_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((!\ALUCOMP|Mux27~1_combout\ & \MUXB|Mux3~0_combout\)))) # (!\MUXA|salida[28]~4_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Mux27~1_combout\) # 
-- (\MUXB|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[28]~4_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Mux27~1_combout\,
	datad => \MUXB|Mux3~0_combout\,
	combout => \ALUCOMP|Mux3~0_combout\);

-- Location: LCCOMB_X42_Y18_N22
\ALUCOMP|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux4~1_combout\ = (\MUXA|salida[27]~5_combout\ & ((\MUXB|Mux4~0_combout\) # ((!\ALUCOMP|Mux27~3_combout\ & \ALUCONTRL|op[0]~1_combout\)))) # (!\MUXA|salida[27]~5_combout\ & (!\ALUCOMP|Mux27~3_combout\ & (\MUXB|Mux4~0_combout\ & 
-- \ALUCONTRL|op[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[27]~5_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \MUXB|Mux4~0_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux4~1_combout\);

-- Location: LCCOMB_X39_Y15_N2
\MUXB|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux5~0_combout\ = (\regB|dt_out\(26) & ((\rst~combout\) # ((\CONTROLU|ALUsrcB[1]~2_combout\ & !\CONTROLU|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(26),
	datab => \rst~combout\,
	datac => \CONTROLU|ALUsrcB[1]~2_combout\,
	datad => \CONTROLU|Equal0~0_combout\,
	combout => \MUXB|Mux5~0_combout\);

-- Location: LCCOMB_X42_Y14_N30
\ALUCOMP|Add0~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~82_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux5~0_combout\,
	combout => \ALUCOMP|Add0~82_combout\);

-- Location: LCCOMB_X40_Y15_N4
\ALUCOMP|Add0~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~70_combout\ = \MUXB|Mux9~0_combout\ $ (\ALUCONTRL|op\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux9~0_combout\,
	datad => \ALUCONTRL|op\(2),
	combout => \ALUCOMP|Add0~70_combout\);

-- Location: LCCOMB_X44_Y18_N28
\JUMPMUX|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux10~1_combout\ = (\JUMPMUX|Mux10~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (\ALUCOMP|Mux10~2_combout\ & !\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux10~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \ALUCOMP|Mux10~2_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux10~1_combout\);

-- Location: LCFF_X44_Y18_N29
\PROGCOUNT|addr_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux10~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(21));

-- Location: LCFF_X44_Y13_N27
\REGFILE|MEM~281\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[21]~21_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~281_regout\);

-- Location: LCFF_X45_Y17_N29
\REGFILE|MEM~249\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[21]~21_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~249_regout\);

-- Location: LCFF_X45_Y17_N19
\REGFILE|MEM~185\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[21]~21_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~185_regout\);

-- Location: LCCOMB_X45_Y17_N28
\REGFILE|MEM~507\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~507_combout\ = (\INSTREG|jump_out\(21) & (\INSTREG|jump_out\(22))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & (\REGFILE|MEM~249_regout\)) # (!\INSTREG|jump_out\(22) & ((\REGFILE|MEM~185_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~249_regout\,
	datad => \REGFILE|MEM~185_regout\,
	combout => \REGFILE|MEM~507_combout\);

-- Location: LCCOMB_X44_Y13_N12
\REGFILE|MEM~217feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~217feeder_combout\ = \MUXMemReg|salida[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXMemReg|salida[21]~21_combout\,
	combout => \REGFILE|MEM~217feeder_combout\);

-- Location: LCFF_X44_Y13_N13
\REGFILE|MEM~217\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~217feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~217_regout\);

-- Location: LCCOMB_X44_Y13_N10
\REGFILE|MEM~508\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~508_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~507_combout\ & (\REGFILE|MEM~281_regout\)) # (!\REGFILE|MEM~507_combout\ & ((\REGFILE|MEM~217_regout\))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~281_regout\,
	datac => \REGFILE|MEM~507_combout\,
	datad => \REGFILE|MEM~217_regout\,
	combout => \REGFILE|MEM~508_combout\);

-- Location: LCFF_X39_Y18_N11
\REGFILE|MEM~153\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[21]~21_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~153_regout\);

-- Location: LCCOMB_X39_Y18_N10
\REGFILE|MEM~510\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~510_combout\ = (\REGFILE|MEM~509_combout\ & (((\REGFILE|MEM~153_regout\) # (!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~509_combout\ & (\REGFILE|MEM~121_regout\ & ((\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~509_combout\,
	datab => \REGFILE|MEM~121_regout\,
	datac => \REGFILE|MEM~153_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~510_combout\);

-- Location: LCCOMB_X40_Y15_N28
\REGFILE|MEM~511\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~511_combout\ = (\INSTREG|jump_out\(23) & (\REGFILE|MEM~508_combout\)) # (!\INSTREG|jump_out\(23) & ((\REGFILE|MEM~510_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~508_combout\,
	datac => \REGFILE|MEM~510_combout\,
	datad => \INSTREG|jump_out\(23),
	combout => \REGFILE|MEM~511_combout\);

-- Location: LCFF_X40_Y15_N29
\regA|dt_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~511_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(21));

-- Location: LCCOMB_X43_Y15_N28
\MUXA|salida[21]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[21]~11_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(21))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(21)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PROGCOUNT|addr_out\(21),
	datac => \regA|dt_out\(21),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[21]~11_combout\);

-- Location: LCCOMB_X45_Y15_N30
\ALUCOMP|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux11~0_combout\ = (\MUXB|Mux11~0_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXA|salida[20]~12_combout\ & !\ALUCOMP|Mux27~1_combout\)))) # (!\MUXB|Mux11~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXA|salida[20]~12_combout\) # 
-- (\ALUCOMP|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux11~0_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \MUXA|salida[20]~12_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux11~0_combout\);

-- Location: LCCOMB_X43_Y15_N20
\MUXB|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux12~0_combout\ = (\regB|dt_out\(19) & ((\rst~combout\) # ((!\CONTROLU|Equal0~0_combout\ & \CONTROLU|ALUsrcB[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(19),
	datab => \CONTROLU|Equal0~0_combout\,
	datac => \CONTROLU|ALUsrcB[1]~2_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux12~0_combout\);

-- Location: LCCOMB_X43_Y17_N24
\ALUCOMP|Add0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~61_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux12~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux12~0_combout\,
	combout => \ALUCOMP|Add0~61_combout\);

-- Location: LCCOMB_X43_Y13_N0
\MUXB|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux13~0_combout\ = (\regB|dt_out\(18) & ((\rst~combout\) # ((!\CONTROLU|Equal0~0_combout\ & \CONTROLU|ALUsrcB[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~0_combout\,
	datab => \regB|dt_out\(18),
	datac => \rst~combout\,
	datad => \CONTROLU|ALUsrcB[1]~2_combout\,
	combout => \MUXB|Mux13~0_combout\);

-- Location: LCCOMB_X43_Y13_N14
\ALUCOMP|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~58_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux13~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux13~0_combout\,
	combout => \ALUCOMP|Add0~58_combout\);

-- Location: LCCOMB_X43_Y18_N28
\ALUCOMP|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux16~1_combout\ = (\MUXB|Mux16~2_combout\ & ((\MUXA|salida[15]~17_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux27~3_combout\)))) # (!\MUXB|Mux16~2_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (!\ALUCOMP|Mux27~3_combout\ & 
-- \MUXA|salida[15]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux16~2_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Mux27~3_combout\,
	datad => \MUXA|salida[15]~17_combout\,
	combout => \ALUCOMP|Mux16~1_combout\);

-- Location: LCCOMB_X43_Y16_N4
\MUXB|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux16~1_combout\ = (\rst~combout\) # ((!\CONTROLU|ALUsrcB[1]~1_combout\ & (!\CONTROLU|Equal0~1_combout\ & !\CONTROLU|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB[1]~1_combout\,
	datab => \CONTROLU|Equal0~1_combout\,
	datac => \CONTROLU|Equal0~0_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux16~1_combout\);

-- Location: LCFF_X44_Y17_N1
\MDR|dt_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(14));

-- Location: LCFF_X45_Y19_N27
\REGFILE|MEM~274\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[14]~14_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~274_regout\);

-- Location: LCCOMB_X45_Y19_N16
\REGFILE|MEM~210feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~210feeder_combout\ = \MUXMemReg|salida[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXMemReg|salida[14]~14_combout\,
	combout => \REGFILE|MEM~210feeder_combout\);

-- Location: LCFF_X45_Y19_N17
\REGFILE|MEM~210\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~210feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~210_regout\);

-- Location: LCFF_X46_Y19_N23
\REGFILE|MEM~178\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[14]~14_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~178_regout\);

-- Location: LCCOMB_X46_Y19_N22
\REGFILE|MEM~542\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~542_combout\ = (\INSTREG|jump_out\(21) & (((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & (\REGFILE|MEM~242_regout\)) # (!\INSTREG|jump_out\(22) & ((\REGFILE|MEM~178_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~242_regout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~178_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~542_combout\);

-- Location: LCCOMB_X45_Y19_N0
\REGFILE|MEM~543\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~543_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~542_combout\ & (\REGFILE|MEM~274_regout\)) # (!\REGFILE|MEM~542_combout\ & ((\REGFILE|MEM~210_regout\))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~542_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~274_regout\,
	datac => \REGFILE|MEM~210_regout\,
	datad => \REGFILE|MEM~542_combout\,
	combout => \REGFILE|MEM~543_combout\);

-- Location: LCFF_X39_Y17_N1
\REGFILE|MEM~82\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[14]~14_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~82_regout\);

-- Location: LCCOMB_X39_Y17_N14
\REGFILE|MEM~544\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~544_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~82_regout\) # ((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~50_regout\ & !\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~82_regout\,
	datac => \REGFILE|MEM~50_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~544_combout\);

-- Location: LCFF_X38_Y17_N7
\REGFILE|MEM~146\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[14]~14_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~146_regout\);

-- Location: LCCOMB_X38_Y17_N6
\REGFILE|MEM~545\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~545_combout\ = (\REGFILE|MEM~544_combout\ & (((\REGFILE|MEM~146_regout\) # (!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~544_combout\ & (\REGFILE|MEM~114_regout\ & ((\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~114_regout\,
	datab => \REGFILE|MEM~544_combout\,
	datac => \REGFILE|MEM~146_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~545_combout\);

-- Location: LCCOMB_X42_Y19_N30
\REGFILE|MEM~546\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~546_combout\ = (\INSTREG|jump_out\(23) & (\REGFILE|MEM~543_combout\)) # (!\INSTREG|jump_out\(23) & ((\REGFILE|MEM~545_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(23),
	datab => \REGFILE|MEM~543_combout\,
	datad => \REGFILE|MEM~545_combout\,
	combout => \REGFILE|MEM~546_combout\);

-- Location: LCFF_X43_Y19_N1
\regA|dt_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \REGFILE|MEM~546_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(14));

-- Location: LCCOMB_X43_Y19_N0
\MUXA|salida[14]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[14]~18_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(14))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(14)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(14),
	datab => \rst~combout\,
	datac => \regA|dt_out\(14),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[14]~18_combout\);

-- Location: LCCOMB_X43_Y19_N24
\ALUCOMP|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux17~0_combout\ = (\ALUCOMP|Mux27~1_combout\ & (\ALUCONTRL|op[0]~1_combout\)) # (!\ALUCOMP|Mux27~1_combout\ & ((\ALUCONTRL|op[0]~1_combout\ & ((\MUXA|salida[14]~18_combout\) # (\MUXB|Mux17~0_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & 
-- (\MUXA|salida[14]~18_combout\ & \MUXB|Mux17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \MUXA|salida[14]~18_combout\,
	datad => \MUXB|Mux17~0_combout\,
	combout => \ALUCOMP|Mux17~0_combout\);

-- Location: LCFF_X42_Y19_N9
\MDR|dt_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(13));

-- Location: LCCOMB_X42_Y19_N8
\MUXMemReg|salida[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[13]~13_combout\ = (\rst~combout\ & (\regALU|dt_out\(13))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & ((\MDR|dt_out\(13)))) # (!\CONTROLU|Equal0~5_combout\ & (\regALU|dt_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(13),
	datab => \rst~combout\,
	datac => \MDR|dt_out\(13),
	datad => \CONTROLU|Equal0~5_combout\,
	combout => \MUXMemReg|salida[13]~13_combout\);

-- Location: LCFF_X45_Y19_N19
\REGFILE|MEM~273\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~273_regout\);

-- Location: LCFF_X45_Y19_N25
\REGFILE|MEM~209\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~209_regout\);

-- Location: LCFF_X46_Y19_N5
\REGFILE|MEM~241\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~241_regout\);

-- Location: LCFF_X46_Y19_N7
\REGFILE|MEM~177\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~177_regout\);

-- Location: LCCOMB_X46_Y19_N6
\REGFILE|MEM~547\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~547_combout\ = (\INSTREG|jump_out\(21) & (((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & (\REGFILE|MEM~241_regout\)) # (!\INSTREG|jump_out\(22) & ((\REGFILE|MEM~177_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~241_regout\,
	datac => \REGFILE|MEM~177_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~547_combout\);

-- Location: LCCOMB_X45_Y19_N10
\REGFILE|MEM~548\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~548_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~547_combout\ & (\REGFILE|MEM~273_regout\)) # (!\REGFILE|MEM~547_combout\ & ((\REGFILE|MEM~209_regout\))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~547_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~273_regout\,
	datac => \REGFILE|MEM~209_regout\,
	datad => \REGFILE|MEM~547_combout\,
	combout => \REGFILE|MEM~548_combout\);

-- Location: LCFF_X38_Y17_N5
\REGFILE|MEM~113\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~113_regout\);

-- Location: LCFF_X38_Y17_N11
\REGFILE|MEM~145\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~145_regout\);

-- Location: LCFF_X39_Y17_N31
\REGFILE|MEM~49\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~49_regout\);

-- Location: LCFF_X39_Y17_N21
\REGFILE|MEM~81\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[13]~13_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~81_regout\);

-- Location: LCCOMB_X39_Y17_N20
\REGFILE|MEM~549\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~549_combout\ = (\INSTREG|jump_out\(21) & (((\REGFILE|MEM~81_regout\) # (\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (\REGFILE|MEM~49_regout\ & ((!\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~49_regout\,
	datac => \REGFILE|MEM~81_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~549_combout\);

-- Location: LCCOMB_X38_Y17_N10
\REGFILE|MEM~550\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~550_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~549_combout\ & ((\REGFILE|MEM~145_regout\))) # (!\REGFILE|MEM~549_combout\ & (\REGFILE|MEM~113_regout\)))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~549_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \REGFILE|MEM~113_regout\,
	datac => \REGFILE|MEM~145_regout\,
	datad => \REGFILE|MEM~549_combout\,
	combout => \REGFILE|MEM~550_combout\);

-- Location: LCCOMB_X40_Y18_N22
\REGFILE|MEM~551\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~551_combout\ = (\INSTREG|jump_out\(23) & (\REGFILE|MEM~548_combout\)) # (!\INSTREG|jump_out\(23) & ((\REGFILE|MEM~550_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~548_combout\,
	datac => \REGFILE|MEM~550_combout\,
	datad => \INSTREG|jump_out\(23),
	combout => \REGFILE|MEM~551_combout\);

-- Location: LCFF_X40_Y18_N23
\regA|dt_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~551_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(13));

-- Location: LCCOMB_X40_Y18_N16
\MUXA|salida[13]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[13]~19_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(13))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(13)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(13),
	datab => \regA|dt_out\(13),
	datac => \rst~combout\,
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[13]~19_combout\);

-- Location: LCCOMB_X43_Y16_N16
\MUXB|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux21~0_combout\ = (\regB|dt_out\(10) & ((\MUXB|Mux16~1_combout\) # ((\INSTREG|jump_out\(10) & \MUXB|Mux16~0_combout\)))) # (!\regB|dt_out\(10) & (((\INSTREG|jump_out\(10) & \MUXB|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(10),
	datab => \MUXB|Mux16~1_combout\,
	datac => \INSTREG|jump_out\(10),
	datad => \MUXB|Mux16~0_combout\,
	combout => \MUXB|Mux21~0_combout\);

-- Location: LCCOMB_X44_Y18_N8
\JUMPMUX|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux21~1_combout\ = (\JUMPMUX|Mux21~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux21~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \ALUCOMP|Mux21~2_combout\,
	combout => \JUMPMUX|Mux21~1_combout\);

-- Location: LCFF_X44_Y18_N9
\PROGCOUNT|addr_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux21~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(10));

-- Location: LCCOMB_X43_Y14_N2
\MUXA|salida[10]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[10]~22_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(10))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(10))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regA|dt_out\(10),
	datab => \rst~combout\,
	datac => \CONTROLU|ALUsrcA~0_combout\,
	datad => \PROGCOUNT|addr_out\(10),
	combout => \MUXA|salida[10]~22_combout\);

-- Location: LCCOMB_X43_Y14_N4
\ALUCOMP|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux21~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\MUXB|Mux21~0_combout\) # ((\MUXA|salida[10]~22_combout\) # (\ALUCOMP|Mux27~1_combout\)))) # (!\ALUCONTRL|op[0]~1_combout\ & (\MUXB|Mux21~0_combout\ & (\MUXA|salida[10]~22_combout\ & 
-- !\ALUCOMP|Mux27~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \MUXB|Mux21~0_combout\,
	datac => \MUXA|salida[10]~22_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux21~0_combout\);

-- Location: LCCOMB_X43_Y14_N6
\ALUCOMP|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux21~1_combout\ = (\ALUCOMP|Mux21~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\) # (!\ALUCOMP|Mux27~1_combout\)))) # (!\ALUCOMP|Mux21~0_combout\ & (\ALUCOMP|Add0~33_combout\ & ((\ALUCOMP|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~33_combout\,
	datab => \ALUCOMP|Mux21~0_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux21~1_combout\);

-- Location: LCCOMB_X43_Y14_N24
\ALUCOMP|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux21~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\MUXB|Mux21~0_combout\)) # (!\MUXA|salida[10]~22_combout\))) # (!\ALUCOMP|Mux27~3_combout\ & (((\ALUCOMP|Mux21~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[10]~22_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \MUXB|Mux21~0_combout\,
	datad => \ALUCOMP|Mux21~1_combout\,
	combout => \ALUCOMP|Mux21~2_combout\);

-- Location: LCFF_X43_Y14_N25
\regALU|dt_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux21~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(10));

-- Location: LCCOMB_X37_Y17_N18
\MDR|dt_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MDR|dt_out[10]~feeder_combout\ = \MEM|dataOut\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|dataOut\(10),
	combout => \MDR|dt_out[10]~feeder_combout\);

-- Location: LCFF_X37_Y17_N19
\MDR|dt_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MDR|dt_out[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(10));

-- Location: LCCOMB_X40_Y17_N0
\MUXMemReg|salida[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[10]~10_combout\ = (\rst~combout\ & (((\regALU|dt_out\(10))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & ((\MDR|dt_out\(10)))) # (!\CONTROLU|Equal0~5_combout\ & (\regALU|dt_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \CONTROLU|Equal0~5_combout\,
	datac => \regALU|dt_out\(10),
	datad => \MDR|dt_out\(10),
	combout => \MUXMemReg|salida[10]~10_combout\);

-- Location: LCFF_X40_Y17_N1
\REGFILE|MEM~142\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MUXMemReg|salida[10]~10_combout\,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~142_regout\);

-- Location: LCFF_X40_Y17_N13
\REGFILE|MEM~110\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[10]~10_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~110_regout\);

-- Location: LCFF_X39_Y17_N3
\REGFILE|MEM~46\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[10]~10_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~46_regout\);

-- Location: LCCOMB_X39_Y17_N2
\REGFILE|MEM~344\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~344_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & (\REGFILE|MEM~78_regout\)) # (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~46_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~78_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~46_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~344_combout\);

-- Location: LCCOMB_X40_Y17_N12
\REGFILE|MEM~345\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~345_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~344_combout\ & (\REGFILE|MEM~142_regout\)) # (!\REGFILE|MEM~344_combout\ & ((\REGFILE|MEM~110_regout\))))) # (!\INSTREG|jump_out\(17) & (((\REGFILE|MEM~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~142_regout\,
	datac => \REGFILE|MEM~110_regout\,
	datad => \REGFILE|MEM~344_combout\,
	combout => \REGFILE|MEM~345_combout\);

-- Location: LCFF_X46_Y15_N23
\REGFILE|MEM~270\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[10]~10_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~270_regout\);

-- Location: LCFF_X46_Y15_N17
\REGFILE|MEM~206\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[10]~10_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~206_regout\);

-- Location: LCFF_X47_Y15_N31
\REGFILE|MEM~174\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[10]~10_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~174_regout\);

-- Location: LCCOMB_X47_Y15_N30
\REGFILE|MEM~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~342_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~238_regout\) # ((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & (((\REGFILE|MEM~174_regout\ & !\INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~238_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~174_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~342_combout\);

-- Location: LCCOMB_X46_Y15_N16
\REGFILE|MEM~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~343_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~342_combout\ & (\REGFILE|MEM~270_regout\)) # (!\REGFILE|MEM~342_combout\ & ((\REGFILE|MEM~206_regout\))))) # (!\INSTREG|jump_out\(16) & (((\REGFILE|MEM~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~270_regout\,
	datac => \REGFILE|MEM~206_regout\,
	datad => \REGFILE|MEM~342_combout\,
	combout => \REGFILE|MEM~343_combout\);

-- Location: LCCOMB_X39_Y15_N30
\REGFILE|MEM~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~346_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~343_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~345_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(18),
	datac => \REGFILE|MEM~345_combout\,
	datad => \REGFILE|MEM~343_combout\,
	combout => \REGFILE|MEM~346_combout\);

-- Location: LCFF_X43_Y16_N11
\regB|dt_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \REGFILE|MEM~346_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(10));

-- Location: LCFF_X31_Y16_N19
\MEM|MEM~174\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(10),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~174_regout\);

-- Location: LCFF_X31_Y16_N5
\MEM|MEM~238\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(10),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~238_regout\);

-- Location: LCCOMB_X31_Y16_N18
\MEM|MEM~342\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~342_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\) # ((\MEM|MEM~238_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~174_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~174_regout\,
	datad => \MEM|MEM~238_regout\,
	combout => \MEM|MEM~342_combout\);

-- Location: LCFF_X32_Y15_N25
\MEM|MEM~270\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(10),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~270_regout\);

-- Location: LCCOMB_X32_Y15_N24
\MEM|MEM~343\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~343_combout\ = (\MEM|MEM~342_combout\ & (((\MEM|MEM~270_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~342_combout\ & (\MEM|MEM~206_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~206_regout\,
	datab => \MEM|MEM~342_combout\,
	datac => \MEM|MEM~270_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~343_combout\);

-- Location: LCCOMB_X32_Y15_N8
\MEM|MEM~346\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~346_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~343_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~345_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~345_combout\,
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~343_combout\,
	combout => \MEM|MEM~346_combout\);

-- Location: LCFF_X32_Y15_N9
\MEM|dataOut[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~346_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(10));

-- Location: LCFF_X43_Y16_N17
\INSTREG|jump_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(10),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(10));

-- Location: LCCOMB_X40_Y18_N24
\JUMPMUX|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux19~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(10))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(12) & (\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(12),
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \INSTREG|jump_out\(10),
	combout => \JUMPMUX|Mux19~0_combout\);

-- Location: LCCOMB_X43_Y16_N0
\MUXB|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux19~0_combout\ = (\regB|dt_out\(12) & ((\MUXB|Mux16~1_combout\) # ((\INSTREG|jump_out\(12) & \MUXB|Mux16~0_combout\)))) # (!\regB|dt_out\(12) & (((\INSTREG|jump_out\(12) & \MUXB|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(12),
	datab => \MUXB|Mux16~1_combout\,
	datac => \INSTREG|jump_out\(12),
	datad => \MUXB|Mux16~0_combout\,
	combout => \MUXB|Mux19~0_combout\);

-- Location: LCCOMB_X43_Y18_N0
\ALUCOMP|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux19~0_combout\ = (\MUXB|Mux19~0_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXA|salida[12]~20_combout\ & !\ALUCOMP|Mux27~1_combout\)))) # (!\MUXB|Mux19~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXA|salida[12]~20_combout\) # 
-- (\ALUCOMP|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux19~0_combout\,
	datab => \MUXA|salida[12]~20_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux19~0_combout\);

-- Location: LCFF_X40_Y17_N3
\REGFILE|MEM~111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[11]~11_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~111_regout\);

-- Location: LCFF_X39_Y17_N9
\REGFILE|MEM~79\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[11]~11_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~79_regout\);

-- Location: LCFF_X39_Y17_N19
\REGFILE|MEM~47\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[11]~11_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~47_regout\);

-- Location: LCCOMB_X39_Y17_N8
\REGFILE|MEM~349\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~349_combout\ = (\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17)) # ((\REGFILE|MEM~79_regout\)))) # (!\INSTREG|jump_out\(16) & (!\INSTREG|jump_out\(17) & ((\REGFILE|MEM~47_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~79_regout\,
	datad => \REGFILE|MEM~47_regout\,
	combout => \REGFILE|MEM~349_combout\);

-- Location: LCCOMB_X40_Y17_N2
\REGFILE|MEM~350\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~350_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~349_combout\ & (\REGFILE|MEM~143_regout\)) # (!\REGFILE|MEM~349_combout\ & ((\REGFILE|MEM~111_regout\))))) # (!\INSTREG|jump_out\(17) & (((\REGFILE|MEM~349_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~143_regout\,
	datac => \REGFILE|MEM~111_regout\,
	datad => \REGFILE|MEM~349_combout\,
	combout => \REGFILE|MEM~350_combout\);

-- Location: LCFF_X45_Y19_N3
\REGFILE|MEM~271\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[11]~11_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~271_regout\);

-- Location: LCFF_X46_Y19_N29
\REGFILE|MEM~239\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[11]~11_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~239_regout\);

-- Location: LCFF_X46_Y19_N11
\REGFILE|MEM~175\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[11]~11_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~175_regout\);

-- Location: LCCOMB_X46_Y19_N28
\REGFILE|MEM~347\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~347_combout\ = (\INSTREG|jump_out\(16) & (\INSTREG|jump_out\(17))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & (\REGFILE|MEM~239_regout\)) # (!\INSTREG|jump_out\(17) & ((\REGFILE|MEM~175_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~239_regout\,
	datad => \REGFILE|MEM~175_regout\,
	combout => \REGFILE|MEM~347_combout\);

-- Location: LCCOMB_X45_Y19_N2
\REGFILE|MEM~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~348_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~347_combout\ & ((\REGFILE|MEM~271_regout\))) # (!\REGFILE|MEM~347_combout\ & (\REGFILE|MEM~207_regout\)))) # (!\INSTREG|jump_out\(16) & (((\REGFILE|MEM~347_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~207_regout\,
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~271_regout\,
	datad => \REGFILE|MEM~347_combout\,
	combout => \REGFILE|MEM~348_combout\);

-- Location: LCCOMB_X38_Y16_N26
\REGFILE|MEM~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~351_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~348_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~350_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(18),
	datab => \REGFILE|MEM~350_combout\,
	datad => \REGFILE|MEM~348_combout\,
	combout => \REGFILE|MEM~351_combout\);

-- Location: LCFF_X38_Y16_N27
\regB|dt_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~351_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(11));

-- Location: LCFF_X32_Y16_N27
\MEM|MEM~271\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(11),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~271_regout\);

-- Location: LCCOMB_X33_Y16_N30
\MEM|MEM~207feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~207feeder_combout\ = \regB|dt_out\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(11),
	combout => \MEM|MEM~207feeder_combout\);

-- Location: LCFF_X33_Y16_N31
\MEM|MEM~207\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~207feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~207_regout\);

-- Location: LCCOMB_X32_Y16_N26
\MEM|MEM~348\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~348_combout\ = (\MEM|MEM~347_combout\ & (((\MEM|MEM~271_regout\)) # (!\MUXPC|salida[0]~0_combout\))) # (!\MEM|MEM~347_combout\ & (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~207_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~347_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~271_regout\,
	datad => \MEM|MEM~207_regout\,
	combout => \MEM|MEM~348_combout\);

-- Location: LCCOMB_X33_Y16_N14
\MEM|MEM~351\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~351_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~348_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~350_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~350_combout\,
	datab => \MEM|MEM~348_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~351_combout\);

-- Location: LCFF_X33_Y16_N15
\MEM|dataOut[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~351_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(11));

-- Location: LCFF_X43_Y16_N3
\INSTREG|jump_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(11),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(11));

-- Location: LCCOMB_X43_Y16_N2
\MUXB|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux20~0_combout\ = (\regB|dt_out\(11) & ((\MUXB|Mux16~1_combout\) # ((\INSTREG|jump_out\(11) & \MUXB|Mux16~0_combout\)))) # (!\regB|dt_out\(11) & (((\INSTREG|jump_out\(11) & \MUXB|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(11),
	datab => \MUXB|Mux16~1_combout\,
	datac => \INSTREG|jump_out\(11),
	datad => \MUXB|Mux16~0_combout\,
	combout => \MUXB|Mux20~0_combout\);

-- Location: LCCOMB_X42_Y18_N30
\ALUCOMP|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux20~1_combout\ = (\MUXA|salida[11]~21_combout\ & ((\MUXB|Mux20~0_combout\) # ((!\ALUCOMP|Mux27~3_combout\ & \ALUCONTRL|op[0]~1_combout\)))) # (!\MUXA|salida[11]~21_combout\ & (!\ALUCOMP|Mux27~3_combout\ & (\MUXB|Mux20~0_combout\ & 
-- \ALUCONTRL|op[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[11]~21_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \MUXB|Mux20~0_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux20~1_combout\);

-- Location: LCCOMB_X43_Y18_N10
\ALUCOMP|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux20~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~36_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux20~0_combout\);

-- Location: LCCOMB_X43_Y18_N22
\ALUCOMP|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux20~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\ALUCOMP|Mux20~1_combout\)))) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux20~0_combout\))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \ALUCOMP|Mux20~1_combout\,
	datad => \ALUCOMP|Mux20~0_combout\,
	combout => \ALUCOMP|Mux20~2_combout\);

-- Location: LCFF_X43_Y18_N23
\regALU|dt_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux20~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(11));

-- Location: LCFF_X40_Y18_N9
\MDR|dt_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(11));

-- Location: LCCOMB_X40_Y18_N8
\MUXMemReg|salida[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[11]~11_combout\ = (\rst~combout\ & (\regALU|dt_out\(11))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & ((\MDR|dt_out\(11)))) # (!\CONTROLU|Equal0~5_combout\ & (\regALU|dt_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regALU|dt_out\(11),
	datac => \MDR|dt_out\(11),
	datad => \CONTROLU|Equal0~5_combout\,
	combout => \MUXMemReg|salida[11]~11_combout\);

-- Location: LCFF_X40_Y17_N5
\REGFILE|MEM~143\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[11]~11_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~143_regout\);

-- Location: LCCOMB_X40_Y17_N4
\REGFILE|MEM~560\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~560_combout\ = (\REGFILE|MEM~559_combout\ & (((\REGFILE|MEM~143_regout\)) # (!\INSTREG|jump_out\(22)))) # (!\REGFILE|MEM~559_combout\ & (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~111_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~559_combout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~143_regout\,
	datad => \REGFILE|MEM~111_regout\,
	combout => \REGFILE|MEM~560_combout\);

-- Location: LCCOMB_X46_Y19_N10
\REGFILE|MEM~557\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~557_combout\ = (\INSTREG|jump_out\(21) & (\INSTREG|jump_out\(22))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & ((\REGFILE|MEM~239_regout\))) # (!\INSTREG|jump_out\(22) & (\REGFILE|MEM~175_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~175_regout\,
	datad => \REGFILE|MEM~239_regout\,
	combout => \REGFILE|MEM~557_combout\);

-- Location: LCCOMB_X45_Y19_N22
\REGFILE|MEM~558\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~558_combout\ = (\REGFILE|MEM~557_combout\ & (((\REGFILE|MEM~271_regout\) # (!\INSTREG|jump_out\(21))))) # (!\REGFILE|MEM~557_combout\ & (\REGFILE|MEM~207_regout\ & ((\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~207_regout\,
	datab => \REGFILE|MEM~271_regout\,
	datac => \REGFILE|MEM~557_combout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~558_combout\);

-- Location: LCCOMB_X44_Y19_N28
\REGFILE|MEM~561\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~561_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~558_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~560_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~560_combout\,
	datac => \INSTREG|jump_out\(23),
	datad => \REGFILE|MEM~558_combout\,
	combout => \REGFILE|MEM~561_combout\);

-- Location: LCFF_X44_Y19_N29
\regA|dt_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~561_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(11));

-- Location: LCCOMB_X43_Y19_N8
\JUMPMUX|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux20~1_combout\ = (\JUMPMUX|Mux20~0_combout\) # ((\ALUCOMP|Mux20~2_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux20~0_combout\,
	datab => \ALUCOMP|Mux20~2_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux20~1_combout\);

-- Location: LCFF_X43_Y19_N19
\PROGCOUNT|addr_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \JUMPMUX|Mux20~1_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(11));

-- Location: LCCOMB_X43_Y19_N18
\MUXA|salida[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[11]~21_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(11))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(11))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regA|dt_out\(11),
	datac => \PROGCOUNT|addr_out\(11),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[11]~21_combout\);

-- Location: LCCOMB_X43_Y15_N22
\ALUCOMP|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~32_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux21~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op\(2),
	datac => \MUXB|Mux21~0_combout\,
	combout => \ALUCOMP|Add0~32_combout\);

-- Location: LCFF_X43_Y17_N25
\MDR|dt_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(9));

-- Location: LCCOMB_X40_Y17_N10
\MUXMemReg|salida[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[9]~9_combout\ = (\rst~combout\ & (\regALU|dt_out\(9))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & ((\MDR|dt_out\(9)))) # (!\CONTROLU|Equal0~5_combout\ & (\regALU|dt_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(9),
	datab => \rst~combout\,
	datac => \CONTROLU|Equal0~5_combout\,
	datad => \MDR|dt_out\(9),
	combout => \MUXMemReg|salida[9]~9_combout\);

-- Location: LCFF_X39_Y17_N7
\REGFILE|MEM~45\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[9]~9_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~45_regout\);

-- Location: LCCOMB_X39_Y17_N6
\REGFILE|MEM~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~339_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & (\REGFILE|MEM~77_regout\)) # (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~45_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~77_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~45_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~339_combout\);

-- Location: LCFF_X40_Y17_N19
\REGFILE|MEM~109\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[9]~9_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~109_regout\);

-- Location: LCFF_X40_Y17_N11
\REGFILE|MEM~141\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MUXMemReg|salida[9]~9_combout\,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~141_regout\);

-- Location: LCCOMB_X40_Y17_N18
\REGFILE|MEM~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~340_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~339_combout\ & ((\REGFILE|MEM~141_regout\))) # (!\REGFILE|MEM~339_combout\ & (\REGFILE|MEM~109_regout\)))) # (!\INSTREG|jump_out\(17) & (\REGFILE|MEM~339_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~339_combout\,
	datac => \REGFILE|MEM~109_regout\,
	datad => \REGFILE|MEM~141_regout\,
	combout => \REGFILE|MEM~340_combout\);

-- Location: LCFF_X45_Y19_N29
\REGFILE|MEM~269\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[9]~9_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~269_regout\);

-- Location: LCFF_X45_Y19_N15
\REGFILE|MEM~205\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[9]~9_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~205_regout\);

-- Location: LCCOMB_X45_Y19_N30
\REGFILE|MEM~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~338_combout\ = (\REGFILE|MEM~337_combout\ & ((\REGFILE|MEM~269_regout\) # ((!\INSTREG|jump_out\(16))))) # (!\REGFILE|MEM~337_combout\ & (((\REGFILE|MEM~205_regout\ & \INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~337_combout\,
	datab => \REGFILE|MEM~269_regout\,
	datac => \REGFILE|MEM~205_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~338_combout\);

-- Location: LCCOMB_X38_Y16_N8
\REGFILE|MEM~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~341_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~338_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~340_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(18),
	datac => \REGFILE|MEM~340_combout\,
	datad => \REGFILE|MEM~338_combout\,
	combout => \REGFILE|MEM~341_combout\);

-- Location: LCFF_X38_Y16_N9
\regB|dt_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~341_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(9));

-- Location: LCFF_X32_Y15_N19
\MEM|MEM~269\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(9),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~269_regout\);

-- Location: LCFF_X33_Y15_N5
\MEM|MEM~205\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(9),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~205_regout\);

-- Location: LCCOMB_X32_Y15_N18
\MEM|MEM~338\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~338_combout\ = (\MEM|MEM~337_combout\ & (((\MEM|MEM~269_regout\)) # (!\MUXPC|salida[0]~0_combout\))) # (!\MEM|MEM~337_combout\ & (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~205_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~337_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~269_regout\,
	datad => \MEM|MEM~205_regout\,
	combout => \MEM|MEM~338_combout\);

-- Location: LCFF_X34_Y14_N29
\MEM|MEM~77\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(9),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~77_regout\);

-- Location: LCCOMB_X34_Y14_N28
\MEM|MEM~339\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~339_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~77_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (!\MEM|MEM~45_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~45_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~77_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~339_combout\);

-- Location: LCFF_X35_Y14_N31
\MEM|MEM~141\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(9),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~141_regout\);

-- Location: LCCOMB_X35_Y14_N30
\MEM|MEM~340\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~340_combout\ = (\MEM|MEM~339_combout\ & (((\MEM|MEM~141_regout\) # (!\MUXPC|salida[1]~1_combout\)))) # (!\MEM|MEM~339_combout\ & (\MEM|MEM~109_regout\ & ((\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~109_regout\,
	datab => \MEM|MEM~339_combout\,
	datac => \MEM|MEM~141_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~340_combout\);

-- Location: LCCOMB_X32_Y15_N6
\MEM|MEM~341\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~341_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~338_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~340_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~338_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	datad => \MEM|MEM~340_combout\,
	combout => \MEM|MEM~341_combout\);

-- Location: LCFF_X32_Y15_N7
\MEM|dataOut[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~341_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(9));

-- Location: LCFF_X43_Y16_N15
\INSTREG|jump_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(9),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(9));

-- Location: LCCOMB_X43_Y16_N14
\MUXB|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux22~0_combout\ = (\regB|dt_out\(9) & ((\MUXB|Mux16~1_combout\) # ((\INSTREG|jump_out\(9) & \MUXB|Mux16~0_combout\)))) # (!\regB|dt_out\(9) & (((\INSTREG|jump_out\(9) & \MUXB|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(9),
	datab => \MUXB|Mux16~1_combout\,
	datac => \INSTREG|jump_out\(9),
	datad => \MUXB|Mux16~0_combout\,
	combout => \MUXB|Mux22~0_combout\);

-- Location: LCCOMB_X43_Y14_N10
\ALUCOMP|Add0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~29_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux22~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux22~0_combout\,
	combout => \ALUCOMP|Add0~29_combout\);

-- Location: LCCOMB_X39_Y14_N20
\REGFILE|MEM~108feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~108feeder_combout\ = \MUXMemReg|salida[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXMemReg|salida[8]~8_combout\,
	combout => \REGFILE|MEM~108feeder_combout\);

-- Location: LCFF_X39_Y14_N21
\REGFILE|MEM~108\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~108feeder_combout\,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~108_regout\);

-- Location: LCCOMB_X39_Y14_N6
\REGFILE|MEM~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~335_combout\ = (\REGFILE|MEM~334_combout\ & ((\REGFILE|MEM~140_regout\) # ((!\INSTREG|jump_out\(17))))) # (!\REGFILE|MEM~334_combout\ & (((\REGFILE|MEM~108_regout\ & \INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~334_combout\,
	datab => \REGFILE|MEM~140_regout\,
	datac => \REGFILE|MEM~108_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~335_combout\);

-- Location: LCFF_X46_Y15_N15
\REGFILE|MEM~268\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[8]~8_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~268_regout\);

-- Location: LCFF_X46_Y15_N25
\REGFILE|MEM~204\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[8]~8_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~204_regout\);

-- Location: LCFF_X47_Y14_N1
\REGFILE|MEM~236\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[8]~8_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~236_regout\);

-- Location: LCFF_X47_Y14_N3
\REGFILE|MEM~172\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[8]~8_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~172_regout\);

-- Location: LCCOMB_X47_Y14_N0
\REGFILE|MEM~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~332_combout\ = (\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16)) # ((\REGFILE|MEM~236_regout\)))) # (!\INSTREG|jump_out\(17) & (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~172_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~236_regout\,
	datad => \REGFILE|MEM~172_regout\,
	combout => \REGFILE|MEM~332_combout\);

-- Location: LCCOMB_X46_Y15_N24
\REGFILE|MEM~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~333_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~332_combout\ & (\REGFILE|MEM~268_regout\)) # (!\REGFILE|MEM~332_combout\ & ((\REGFILE|MEM~204_regout\))))) # (!\INSTREG|jump_out\(16) & (((\REGFILE|MEM~332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~268_regout\,
	datac => \REGFILE|MEM~204_regout\,
	datad => \REGFILE|MEM~332_combout\,
	combout => \REGFILE|MEM~333_combout\);

-- Location: LCCOMB_X38_Y16_N14
\REGFILE|MEM~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~336_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~333_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~335_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~335_combout\,
	datac => \REGFILE|MEM~333_combout\,
	datad => \INSTREG|jump_out\(18),
	combout => \REGFILE|MEM~336_combout\);

-- Location: LCFF_X38_Y16_N15
\regB|dt_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~336_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(8));

-- Location: LCFF_X31_Y16_N7
\MEM|MEM~172\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(8),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~172_regout\);

-- Location: LCFF_X31_Y16_N9
\MEM|MEM~236\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(8),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~236_regout\);

-- Location: LCCOMB_X31_Y16_N6
\MEM|MEM~332\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~332_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\) # ((\MEM|MEM~236_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~172_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~172_regout\,
	datad => \MEM|MEM~236_regout\,
	combout => \MEM|MEM~332_combout\);

-- Location: LCFF_X32_Y15_N21
\MEM|MEM~268\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(8),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~268_regout\);

-- Location: LCCOMB_X32_Y15_N20
\MEM|MEM~333\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~333_combout\ = (\MEM|MEM~332_combout\ & (((\MEM|MEM~268_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~332_combout\ & (\MEM|MEM~204_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~204_regout\,
	datab => \MEM|MEM~332_combout\,
	datac => \MEM|MEM~268_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~333_combout\);

-- Location: LCFF_X35_Y14_N19
\MEM|MEM~140\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(8),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~140_regout\);

-- Location: LCFF_X34_Y14_N27
\MEM|MEM~44\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(8),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~44_regout\);

-- Location: LCCOMB_X34_Y14_N26
\MEM|MEM~334\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~334_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~76_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~44_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~76_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~44_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~334_combout\);

-- Location: LCCOMB_X35_Y14_N18
\MEM|MEM~335\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~335_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~334_combout\ & ((\MEM|MEM~140_regout\))) # (!\MEM|MEM~334_combout\ & (\MEM|MEM~108_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~334_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~108_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~140_regout\,
	datad => \MEM|MEM~334_combout\,
	combout => \MEM|MEM~335_combout\);

-- Location: LCCOMB_X32_Y15_N16
\MEM|MEM~336\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~336_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~333_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~335_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~333_combout\,
	datad => \MEM|MEM~335_combout\,
	combout => \MEM|MEM~336_combout\);

-- Location: LCFF_X32_Y15_N17
\MEM|dataOut[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~336_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(8));

-- Location: LCFF_X43_Y17_N31
\MDR|dt_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(8));

-- Location: LCCOMB_X40_Y17_N20
\MUXMemReg|salida[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[8]~8_combout\ = (\CONTROLU|Equal0~5_combout\ & ((\rst~combout\ & (\regALU|dt_out\(8))) # (!\rst~combout\ & ((\MDR|dt_out\(8)))))) # (!\CONTROLU|Equal0~5_combout\ & (\regALU|dt_out\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(8),
	datab => \CONTROLU|Equal0~5_combout\,
	datac => \rst~combout\,
	datad => \MDR|dt_out\(8),
	combout => \MUXMemReg|salida[8]~8_combout\);

-- Location: LCFF_X40_Y17_N9
\REGFILE|MEM~140\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[8]~8_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~140_regout\);

-- Location: LCCOMB_X39_Y14_N0
\REGFILE|MEM~575\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~575_combout\ = (\REGFILE|MEM~574_combout\ & ((\REGFILE|MEM~140_regout\) # ((!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~574_combout\ & (((\REGFILE|MEM~108_regout\ & \INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~574_combout\,
	datab => \REGFILE|MEM~140_regout\,
	datac => \REGFILE|MEM~108_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~575_combout\);

-- Location: LCCOMB_X47_Y14_N2
\REGFILE|MEM~572\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~572_combout\ = (\INSTREG|jump_out\(21) & (\INSTREG|jump_out\(22))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & ((\REGFILE|MEM~236_regout\))) # (!\INSTREG|jump_out\(22) & (\REGFILE|MEM~172_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~172_regout\,
	datad => \REGFILE|MEM~236_regout\,
	combout => \REGFILE|MEM~572_combout\);

-- Location: LCCOMB_X46_Y15_N14
\REGFILE|MEM~573\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~573_combout\ = (\REGFILE|MEM~572_combout\ & (((\REGFILE|MEM~268_regout\) # (!\INSTREG|jump_out\(21))))) # (!\REGFILE|MEM~572_combout\ & (\REGFILE|MEM~204_regout\ & ((\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~204_regout\,
	datab => \REGFILE|MEM~572_combout\,
	datac => \REGFILE|MEM~268_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~573_combout\);

-- Location: LCCOMB_X43_Y19_N14
\REGFILE|MEM~576\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~576_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~573_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~575_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|jump_out\(23),
	datac => \REGFILE|MEM~575_combout\,
	datad => \REGFILE|MEM~573_combout\,
	combout => \REGFILE|MEM~576_combout\);

-- Location: LCFF_X43_Y19_N5
\regA|dt_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \REGFILE|MEM~576_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(8));

-- Location: LCCOMB_X43_Y19_N4
\MUXA|salida[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[8]~24_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(8))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(8)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(8),
	datab => \rst~combout\,
	datac => \regA|dt_out\(8),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[8]~24_combout\);

-- Location: LCFF_X46_Y14_N23
\REGFILE|MEM~267\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[7]~7_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~267_regout\);

-- Location: LCFF_X46_Y14_N13
\REGFILE|MEM~203\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[7]~7_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~203_regout\);

-- Location: LCCOMB_X46_Y14_N12
\REGFILE|MEM~328\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~328_combout\ = (\REGFILE|MEM~327_combout\ & ((\REGFILE|MEM~267_regout\) # ((!\INSTREG|jump_out\(16))))) # (!\REGFILE|MEM~327_combout\ & (((\REGFILE|MEM~203_regout\ & \INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~327_combout\,
	datab => \REGFILE|MEM~267_regout\,
	datac => \REGFILE|MEM~203_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~328_combout\);

-- Location: LCCOMB_X38_Y16_N16
\REGFILE|MEM~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~331_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~328_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~330_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~330_combout\,
	datac => \REGFILE|MEM~328_combout\,
	datad => \INSTREG|jump_out\(18),
	combout => \REGFILE|MEM~331_combout\);

-- Location: LCFF_X38_Y16_N17
\regB|dt_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~331_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(7));

-- Location: LCFF_X34_Y14_N23
\MEM|MEM~43\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(7),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~43_regout\);

-- Location: LCCOMB_X34_Y14_N22
\MEM|MEM~329\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~329_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~75_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~43_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~75_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~43_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~329_combout\);

-- Location: LCFF_X33_Y14_N27
\MEM|MEM~139\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(7),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~139_regout\);

-- Location: LCFF_X33_Y14_N13
\MEM|MEM~107\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(7),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~107_regout\);

-- Location: LCCOMB_X33_Y14_N26
\MEM|MEM~330\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~330_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~329_combout\ & (\MEM|MEM~139_regout\)) # (!\MEM|MEM~329_combout\ & ((\MEM|MEM~107_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~329_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~329_combout\,
	datac => \MEM|MEM~139_regout\,
	datad => \MEM|MEM~107_regout\,
	combout => \MEM|MEM~330_combout\);

-- Location: LCCOMB_X32_Y15_N2
\MEM|MEM~331\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~331_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~328_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~330_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~328_combout\,
	datab => \MEM|MEM~330_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~331_combout\);

-- Location: LCFF_X32_Y15_N3
\MEM|dataOut[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~331_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(7));

-- Location: LCFF_X43_Y16_N27
\INSTREG|jump_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(7),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(7));

-- Location: LCCOMB_X43_Y16_N26
\MUXB|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux24~0_combout\ = (\regB|dt_out\(7) & ((\MUXB|Mux16~1_combout\) # ((\INSTREG|jump_out\(7) & \MUXB|Mux16~0_combout\)))) # (!\regB|dt_out\(7) & (((\INSTREG|jump_out\(7) & \MUXB|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(7),
	datab => \MUXB|Mux16~1_combout\,
	datac => \INSTREG|jump_out\(7),
	datad => \MUXB|Mux16~0_combout\,
	combout => \MUXB|Mux24~0_combout\);

-- Location: LCCOMB_X43_Y17_N20
\ALUCOMP|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux24~1_combout\ = (\MUXA|salida[7]~25_combout\ & ((\MUXB|Mux24~0_combout\) # ((!\ALUCOMP|Mux27~3_combout\ & \ALUCONTRL|op[0]~1_combout\)))) # (!\MUXA|salida[7]~25_combout\ & (!\ALUCOMP|Mux27~3_combout\ & (\ALUCONTRL|op[0]~1_combout\ & 
-- \MUXB|Mux24~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[7]~25_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \MUXB|Mux24~0_combout\,
	combout => \ALUCOMP|Mux24~1_combout\);

-- Location: LCFF_X46_Y14_N3
\REGFILE|MEM~266\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~266_regout\);

-- Location: LCFF_X46_Y14_N5
\REGFILE|MEM~202\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~202_regout\);

-- Location: LCCOMB_X46_Y14_N2
\REGFILE|MEM~583\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~583_combout\ = (\REGFILE|MEM~582_combout\ & (((\REGFILE|MEM~266_regout\)) # (!\INSTREG|jump_out\(21)))) # (!\REGFILE|MEM~582_combout\ & (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~202_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~582_combout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~266_regout\,
	datad => \REGFILE|MEM~202_regout\,
	combout => \REGFILE|MEM~583_combout\);

-- Location: LCCOMB_X46_Y16_N30
\REGFILE|MEM~586\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~586_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~583_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~585_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~585_combout\,
	datab => \REGFILE|MEM~583_combout\,
	datad => \INSTREG|jump_out\(23),
	combout => \REGFILE|MEM~586_combout\);

-- Location: LCFF_X46_Y16_N31
\regA|dt_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~586_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(6));

-- Location: LCFF_X45_Y18_N11
\regALU|dt_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux25~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(6));

-- Location: LCCOMB_X44_Y18_N2
\JUMPMUX|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux25~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|jump_out\(4))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\regALU|dt_out\(6) & \CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(4),
	datab => \regALU|dt_out\(6),
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux25~0_combout\);

-- Location: LCCOMB_X44_Y18_N24
\JUMPMUX|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux25~1_combout\ = (\JUMPMUX|Mux25~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (\ALUCOMP|Mux25~2_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \ALUCOMP|Mux25~2_combout\,
	datac => \JUMPMUX|Mux25~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux25~1_combout\);

-- Location: LCFF_X44_Y18_N25
\PROGCOUNT|addr_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux25~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(6));

-- Location: LCCOMB_X46_Y16_N20
\MUXA|salida[6]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[6]~26_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(6))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(6))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regA|dt_out\(6),
	datac => \PROGCOUNT|addr_out\(6),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[6]~26_combout\);

-- Location: LCFF_X40_Y13_N25
\REGFILE|MEM~137\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MUXMemReg|salida[5]~5_combout\,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~137_regout\);

-- Location: LCCOMB_X43_Y13_N26
\REGFILE|MEM~590\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~590_combout\ = (\REGFILE|MEM~589_combout\ & (((\REGFILE|MEM~137_regout\) # (!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~589_combout\ & (\REGFILE|MEM~105_regout\ & (\INSTREG|jump_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~589_combout\,
	datab => \REGFILE|MEM~105_regout\,
	datac => \INSTREG|jump_out\(22),
	datad => \REGFILE|MEM~137_regout\,
	combout => \REGFILE|MEM~590_combout\);

-- Location: LCFF_X46_Y14_N19
\REGFILE|MEM~265\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[5]~5_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~265_regout\);

-- Location: LCFF_X46_Y14_N1
\REGFILE|MEM~201\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[5]~5_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~201_regout\);

-- Location: LCCOMB_X46_Y14_N18
\REGFILE|MEM~588\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~588_combout\ = (\REGFILE|MEM~587_combout\ & (((\REGFILE|MEM~265_regout\)) # (!\INSTREG|jump_out\(21)))) # (!\REGFILE|MEM~587_combout\ & (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~201_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~587_combout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~265_regout\,
	datad => \REGFILE|MEM~201_regout\,
	combout => \REGFILE|MEM~588_combout\);

-- Location: LCCOMB_X46_Y16_N10
\REGFILE|MEM~591\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~591_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~588_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~590_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~590_combout\,
	datac => \REGFILE|MEM~588_combout\,
	datad => \INSTREG|jump_out\(23),
	combout => \REGFILE|MEM~591_combout\);

-- Location: LCFF_X45_Y16_N23
\regA|dt_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \REGFILE|MEM~591_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(5));

-- Location: LCCOMB_X44_Y18_N20
\JUMPMUX|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux26~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|func_out\(3))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\regALU|dt_out\(5) & \CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|func_out\(3),
	datab => \regALU|dt_out\(5),
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux26~0_combout\);

-- Location: LCCOMB_X44_Y18_N30
\JUMPMUX|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux26~1_combout\ = (\JUMPMUX|Mux26~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & \ALUCOMP|Mux26~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \JUMPMUX|Mux26~0_combout\,
	datad => \ALUCOMP|Mux26~2_combout\,
	combout => \JUMPMUX|Mux26~1_combout\);

-- Location: LCFF_X44_Y18_N31
\PROGCOUNT|addr_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux26~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(5));

-- Location: LCCOMB_X45_Y16_N22
\MUXA|salida[5]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[5]~27_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & ((\PROGCOUNT|addr_out\(5)))) # (!\rst~combout\ & (\regA|dt_out\(5))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (((\PROGCOUNT|addr_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcA~0_combout\,
	datab => \rst~combout\,
	datac => \regA|dt_out\(5),
	datad => \PROGCOUNT|addr_out\(5),
	combout => \MUXA|salida[5]~27_combout\);

-- Location: LCCOMB_X43_Y17_N14
\ALUCOMP|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux26~1_combout\ = (\MUXB|Mux26~0_combout\ & ((\MUXA|salida[5]~27_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux27~3_combout\)))) # (!\MUXB|Mux26~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (!\ALUCOMP|Mux27~3_combout\ & 
-- \MUXA|salida[5]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \MUXB|Mux26~0_combout\,
	datad => \MUXA|salida[5]~27_combout\,
	combout => \ALUCOMP|Mux26~1_combout\);

-- Location: LCCOMB_X43_Y17_N28
\ALUCOMP|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux26~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~18_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux26~0_combout\);

-- Location: LCCOMB_X43_Y17_N12
\ALUCOMP|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux26~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\ALUCOMP|Mux26~1_combout\)))) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux26~0_combout\))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux26~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \ALUCOMP|Mux26~1_combout\,
	datad => \ALUCOMP|Mux26~0_combout\,
	combout => \ALUCOMP|Mux26~2_combout\);

-- Location: LCFF_X43_Y17_N13
\regALU|dt_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux26~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(5));

-- Location: LCFF_X32_Y14_N23
\MEM|MEM~41\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(5),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~41_regout\);

-- Location: LCCOMB_X32_Y14_N22
\MEM|MEM~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~319_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (!\MEM|MEM~73_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~41_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~73_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~41_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~319_combout\);

-- Location: LCFF_X33_Y14_N15
\MEM|MEM~137\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(5),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~137_regout\);

-- Location: LCFF_X33_Y14_N21
\MEM|MEM~105\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(5),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~105_regout\);

-- Location: LCCOMB_X33_Y14_N14
\MEM|MEM~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~320_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~319_combout\ & (\MEM|MEM~137_regout\)) # (!\MEM|MEM~319_combout\ & ((\MEM|MEM~105_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~319_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~319_combout\,
	datac => \MEM|MEM~137_regout\,
	datad => \MEM|MEM~105_regout\,
	combout => \MEM|MEM~320_combout\);

-- Location: LCFF_X33_Y15_N27
\MEM|MEM~201\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(5),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~201_regout\);

-- Location: LCFF_X32_Y15_N29
\MEM|MEM~265\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(5),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~265_regout\);

-- Location: LCCOMB_X32_Y15_N28
\MEM|MEM~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~318_combout\ = (\MEM|MEM~317_combout\ & (((\MEM|MEM~265_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~317_combout\ & (\MEM|MEM~201_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~317_combout\,
	datab => \MEM|MEM~201_regout\,
	datac => \MEM|MEM~265_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~318_combout\);

-- Location: LCCOMB_X32_Y15_N4
\MEM|MEM~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~321_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~318_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~320_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~320_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	datad => \MEM|MEM~318_combout\,
	combout => \MEM|MEM~321_combout\);

-- Location: LCFF_X32_Y15_N5
\MEM|dataOut[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~321_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(5));

-- Location: LCFF_X42_Y19_N7
\MDR|dt_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(5));

-- Location: LCCOMB_X40_Y13_N24
\MUXMemReg|salida[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[5]~5_combout\ = (\rst~combout\ & (((\regALU|dt_out\(5))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & ((\MDR|dt_out\(5)))) # (!\CONTROLU|Equal0~5_combout\ & (\regALU|dt_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \CONTROLU|Equal0~5_combout\,
	datac => \regALU|dt_out\(5),
	datad => \MDR|dt_out\(5),
	combout => \MUXMemReg|salida[5]~5_combout\);

-- Location: LCFF_X43_Y13_N19
\REGFILE|MEM~105\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[5]~5_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~105_regout\);

-- Location: LCFF_X42_Y13_N15
\REGFILE|MEM~41\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[5]~5_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~41_regout\);

-- Location: LCFF_X42_Y13_N9
\REGFILE|MEM~73\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[5]~5_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~73_regout\);

-- Location: LCCOMB_X42_Y13_N8
\REGFILE|MEM~319\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~319_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & ((\REGFILE|MEM~73_regout\))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~41_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~41_regout\,
	datac => \REGFILE|MEM~73_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~319_combout\);

-- Location: LCCOMB_X43_Y13_N16
\REGFILE|MEM~320\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~320_combout\ = (\REGFILE|MEM~319_combout\ & ((\REGFILE|MEM~137_regout\) # ((!\INSTREG|jump_out\(17))))) # (!\REGFILE|MEM~319_combout\ & (((\REGFILE|MEM~105_regout\ & \INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~137_regout\,
	datab => \REGFILE|MEM~105_regout\,
	datac => \REGFILE|MEM~319_combout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~320_combout\);

-- Location: LCCOMB_X46_Y14_N0
\REGFILE|MEM~318\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~318_combout\ = (\REGFILE|MEM~317_combout\ & ((\REGFILE|MEM~265_regout\) # ((!\INSTREG|jump_out\(16))))) # (!\REGFILE|MEM~317_combout\ & (((\REGFILE|MEM~201_regout\ & \INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~317_combout\,
	datab => \REGFILE|MEM~265_regout\,
	datac => \REGFILE|MEM~201_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~318_combout\);

-- Location: LCCOMB_X43_Y13_N6
\REGFILE|MEM~321\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~321_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~318_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~320_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|jump_out\(18),
	datac => \REGFILE|MEM~320_combout\,
	datad => \REGFILE|MEM~318_combout\,
	combout => \REGFILE|MEM~321_combout\);

-- Location: LCFF_X42_Y19_N5
\regB|dt_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \REGFILE|MEM~321_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(5));

-- Location: LCCOMB_X42_Y19_N10
\MUXB|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux26~0_combout\ = (\INSTREG|jump_out\(5) & ((\MUXB|Mux16~0_combout\) # ((\regB|dt_out\(5) & \MUXB|Mux16~1_combout\)))) # (!\INSTREG|jump_out\(5) & (\regB|dt_out\(5) & (\MUXB|Mux16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(5),
	datab => \regB|dt_out\(5),
	datac => \MUXB|Mux16~1_combout\,
	datad => \MUXB|Mux16~0_combout\,
	combout => \MUXB|Mux26~0_combout\);

-- Location: LCCOMB_X42_Y16_N0
\ALUCOMP|Add0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~17_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux26~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux26~0_combout\,
	combout => \ALUCOMP|Add0~17_combout\);

-- Location: LCCOMB_X43_Y16_N28
\ALUCOMP|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~14_combout\ = \MUXB|Mux27~0_combout\ $ (\ALUCONTRL|op\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux27~0_combout\,
	datad => \ALUCONTRL|op\(2),
	combout => \ALUCOMP|Add0~14_combout\);

-- Location: LCCOMB_X45_Y16_N30
\JUMPMUX|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux28~1_combout\ = (\JUMPMUX|Mux28~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (\ALUCOMP|Mux28~2_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux28~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \ALUCOMP|Mux28~2_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux28~1_combout\);

-- Location: LCFF_X45_Y16_N31
\PROGCOUNT|addr_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux28~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(3));

-- Location: LCCOMB_X45_Y16_N6
\MUXA|salida[3]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[3]~29_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & ((\PROGCOUNT|addr_out\(3)))) # (!\rst~combout\ & (\regA|dt_out\(3))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (((\PROGCOUNT|addr_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regA|dt_out\(3),
	datab => \PROGCOUNT|addr_out\(3),
	datac => \CONTROLU|ALUsrcA~0_combout\,
	datad => \rst~combout\,
	combout => \MUXA|salida[3]~29_combout\);

-- Location: LCCOMB_X40_Y16_N12
\CONTROLU|ALUsrcB[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|ALUsrcB[1]~1_combout\ = (!\NEWST|CS\(2) & (\NEWST|CS\(1) & !\NEWST|CS\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NEWST|CS\(2),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(0),
	combout => \CONTROLU|ALUsrcB[1]~1_combout\);

-- Location: LCCOMB_X40_Y16_N16
\MUXB|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux31~3_combout\ = (\regB|dt_out\(0) & ((\rst~combout\) # ((!\CONTROLU|Equal0~1_combout\ & !\CONTROLU|ALUsrcB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~1_combout\,
	datab => \CONTROLU|ALUsrcB[1]~1_combout\,
	datac => \regB|dt_out\(0),
	datad => \rst~combout\,
	combout => \MUXB|Mux31~3_combout\);

-- Location: LCCOMB_X42_Y16_N4
\ALUCOMP|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~0_combout\ = \ALUCONTRL|op\(2) $ (((\MUXB|Mux31~2_combout\) # ((\MUXB|Mux31~3_combout\) # (\CONTROLU|ALUsrcB[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux31~2_combout\,
	datab => \ALUCONTRL|op\(2),
	datac => \MUXB|Mux31~3_combout\,
	datad => \CONTROLU|ALUsrcB[0]~0_combout\,
	combout => \ALUCOMP|Add0~0_combout\);

-- Location: LCCOMB_X42_Y16_N16
\ALUCOMP|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~2_cout\ = CARRY((\ALUCONTRL|op~0_combout\) # (\CONTROLU|ALUop[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datad => VCC,
	cout => \ALUCOMP|Add0~2_cout\);

-- Location: LCCOMB_X42_Y16_N18
\ALUCOMP|Add0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~3_combout\ = (\MUXA|salida[0]~0_combout\ & ((\ALUCOMP|Add0~0_combout\ & (\ALUCOMP|Add0~2_cout\ & VCC)) # (!\ALUCOMP|Add0~0_combout\ & (!\ALUCOMP|Add0~2_cout\)))) # (!\MUXA|salida[0]~0_combout\ & ((\ALUCOMP|Add0~0_combout\ & 
-- (!\ALUCOMP|Add0~2_cout\)) # (!\ALUCOMP|Add0~0_combout\ & ((\ALUCOMP|Add0~2_cout\) # (GND)))))
-- \ALUCOMP|Add0~4\ = CARRY((\MUXA|salida[0]~0_combout\ & (!\ALUCOMP|Add0~0_combout\ & !\ALUCOMP|Add0~2_cout\)) # (!\MUXA|salida[0]~0_combout\ & ((!\ALUCOMP|Add0~2_cout\) # (!\ALUCOMP|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[0]~0_combout\,
	datab => \ALUCOMP|Add0~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~2_cout\,
	combout => \ALUCOMP|Add0~3_combout\,
	cout => \ALUCOMP|Add0~4\);

-- Location: LCCOMB_X42_Y16_N20
\ALUCOMP|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~6_combout\ = ((\MUXA|salida[1]~31_combout\ $ (\ALUCOMP|Add0~5_combout\ $ (!\ALUCOMP|Add0~4\)))) # (GND)
-- \ALUCOMP|Add0~7\ = CARRY((\MUXA|salida[1]~31_combout\ & ((\ALUCOMP|Add0~5_combout\) # (!\ALUCOMP|Add0~4\))) # (!\MUXA|salida[1]~31_combout\ & (\ALUCOMP|Add0~5_combout\ & !\ALUCOMP|Add0~4\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[1]~31_combout\,
	datab => \ALUCOMP|Add0~5_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~4\,
	combout => \ALUCOMP|Add0~6_combout\,
	cout => \ALUCOMP|Add0~7\);

-- Location: LCCOMB_X42_Y16_N22
\ALUCOMP|Add0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~9_combout\ = (\ALUCOMP|Add0~8_combout\ & ((\MUXA|salida[2]~30_combout\ & (\ALUCOMP|Add0~7\ & VCC)) # (!\MUXA|salida[2]~30_combout\ & (!\ALUCOMP|Add0~7\)))) # (!\ALUCOMP|Add0~8_combout\ & ((\MUXA|salida[2]~30_combout\ & (!\ALUCOMP|Add0~7\)) # 
-- (!\MUXA|salida[2]~30_combout\ & ((\ALUCOMP|Add0~7\) # (GND)))))
-- \ALUCOMP|Add0~10\ = CARRY((\ALUCOMP|Add0~8_combout\ & (!\MUXA|salida[2]~30_combout\ & !\ALUCOMP|Add0~7\)) # (!\ALUCOMP|Add0~8_combout\ & ((!\ALUCOMP|Add0~7\) # (!\MUXA|salida[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~8_combout\,
	datab => \MUXA|salida[2]~30_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~7\,
	combout => \ALUCOMP|Add0~9_combout\,
	cout => \ALUCOMP|Add0~10\);

-- Location: LCCOMB_X43_Y17_N0
\ALUCOMP|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux29~1_combout\ = (\ALUCOMP|Mux29~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\) # (!\ALUCOMP|Mux27~1_combout\)))) # (!\ALUCOMP|Mux29~0_combout\ & (\ALUCOMP|Add0~9_combout\ & ((\ALUCOMP|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux29~0_combout\,
	datab => \ALUCOMP|Add0~9_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux29~1_combout\);

-- Location: LCCOMB_X43_Y17_N18
\ALUCOMP|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux29~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\MUXA|salida[2]~30_combout\)) # (!\MUXB|Mux29~0_combout\))) # (!\ALUCOMP|Mux27~3_combout\ & (((\ALUCOMP|Mux29~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux29~0_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \MUXA|salida[2]~30_combout\,
	datad => \ALUCOMP|Mux29~1_combout\,
	combout => \ALUCOMP|Mux29~2_combout\);

-- Location: LCFF_X43_Y17_N19
\regALU|dt_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(2));

-- Location: LCCOMB_X42_Y13_N22
\MUXMemReg|salida[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[2]~2_combout\ = (\rst~combout\ & (((\regALU|dt_out\(2))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & (\MDR|dt_out\(2))) # (!\CONTROLU|Equal0~5_combout\ & ((\regALU|dt_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MDR|dt_out\(2),
	datab => \regALU|dt_out\(2),
	datac => \rst~combout\,
	datad => \CONTROLU|Equal0~5_combout\,
	combout => \MUXMemReg|salida[2]~2_combout\);

-- Location: LCFF_X46_Y14_N9
\REGFILE|MEM~262\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[2]~2_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~262_regout\);

-- Location: LCFF_X47_Y14_N31
\REGFILE|MEM~166\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[2]~2_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~166_regout\);

-- Location: LCCOMB_X47_Y14_N30
\REGFILE|MEM~602\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~602_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~230_regout\) # ((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~166_regout\ & !\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~230_regout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~166_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~602_combout\);

-- Location: LCCOMB_X46_Y14_N8
\REGFILE|MEM~603\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~603_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~602_combout\ & ((\REGFILE|MEM~262_regout\))) # (!\REGFILE|MEM~602_combout\ & (\REGFILE|MEM~198_regout\)))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~198_regout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~262_regout\,
	datad => \REGFILE|MEM~602_combout\,
	combout => \REGFILE|MEM~603_combout\);

-- Location: LCCOMB_X44_Y17_N0
\REGFILE|MEM~606\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~606_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~603_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~605_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~605_combout\,
	datab => \INSTREG|jump_out\(23),
	datad => \REGFILE|MEM~603_combout\,
	combout => \REGFILE|MEM~606_combout\);

-- Location: LCFF_X43_Y17_N17
\regA|dt_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \REGFILE|MEM~606_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(2));

-- Location: LCCOMB_X43_Y17_N16
\MUXA|salida[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[2]~30_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(2))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(2)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(2),
	datab => \rst~combout\,
	datac => \regA|dt_out\(2),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[2]~30_combout\);

-- Location: LCCOMB_X42_Y16_N24
\ALUCOMP|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~12_combout\ = ((\ALUCOMP|Add0~11_combout\ $ (\MUXA|salida[3]~29_combout\ $ (!\ALUCOMP|Add0~10\)))) # (GND)
-- \ALUCOMP|Add0~13\ = CARRY((\ALUCOMP|Add0~11_combout\ & ((\MUXA|salida[3]~29_combout\) # (!\ALUCOMP|Add0~10\))) # (!\ALUCOMP|Add0~11_combout\ & (\MUXA|salida[3]~29_combout\ & !\ALUCOMP|Add0~10\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~11_combout\,
	datab => \MUXA|salida[3]~29_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~10\,
	combout => \ALUCOMP|Add0~12_combout\,
	cout => \ALUCOMP|Add0~13\);

-- Location: LCCOMB_X42_Y16_N26
\ALUCOMP|Add0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~15_combout\ = (\MUXA|salida[4]~28_combout\ & ((\ALUCOMP|Add0~14_combout\ & (\ALUCOMP|Add0~13\ & VCC)) # (!\ALUCOMP|Add0~14_combout\ & (!\ALUCOMP|Add0~13\)))) # (!\MUXA|salida[4]~28_combout\ & ((\ALUCOMP|Add0~14_combout\ & 
-- (!\ALUCOMP|Add0~13\)) # (!\ALUCOMP|Add0~14_combout\ & ((\ALUCOMP|Add0~13\) # (GND)))))
-- \ALUCOMP|Add0~16\ = CARRY((\MUXA|salida[4]~28_combout\ & (!\ALUCOMP|Add0~14_combout\ & !\ALUCOMP|Add0~13\)) # (!\MUXA|salida[4]~28_combout\ & ((!\ALUCOMP|Add0~13\) # (!\ALUCOMP|Add0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[4]~28_combout\,
	datab => \ALUCOMP|Add0~14_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~13\,
	combout => \ALUCOMP|Add0~15_combout\,
	cout => \ALUCOMP|Add0~16\);

-- Location: LCCOMB_X42_Y16_N30
\ALUCOMP|Add0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~21_combout\ = (\ALUCOMP|Add0~20_combout\ & ((\MUXA|salida[6]~26_combout\ & (\ALUCOMP|Add0~19\ & VCC)) # (!\MUXA|salida[6]~26_combout\ & (!\ALUCOMP|Add0~19\)))) # (!\ALUCOMP|Add0~20_combout\ & ((\MUXA|salida[6]~26_combout\ & 
-- (!\ALUCOMP|Add0~19\)) # (!\MUXA|salida[6]~26_combout\ & ((\ALUCOMP|Add0~19\) # (GND)))))
-- \ALUCOMP|Add0~22\ = CARRY((\ALUCOMP|Add0~20_combout\ & (!\MUXA|salida[6]~26_combout\ & !\ALUCOMP|Add0~19\)) # (!\ALUCOMP|Add0~20_combout\ & ((!\ALUCOMP|Add0~19\) # (!\MUXA|salida[6]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~20_combout\,
	datab => \MUXA|salida[6]~26_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~19\,
	combout => \ALUCOMP|Add0~21_combout\,
	cout => \ALUCOMP|Add0~22\);

-- Location: LCCOMB_X42_Y15_N0
\ALUCOMP|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~24_combout\ = ((\ALUCOMP|Add0~23_combout\ $ (\MUXA|salida[7]~25_combout\ $ (!\ALUCOMP|Add0~22\)))) # (GND)
-- \ALUCOMP|Add0~25\ = CARRY((\ALUCOMP|Add0~23_combout\ & ((\MUXA|salida[7]~25_combout\) # (!\ALUCOMP|Add0~22\))) # (!\ALUCOMP|Add0~23_combout\ & (\MUXA|salida[7]~25_combout\ & !\ALUCOMP|Add0~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~23_combout\,
	datab => \MUXA|salida[7]~25_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~22\,
	combout => \ALUCOMP|Add0~24_combout\,
	cout => \ALUCOMP|Add0~25\);

-- Location: LCCOMB_X43_Y17_N6
\ALUCOMP|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux24~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCOMP|Add0~24_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux24~0_combout\);

-- Location: LCCOMB_X43_Y17_N26
\ALUCOMP|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux24~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\ALUCOMP|Mux24~1_combout\)))) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux24~0_combout\))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux24~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \ALUCOMP|Mux24~1_combout\,
	datad => \ALUCOMP|Mux24~0_combout\,
	combout => \ALUCOMP|Mux24~2_combout\);

-- Location: LCFF_X43_Y17_N27
\regALU|dt_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux24~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(7));

-- Location: LCFF_X39_Y14_N25
\MDR|dt_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(7));

-- Location: LCCOMB_X39_Y14_N24
\MUXMemReg|salida[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[7]~7_combout\ = (\CONTROLU|Equal0~5_combout\ & ((\rst~combout\ & (\regALU|dt_out\(7))) # (!\rst~combout\ & ((\MDR|dt_out\(7)))))) # (!\CONTROLU|Equal0~5_combout\ & (\regALU|dt_out\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~5_combout\,
	datab => \regALU|dt_out\(7),
	datac => \MDR|dt_out\(7),
	datad => \rst~combout\,
	combout => \MUXMemReg|salida[7]~7_combout\);

-- Location: LCFF_X40_Y17_N17
\REGFILE|MEM~107\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[7]~7_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~107_regout\);

-- Location: LCCOMB_X40_Y17_N30
\REGFILE|MEM~139feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~139feeder_combout\ = \MUXMemReg|salida[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXMemReg|salida[7]~7_combout\,
	combout => \REGFILE|MEM~139feeder_combout\);

-- Location: LCFF_X40_Y17_N31
\REGFILE|MEM~139\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~139feeder_combout\,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~139_regout\);

-- Location: LCCOMB_X40_Y17_N26
\REGFILE|MEM~580\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~580_combout\ = (\REGFILE|MEM~579_combout\ & (((\REGFILE|MEM~139_regout\)) # (!\INSTREG|jump_out\(22)))) # (!\REGFILE|MEM~579_combout\ & (\INSTREG|jump_out\(22) & (\REGFILE|MEM~107_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~579_combout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~107_regout\,
	datad => \REGFILE|MEM~139_regout\,
	combout => \REGFILE|MEM~580_combout\);

-- Location: LCFF_X47_Y14_N19
\REGFILE|MEM~171\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[7]~7_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~171_regout\);

-- Location: LCCOMB_X47_Y14_N18
\REGFILE|MEM~577\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~577_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~235_regout\) # ((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~171_regout\ & !\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~235_regout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~171_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~577_combout\);

-- Location: LCCOMB_X46_Y14_N22
\REGFILE|MEM~578\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~578_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~577_combout\ & ((\REGFILE|MEM~267_regout\))) # (!\REGFILE|MEM~577_combout\ & (\REGFILE|MEM~203_regout\)))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~203_regout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~267_regout\,
	datad => \REGFILE|MEM~577_combout\,
	combout => \REGFILE|MEM~578_combout\);

-- Location: LCCOMB_X46_Y16_N18
\REGFILE|MEM~581\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~581_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~578_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~580_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~580_combout\,
	datac => \REGFILE|MEM~578_combout\,
	datad => \INSTREG|jump_out\(23),
	combout => \REGFILE|MEM~581_combout\);

-- Location: LCFF_X46_Y16_N19
\regA|dt_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~581_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(7));

-- Location: LCCOMB_X44_Y18_N26
\JUMPMUX|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux24~1_combout\ = (\JUMPMUX|Mux24~0_combout\) # ((\ALUCOMP|Mux24~2_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux24~0_combout\,
	datab => \ALUCOMP|Mux24~2_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux24~1_combout\);

-- Location: LCFF_X44_Y18_N27
\PROGCOUNT|addr_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux24~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(7));

-- Location: LCCOMB_X46_Y16_N24
\MUXA|salida[7]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[7]~25_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(7))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(7))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regA|dt_out\(7),
	datac => \PROGCOUNT|addr_out\(7),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[7]~25_combout\);

-- Location: LCCOMB_X42_Y15_N2
\ALUCOMP|Add0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~27_combout\ = (\ALUCOMP|Add0~26_combout\ & ((\MUXA|salida[8]~24_combout\ & (\ALUCOMP|Add0~25\ & VCC)) # (!\MUXA|salida[8]~24_combout\ & (!\ALUCOMP|Add0~25\)))) # (!\ALUCOMP|Add0~26_combout\ & ((\MUXA|salida[8]~24_combout\ & 
-- (!\ALUCOMP|Add0~25\)) # (!\MUXA|salida[8]~24_combout\ & ((\ALUCOMP|Add0~25\) # (GND)))))
-- \ALUCOMP|Add0~28\ = CARRY((\ALUCOMP|Add0~26_combout\ & (!\MUXA|salida[8]~24_combout\ & !\ALUCOMP|Add0~25\)) # (!\ALUCOMP|Add0~26_combout\ & ((!\ALUCOMP|Add0~25\) # (!\MUXA|salida[8]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~26_combout\,
	datab => \MUXA|salida[8]~24_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~25\,
	combout => \ALUCOMP|Add0~27_combout\,
	cout => \ALUCOMP|Add0~28\);

-- Location: LCCOMB_X42_Y15_N10
\ALUCOMP|Add0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~39_combout\ = (\ALUCOMP|Add0~38_combout\ & ((\MUXA|salida[12]~20_combout\ & (\ALUCOMP|Add0~37\ & VCC)) # (!\MUXA|salida[12]~20_combout\ & (!\ALUCOMP|Add0~37\)))) # (!\ALUCOMP|Add0~38_combout\ & ((\MUXA|salida[12]~20_combout\ & 
-- (!\ALUCOMP|Add0~37\)) # (!\MUXA|salida[12]~20_combout\ & ((\ALUCOMP|Add0~37\) # (GND)))))
-- \ALUCOMP|Add0~40\ = CARRY((\ALUCOMP|Add0~38_combout\ & (!\MUXA|salida[12]~20_combout\ & !\ALUCOMP|Add0~37\)) # (!\ALUCOMP|Add0~38_combout\ & ((!\ALUCOMP|Add0~37\) # (!\MUXA|salida[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~38_combout\,
	datab => \MUXA|salida[12]~20_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~37\,
	combout => \ALUCOMP|Add0~39_combout\,
	cout => \ALUCOMP|Add0~40\);

-- Location: LCCOMB_X43_Y18_N18
\ALUCOMP|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux19~1_combout\ = (\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux19~0_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCOMP|Mux19~0_combout\ & (\ALUCOMP|Add0~39_combout\)))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux19~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux19~0_combout\,
	datac => \ALUCOMP|Add0~39_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux19~1_combout\);

-- Location: LCCOMB_X43_Y18_N4
\ALUCOMP|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux19~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\MUXB|Mux19~0_combout\)) # (!\MUXA|salida[12]~20_combout\))) # (!\ALUCOMP|Mux27~3_combout\ & (((\ALUCOMP|Mux19~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[12]~20_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \MUXB|Mux19~0_combout\,
	datad => \ALUCOMP|Mux19~1_combout\,
	combout => \ALUCOMP|Mux19~2_combout\);

-- Location: LCCOMB_X40_Y18_N18
\JUMPMUX|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux19~1_combout\ = (\JUMPMUX|Mux19~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux19~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \JUMPMUX|Mux19~0_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \ALUCOMP|Mux19~2_combout\,
	combout => \JUMPMUX|Mux19~1_combout\);

-- Location: LCFF_X40_Y18_N19
\PROGCOUNT|addr_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux19~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(12));

-- Location: LCCOMB_X40_Y18_N30
\MUXA|salida[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[12]~20_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(12))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(12))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regA|dt_out\(12),
	datab => \PROGCOUNT|addr_out\(12),
	datac => \rst~combout\,
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[12]~20_combout\);

-- Location: LCCOMB_X42_Y15_N12
\ALUCOMP|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~42_combout\ = ((\ALUCOMP|Add0~41_combout\ $ (\MUXA|salida[13]~19_combout\ $ (!\ALUCOMP|Add0~40\)))) # (GND)
-- \ALUCOMP|Add0~43\ = CARRY((\ALUCOMP|Add0~41_combout\ & ((\MUXA|salida[13]~19_combout\) # (!\ALUCOMP|Add0~40\))) # (!\ALUCOMP|Add0~41_combout\ & (\MUXA|salida[13]~19_combout\ & !\ALUCOMP|Add0~40\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~41_combout\,
	datab => \MUXA|salida[13]~19_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~40\,
	combout => \ALUCOMP|Add0~42_combout\,
	cout => \ALUCOMP|Add0~43\);

-- Location: LCCOMB_X42_Y15_N14
\ALUCOMP|Add0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~45_combout\ = (\MUXA|salida[14]~18_combout\ & ((\ALUCOMP|Add0~44_combout\ & (\ALUCOMP|Add0~43\ & VCC)) # (!\ALUCOMP|Add0~44_combout\ & (!\ALUCOMP|Add0~43\)))) # (!\MUXA|salida[14]~18_combout\ & ((\ALUCOMP|Add0~44_combout\ & 
-- (!\ALUCOMP|Add0~43\)) # (!\ALUCOMP|Add0~44_combout\ & ((\ALUCOMP|Add0~43\) # (GND)))))
-- \ALUCOMP|Add0~46\ = CARRY((\MUXA|salida[14]~18_combout\ & (!\ALUCOMP|Add0~44_combout\ & !\ALUCOMP|Add0~43\)) # (!\MUXA|salida[14]~18_combout\ & ((!\ALUCOMP|Add0~43\) # (!\ALUCOMP|Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[14]~18_combout\,
	datab => \ALUCOMP|Add0~44_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~43\,
	combout => \ALUCOMP|Add0~45_combout\,
	cout => \ALUCOMP|Add0~46\);

-- Location: LCCOMB_X43_Y19_N2
\ALUCOMP|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux17~1_combout\ = (\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux17~0_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCOMP|Mux17~0_combout\ & (\ALUCOMP|Add0~45_combout\)))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux17~0_combout\,
	datac => \ALUCOMP|Add0~45_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux17~1_combout\);

-- Location: LCCOMB_X43_Y19_N12
\ALUCOMP|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux17~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\MUXA|salida[14]~18_combout\)) # (!\MUXB|Mux17~0_combout\))) # (!\ALUCOMP|Mux27~3_combout\ & (((\ALUCOMP|Mux17~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~3_combout\,
	datab => \MUXB|Mux17~0_combout\,
	datac => \MUXA|salida[14]~18_combout\,
	datad => \ALUCOMP|Mux17~1_combout\,
	combout => \ALUCOMP|Mux17~2_combout\);

-- Location: LCFF_X43_Y19_N13
\regALU|dt_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux17~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(14));

-- Location: LCCOMB_X45_Y19_N8
\MUXMemReg|salida[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[14]~14_combout\ = (\CONTROLU|Equal0~5_combout\ & ((\rst~combout\ & ((\regALU|dt_out\(14)))) # (!\rst~combout\ & (\MDR|dt_out\(14))))) # (!\CONTROLU|Equal0~5_combout\ & (((\regALU|dt_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~5_combout\,
	datab => \rst~combout\,
	datac => \MDR|dt_out\(14),
	datad => \regALU|dt_out\(14),
	combout => \MUXMemReg|salida[14]~14_combout\);

-- Location: LCFF_X39_Y17_N15
\REGFILE|MEM~50\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[14]~14_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~50_regout\);

-- Location: LCCOMB_X39_Y17_N0
\REGFILE|MEM~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~364_combout\ = (\INSTREG|jump_out\(16) & (((\REGFILE|MEM~82_regout\) # (\INSTREG|jump_out\(17))))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~50_regout\ & ((!\INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~50_regout\,
	datac => \REGFILE|MEM~82_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~364_combout\);

-- Location: LCFF_X38_Y17_N17
\REGFILE|MEM~114\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[14]~14_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~114_regout\);

-- Location: LCCOMB_X38_Y17_N16
\REGFILE|MEM~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~365_combout\ = (\REGFILE|MEM~364_combout\ & ((\REGFILE|MEM~146_regout\) # ((!\INSTREG|jump_out\(17))))) # (!\REGFILE|MEM~364_combout\ & (((\REGFILE|MEM~114_regout\ & \INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~146_regout\,
	datab => \REGFILE|MEM~364_combout\,
	datac => \REGFILE|MEM~114_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~365_combout\);

-- Location: LCFF_X46_Y19_N25
\REGFILE|MEM~242\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[14]~14_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~242_regout\);

-- Location: LCCOMB_X46_Y19_N24
\REGFILE|MEM~362\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~362_combout\ = (\INSTREG|jump_out\(16) & (\INSTREG|jump_out\(17))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & (\REGFILE|MEM~242_regout\)) # (!\INSTREG|jump_out\(17) & ((\REGFILE|MEM~178_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~242_regout\,
	datad => \REGFILE|MEM~178_regout\,
	combout => \REGFILE|MEM~362_combout\);

-- Location: LCCOMB_X45_Y19_N26
\REGFILE|MEM~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~363_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~362_combout\ & ((\REGFILE|MEM~274_regout\))) # (!\REGFILE|MEM~362_combout\ & (\REGFILE|MEM~210_regout\)))) # (!\INSTREG|jump_out\(16) & (((\REGFILE|MEM~362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~210_regout\,
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~274_regout\,
	datad => \REGFILE|MEM~362_combout\,
	combout => \REGFILE|MEM~363_combout\);

-- Location: LCCOMB_X38_Y16_N30
\REGFILE|MEM~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~366_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~363_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~365_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(18),
	datac => \REGFILE|MEM~365_combout\,
	datad => \REGFILE|MEM~363_combout\,
	combout => \REGFILE|MEM~366_combout\);

-- Location: LCFF_X38_Y16_N31
\regB|dt_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~366_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(14));

-- Location: LCFF_X32_Y16_N5
\MEM|MEM~274\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(14),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~274_regout\);

-- Location: LCFF_X33_Y16_N29
\MEM|MEM~210\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(14),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~210_regout\);

-- Location: LCCOMB_X32_Y16_N4
\MEM|MEM~363\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~363_combout\ = (\MEM|MEM~362_combout\ & (((\MEM|MEM~274_regout\)) # (!\MUXPC|salida[0]~0_combout\))) # (!\MEM|MEM~362_combout\ & (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~210_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~362_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~274_regout\,
	datad => \MEM|MEM~210_regout\,
	combout => \MEM|MEM~363_combout\);

-- Location: LCFF_X35_Y14_N11
\MEM|MEM~146\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(14),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~146_regout\);

-- Location: LCFF_X36_Y15_N19
\MEM|MEM~50\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(14),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~50_regout\);

-- Location: LCCOMB_X36_Y15_N18
\MEM|MEM~364\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~364_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~82_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~50_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~82_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~50_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~364_combout\);

-- Location: LCCOMB_X35_Y14_N10
\MEM|MEM~365\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~365_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~364_combout\ & ((\MEM|MEM~146_regout\))) # (!\MEM|MEM~364_combout\ & (\MEM|MEM~114_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~364_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~114_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~146_regout\,
	datad => \MEM|MEM~364_combout\,
	combout => \MEM|MEM~365_combout\);

-- Location: LCCOMB_X33_Y16_N12
\MEM|MEM~366\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~366_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~363_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~365_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~363_combout\,
	datad => \MEM|MEM~365_combout\,
	combout => \MEM|MEM~366_combout\);

-- Location: LCFF_X33_Y16_N13
\MEM|dataOut[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~366_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(14));

-- Location: LCFF_X43_Y16_N19
\INSTREG|jump_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(14),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(14));

-- Location: LCCOMB_X43_Y16_N18
\MUXB|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux17~0_combout\ = (\regB|dt_out\(14) & ((\MUXB|Mux16~1_combout\) # ((\INSTREG|jump_out\(14) & \MUXB|Mux16~0_combout\)))) # (!\regB|dt_out\(14) & (((\INSTREG|jump_out\(14) & \MUXB|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(14),
	datab => \MUXB|Mux16~1_combout\,
	datac => \INSTREG|jump_out\(14),
	datad => \MUXB|Mux16~0_combout\,
	combout => \MUXB|Mux17~0_combout\);

-- Location: LCCOMB_X43_Y16_N10
\ALUCOMP|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~44_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux17~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux17~0_combout\,
	combout => \ALUCOMP|Add0~44_combout\);

-- Location: LCCOMB_X42_Y15_N16
\ALUCOMP|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~48_combout\ = ((\ALUCOMP|Add0~47_combout\ $ (\MUXA|salida[15]~17_combout\ $ (!\ALUCOMP|Add0~46\)))) # (GND)
-- \ALUCOMP|Add0~49\ = CARRY((\ALUCOMP|Add0~47_combout\ & ((\MUXA|salida[15]~17_combout\) # (!\ALUCOMP|Add0~46\))) # (!\ALUCOMP|Add0~47_combout\ & (\MUXA|salida[15]~17_combout\ & !\ALUCOMP|Add0~46\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~47_combout\,
	datab => \MUXA|salida[15]~17_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~46\,
	combout => \ALUCOMP|Add0~48_combout\,
	cout => \ALUCOMP|Add0~49\);

-- Location: LCCOMB_X43_Y18_N6
\ALUCOMP|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux16~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \ALUCOMP|Add0~48_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux16~0_combout\);

-- Location: LCCOMB_X43_Y18_N26
\ALUCOMP|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux16~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\ALUCOMP|Mux16~1_combout\)))) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux16~0_combout\))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \ALUCOMP|Mux16~1_combout\,
	datad => \ALUCOMP|Mux16~0_combout\,
	combout => \ALUCOMP|Mux16~2_combout\);

-- Location: LCFF_X43_Y18_N27
\regALU|dt_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(15));

-- Location: LCCOMB_X40_Y18_N10
\JUMPMUX|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux16~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(13))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & ((\regALU|dt_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \INSTREG|jump_out\(13),
	datad => \regALU|dt_out\(15),
	combout => \JUMPMUX|Mux16~0_combout\);

-- Location: LCCOMB_X40_Y18_N0
\JUMPMUX|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux16~1_combout\ = (\JUMPMUX|Mux16~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux16~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \JUMPMUX|Mux16~0_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \ALUCOMP|Mux16~2_combout\,
	combout => \JUMPMUX|Mux16~1_combout\);

-- Location: LCFF_X40_Y18_N1
\PROGCOUNT|addr_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux16~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(15));

-- Location: LCCOMB_X40_Y18_N28
\MUXA|salida[15]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[15]~17_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(15))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(15))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regA|dt_out\(15),
	datab => \PROGCOUNT|addr_out\(15),
	datac => \rst~combout\,
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[15]~17_combout\);

-- Location: LCCOMB_X42_Y15_N18
\ALUCOMP|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~52_combout\ = (\ALUCOMP|Add0~51_combout\ & ((\MUXA|salida[16]~16_combout\ & (\ALUCOMP|Add0~49\ & VCC)) # (!\MUXA|salida[16]~16_combout\ & (!\ALUCOMP|Add0~49\)))) # (!\ALUCOMP|Add0~51_combout\ & ((\MUXA|salida[16]~16_combout\ & 
-- (!\ALUCOMP|Add0~49\)) # (!\MUXA|salida[16]~16_combout\ & ((\ALUCOMP|Add0~49\) # (GND)))))
-- \ALUCOMP|Add0~53\ = CARRY((\ALUCOMP|Add0~51_combout\ & (!\MUXA|salida[16]~16_combout\ & !\ALUCOMP|Add0~49\)) # (!\ALUCOMP|Add0~51_combout\ & ((!\ALUCOMP|Add0~49\) # (!\MUXA|salida[16]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~51_combout\,
	datab => \MUXA|salida[16]~16_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~49\,
	combout => \ALUCOMP|Add0~52_combout\,
	cout => \ALUCOMP|Add0~53\);

-- Location: LCCOMB_X42_Y15_N20
\ALUCOMP|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~56_combout\ = ((\ALUCOMP|Add0~55_combout\ $ (\MUXA|salida[17]~15_combout\ $ (!\ALUCOMP|Add0~53\)))) # (GND)
-- \ALUCOMP|Add0~57\ = CARRY((\ALUCOMP|Add0~55_combout\ & ((\MUXA|salida[17]~15_combout\) # (!\ALUCOMP|Add0~53\))) # (!\ALUCOMP|Add0~55_combout\ & (\MUXA|salida[17]~15_combout\ & !\ALUCOMP|Add0~53\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~55_combout\,
	datab => \MUXA|salida[17]~15_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~53\,
	combout => \ALUCOMP|Add0~56_combout\,
	cout => \ALUCOMP|Add0~57\);

-- Location: LCCOMB_X42_Y15_N22
\ALUCOMP|Add0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~59_combout\ = (\MUXA|salida[18]~14_combout\ & ((\ALUCOMP|Add0~58_combout\ & (\ALUCOMP|Add0~57\ & VCC)) # (!\ALUCOMP|Add0~58_combout\ & (!\ALUCOMP|Add0~57\)))) # (!\MUXA|salida[18]~14_combout\ & ((\ALUCOMP|Add0~58_combout\ & 
-- (!\ALUCOMP|Add0~57\)) # (!\ALUCOMP|Add0~58_combout\ & ((\ALUCOMP|Add0~57\) # (GND)))))
-- \ALUCOMP|Add0~60\ = CARRY((\MUXA|salida[18]~14_combout\ & (!\ALUCOMP|Add0~58_combout\ & !\ALUCOMP|Add0~57\)) # (!\MUXA|salida[18]~14_combout\ & ((!\ALUCOMP|Add0~57\) # (!\ALUCOMP|Add0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[18]~14_combout\,
	datab => \ALUCOMP|Add0~58_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~57\,
	combout => \ALUCOMP|Add0~59_combout\,
	cout => \ALUCOMP|Add0~60\);

-- Location: LCCOMB_X42_Y15_N24
\ALUCOMP|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~62_combout\ = ((\MUXA|salida[19]~13_combout\ $ (\ALUCOMP|Add0~61_combout\ $ (!\ALUCOMP|Add0~60\)))) # (GND)
-- \ALUCOMP|Add0~63\ = CARRY((\MUXA|salida[19]~13_combout\ & ((\ALUCOMP|Add0~61_combout\) # (!\ALUCOMP|Add0~60\))) # (!\MUXA|salida[19]~13_combout\ & (\ALUCOMP|Add0~61_combout\ & !\ALUCOMP|Add0~60\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[19]~13_combout\,
	datab => \ALUCOMP|Add0~61_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~60\,
	combout => \ALUCOMP|Add0~62_combout\,
	cout => \ALUCOMP|Add0~63\);

-- Location: LCCOMB_X42_Y15_N26
\ALUCOMP|Add0~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~65_combout\ = (\ALUCOMP|Add0~64_combout\ & ((\MUXA|salida[20]~12_combout\ & (\ALUCOMP|Add0~63\ & VCC)) # (!\MUXA|salida[20]~12_combout\ & (!\ALUCOMP|Add0~63\)))) # (!\ALUCOMP|Add0~64_combout\ & ((\MUXA|salida[20]~12_combout\ & 
-- (!\ALUCOMP|Add0~63\)) # (!\MUXA|salida[20]~12_combout\ & ((\ALUCOMP|Add0~63\) # (GND)))))
-- \ALUCOMP|Add0~66\ = CARRY((\ALUCOMP|Add0~64_combout\ & (!\MUXA|salida[20]~12_combout\ & !\ALUCOMP|Add0~63\)) # (!\ALUCOMP|Add0~64_combout\ & ((!\ALUCOMP|Add0~63\) # (!\MUXA|salida[20]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~64_combout\,
	datab => \MUXA|salida[20]~12_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~63\,
	combout => \ALUCOMP|Add0~65_combout\,
	cout => \ALUCOMP|Add0~66\);

-- Location: LCCOMB_X45_Y15_N0
\ALUCOMP|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux11~1_combout\ = (\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux11~0_combout\ & (\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCOMP|Mux11~0_combout\ & ((\ALUCOMP|Add0~65_combout\))))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux11~0_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~65_combout\,
	combout => \ALUCOMP|Mux11~1_combout\);

-- Location: LCCOMB_X45_Y15_N14
\ALUCOMP|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux11~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\MUXA|salida[20]~12_combout\)) # (!\MUXB|Mux11~0_combout\))) # (!\ALUCOMP|Mux27~3_combout\ & (((\ALUCOMP|Mux11~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux11~0_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \MUXA|salida[20]~12_combout\,
	datad => \ALUCOMP|Mux11~1_combout\,
	combout => \ALUCOMP|Mux11~2_combout\);

-- Location: LCCOMB_X43_Y18_N12
\JUMPMUX|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux11~1_combout\ = (\JUMPMUX|Mux11~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux11~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux11~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \ALUCOMP|Mux11~2_combout\,
	combout => \JUMPMUX|Mux11~1_combout\);

-- Location: LCFF_X43_Y18_N13
\PROGCOUNT|addr_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux11~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(20));

-- Location: LCCOMB_X39_Y13_N2
\REGFILE|MEM~120feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~120feeder_combout\ = \MUXMemReg|salida[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXMemReg|salida[20]~20_combout\,
	combout => \REGFILE|MEM~120feeder_combout\);

-- Location: LCFF_X39_Y13_N3
\REGFILE|MEM~120\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~120feeder_combout\,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~120_regout\);

-- Location: LCFF_X38_Y18_N19
\REGFILE|MEM~56\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[20]~20_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~56_regout\);

-- Location: LCCOMB_X38_Y18_N18
\REGFILE|MEM~394\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~394_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & (\REGFILE|MEM~88_regout\)) # (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~56_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~88_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~56_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~394_combout\);

-- Location: LCCOMB_X39_Y19_N12
\REGFILE|MEM~152feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~152feeder_combout\ = \MUXMemReg|salida[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[20]~20_combout\,
	combout => \REGFILE|MEM~152feeder_combout\);

-- Location: LCFF_X39_Y19_N13
\REGFILE|MEM~152\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~152feeder_combout\,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~152_regout\);

-- Location: LCCOMB_X39_Y13_N4
\REGFILE|MEM~395\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~395_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~394_combout\ & ((\REGFILE|MEM~152_regout\))) # (!\REGFILE|MEM~394_combout\ & (\REGFILE|MEM~120_regout\)))) # (!\INSTREG|jump_out\(17) & (((\REGFILE|MEM~394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~120_regout\,
	datac => \REGFILE|MEM~394_combout\,
	datad => \REGFILE|MEM~152_regout\,
	combout => \REGFILE|MEM~395_combout\);

-- Location: LCFF_X44_Y13_N5
\REGFILE|MEM~216\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[20]~20_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~216_regout\);

-- Location: LCFF_X47_Y15_N13
\REGFILE|MEM~248\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[20]~20_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~248_regout\);

-- Location: LCCOMB_X47_Y15_N12
\REGFILE|MEM~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~392_combout\ = (\INSTREG|jump_out\(16) & (((\INSTREG|jump_out\(17))))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & ((\REGFILE|MEM~248_regout\))) # (!\INSTREG|jump_out\(17) & (\REGFILE|MEM~184_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~184_regout\,
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~248_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~392_combout\);

-- Location: LCCOMB_X44_Y13_N14
\REGFILE|MEM~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~393_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~392_combout\ & ((\REGFILE|MEM~280_regout\))) # (!\REGFILE|MEM~392_combout\ & (\REGFILE|MEM~216_regout\)))) # (!\INSTREG|jump_out\(16) & (((\REGFILE|MEM~392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~216_regout\,
	datac => \REGFILE|MEM~280_regout\,
	datad => \REGFILE|MEM~392_combout\,
	combout => \REGFILE|MEM~393_combout\);

-- Location: LCCOMB_X43_Y13_N20
\REGFILE|MEM~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~396_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~393_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~395_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~395_combout\,
	datac => \REGFILE|MEM~393_combout\,
	datad => \INSTREG|jump_out\(18),
	combout => \REGFILE|MEM~396_combout\);

-- Location: LCFF_X43_Y13_N21
\regB|dt_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~396_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(20));

-- Location: LCFF_X35_Y16_N27
\MEM|MEM~216\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(20),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~216_regout\);

-- Location: LCFF_X35_Y16_N25
\MEM|MEM~280\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(20),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~280_regout\);

-- Location: LCFF_X36_Y16_N17
\MEM|MEM~248\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(20),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~248_regout\);

-- Location: LCFF_X36_Y16_N3
\MEM|MEM~184\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(20),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~184_regout\);

-- Location: LCCOMB_X36_Y16_N2
\MEM|MEM~392\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~392_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~248_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~184_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~248_regout\,
	datac => \MEM|MEM~184_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~392_combout\);

-- Location: LCCOMB_X35_Y16_N24
\MEM|MEM~393\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~393_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~392_combout\ & ((\MEM|MEM~280_regout\))) # (!\MEM|MEM~392_combout\ & (\MEM|MEM~216_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~392_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~216_regout\,
	datac => \MEM|MEM~280_regout\,
	datad => \MEM|MEM~392_combout\,
	combout => \MEM|MEM~393_combout\);

-- Location: LCCOMB_X34_Y16_N26
\MEM|MEM~396\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~396_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~393_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~395_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~395_combout\,
	datab => \MUXPC|salida[2]~2_combout\,
	datad => \MEM|MEM~393_combout\,
	combout => \MEM|MEM~396_combout\);

-- Location: LCFF_X34_Y16_N27
\MEM|dataOut[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~396_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(20));

-- Location: LCFF_X38_Y16_N19
\MDR|dt_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(20),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(20));

-- Location: LCFF_X45_Y15_N15
\regALU|dt_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux11~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(20));

-- Location: LCCOMB_X38_Y16_N18
\MUXMemReg|salida[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[20]~20_combout\ = (\CONTROLU|Equal0~5_combout\ & ((\rst~combout\ & ((\regALU|dt_out\(20)))) # (!\rst~combout\ & (\MDR|dt_out\(20))))) # (!\CONTROLU|Equal0~5_combout\ & (((\regALU|dt_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~5_combout\,
	datab => \rst~combout\,
	datac => \MDR|dt_out\(20),
	datad => \regALU|dt_out\(20),
	combout => \MUXMemReg|salida[20]~20_combout\);

-- Location: LCFF_X44_Y13_N15
\REGFILE|MEM~280\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[20]~20_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~280_regout\);

-- Location: LCFF_X47_Y15_N11
\REGFILE|MEM~184\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[20]~20_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~184_regout\);

-- Location: LCCOMB_X47_Y15_N10
\REGFILE|MEM~512\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~512_combout\ = (\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21)) # ((\REGFILE|MEM~248_regout\)))) # (!\INSTREG|jump_out\(22) & (!\INSTREG|jump_out\(21) & (\REGFILE|MEM~184_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~184_regout\,
	datad => \REGFILE|MEM~248_regout\,
	combout => \REGFILE|MEM~512_combout\);

-- Location: LCCOMB_X44_Y13_N16
\REGFILE|MEM~513\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~513_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~512_combout\ & (\REGFILE|MEM~280_regout\)) # (!\REGFILE|MEM~512_combout\ & ((\REGFILE|MEM~216_regout\))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~512_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~280_regout\,
	datac => \REGFILE|MEM~216_regout\,
	datad => \REGFILE|MEM~512_combout\,
	combout => \REGFILE|MEM~513_combout\);

-- Location: LCCOMB_X37_Y18_N20
\REGFILE|MEM~514\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~514_combout\ = (\INSTREG|jump_out\(22) & (((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21) & (\REGFILE|MEM~88_regout\)) # (!\INSTREG|jump_out\(21) & ((\REGFILE|MEM~56_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~88_regout\,
	datab => \REGFILE|MEM~56_regout\,
	datac => \INSTREG|jump_out\(22),
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~514_combout\);

-- Location: LCCOMB_X39_Y13_N6
\REGFILE|MEM~515\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~515_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~514_combout\ & ((\REGFILE|MEM~152_regout\))) # (!\REGFILE|MEM~514_combout\ & (\REGFILE|MEM~120_regout\)))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \REGFILE|MEM~120_regout\,
	datac => \REGFILE|MEM~514_combout\,
	datad => \REGFILE|MEM~152_regout\,
	combout => \REGFILE|MEM~515_combout\);

-- Location: LCCOMB_X40_Y15_N22
\REGFILE|MEM~516\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~516_combout\ = (\INSTREG|jump_out\(23) & (\REGFILE|MEM~513_combout\)) # (!\INSTREG|jump_out\(23) & ((\REGFILE|MEM~515_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~513_combout\,
	datac => \REGFILE|MEM~515_combout\,
	datad => \INSTREG|jump_out\(23),
	combout => \REGFILE|MEM~516_combout\);

-- Location: LCFF_X40_Y15_N23
\regA|dt_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~516_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(20));

-- Location: LCCOMB_X40_Y15_N16
\MUXA|salida[20]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[20]~12_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(20))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(20)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \CONTROLU|ALUsrcA~0_combout\,
	datac => \PROGCOUNT|addr_out\(20),
	datad => \regA|dt_out\(20),
	combout => \MUXA|salida[20]~12_combout\);

-- Location: LCCOMB_X42_Y15_N28
\ALUCOMP|Add0~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~68_combout\ = ((\ALUCOMP|Add0~67_combout\ $ (\MUXA|salida[21]~11_combout\ $ (!\ALUCOMP|Add0~66\)))) # (GND)
-- \ALUCOMP|Add0~69\ = CARRY((\ALUCOMP|Add0~67_combout\ & ((\MUXA|salida[21]~11_combout\) # (!\ALUCOMP|Add0~66\))) # (!\ALUCOMP|Add0~67_combout\ & (\MUXA|salida[21]~11_combout\ & !\ALUCOMP|Add0~66\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~67_combout\,
	datab => \MUXA|salida[21]~11_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~66\,
	combout => \ALUCOMP|Add0~68_combout\,
	cout => \ALUCOMP|Add0~69\);

-- Location: LCCOMB_X42_Y15_N30
\ALUCOMP|Add0~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~71_combout\ = (\MUXA|salida[22]~10_combout\ & ((\ALUCOMP|Add0~70_combout\ & (\ALUCOMP|Add0~69\ & VCC)) # (!\ALUCOMP|Add0~70_combout\ & (!\ALUCOMP|Add0~69\)))) # (!\MUXA|salida[22]~10_combout\ & ((\ALUCOMP|Add0~70_combout\ & 
-- (!\ALUCOMP|Add0~69\)) # (!\ALUCOMP|Add0~70_combout\ & ((\ALUCOMP|Add0~69\) # (GND)))))
-- \ALUCOMP|Add0~72\ = CARRY((\MUXA|salida[22]~10_combout\ & (!\ALUCOMP|Add0~70_combout\ & !\ALUCOMP|Add0~69\)) # (!\MUXA|salida[22]~10_combout\ & ((!\ALUCOMP|Add0~69\) # (!\ALUCOMP|Add0~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[22]~10_combout\,
	datab => \ALUCOMP|Add0~70_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~69\,
	combout => \ALUCOMP|Add0~71_combout\,
	cout => \ALUCOMP|Add0~72\);

-- Location: LCCOMB_X42_Y14_N0
\ALUCOMP|Add0~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~74_combout\ = ((\ALUCOMP|Add0~73_combout\ $ (\MUXA|salida[23]~9_combout\ $ (!\ALUCOMP|Add0~72\)))) # (GND)
-- \ALUCOMP|Add0~75\ = CARRY((\ALUCOMP|Add0~73_combout\ & ((\MUXA|salida[23]~9_combout\) # (!\ALUCOMP|Add0~72\))) # (!\ALUCOMP|Add0~73_combout\ & (\MUXA|salida[23]~9_combout\ & !\ALUCOMP|Add0~72\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~73_combout\,
	datab => \MUXA|salida[23]~9_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~72\,
	combout => \ALUCOMP|Add0~74_combout\,
	cout => \ALUCOMP|Add0~75\);

-- Location: LCCOMB_X42_Y14_N2
\ALUCOMP|Add0~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~77_combout\ = (\ALUCOMP|Add0~76_combout\ & ((\MUXA|salida[24]~8_combout\ & (\ALUCOMP|Add0~75\ & VCC)) # (!\MUXA|salida[24]~8_combout\ & (!\ALUCOMP|Add0~75\)))) # (!\ALUCOMP|Add0~76_combout\ & ((\MUXA|salida[24]~8_combout\ & 
-- (!\ALUCOMP|Add0~75\)) # (!\MUXA|salida[24]~8_combout\ & ((\ALUCOMP|Add0~75\) # (GND)))))
-- \ALUCOMP|Add0~78\ = CARRY((\ALUCOMP|Add0~76_combout\ & (!\MUXA|salida[24]~8_combout\ & !\ALUCOMP|Add0~75\)) # (!\ALUCOMP|Add0~76_combout\ & ((!\ALUCOMP|Add0~75\) # (!\MUXA|salida[24]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~76_combout\,
	datab => \MUXA|salida[24]~8_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~75\,
	combout => \ALUCOMP|Add0~77_combout\,
	cout => \ALUCOMP|Add0~78\);

-- Location: LCCOMB_X45_Y18_N6
\ALUCOMP|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux7~1_combout\ = (\ALUCOMP|Mux7~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCOMP|Mux27~1_combout\))) # (!\ALUCOMP|Mux7~0_combout\ & (\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Add0~77_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux7~0_combout\,
	datab => \ALUCOMP|Mux27~1_combout\,
	datac => \ALUCOMP|Add0~77_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux7~1_combout\);

-- Location: LCCOMB_X45_Y18_N4
\ALUCOMP|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux7~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\MUXA|salida[24]~8_combout\)) # (!\MUXB|Mux7~0_combout\))) # (!\ALUCOMP|Mux27~3_combout\ & (((\ALUCOMP|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux7~0_combout\,
	datab => \MUXA|salida[24]~8_combout\,
	datac => \ALUCOMP|Mux27~3_combout\,
	datad => \ALUCOMP|Mux7~1_combout\,
	combout => \ALUCOMP|Mux7~2_combout\);

-- Location: LCFF_X45_Y18_N5
\regALU|dt_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(24));

-- Location: LCFF_X39_Y18_N19
\REGFILE|MEM~156\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[24]~24_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~156_regout\);

-- Location: LCFF_X39_Y18_N17
\REGFILE|MEM~124\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[24]~24_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~124_regout\);

-- Location: LCCOMB_X39_Y18_N16
\REGFILE|MEM~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~415_combout\ = (\REGFILE|MEM~414_combout\ & ((\REGFILE|MEM~156_regout\) # ((!\INSTREG|jump_out\(17))))) # (!\REGFILE|MEM~414_combout\ & (((\REGFILE|MEM~124_regout\ & \INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~414_combout\,
	datab => \REGFILE|MEM~156_regout\,
	datac => \REGFILE|MEM~124_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~415_combout\);

-- Location: LCFF_X44_Y13_N31
\REGFILE|MEM~284\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[24]~24_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~284_regout\);

-- Location: LCFF_X45_Y17_N23
\REGFILE|MEM~188\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[24]~24_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~188_regout\);

-- Location: LCFF_X45_Y17_N13
\REGFILE|MEM~252\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[24]~24_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~252_regout\);

-- Location: LCCOMB_X45_Y17_N22
\REGFILE|MEM~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~412_combout\ = (\INSTREG|jump_out\(16) & (\INSTREG|jump_out\(17))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & ((\REGFILE|MEM~252_regout\))) # (!\INSTREG|jump_out\(17) & (\REGFILE|MEM~188_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~188_regout\,
	datad => \REGFILE|MEM~252_regout\,
	combout => \REGFILE|MEM~412_combout\);

-- Location: LCCOMB_X44_Y13_N30
\REGFILE|MEM~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~413_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~412_combout\ & ((\REGFILE|MEM~284_regout\))) # (!\REGFILE|MEM~412_combout\ & (\REGFILE|MEM~220_regout\)))) # (!\INSTREG|jump_out\(16) & (((\REGFILE|MEM~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~220_regout\,
	datac => \REGFILE|MEM~284_regout\,
	datad => \REGFILE|MEM~412_combout\,
	combout => \REGFILE|MEM~413_combout\);

-- Location: LCCOMB_X42_Y17_N4
\REGFILE|MEM~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~416_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~413_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~415_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|jump_out\(18),
	datac => \REGFILE|MEM~415_combout\,
	datad => \REGFILE|MEM~413_combout\,
	combout => \REGFILE|MEM~416_combout\);

-- Location: LCFF_X42_Y17_N5
\regB|dt_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~416_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(24));

-- Location: LCCOMB_X34_Y16_N2
\MEM|MEM~284feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~284feeder_combout\ = \regB|dt_out\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(24),
	combout => \MEM|MEM~284feeder_combout\);

-- Location: LCFF_X34_Y16_N3
\MEM|MEM~284\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~284feeder_combout\,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~284_regout\);

-- Location: LCFF_X33_Y17_N5
\MEM|MEM~220\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(24),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~220_regout\);

-- Location: LCFF_X32_Y17_N11
\MEM|MEM~188\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(24),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~188_regout\);

-- Location: LCCOMB_X32_Y17_N10
\MEM|MEM~412\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~412_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~252_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~188_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~252_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~188_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~412_combout\);

-- Location: LCCOMB_X33_Y17_N4
\MEM|MEM~413\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~413_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~412_combout\ & (\MEM|MEM~284_regout\)) # (!\MEM|MEM~412_combout\ & ((\MEM|MEM~220_regout\))))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~412_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~284_regout\,
	datac => \MEM|MEM~220_regout\,
	datad => \MEM|MEM~412_combout\,
	combout => \MEM|MEM~413_combout\);

-- Location: LCFF_X34_Y17_N31
\MEM|MEM~156\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(24),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~156_regout\);

-- Location: LCFF_X36_Y15_N27
\MEM|MEM~60\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(24),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~60_regout\);

-- Location: LCCOMB_X36_Y15_N26
\MEM|MEM~414\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~414_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~92_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~60_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~92_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~60_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~414_combout\);

-- Location: LCCOMB_X34_Y17_N30
\MEM|MEM~415\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~415_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~414_combout\ & ((\MEM|MEM~156_regout\))) # (!\MEM|MEM~414_combout\ & (\MEM|MEM~124_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~414_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~124_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~156_regout\,
	datad => \MEM|MEM~414_combout\,
	combout => \MEM|MEM~415_combout\);

-- Location: LCCOMB_X33_Y17_N0
\MEM|MEM~416\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~416_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~413_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~415_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~413_combout\,
	datad => \MEM|MEM~415_combout\,
	combout => \MEM|MEM~416_combout\);

-- Location: LCFF_X33_Y17_N1
\MEM|dataOut[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~416_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(24));

-- Location: LCFF_X46_Y18_N9
\MDR|dt_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(24));

-- Location: LCCOMB_X44_Y13_N6
\MUXMemReg|salida[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[24]~24_combout\ = (\CONTROLU|Equal0~5_combout\ & ((\rst~combout\ & (\regALU|dt_out\(24))) # (!\rst~combout\ & ((\MDR|dt_out\(24)))))) # (!\CONTROLU|Equal0~5_combout\ & (((\regALU|dt_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~5_combout\,
	datab => \rst~combout\,
	datac => \regALU|dt_out\(24),
	datad => \MDR|dt_out\(24),
	combout => \MUXMemReg|salida[24]~24_combout\);

-- Location: LCCOMB_X44_Y13_N28
\REGFILE|MEM~220feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~220feeder_combout\ = \MUXMemReg|salida[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[24]~24_combout\,
	combout => \REGFILE|MEM~220feeder_combout\);

-- Location: LCFF_X44_Y13_N29
\REGFILE|MEM~220\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~220feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~220_regout\);

-- Location: LCCOMB_X45_Y17_N12
\REGFILE|MEM~492\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~492_combout\ = (\INSTREG|jump_out\(21) & (\INSTREG|jump_out\(22))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & (\REGFILE|MEM~252_regout\)) # (!\INSTREG|jump_out\(22) & ((\REGFILE|MEM~188_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~252_regout\,
	datad => \REGFILE|MEM~188_regout\,
	combout => \REGFILE|MEM~492_combout\);

-- Location: LCCOMB_X45_Y13_N4
\REGFILE|MEM~493\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~493_combout\ = (\REGFILE|MEM~492_combout\ & ((\REGFILE|MEM~284_regout\) # ((!\INSTREG|jump_out\(21))))) # (!\REGFILE|MEM~492_combout\ & (((\REGFILE|MEM~220_regout\ & \INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~284_regout\,
	datab => \REGFILE|MEM~220_regout\,
	datac => \REGFILE|MEM~492_combout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~493_combout\);

-- Location: LCFF_X38_Y18_N15
\REGFILE|MEM~60\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[24]~24_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~60_regout\);

-- Location: LCFF_X37_Y18_N15
\REGFILE|MEM~92\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[24]~24_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~92_regout\);

-- Location: LCCOMB_X37_Y18_N14
\REGFILE|MEM~494\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~494_combout\ = (\INSTREG|jump_out\(22) & (((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21) & ((\REGFILE|MEM~92_regout\))) # (!\INSTREG|jump_out\(21) & (\REGFILE|MEM~60_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \REGFILE|MEM~60_regout\,
	datac => \REGFILE|MEM~92_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~494_combout\);

-- Location: LCCOMB_X39_Y18_N18
\REGFILE|MEM~495\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~495_combout\ = (\REGFILE|MEM~494_combout\ & (((\REGFILE|MEM~156_regout\) # (!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~494_combout\ & (\REGFILE|MEM~124_regout\ & ((\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~124_regout\,
	datab => \REGFILE|MEM~494_combout\,
	datac => \REGFILE|MEM~156_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~495_combout\);

-- Location: LCCOMB_X40_Y15_N0
\REGFILE|MEM~496\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~496_combout\ = (\INSTREG|jump_out\(23) & (\REGFILE|MEM~493_combout\)) # (!\INSTREG|jump_out\(23) & ((\REGFILE|MEM~495_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(23),
	datac => \REGFILE|MEM~493_combout\,
	datad => \REGFILE|MEM~495_combout\,
	combout => \REGFILE|MEM~496_combout\);

-- Location: LCFF_X40_Y15_N1
\regA|dt_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~496_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(24));

-- Location: LCCOMB_X45_Y15_N24
\MUXA|salida[24]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[24]~8_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(24))) # (!\rst~combout\ & ((\regA|dt_out\(24)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(24),
	datab => \regA|dt_out\(24),
	datac => \CONTROLU|ALUsrcA~0_combout\,
	datad => \rst~combout\,
	combout => \MUXA|salida[24]~8_combout\);

-- Location: LCCOMB_X42_Y14_N4
\ALUCOMP|Add0~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~80_combout\ = ((\MUXA|salida[25]~7_combout\ $ (\ALUCOMP|Add0~79_combout\ $ (!\ALUCOMP|Add0~78\)))) # (GND)
-- \ALUCOMP|Add0~81\ = CARRY((\MUXA|salida[25]~7_combout\ & ((\ALUCOMP|Add0~79_combout\) # (!\ALUCOMP|Add0~78\))) # (!\MUXA|salida[25]~7_combout\ & (\ALUCOMP|Add0~79_combout\ & !\ALUCOMP|Add0~78\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[25]~7_combout\,
	datab => \ALUCOMP|Add0~79_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~78\,
	combout => \ALUCOMP|Add0~80_combout\,
	cout => \ALUCOMP|Add0~81\);

-- Location: LCCOMB_X45_Y18_N16
\ALUCOMP|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux6~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~80_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \ALUCOMP|Add0~80_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux6~0_combout\);

-- Location: LCCOMB_X44_Y19_N14
\ALUCOMP|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux6~1_combout\ = (\MUXA|salida[25]~7_combout\ & ((\MUXB|Mux6~0_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux27~3_combout\)))) # (!\MUXA|salida[25]~7_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (!\ALUCOMP|Mux27~3_combout\ & 
-- \MUXB|Mux6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[25]~7_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Mux27~3_combout\,
	datad => \MUXB|Mux6~0_combout\,
	combout => \ALUCOMP|Mux6~1_combout\);

-- Location: LCCOMB_X45_Y18_N22
\ALUCOMP|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux6~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\ALUCOMP|Mux6~1_combout\)))) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux6~0_combout\)) # (!\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux6~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \ALUCOMP|Mux6~0_combout\,
	datad => \ALUCOMP|Mux6~1_combout\,
	combout => \ALUCOMP|Mux6~2_combout\);

-- Location: LCFF_X45_Y18_N23
\regALU|dt_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(25));

-- Location: LCFF_X34_Y17_N23
\MEM|MEM~157\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(25),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~157_regout\);

-- Location: LCFF_X36_Y15_N5
\MEM|MEM~93\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(25),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~93_regout\);

-- Location: LCFF_X36_Y15_N11
\MEM|MEM~61\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(25),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~61_regout\);

-- Location: LCCOMB_X36_Y15_N10
\MEM|MEM~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~419_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~93_regout\) # ((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~61_regout\ & !\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~93_regout\,
	datac => \MEM|MEM~61_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~419_combout\);

-- Location: LCCOMB_X34_Y17_N22
\MEM|MEM~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~420_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~419_combout\ & ((\MEM|MEM~157_regout\))) # (!\MEM|MEM~419_combout\ & (\MEM|MEM~125_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~125_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~157_regout\,
	datad => \MEM|MEM~419_combout\,
	combout => \MEM|MEM~420_combout\);

-- Location: LCFF_X32_Y17_N17
\MEM|MEM~253\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(25),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~253_regout\);

-- Location: LCFF_X32_Y17_N3
\MEM|MEM~189\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(25),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~189_regout\);

-- Location: LCCOMB_X32_Y17_N2
\MEM|MEM~417\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~417_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~253_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~189_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~253_regout\,
	datac => \MEM|MEM~189_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~417_combout\);

-- Location: LCFF_X35_Y16_N31
\MEM|MEM~285\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(25),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~285_regout\);

-- Location: LCFF_X35_Y16_N13
\MEM|MEM~221\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(25),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~221_regout\);

-- Location: LCCOMB_X35_Y16_N30
\MEM|MEM~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~418_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~417_combout\ & (\MEM|MEM~285_regout\)) # (!\MEM|MEM~417_combout\ & ((\MEM|MEM~221_regout\))))) # (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~417_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~417_combout\,
	datac => \MEM|MEM~285_regout\,
	datad => \MEM|MEM~221_regout\,
	combout => \MEM|MEM~418_combout\);

-- Location: LCCOMB_X34_Y16_N6
\MEM|MEM~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~421_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~418_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~420_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~420_combout\,
	datad => \MEM|MEM~418_combout\,
	combout => \MEM|MEM~421_combout\);

-- Location: LCFF_X34_Y16_N7
\MEM|dataOut[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~421_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(25));

-- Location: LCFF_X45_Y16_N25
\MDR|dt_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(25));

-- Location: LCCOMB_X46_Y17_N0
\MUXMemReg|salida[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[25]~25_combout\ = (\CONTROLU|Equal0~5_combout\ & ((\rst~combout\ & (\regALU|dt_out\(25))) # (!\rst~combout\ & ((\MDR|dt_out\(25)))))) # (!\CONTROLU|Equal0~5_combout\ & (((\regALU|dt_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~5_combout\,
	datab => \rst~combout\,
	datac => \regALU|dt_out\(25),
	datad => \MDR|dt_out\(25),
	combout => \MUXMemReg|salida[25]~25_combout\);

-- Location: LCCOMB_X39_Y19_N26
\REGFILE|MEM~125feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~125feeder_combout\ = \MUXMemReg|salida[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[25]~25_combout\,
	combout => \REGFILE|MEM~125feeder_combout\);

-- Location: LCFF_X39_Y19_N27
\REGFILE|MEM~125\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~125feeder_combout\,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~125_regout\);

-- Location: LCCOMB_X39_Y19_N20
\REGFILE|MEM~157feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~157feeder_combout\ = \MUXMemReg|salida[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[25]~25_combout\,
	combout => \REGFILE|MEM~157feeder_combout\);

-- Location: LCFF_X39_Y19_N21
\REGFILE|MEM~157\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~157feeder_combout\,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~157_regout\);

-- Location: LCFF_X38_Y18_N1
\REGFILE|MEM~93\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[25]~25_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~93_regout\);

-- Location: LCCOMB_X38_Y18_N0
\REGFILE|MEM~419\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~419_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & ((\REGFILE|MEM~93_regout\))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~61_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~61_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~93_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~419_combout\);

-- Location: LCCOMB_X39_Y19_N18
\REGFILE|MEM~420\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~420_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~419_combout\ & ((\REGFILE|MEM~157_regout\))) # (!\REGFILE|MEM~419_combout\ & (\REGFILE|MEM~125_regout\)))) # (!\INSTREG|jump_out\(17) & (((\REGFILE|MEM~419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~125_regout\,
	datac => \REGFILE|MEM~157_regout\,
	datad => \REGFILE|MEM~419_combout\,
	combout => \REGFILE|MEM~420_combout\);

-- Location: LCFF_X46_Y17_N1
\REGFILE|MEM~221\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MUXMemReg|salida[25]~25_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~221_regout\);

-- Location: LCFF_X46_Y17_N27
\REGFILE|MEM~285\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[25]~25_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~285_regout\);

-- Location: LCCOMB_X46_Y17_N26
\REGFILE|MEM~418\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~418_combout\ = (\REGFILE|MEM~417_combout\ & (((\REGFILE|MEM~285_regout\) # (!\INSTREG|jump_out\(16))))) # (!\REGFILE|MEM~417_combout\ & (\REGFILE|MEM~221_regout\ & ((\INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~417_combout\,
	datab => \REGFILE|MEM~221_regout\,
	datac => \REGFILE|MEM~285_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~418_combout\);

-- Location: LCCOMB_X39_Y15_N26
\REGFILE|MEM~421\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~421_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~418_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~420_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(18),
	datac => \REGFILE|MEM~420_combout\,
	datad => \REGFILE|MEM~418_combout\,
	combout => \REGFILE|MEM~421_combout\);

-- Location: LCFF_X39_Y15_N27
\regB|dt_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~421_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(25));

-- Location: LCCOMB_X39_Y15_N8
\MUXB|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux6~0_combout\ = (\regB|dt_out\(25) & ((\rst~combout\) # ((!\CONTROLU|Equal0~0_combout\ & \CONTROLU|ALUsrcB[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~0_combout\,
	datab => \regB|dt_out\(25),
	datac => \CONTROLU|ALUsrcB[1]~2_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux6~0_combout\);

-- Location: LCCOMB_X42_Y14_N28
\ALUCOMP|Add0~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~79_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux6~0_combout\,
	combout => \ALUCOMP|Add0~79_combout\);

-- Location: LCCOMB_X42_Y14_N6
\ALUCOMP|Add0~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~83_combout\ = (\MUXA|salida[26]~6_combout\ & ((\ALUCOMP|Add0~82_combout\ & (\ALUCOMP|Add0~81\ & VCC)) # (!\ALUCOMP|Add0~82_combout\ & (!\ALUCOMP|Add0~81\)))) # (!\MUXA|salida[26]~6_combout\ & ((\ALUCOMP|Add0~82_combout\ & 
-- (!\ALUCOMP|Add0~81\)) # (!\ALUCOMP|Add0~82_combout\ & ((\ALUCOMP|Add0~81\) # (GND)))))
-- \ALUCOMP|Add0~84\ = CARRY((\MUXA|salida[26]~6_combout\ & (!\ALUCOMP|Add0~82_combout\ & !\ALUCOMP|Add0~81\)) # (!\MUXA|salida[26]~6_combout\ & ((!\ALUCOMP|Add0~81\) # (!\ALUCOMP|Add0~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[26]~6_combout\,
	datab => \ALUCOMP|Add0~82_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~81\,
	combout => \ALUCOMP|Add0~83_combout\,
	cout => \ALUCOMP|Add0~84\);

-- Location: LCCOMB_X42_Y14_N8
\ALUCOMP|Add0~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~86_combout\ = ((\MUXA|salida[27]~5_combout\ $ (\ALUCOMP|Add0~85_combout\ $ (!\ALUCOMP|Add0~84\)))) # (GND)
-- \ALUCOMP|Add0~87\ = CARRY((\MUXA|salida[27]~5_combout\ & ((\ALUCOMP|Add0~85_combout\) # (!\ALUCOMP|Add0~84\))) # (!\MUXA|salida[27]~5_combout\ & (\ALUCOMP|Add0~85_combout\ & !\ALUCOMP|Add0~84\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[27]~5_combout\,
	datab => \ALUCOMP|Add0~85_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~84\,
	combout => \ALUCOMP|Add0~86_combout\,
	cout => \ALUCOMP|Add0~87\);

-- Location: LCCOMB_X45_Y18_N0
\ALUCOMP|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux4~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~86_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \ALUCOMP|Add0~86_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux4~0_combout\);

-- Location: LCCOMB_X45_Y18_N20
\ALUCOMP|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux4~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\ALUCOMP|Mux4~1_combout\)))) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux4~0_combout\))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux4~1_combout\,
	datac => \ALUCOMP|Mux27~3_combout\,
	datad => \ALUCOMP|Mux4~0_combout\,
	combout => \ALUCOMP|Mux4~2_combout\);

-- Location: LCFF_X45_Y18_N21
\regALU|dt_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(27));

-- Location: LCFF_X32_Y17_N27
\MEM|MEM~191\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(27),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~191_regout\);

-- Location: LCFF_X32_Y17_N1
\MEM|MEM~255\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(27),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~255_regout\);

-- Location: LCCOMB_X32_Y17_N26
\MEM|MEM~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~427_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\) # ((\MEM|MEM~255_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~191_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~191_regout\,
	datad => \MEM|MEM~255_regout\,
	combout => \MEM|MEM~427_combout\);

-- Location: LCFF_X33_Y17_N23
\MEM|MEM~223\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(27),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~223_regout\);

-- Location: LCCOMB_X33_Y17_N22
\MEM|MEM~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~428_combout\ = (\MEM|MEM~427_combout\ & ((\MEM|MEM~287_regout\) # ((!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~427_combout\ & (((\MEM|MEM~223_regout\ & \MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~287_regout\,
	datab => \MEM|MEM~427_combout\,
	datac => \MEM|MEM~223_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~428_combout\);

-- Location: LCCOMB_X33_Y17_N6
\MEM|MEM~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~431_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~428_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~430_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~430_combout\,
	datab => \MEM|MEM~428_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~431_combout\);

-- Location: LCFF_X33_Y17_N7
\MEM|dataOut[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~431_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(27));

-- Location: LCFF_X39_Y14_N23
\MDR|dt_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(27));

-- Location: LCCOMB_X39_Y14_N22
\MUXMemReg|salida[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[27]~27_combout\ = (\CONTROLU|Equal0~5_combout\ & ((\rst~combout\ & (\regALU|dt_out\(27))) # (!\rst~combout\ & ((\MDR|dt_out\(27)))))) # (!\CONTROLU|Equal0~5_combout\ & (\regALU|dt_out\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~5_combout\,
	datab => \regALU|dt_out\(27),
	datac => \MDR|dt_out\(27),
	datad => \rst~combout\,
	combout => \MUXMemReg|salida[27]~27_combout\);

-- Location: LCCOMB_X39_Y19_N22
\REGFILE|MEM~127feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~127feeder_combout\ = \MUXMemReg|salida[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXMemReg|salida[27]~27_combout\,
	combout => \REGFILE|MEM~127feeder_combout\);

-- Location: LCFF_X39_Y19_N23
\REGFILE|MEM~127\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~127feeder_combout\,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~127_regout\);

-- Location: LCCOMB_X40_Y19_N2
\REGFILE|MEM~63feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~63feeder_combout\ = \MUXMemReg|salida[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXMemReg|salida[27]~27_combout\,
	combout => \REGFILE|MEM~63feeder_combout\);

-- Location: LCFF_X40_Y19_N3
\REGFILE|MEM~63\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~63feeder_combout\,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~63_regout\);

-- Location: LCCOMB_X40_Y19_N12
\REGFILE|MEM~95feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~95feeder_combout\ = \MUXMemReg|salida[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXMemReg|salida[27]~27_combout\,
	combout => \REGFILE|MEM~95feeder_combout\);

-- Location: LCFF_X40_Y19_N13
\REGFILE|MEM~95\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~95feeder_combout\,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~95_regout\);

-- Location: LCCOMB_X40_Y19_N4
\REGFILE|MEM~429\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~429_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & ((\REGFILE|MEM~95_regout\))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~63_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~63_regout\,
	datac => \REGFILE|MEM~95_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~429_combout\);

-- Location: LCCOMB_X39_Y19_N24
\REGFILE|MEM~159feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~159feeder_combout\ = \MUXMemReg|salida[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXMemReg|salida[27]~27_combout\,
	combout => \REGFILE|MEM~159feeder_combout\);

-- Location: LCFF_X39_Y19_N25
\REGFILE|MEM~159\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~159feeder_combout\,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~159_regout\);

-- Location: LCCOMB_X40_Y19_N14
\REGFILE|MEM~430\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~430_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~429_combout\ & ((\REGFILE|MEM~159_regout\))) # (!\REGFILE|MEM~429_combout\ & (\REGFILE|MEM~127_regout\)))) # (!\INSTREG|jump_out\(17) & (((\REGFILE|MEM~429_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~127_regout\,
	datac => \REGFILE|MEM~429_combout\,
	datad => \REGFILE|MEM~159_regout\,
	combout => \REGFILE|MEM~430_combout\);

-- Location: LCFF_X45_Y13_N21
\REGFILE|MEM~191\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[27]~27_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~191_regout\);

-- Location: LCFF_X45_Y13_N7
\REGFILE|MEM~255\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[27]~27_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~255_regout\);

-- Location: LCCOMB_X45_Y13_N30
\REGFILE|MEM~427\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~427_combout\ = (\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16)) # ((\REGFILE|MEM~255_regout\)))) # (!\INSTREG|jump_out\(17) & (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~191_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~191_regout\,
	datad => \REGFILE|MEM~255_regout\,
	combout => \REGFILE|MEM~427_combout\);

-- Location: LCFF_X44_Y13_N3
\REGFILE|MEM~287\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[27]~27_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~287_regout\);

-- Location: LCFF_X44_Y13_N1
\REGFILE|MEM~223\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[27]~27_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~223_regout\);

-- Location: LCCOMB_X44_Y13_N2
\REGFILE|MEM~428\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~428_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~427_combout\ & (\REGFILE|MEM~287_regout\)) # (!\REGFILE|MEM~427_combout\ & ((\REGFILE|MEM~223_regout\))))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~427_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~427_combout\,
	datac => \REGFILE|MEM~287_regout\,
	datad => \REGFILE|MEM~223_regout\,
	combout => \REGFILE|MEM~428_combout\);

-- Location: LCCOMB_X39_Y15_N12
\REGFILE|MEM~431\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~431_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~428_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~430_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(18),
	datac => \REGFILE|MEM~430_combout\,
	datad => \REGFILE|MEM~428_combout\,
	combout => \REGFILE|MEM~431_combout\);

-- Location: LCFF_X39_Y15_N13
\regB|dt_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~431_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(27));

-- Location: LCCOMB_X40_Y15_N14
\MUXB|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux4~0_combout\ = (\regB|dt_out\(27) & ((\rst~combout\) # ((\CONTROLU|ALUsrcB[1]~2_combout\ & !\CONTROLU|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB[1]~2_combout\,
	datab => \rst~combout\,
	datac => \CONTROLU|Equal0~0_combout\,
	datad => \regB|dt_out\(27),
	combout => \MUXB|Mux4~0_combout\);

-- Location: LCCOMB_X42_Y14_N18
\ALUCOMP|Add0~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~85_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux4~0_combout\,
	combout => \ALUCOMP|Add0~85_combout\);

-- Location: LCCOMB_X42_Y14_N10
\ALUCOMP|Add0~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~89_combout\ = (\MUXA|salida[28]~4_combout\ & ((\ALUCOMP|Add0~88_combout\ & (\ALUCOMP|Add0~87\ & VCC)) # (!\ALUCOMP|Add0~88_combout\ & (!\ALUCOMP|Add0~87\)))) # (!\MUXA|salida[28]~4_combout\ & ((\ALUCOMP|Add0~88_combout\ & 
-- (!\ALUCOMP|Add0~87\)) # (!\ALUCOMP|Add0~88_combout\ & ((\ALUCOMP|Add0~87\) # (GND)))))
-- \ALUCOMP|Add0~90\ = CARRY((\MUXA|salida[28]~4_combout\ & (!\ALUCOMP|Add0~88_combout\ & !\ALUCOMP|Add0~87\)) # (!\MUXA|salida[28]~4_combout\ & ((!\ALUCOMP|Add0~87\) # (!\ALUCOMP|Add0~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[28]~4_combout\,
	datab => \ALUCOMP|Add0~88_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~87\,
	combout => \ALUCOMP|Add0~89_combout\,
	cout => \ALUCOMP|Add0~90\);

-- Location: LCCOMB_X43_Y14_N14
\ALUCOMP|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux3~1_combout\ = (\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux3~0_combout\ & (\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCOMP|Mux3~0_combout\ & ((\ALUCOMP|Add0~89_combout\))))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux3~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux3~0_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~89_combout\,
	combout => \ALUCOMP|Mux3~1_combout\);

-- Location: LCCOMB_X44_Y14_N30
\ALUCOMP|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux3~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\MUXA|salida[28]~4_combout\)) # (!\MUXB|Mux3~0_combout\))) # (!\ALUCOMP|Mux27~3_combout\ & (((\ALUCOMP|Mux3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux3~0_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \MUXA|salida[28]~4_combout\,
	datad => \ALUCOMP|Mux3~1_combout\,
	combout => \ALUCOMP|Mux3~2_combout\);

-- Location: LCFF_X44_Y14_N31
\regALU|dt_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(28));

-- Location: LCFF_X34_Y17_N5
\MEM|MEM~128\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(28),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~128_regout\);

-- Location: LCFF_X36_Y17_N15
\MEM|MEM~64\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(28),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~64_regout\);

-- Location: LCCOMB_X36_Y17_N14
\MEM|MEM~434\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~434_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~96_regout\) # ((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~64_regout\ & !\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~96_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~64_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~434_combout\);

-- Location: LCCOMB_X34_Y17_N4
\MEM|MEM~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~435_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~434_combout\ & (\MEM|MEM~160_regout\)) # (!\MEM|MEM~434_combout\ & ((\MEM|MEM~128_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~160_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~128_regout\,
	datad => \MEM|MEM~434_combout\,
	combout => \MEM|MEM~435_combout\);

-- Location: LCCOMB_X33_Y17_N16
\MEM|MEM~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~436_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~433_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~435_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~433_combout\,
	datab => \MUXPC|salida[2]~2_combout\,
	datad => \MEM|MEM~435_combout\,
	combout => \MEM|MEM~436_combout\);

-- Location: LCFF_X33_Y17_N17
\MEM|dataOut[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~436_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(28));

-- Location: LCFF_X39_Y14_N9
\MDR|dt_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(28));

-- Location: LCCOMB_X39_Y14_N8
\MUXMemReg|salida[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[28]~28_combout\ = (\CONTROLU|Equal0~5_combout\ & ((\rst~combout\ & (\regALU|dt_out\(28))) # (!\rst~combout\ & ((\MDR|dt_out\(28)))))) # (!\CONTROLU|Equal0~5_combout\ & (\regALU|dt_out\(28)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~5_combout\,
	datab => \regALU|dt_out\(28),
	datac => \MDR|dt_out\(28),
	datad => \rst~combout\,
	combout => \MUXMemReg|salida[28]~28_combout\);

-- Location: LCFF_X40_Y13_N3
\REGFILE|MEM~128\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[28]~28_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~128_regout\);

-- Location: LCFF_X40_Y13_N29
\REGFILE|MEM~160\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[28]~28_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~160_regout\);

-- Location: LCCOMB_X40_Y13_N2
\REGFILE|MEM~435\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~435_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~434_combout\ & ((\REGFILE|MEM~160_regout\))) # (!\REGFILE|MEM~434_combout\ & (\REGFILE|MEM~128_regout\)))) # (!\INSTREG|jump_out\(17) & (\REGFILE|MEM~434_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~434_combout\,
	datac => \REGFILE|MEM~128_regout\,
	datad => \REGFILE|MEM~160_regout\,
	combout => \REGFILE|MEM~435_combout\);

-- Location: LCFF_X44_Y13_N19
\REGFILE|MEM~288\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[28]~28_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~288_regout\);

-- Location: LCFF_X44_Y13_N25
\REGFILE|MEM~224\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[28]~28_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~224_regout\);

-- Location: LCCOMB_X44_Y13_N24
\REGFILE|MEM~433\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~433_combout\ = (\REGFILE|MEM~432_combout\ & ((\REGFILE|MEM~288_regout\) # ((!\INSTREG|jump_out\(16))))) # (!\REGFILE|MEM~432_combout\ & (((\REGFILE|MEM~224_regout\ & \INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~432_combout\,
	datab => \REGFILE|MEM~288_regout\,
	datac => \REGFILE|MEM~224_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~433_combout\);

-- Location: LCCOMB_X43_Y13_N30
\REGFILE|MEM~436\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~436_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~433_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~435_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|jump_out\(18),
	datac => \REGFILE|MEM~435_combout\,
	datad => \REGFILE|MEM~433_combout\,
	combout => \REGFILE|MEM~436_combout\);

-- Location: LCFF_X43_Y13_N31
\regB|dt_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~436_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(28));

-- Location: LCCOMB_X43_Y13_N8
\MUXB|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux3~0_combout\ = (\regB|dt_out\(28) & ((\rst~combout\) # ((!\CONTROLU|Equal0~0_combout\ & \CONTROLU|ALUsrcB[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regB|dt_out\(28),
	datac => \CONTROLU|Equal0~0_combout\,
	datad => \CONTROLU|ALUsrcB[1]~2_combout\,
	combout => \MUXB|Mux3~0_combout\);

-- Location: LCCOMB_X43_Y13_N18
\ALUCOMP|Add0~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~88_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux3~0_combout\,
	combout => \ALUCOMP|Add0~88_combout\);

-- Location: LCCOMB_X42_Y14_N12
\ALUCOMP|Add0~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~92_combout\ = ((\MUXA|salida[29]~3_combout\ $ (\ALUCOMP|Add0~91_combout\ $ (!\ALUCOMP|Add0~90\)))) # (GND)
-- \ALUCOMP|Add0~93\ = CARRY((\MUXA|salida[29]~3_combout\ & ((\ALUCOMP|Add0~91_combout\) # (!\ALUCOMP|Add0~90\))) # (!\MUXA|salida[29]~3_combout\ & (\ALUCOMP|Add0~91_combout\ & !\ALUCOMP|Add0~90\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[29]~3_combout\,
	datab => \ALUCOMP|Add0~91_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~90\,
	combout => \ALUCOMP|Add0~92_combout\,
	cout => \ALUCOMP|Add0~93\);

-- Location: LCCOMB_X45_Y14_N2
\ALUCOMP|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux2~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Add0~92_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~92_combout\,
	combout => \ALUCOMP|Mux2~0_combout\);

-- Location: LCCOMB_X45_Y14_N22
\ALUCOMP|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux2~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (!\ALUCOMP|Mux2~1_combout\)) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux2~0_combout\))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux2~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux2~1_combout\,
	datab => \ALUCOMP|Mux27~1_combout\,
	datac => \ALUCOMP|Mux27~3_combout\,
	datad => \ALUCOMP|Mux2~0_combout\,
	combout => \ALUCOMP|Mux2~2_combout\);

-- Location: LCFF_X45_Y14_N23
\regALU|dt_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(29));

-- Location: LCCOMB_X45_Y13_N12
\MUXMemReg|salida[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[29]~29_combout\ = (\CONTROLU|Equal0~5_combout\ & ((\rst~combout\ & ((\regALU|dt_out\(29)))) # (!\rst~combout\ & (\MDR|dt_out\(29))))) # (!\CONTROLU|Equal0~5_combout\ & (((\regALU|dt_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MDR|dt_out\(29),
	datab => \CONTROLU|Equal0~5_combout\,
	datac => \rst~combout\,
	datad => \regALU|dt_out\(29),
	combout => \MUXMemReg|salida[29]~29_combout\);

-- Location: LCFF_X40_Y17_N25
\REGFILE|MEM~161\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[29]~29_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~161_regout\);

-- Location: LCFF_X40_Y17_N7
\REGFILE|MEM~129\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[29]~29_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~129_regout\);

-- Location: LCFF_X42_Y13_N31
\REGFILE|MEM~65\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[29]~29_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~65_regout\);

-- Location: LCFF_X42_Y13_N25
\REGFILE|MEM~97\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[29]~29_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~97_regout\);

-- Location: LCCOMB_X42_Y13_N24
\REGFILE|MEM~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~439_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & ((\REGFILE|MEM~97_regout\))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~65_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~65_regout\,
	datac => \REGFILE|MEM~97_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~439_combout\);

-- Location: LCCOMB_X40_Y17_N6
\REGFILE|MEM~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~440_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~439_combout\ & (\REGFILE|MEM~161_regout\)) # (!\REGFILE|MEM~439_combout\ & ((\REGFILE|MEM~129_regout\))))) # (!\INSTREG|jump_out\(17) & (((\REGFILE|MEM~439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~161_regout\,
	datac => \REGFILE|MEM~129_regout\,
	datad => \REGFILE|MEM~439_combout\,
	combout => \REGFILE|MEM~440_combout\);

-- Location: LCCOMB_X46_Y14_N30
\REGFILE|MEM~289feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~289feeder_combout\ = \MUXMemReg|salida[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[29]~29_combout\,
	combout => \REGFILE|MEM~289feeder_combout\);

-- Location: LCFF_X46_Y14_N31
\REGFILE|MEM~289\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~289feeder_combout\,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~289_regout\);

-- Location: LCCOMB_X46_Y14_N28
\REGFILE|MEM~225feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~225feeder_combout\ = \MUXMemReg|salida[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[29]~29_combout\,
	combout => \REGFILE|MEM~225feeder_combout\);

-- Location: LCFF_X46_Y14_N29
\REGFILE|MEM~225\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~225feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~225_regout\);

-- Location: LCCOMB_X45_Y14_N20
\REGFILE|MEM~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~438_combout\ = (\REGFILE|MEM~437_combout\ & ((\REGFILE|MEM~289_regout\) # ((!\INSTREG|jump_out\(16))))) # (!\REGFILE|MEM~437_combout\ & (((\INSTREG|jump_out\(16) & \REGFILE|MEM~225_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~437_combout\,
	datab => \REGFILE|MEM~289_regout\,
	datac => \INSTREG|jump_out\(16),
	datad => \REGFILE|MEM~225_regout\,
	combout => \REGFILE|MEM~438_combout\);

-- Location: LCCOMB_X40_Y14_N18
\REGFILE|MEM~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~441_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~438_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~440_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~440_combout\,
	datac => \REGFILE|MEM~438_combout\,
	datad => \INSTREG|jump_out\(18),
	combout => \REGFILE|MEM~441_combout\);

-- Location: LCFF_X40_Y14_N19
\regB|dt_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~441_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(29));

-- Location: LCCOMB_X40_Y15_N24
\MUXB|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux2~0_combout\ = (\regB|dt_out\(29) & ((\rst~combout\) # ((\CONTROLU|ALUsrcB[1]~2_combout\ & !\CONTROLU|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB[1]~2_combout\,
	datab => \rst~combout\,
	datac => \CONTROLU|Equal0~0_combout\,
	datad => \regB|dt_out\(29),
	combout => \MUXB|Mux2~0_combout\);

-- Location: LCCOMB_X43_Y14_N12
\ALUCOMP|Add0~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~91_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux2~0_combout\,
	combout => \ALUCOMP|Add0~91_combout\);

-- Location: LCCOMB_X42_Y14_N14
\ALUCOMP|Add0~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~95_combout\ = (\MUXA|salida[30]~2_combout\ & ((\ALUCOMP|Add0~94_combout\ & (\ALUCOMP|Add0~93\ & VCC)) # (!\ALUCOMP|Add0~94_combout\ & (!\ALUCOMP|Add0~93\)))) # (!\MUXA|salida[30]~2_combout\ & ((\ALUCOMP|Add0~94_combout\ & 
-- (!\ALUCOMP|Add0~93\)) # (!\ALUCOMP|Add0~94_combout\ & ((\ALUCOMP|Add0~93\) # (GND)))))
-- \ALUCOMP|Add0~96\ = CARRY((\MUXA|salida[30]~2_combout\ & (!\ALUCOMP|Add0~94_combout\ & !\ALUCOMP|Add0~93\)) # (!\MUXA|salida[30]~2_combout\ & ((!\ALUCOMP|Add0~93\) # (!\ALUCOMP|Add0~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[30]~2_combout\,
	datab => \ALUCOMP|Add0~94_combout\,
	datad => VCC,
	cin => \ALUCOMP|Add0~93\,
	combout => \ALUCOMP|Add0~95_combout\,
	cout => \ALUCOMP|Add0~96\);

-- Location: LCCOMB_X42_Y14_N16
\ALUCOMP|Add0~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~98_combout\ = \MUXA|salida[31]~1_combout\ $ (\ALUCOMP|Add0~96\ $ (!\ALUCOMP|Add0~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[31]~1_combout\,
	datad => \ALUCOMP|Add0~97_combout\,
	cin => \ALUCOMP|Add0~96\,
	combout => \ALUCOMP|Add0~98_combout\);

-- Location: LCCOMB_X45_Y18_N2
\ALUCOMP|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux0~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Add0~98_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~98_combout\,
	combout => \ALUCOMP|Mux0~0_combout\);

-- Location: LCCOMB_X45_Y18_N28
\ALUCOMP|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux0~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\ALUCOMP|Mux0~1_combout\)))) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux0~0_combout\))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \ALUCOMP|Mux0~1_combout\,
	datad => \ALUCOMP|Mux0~0_combout\,
	combout => \ALUCOMP|Mux0~2_combout\);

-- Location: LCFF_X45_Y18_N29
\regALU|dt_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(31));

-- Location: LCCOMB_X37_Y16_N16
\MUXMemReg|salida[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[31]~31_combout\ = (\rst~combout\ & (((\regALU|dt_out\(31))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & (\MDR|dt_out\(31))) # (!\CONTROLU|Equal0~5_combout\ & ((\regALU|dt_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \CONTROLU|Equal0~5_combout\,
	datac => \MDR|dt_out\(31),
	datad => \regALU|dt_out\(31),
	combout => \MUXMemReg|salida[31]~31_combout\);

-- Location: LCFF_X38_Y17_N1
\REGFILE|MEM~131\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[31]~31_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~131_regout\);

-- Location: LCFF_X38_Y18_N11
\REGFILE|MEM~67\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[31]~31_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~67_regout\);

-- Location: LCFF_X37_Y18_N3
\REGFILE|MEM~99\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[31]~31_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~99_regout\);

-- Location: LCCOMB_X37_Y18_N2
\REGFILE|MEM~459\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~459_combout\ = (\INSTREG|jump_out\(22) & (((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21) & ((\REGFILE|MEM~99_regout\))) # (!\INSTREG|jump_out\(21) & (\REGFILE|MEM~67_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \REGFILE|MEM~67_regout\,
	datac => \REGFILE|MEM~99_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~459_combout\);

-- Location: LCCOMB_X38_Y17_N28
\REGFILE|MEM~460\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~460_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~459_combout\ & ((\REGFILE|MEM~163_regout\))) # (!\REGFILE|MEM~459_combout\ & (\REGFILE|MEM~131_regout\)))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \REGFILE|MEM~131_regout\,
	datac => \REGFILE|MEM~459_combout\,
	datad => \REGFILE|MEM~163_regout\,
	combout => \REGFILE|MEM~460_combout\);

-- Location: LCCOMB_X46_Y15_N10
\REGFILE|MEM~458\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~458_combout\ = (\REGFILE|MEM~457_combout\ & (((\REGFILE|MEM~291_regout\) # (!\INSTREG|jump_out\(21))))) # (!\REGFILE|MEM~457_combout\ & (\REGFILE|MEM~227_regout\ & ((\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~457_combout\,
	datab => \REGFILE|MEM~227_regout\,
	datac => \REGFILE|MEM~291_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~458_combout\);

-- Location: LCCOMB_X44_Y19_N22
\REGFILE|MEM~461\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~461_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~458_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~460_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|jump_out\(23),
	datac => \REGFILE|MEM~460_combout\,
	datad => \REGFILE|MEM~458_combout\,
	combout => \REGFILE|MEM~461_combout\);

-- Location: LCFF_X44_Y19_N23
\regA|dt_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~461_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(31));

-- Location: LCCOMB_X44_Y19_N0
\MUXA|salida[31]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[31]~1_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(31))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(31)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(31),
	datab => \regA|dt_out\(31),
	datac => \rst~combout\,
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[31]~1_combout\);

-- Location: LCCOMB_X45_Y14_N0
\JUMPMUX|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux1~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\PROGCOUNT|addr_out\(30))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & ((\regALU|dt_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \PROGCOUNT|addr_out\(30),
	datad => \regALU|dt_out\(30),
	combout => \JUMPMUX|Mux1~0_combout\);

-- Location: LCCOMB_X46_Y18_N26
\JUMPMUX|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux1~1_combout\ = (\JUMPMUX|Mux1~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \JUMPMUX|Mux1~0_combout\,
	datad => \ALUCOMP|Mux1~2_combout\,
	combout => \JUMPMUX|Mux1~1_combout\);

-- Location: LCFF_X45_Y18_N1
\PROGCOUNT|addr_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \JUMPMUX|Mux1~1_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(30));

-- Location: LCFF_X38_Y17_N23
\REGFILE|MEM~162\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[30]~30_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~162_regout\);

-- Location: LCFF_X39_Y17_N11
\REGFILE|MEM~66\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[30]~30_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~66_regout\);

-- Location: LCCOMB_X39_Y17_N10
\REGFILE|MEM~464\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~464_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~98_regout\) # ((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~66_regout\ & !\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~98_regout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~66_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~464_combout\);

-- Location: LCCOMB_X38_Y17_N26
\REGFILE|MEM~465\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~465_combout\ = (\REGFILE|MEM~464_combout\ & (((\REGFILE|MEM~162_regout\) # (!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~464_combout\ & (\REGFILE|MEM~130_regout\ & ((\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~130_regout\,
	datab => \REGFILE|MEM~162_regout\,
	datac => \REGFILE|MEM~464_combout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~465_combout\);

-- Location: LCFF_X46_Y15_N13
\REGFILE|MEM~226\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[30]~30_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~226_regout\);

-- Location: LCCOMB_X46_Y15_N26
\REGFILE|MEM~463\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~463_combout\ = (\REGFILE|MEM~462_combout\ & (((\REGFILE|MEM~290_regout\)) # (!\INSTREG|jump_out\(21)))) # (!\REGFILE|MEM~462_combout\ & (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~226_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~462_combout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~290_regout\,
	datad => \REGFILE|MEM~226_regout\,
	combout => \REGFILE|MEM~463_combout\);

-- Location: LCCOMB_X45_Y14_N4
\REGFILE|MEM~466\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~466_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~463_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~465_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(23),
	datac => \REGFILE|MEM~465_combout\,
	datad => \REGFILE|MEM~463_combout\,
	combout => \REGFILE|MEM~466_combout\);

-- Location: LCFF_X45_Y14_N5
\regA|dt_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~466_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(30));

-- Location: LCCOMB_X45_Y14_N6
\MUXA|salida[30]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[30]~2_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(30))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(30)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PROGCOUNT|addr_out\(30),
	datac => \regA|dt_out\(30),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[30]~2_combout\);

-- Location: LCCOMB_X45_Y13_N26
\REGFILE|MEM~193feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~193feeder_combout\ = \MUXMemReg|salida[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXMemReg|salida[29]~29_combout\,
	combout => \REGFILE|MEM~193feeder_combout\);

-- Location: LCFF_X45_Y13_N27
\REGFILE|MEM~193\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~193feeder_combout\,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~193_regout\);

-- Location: LCCOMB_X45_Y13_N28
\REGFILE|MEM~467\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~467_combout\ = (\INSTREG|jump_out\(21) & (((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & (\REGFILE|MEM~257_regout\)) # (!\INSTREG|jump_out\(22) & ((\REGFILE|MEM~193_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~257_regout\,
	datab => \REGFILE|MEM~193_regout\,
	datac => \INSTREG|jump_out\(21),
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~467_combout\);

-- Location: LCCOMB_X46_Y14_N20
\REGFILE|MEM~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~468_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~467_combout\ & (\REGFILE|MEM~289_regout\)) # (!\REGFILE|MEM~467_combout\ & ((\REGFILE|MEM~225_regout\))))) # (!\INSTREG|jump_out\(21) & (\REGFILE|MEM~467_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~467_combout\,
	datac => \REGFILE|MEM~289_regout\,
	datad => \REGFILE|MEM~225_regout\,
	combout => \REGFILE|MEM~468_combout\);

-- Location: LCCOMB_X45_Y14_N18
\REGFILE|MEM~471\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~471_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~468_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~470_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~470_combout\,
	datab => \REGFILE|MEM~468_combout\,
	datad => \INSTREG|jump_out\(23),
	combout => \REGFILE|MEM~471_combout\);

-- Location: LCFF_X45_Y14_N19
\regA|dt_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~471_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(29));

-- Location: LCCOMB_X45_Y14_N16
\JUMPMUX|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux2~1_combout\ = (\JUMPMUX|Mux2~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & \ALUCOMP|Mux2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux2~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \ALUCOMP|Mux2~2_combout\,
	combout => \JUMPMUX|Mux2~1_combout\);

-- Location: LCFF_X45_Y14_N17
\PROGCOUNT|addr_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux2~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(29));

-- Location: LCCOMB_X45_Y14_N28
\MUXA|salida[29]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[29]~3_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(29))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(29))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \regA|dt_out\(29),
	datac => \PROGCOUNT|addr_out\(29),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[29]~3_combout\);

-- Location: LCFF_X46_Y18_N11
\INSTREG|jump_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(25),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(25));

-- Location: LCCOMB_X46_Y18_N10
\JUMPMUX|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux4~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(25))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(27) & ((\CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(27),
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \INSTREG|jump_out\(25),
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux4~0_combout\);

-- Location: LCCOMB_X46_Y18_N24
\JUMPMUX|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux4~1_combout\ = (\JUMPMUX|Mux4~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux4~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \ALUCOMP|Mux4~2_combout\,
	datad => \JUMPMUX|Mux4~0_combout\,
	combout => \JUMPMUX|Mux4~1_combout\);

-- Location: LCFF_X45_Y18_N3
\PROGCOUNT|addr_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \JUMPMUX|Mux4~1_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(27));

-- Location: LCCOMB_X40_Y19_N18
\REGFILE|MEM~480\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~480_combout\ = (\REGFILE|MEM~479_combout\ & ((\REGFILE|MEM~159_regout\) # ((!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~479_combout\ & (((\INSTREG|jump_out\(22) & \REGFILE|MEM~127_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~479_combout\,
	datab => \REGFILE|MEM~159_regout\,
	datac => \INSTREG|jump_out\(22),
	datad => \REGFILE|MEM~127_regout\,
	combout => \REGFILE|MEM~480_combout\);

-- Location: LCCOMB_X45_Y13_N22
\REGFILE|MEM~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~477_combout\ = (\INSTREG|jump_out\(21) & (((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & (\REGFILE|MEM~255_regout\)) # (!\INSTREG|jump_out\(22) & ((\REGFILE|MEM~191_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~255_regout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~191_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~477_combout\);

-- Location: LCCOMB_X44_Y13_N20
\REGFILE|MEM~478\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~478_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~477_combout\ & (\REGFILE|MEM~287_regout\)) # (!\REGFILE|MEM~477_combout\ & ((\REGFILE|MEM~223_regout\))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~477_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~287_regout\,
	datac => \REGFILE|MEM~477_combout\,
	datad => \REGFILE|MEM~223_regout\,
	combout => \REGFILE|MEM~478_combout\);

-- Location: LCCOMB_X45_Y14_N14
\REGFILE|MEM~481\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~481_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~478_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~480_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(23),
	datac => \REGFILE|MEM~480_combout\,
	datad => \REGFILE|MEM~478_combout\,
	combout => \REGFILE|MEM~481_combout\);

-- Location: LCFF_X45_Y14_N15
\regA|dt_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~481_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(27));

-- Location: LCCOMB_X45_Y14_N8
\MUXA|salida[27]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[27]~5_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(27))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(27)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PROGCOUNT|addr_out\(27),
	datac => \regA|dt_out\(27),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[27]~5_combout\);

-- Location: LCCOMB_X39_Y19_N30
\REGFILE|MEM~490\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~490_combout\ = (\REGFILE|MEM~489_combout\ & (((\REGFILE|MEM~157_regout\)) # (!\INSTREG|jump_out\(22)))) # (!\REGFILE|MEM~489_combout\ & (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~125_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~489_combout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~157_regout\,
	datad => \REGFILE|MEM~125_regout\,
	combout => \REGFILE|MEM~490_combout\);

-- Location: LCCOMB_X45_Y17_N16
\REGFILE|MEM~488\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~488_combout\ = (\REGFILE|MEM~487_combout\ & (((\REGFILE|MEM~285_regout\) # (!\INSTREG|jump_out\(21))))) # (!\REGFILE|MEM~487_combout\ & (\REGFILE|MEM~221_regout\ & ((\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~487_combout\,
	datab => \REGFILE|MEM~221_regout\,
	datac => \REGFILE|MEM~285_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~488_combout\);

-- Location: LCCOMB_X40_Y15_N20
\REGFILE|MEM~491\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~491_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~488_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~490_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(23),
	datac => \REGFILE|MEM~490_combout\,
	datad => \REGFILE|MEM~488_combout\,
	combout => \REGFILE|MEM~491_combout\);

-- Location: LCFF_X40_Y15_N21
\regA|dt_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~491_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(25));

-- Location: LCCOMB_X40_Y15_N2
\MUXA|salida[25]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[25]~7_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(25))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(25)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(25),
	datab => \rst~combout\,
	datac => \regA|dt_out\(25),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[25]~7_combout\);

-- Location: LCCOMB_X39_Y15_N18
\MUXB|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux8~0_combout\ = (\regB|dt_out\(23) & ((\rst~combout\) # ((\CONTROLU|ALUsrcB[1]~2_combout\ & !\CONTROLU|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(23),
	datab => \rst~combout\,
	datac => \CONTROLU|ALUsrcB[1]~2_combout\,
	datad => \CONTROLU|Equal0~0_combout\,
	combout => \MUXB|Mux8~0_combout\);

-- Location: LCCOMB_X40_Y15_N6
\MUXB|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux9~0_combout\ = (\regB|dt_out\(22) & ((\rst~combout\) # ((\CONTROLU|ALUsrcB[1]~2_combout\ & !\CONTROLU|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB[1]~2_combout\,
	datab => \rst~combout\,
	datac => \CONTROLU|Equal0~0_combout\,
	datad => \regB|dt_out\(22),
	combout => \MUXB|Mux9~0_combout\);

-- Location: LCCOMB_X45_Y15_N28
\ALUCOMP|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux9~1_combout\ = (\ALUCOMP|Mux9~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCOMP|Mux27~1_combout\))) # (!\ALUCOMP|Mux9~0_combout\ & (\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Add0~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux9~0_combout\,
	datab => \ALUCOMP|Mux27~1_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~71_combout\,
	combout => \ALUCOMP|Mux9~1_combout\);

-- Location: LCCOMB_X45_Y15_N2
\ALUCOMP|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux9~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\MUXB|Mux9~0_combout\)) # (!\MUXA|salida[22]~10_combout\))) # (!\ALUCOMP|Mux27~3_combout\ & (((\ALUCOMP|Mux9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[22]~10_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \MUXB|Mux9~0_combout\,
	datad => \ALUCOMP|Mux9~1_combout\,
	combout => \ALUCOMP|Mux9~2_combout\);

-- Location: LCCOMB_X44_Y18_N6
\JUMPMUX|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux9~1_combout\ = (\JUMPMUX|Mux9~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux9~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \ALUCOMP|Mux9~2_combout\,
	combout => \JUMPMUX|Mux9~1_combout\);

-- Location: LCFF_X44_Y18_N7
\PROGCOUNT|addr_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux9~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(22));

-- Location: LCCOMB_X40_Y15_N8
\MUXA|salida[22]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[22]~10_combout\ = (\rst~combout\ & (((\PROGCOUNT|addr_out\(22))))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & (\regA|dt_out\(22))) # (!\CONTROLU|ALUsrcA~0_combout\ & ((\PROGCOUNT|addr_out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regA|dt_out\(22),
	datab => \rst~combout\,
	datac => \PROGCOUNT|addr_out\(22),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[22]~10_combout\);

-- Location: LCCOMB_X42_Y17_N22
\JUMPMUX|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux13~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(16))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(18) & (\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(18),
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \INSTREG|jump_out\(16),
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux13~0_combout\);

-- Location: LCCOMB_X45_Y15_N16
\JUMPMUX|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux13~1_combout\ = (\JUMPMUX|Mux13~0_combout\) # ((\ALUCOMP|Mux13~2_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & !\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux13~2_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \JUMPMUX|Mux13~0_combout\,
	combout => \JUMPMUX|Mux13~1_combout\);

-- Location: LCFF_X44_Y15_N5
\PROGCOUNT|addr_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \JUMPMUX|Mux13~1_combout\,
	aclr => \rst~combout\,
	sload => VCC,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(18));

-- Location: LCCOMB_X45_Y15_N18
\ALUCOMP|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux13~1_combout\ = (\ALUCOMP|Mux13~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCOMP|Mux27~1_combout\))) # (!\ALUCOMP|Mux13~0_combout\ & (\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Add0~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux13~0_combout\,
	datab => \ALUCOMP|Mux27~1_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~59_combout\,
	combout => \ALUCOMP|Mux13~1_combout\);

-- Location: LCCOMB_X45_Y15_N20
\ALUCOMP|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux13~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\MUXA|salida[18]~14_combout\)) # (!\MUXB|Mux13~0_combout\))) # (!\ALUCOMP|Mux27~3_combout\ & (((\ALUCOMP|Mux13~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux13~0_combout\,
	datab => \MUXA|salida[18]~14_combout\,
	datac => \ALUCOMP|Mux27~3_combout\,
	datad => \ALUCOMP|Mux13~1_combout\,
	combout => \ALUCOMP|Mux13~2_combout\);

-- Location: LCFF_X45_Y15_N21
\regALU|dt_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(18));

-- Location: LCFF_X42_Y19_N23
\MDR|dt_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(18),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(18));

-- Location: LCCOMB_X46_Y17_N6
\MUXMemReg|salida[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[18]~18_combout\ = (\CONTROLU|Equal0~5_combout\ & ((\rst~combout\ & (\regALU|dt_out\(18))) # (!\rst~combout\ & ((\MDR|dt_out\(18)))))) # (!\CONTROLU|Equal0~5_combout\ & (((\regALU|dt_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~5_combout\,
	datab => \rst~combout\,
	datac => \regALU|dt_out\(18),
	datad => \MDR|dt_out\(18),
	combout => \MUXMemReg|salida[18]~18_combout\);

-- Location: LCFF_X39_Y18_N1
\REGFILE|MEM~118\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[18]~18_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~118_regout\);

-- Location: LCFF_X39_Y18_N23
\REGFILE|MEM~150\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[18]~18_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~150_regout\);

-- Location: LCCOMB_X39_Y18_N22
\REGFILE|MEM~525\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~525_combout\ = (\REGFILE|MEM~524_combout\ & (((\REGFILE|MEM~150_regout\) # (!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~524_combout\ & (\REGFILE|MEM~118_regout\ & ((\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~524_combout\,
	datab => \REGFILE|MEM~118_regout\,
	datac => \REGFILE|MEM~150_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~525_combout\);

-- Location: LCCOMB_X46_Y17_N20
\REGFILE|MEM~214feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~214feeder_combout\ = \MUXMemReg|salida[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXMemReg|salida[18]~18_combout\,
	combout => \REGFILE|MEM~214feeder_combout\);

-- Location: LCFF_X46_Y17_N21
\REGFILE|MEM~214\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~214feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~214_regout\);

-- Location: LCFF_X46_Y17_N11
\REGFILE|MEM~278\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[18]~18_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~278_regout\);

-- Location: LCCOMB_X46_Y17_N18
\REGFILE|MEM~523\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~523_combout\ = (\REGFILE|MEM~522_combout\ & (((\REGFILE|MEM~278_regout\)) # (!\INSTREG|jump_out\(21)))) # (!\REGFILE|MEM~522_combout\ & (\INSTREG|jump_out\(21) & (\REGFILE|MEM~214_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~522_combout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~214_regout\,
	datad => \REGFILE|MEM~278_regout\,
	combout => \REGFILE|MEM~523_combout\);

-- Location: LCCOMB_X46_Y16_N28
\REGFILE|MEM~526\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~526_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~523_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~525_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(23),
	datac => \REGFILE|MEM~525_combout\,
	datad => \REGFILE|MEM~523_combout\,
	combout => \REGFILE|MEM~526_combout\);

-- Location: LCFF_X46_Y16_N29
\regA|dt_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~526_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(18));

-- Location: LCCOMB_X44_Y19_N10
\MUXA|salida[18]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[18]~14_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(18))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(18)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PROGCOUNT|addr_out\(18),
	datac => \regA|dt_out\(18),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[18]~14_combout\);

-- Location: LCCOMB_X39_Y15_N24
\MUXB|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux14~0_combout\ = (\regB|dt_out\(17) & ((\rst~combout\) # ((\CONTROLU|ALUsrcB[1]~2_combout\ & !\CONTROLU|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(17),
	datab => \rst~combout\,
	datac => \CONTROLU|ALUsrcB[1]~2_combout\,
	datad => \CONTROLU|Equal0~0_combout\,
	combout => \MUXB|Mux14~0_combout\);

-- Location: LCCOMB_X45_Y19_N28
\REGFILE|MEM~568\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~568_combout\ = (\REGFILE|MEM~567_combout\ & (((\REGFILE|MEM~269_regout\) # (!\INSTREG|jump_out\(21))))) # (!\REGFILE|MEM~567_combout\ & (\REGFILE|MEM~205_regout\ & ((\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~567_combout\,
	datab => \REGFILE|MEM~205_regout\,
	datac => \REGFILE|MEM~269_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~568_combout\);

-- Location: LCCOMB_X44_Y19_N8
\REGFILE|MEM~571\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~571_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~568_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~570_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~570_combout\,
	datac => \INSTREG|jump_out\(23),
	datad => \REGFILE|MEM~568_combout\,
	combout => \REGFILE|MEM~571_combout\);

-- Location: LCFF_X43_Y19_N21
\regA|dt_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \REGFILE|MEM~571_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(9));

-- Location: LCCOMB_X43_Y19_N20
\MUXA|salida[9]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[9]~23_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(9))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(9)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(9),
	datab => \rst~combout\,
	datac => \regA|dt_out\(9),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[9]~23_combout\);

-- Location: LCCOMB_X43_Y14_N16
\ALUCOMP|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux27~5_combout\ = (\ALUCOMP|Mux27~4_combout\ & (((\ALUCOMP|LessThan0~62_combout\) # (!\ALUCOMP|Mux27~1_combout\)))) # (!\ALUCOMP|Mux27~4_combout\ & (\ALUCOMP|Add0~15_combout\ & ((\ALUCOMP|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~4_combout\,
	datab => \ALUCOMP|Add0~15_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux27~5_combout\);

-- Location: LCCOMB_X44_Y14_N10
\ALUCOMP|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux27~6_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\MUXA|salida[4]~28_combout\)) # (!\MUXB|Mux27~0_combout\))) # (!\ALUCOMP|Mux27~3_combout\ & (((\ALUCOMP|Mux27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux27~0_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \MUXA|salida[4]~28_combout\,
	datad => \ALUCOMP|Mux27~5_combout\,
	combout => \ALUCOMP|Mux27~6_combout\);

-- Location: LCFF_X44_Y14_N11
\regALU|dt_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(4));

-- Location: LCFF_X47_Y14_N29
\REGFILE|MEM~232\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[4]~4_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~232_regout\);

-- Location: LCFF_X47_Y14_N23
\REGFILE|MEM~168\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[4]~4_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~168_regout\);

-- Location: LCCOMB_X47_Y14_N28
\REGFILE|MEM~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~312_combout\ = (\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16)) # ((\REGFILE|MEM~232_regout\)))) # (!\INSTREG|jump_out\(17) & (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~168_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~232_regout\,
	datad => \REGFILE|MEM~168_regout\,
	combout => \REGFILE|MEM~312_combout\);

-- Location: LCCOMB_X40_Y14_N24
\REGFILE|MEM~200feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~200feeder_combout\ = \MUXMemReg|salida[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[4]~4_combout\,
	combout => \REGFILE|MEM~200feeder_combout\);

-- Location: LCFF_X40_Y14_N25
\REGFILE|MEM~200\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~200feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~200_regout\);

-- Location: LCCOMB_X43_Y14_N22
\REGFILE|MEM~264feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~264feeder_combout\ = \MUXMemReg|salida[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[4]~4_combout\,
	combout => \REGFILE|MEM~264feeder_combout\);

-- Location: LCFF_X43_Y14_N23
\REGFILE|MEM~264\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~264feeder_combout\,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~264_regout\);

-- Location: LCCOMB_X40_Y14_N30
\REGFILE|MEM~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~313_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~312_combout\ & ((\REGFILE|MEM~264_regout\))) # (!\REGFILE|MEM~312_combout\ & (\REGFILE|MEM~200_regout\)))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~312_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~312_combout\,
	datac => \REGFILE|MEM~200_regout\,
	datad => \REGFILE|MEM~264_regout\,
	combout => \REGFILE|MEM~313_combout\);

-- Location: LCCOMB_X40_Y14_N4
\REGFILE|MEM~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~316_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~313_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~315_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~315_combout\,
	datab => \REGFILE|MEM~313_combout\,
	datad => \INSTREG|jump_out\(18),
	combout => \REGFILE|MEM~316_combout\);

-- Location: LCFF_X42_Y14_N27
\regB|dt_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \REGFILE|MEM~316_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(4));

-- Location: LCFF_X33_Y14_N9
\MEM|MEM~104\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(4),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~104_regout\);

-- Location: LCFF_X33_Y14_N23
\MEM|MEM~136\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(4),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~136_regout\);

-- Location: LCFF_X32_Y14_N31
\MEM|MEM~40\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(4),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~40_regout\);

-- Location: LCCOMB_X32_Y14_N30
\MEM|MEM~314\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~314_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~72_regout\) # ((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~40_regout\ & !\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~72_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~40_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~314_combout\);

-- Location: LCCOMB_X33_Y14_N22
\MEM|MEM~315\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~315_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~314_combout\ & ((\MEM|MEM~136_regout\))) # (!\MEM|MEM~314_combout\ & (\MEM|MEM~104_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~104_regout\,
	datac => \MEM|MEM~136_regout\,
	datad => \MEM|MEM~314_combout\,
	combout => \MEM|MEM~315_combout\);

-- Location: LCFF_X33_Y15_N13
\MEM|MEM~264\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(4),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~264_regout\);

-- Location: LCFF_X31_Y15_N5
\MEM|MEM~232\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(4),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~232_regout\);

-- Location: LCFF_X31_Y15_N23
\MEM|MEM~168\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(4),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~168_regout\);

-- Location: LCCOMB_X31_Y15_N22
\MEM|MEM~312\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~312_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~232_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~168_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~232_regout\,
	datac => \MEM|MEM~168_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~312_combout\);

-- Location: LCCOMB_X33_Y15_N12
\MEM|MEM~313\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~313_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~312_combout\ & ((\MEM|MEM~264_regout\))) # (!\MEM|MEM~312_combout\ & (\MEM|MEM~200_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~200_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~264_regout\,
	datad => \MEM|MEM~312_combout\,
	combout => \MEM|MEM~313_combout\);

-- Location: LCCOMB_X34_Y15_N16
\MEM|MEM~316\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~316_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~313_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~315_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~315_combout\,
	datad => \MEM|MEM~313_combout\,
	combout => \MEM|MEM~316_combout\);

-- Location: LCFF_X34_Y15_N17
\MEM|dataOut[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~316_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(4));

-- Location: LCCOMB_X39_Y13_N28
\MDR|dt_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MDR|dt_out[4]~feeder_combout\ = \MEM|dataOut\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|dataOut\(4),
	combout => \MDR|dt_out[4]~feeder_combout\);

-- Location: LCFF_X39_Y13_N29
\MDR|dt_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MDR|dt_out[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(4));

-- Location: LCCOMB_X40_Y13_N26
\MUXMemReg|salida[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[4]~4_combout\ = (\rst~combout\ & (((\regALU|dt_out\(4))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & ((\MDR|dt_out\(4)))) # (!\CONTROLU|Equal0~5_combout\ & (\regALU|dt_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \CONTROLU|Equal0~5_combout\,
	datac => \regALU|dt_out\(4),
	datad => \MDR|dt_out\(4),
	combout => \MUXMemReg|salida[4]~4_combout\);

-- Location: LCFF_X40_Y13_N27
\REGFILE|MEM~136\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MUXMemReg|salida[4]~4_combout\,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~136_regout\);

-- Location: LCFF_X40_Y13_N5
\REGFILE|MEM~104\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[4]~4_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~104_regout\);

-- Location: LCCOMB_X40_Y13_N10
\REGFILE|MEM~595\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~595_combout\ = (\REGFILE|MEM~594_combout\ & ((\REGFILE|MEM~136_regout\) # ((!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~594_combout\ & (((\REGFILE|MEM~104_regout\ & \INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~594_combout\,
	datab => \REGFILE|MEM~136_regout\,
	datac => \REGFILE|MEM~104_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~595_combout\);

-- Location: LCCOMB_X47_Y14_N22
\REGFILE|MEM~592\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~592_combout\ = (\INSTREG|jump_out\(22) & ((\REGFILE|MEM~232_regout\) # ((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & (((\REGFILE|MEM~168_regout\ & !\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~232_regout\,
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~168_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~592_combout\);

-- Location: LCCOMB_X44_Y14_N18
\REGFILE|MEM~593\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~593_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~592_combout\ & ((\REGFILE|MEM~264_regout\))) # (!\REGFILE|MEM~592_combout\ & (\REGFILE|MEM~200_regout\)))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~200_regout\,
	datac => \REGFILE|MEM~592_combout\,
	datad => \REGFILE|MEM~264_regout\,
	combout => \REGFILE|MEM~593_combout\);

-- Location: LCCOMB_X44_Y14_N12
\REGFILE|MEM~596\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~596_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~593_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~595_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(23),
	datac => \REGFILE|MEM~595_combout\,
	datad => \REGFILE|MEM~593_combout\,
	combout => \REGFILE|MEM~596_combout\);

-- Location: LCFF_X45_Y16_N13
\regA|dt_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \REGFILE|MEM~596_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(4));

-- Location: LCCOMB_X45_Y16_N12
\MUXA|salida[4]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[4]~28_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(4))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(4)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(4),
	datab => \rst~combout\,
	datac => \regA|dt_out\(4),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[4]~28_combout\);

-- Location: LCCOMB_X43_Y16_N24
\MUXB|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux29~0_combout\ = (\regB|dt_out\(2) & ((\MUXB|Mux16~1_combout\) # ((\INSTREG|func_out\(2) & \MUXB|Mux16~0_combout\)))) # (!\regB|dt_out\(2) & (((\INSTREG|func_out\(2) & \MUXB|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(2),
	datab => \MUXB|Mux16~1_combout\,
	datac => \INSTREG|func_out\(2),
	datad => \MUXB|Mux16~0_combout\,
	combout => \MUXB|Mux29~0_combout\);

-- Location: LCCOMB_X43_Y16_N22
\MUXB|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux30~0_combout\ = (\INSTREG|func_out\(1) & ((\MUXB|Mux16~0_combout\) # ((\regB|dt_out\(1) & \MUXB|Mux16~1_combout\)))) # (!\INSTREG|func_out\(1) & (\regB|dt_out\(1) & (\MUXB|Mux16~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|func_out\(1),
	datab => \regB|dt_out\(1),
	datac => \MUXB|Mux16~1_combout\,
	datad => \MUXB|Mux16~0_combout\,
	combout => \MUXB|Mux30~0_combout\);

-- Location: LCCOMB_X39_Y16_N24
\MUXB|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux31~2_combout\ = (\INSTREG|func_out\(0) & (!\rst~combout\ & ((\CONTROLU|Equal0~1_combout\) # (\CONTROLU|ALUsrcB[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|func_out\(0),
	datab => \CONTROLU|Equal0~1_combout\,
	datac => \CONTROLU|ALUsrcB[1]~1_combout\,
	datad => \rst~combout\,
	combout => \MUXB|Mux31~2_combout\);

-- Location: LCCOMB_X40_Y16_N8
\MUXB|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux31~4_combout\ = (\MUXB|Mux31~3_combout\) # ((\MUXB|Mux31~2_combout\) # ((\CONTROLU|Equal0~0_combout\ & !\rst~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~0_combout\,
	datab => \rst~combout\,
	datac => \MUXB|Mux31~3_combout\,
	datad => \MUXB|Mux31~2_combout\,
	combout => \MUXB|Mux31~4_combout\);

-- Location: LCCOMB_X44_Y16_N0
\ALUCOMP|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~1_cout\ = CARRY((!\MUXA|salida[0]~0_combout\ & \MUXB|Mux31~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[0]~0_combout\,
	datab => \MUXB|Mux31~4_combout\,
	datad => VCC,
	cout => \ALUCOMP|LessThan0~1_cout\);

-- Location: LCCOMB_X44_Y16_N2
\ALUCOMP|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~3_cout\ = CARRY((\MUXA|salida[1]~31_combout\ & ((!\ALUCOMP|LessThan0~1_cout\) # (!\MUXB|Mux30~0_combout\))) # (!\MUXA|salida[1]~31_combout\ & (!\MUXB|Mux30~0_combout\ & !\ALUCOMP|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[1]~31_combout\,
	datab => \MUXB|Mux30~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~1_cout\,
	cout => \ALUCOMP|LessThan0~3_cout\);

-- Location: LCCOMB_X44_Y16_N4
\ALUCOMP|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~5_cout\ = CARRY((\MUXA|salida[2]~30_combout\ & (\MUXB|Mux29~0_combout\ & !\ALUCOMP|LessThan0~3_cout\)) # (!\MUXA|salida[2]~30_combout\ & ((\MUXB|Mux29~0_combout\) # (!\ALUCOMP|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[2]~30_combout\,
	datab => \MUXB|Mux29~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~3_cout\,
	cout => \ALUCOMP|LessThan0~5_cout\);

-- Location: LCCOMB_X44_Y16_N6
\ALUCOMP|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~7_cout\ = CARRY((\MUXB|Mux28~0_combout\ & (\MUXA|salida[3]~29_combout\ & !\ALUCOMP|LessThan0~5_cout\)) # (!\MUXB|Mux28~0_combout\ & ((\MUXA|salida[3]~29_combout\) # (!\ALUCOMP|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux28~0_combout\,
	datab => \MUXA|salida[3]~29_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~5_cout\,
	cout => \ALUCOMP|LessThan0~7_cout\);

-- Location: LCCOMB_X44_Y16_N8
\ALUCOMP|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~9_cout\ = CARRY((\MUXB|Mux27~0_combout\ & ((!\ALUCOMP|LessThan0~7_cout\) # (!\MUXA|salida[4]~28_combout\))) # (!\MUXB|Mux27~0_combout\ & (!\MUXA|salida[4]~28_combout\ & !\ALUCOMP|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux27~0_combout\,
	datab => \MUXA|salida[4]~28_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~7_cout\,
	cout => \ALUCOMP|LessThan0~9_cout\);

-- Location: LCCOMB_X44_Y16_N10
\ALUCOMP|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~11_cout\ = CARRY((\MUXB|Mux26~0_combout\ & (\MUXA|salida[5]~27_combout\ & !\ALUCOMP|LessThan0~9_cout\)) # (!\MUXB|Mux26~0_combout\ & ((\MUXA|salida[5]~27_combout\) # (!\ALUCOMP|LessThan0~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux26~0_combout\,
	datab => \MUXA|salida[5]~27_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~9_cout\,
	cout => \ALUCOMP|LessThan0~11_cout\);

-- Location: LCCOMB_X44_Y16_N12
\ALUCOMP|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~13_cout\ = CARRY((\MUXB|Mux25~0_combout\ & ((!\ALUCOMP|LessThan0~11_cout\) # (!\MUXA|salida[6]~26_combout\))) # (!\MUXB|Mux25~0_combout\ & (!\MUXA|salida[6]~26_combout\ & !\ALUCOMP|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux25~0_combout\,
	datab => \MUXA|salida[6]~26_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~11_cout\,
	cout => \ALUCOMP|LessThan0~13_cout\);

-- Location: LCCOMB_X44_Y16_N14
\ALUCOMP|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~15_cout\ = CARRY((\MUXB|Mux24~0_combout\ & (\MUXA|salida[7]~25_combout\ & !\ALUCOMP|LessThan0~13_cout\)) # (!\MUXB|Mux24~0_combout\ & ((\MUXA|salida[7]~25_combout\) # (!\ALUCOMP|LessThan0~13_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux24~0_combout\,
	datab => \MUXA|salida[7]~25_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~13_cout\,
	cout => \ALUCOMP|LessThan0~15_cout\);

-- Location: LCCOMB_X44_Y16_N16
\ALUCOMP|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~17_cout\ = CARRY((\MUXB|Mux23~0_combout\ & ((!\ALUCOMP|LessThan0~15_cout\) # (!\MUXA|salida[8]~24_combout\))) # (!\MUXB|Mux23~0_combout\ & (!\MUXA|salida[8]~24_combout\ & !\ALUCOMP|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux23~0_combout\,
	datab => \MUXA|salida[8]~24_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~15_cout\,
	cout => \ALUCOMP|LessThan0~17_cout\);

-- Location: LCCOMB_X44_Y16_N18
\ALUCOMP|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~19_cout\ = CARRY((\MUXB|Mux22~0_combout\ & (\MUXA|salida[9]~23_combout\ & !\ALUCOMP|LessThan0~17_cout\)) # (!\MUXB|Mux22~0_combout\ & ((\MUXA|salida[9]~23_combout\) # (!\ALUCOMP|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux22~0_combout\,
	datab => \MUXA|salida[9]~23_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~17_cout\,
	cout => \ALUCOMP|LessThan0~19_cout\);

-- Location: LCCOMB_X44_Y16_N20
\ALUCOMP|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~21_cout\ = CARRY((\MUXB|Mux21~0_combout\ & ((!\ALUCOMP|LessThan0~19_cout\) # (!\MUXA|salida[10]~22_combout\))) # (!\MUXB|Mux21~0_combout\ & (!\MUXA|salida[10]~22_combout\ & !\ALUCOMP|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux21~0_combout\,
	datab => \MUXA|salida[10]~22_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~19_cout\,
	cout => \ALUCOMP|LessThan0~21_cout\);

-- Location: LCCOMB_X44_Y16_N22
\ALUCOMP|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~23_cout\ = CARRY((\MUXB|Mux20~0_combout\ & (\MUXA|salida[11]~21_combout\ & !\ALUCOMP|LessThan0~21_cout\)) # (!\MUXB|Mux20~0_combout\ & ((\MUXA|salida[11]~21_combout\) # (!\ALUCOMP|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux20~0_combout\,
	datab => \MUXA|salida[11]~21_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~21_cout\,
	cout => \ALUCOMP|LessThan0~23_cout\);

-- Location: LCCOMB_X44_Y16_N24
\ALUCOMP|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~25_cout\ = CARRY((\MUXA|salida[12]~20_combout\ & (\MUXB|Mux19~0_combout\ & !\ALUCOMP|LessThan0~23_cout\)) # (!\MUXA|salida[12]~20_combout\ & ((\MUXB|Mux19~0_combout\) # (!\ALUCOMP|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[12]~20_combout\,
	datab => \MUXB|Mux19~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~23_cout\,
	cout => \ALUCOMP|LessThan0~25_cout\);

-- Location: LCCOMB_X44_Y16_N26
\ALUCOMP|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~27_cout\ = CARRY((\MUXB|Mux18~0_combout\ & (\MUXA|salida[13]~19_combout\ & !\ALUCOMP|LessThan0~25_cout\)) # (!\MUXB|Mux18~0_combout\ & ((\MUXA|salida[13]~19_combout\) # (!\ALUCOMP|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux18~0_combout\,
	datab => \MUXA|salida[13]~19_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~25_cout\,
	cout => \ALUCOMP|LessThan0~27_cout\);

-- Location: LCCOMB_X44_Y16_N28
\ALUCOMP|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~29_cout\ = CARRY((\MUXB|Mux17~0_combout\ & ((!\ALUCOMP|LessThan0~27_cout\) # (!\MUXA|salida[14]~18_combout\))) # (!\MUXB|Mux17~0_combout\ & (!\MUXA|salida[14]~18_combout\ & !\ALUCOMP|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux17~0_combout\,
	datab => \MUXA|salida[14]~18_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~27_cout\,
	cout => \ALUCOMP|LessThan0~29_cout\);

-- Location: LCCOMB_X44_Y16_N30
\ALUCOMP|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~31_cout\ = CARRY((\MUXB|Mux16~2_combout\ & (\MUXA|salida[15]~17_combout\ & !\ALUCOMP|LessThan0~29_cout\)) # (!\MUXB|Mux16~2_combout\ & ((\MUXA|salida[15]~17_combout\) # (!\ALUCOMP|LessThan0~29_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux16~2_combout\,
	datab => \MUXA|salida[15]~17_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~29_cout\,
	cout => \ALUCOMP|LessThan0~31_cout\);

-- Location: LCCOMB_X44_Y15_N0
\ALUCOMP|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~33_cout\ = CARRY((\MUXB|Mux15~0_combout\ & ((!\ALUCOMP|LessThan0~31_cout\) # (!\MUXA|salida[16]~16_combout\))) # (!\MUXB|Mux15~0_combout\ & (!\MUXA|salida[16]~16_combout\ & !\ALUCOMP|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux15~0_combout\,
	datab => \MUXA|salida[16]~16_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~31_cout\,
	cout => \ALUCOMP|LessThan0~33_cout\);

-- Location: LCCOMB_X44_Y15_N2
\ALUCOMP|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~35_cout\ = CARRY((\MUXA|salida[17]~15_combout\ & ((!\ALUCOMP|LessThan0~33_cout\) # (!\MUXB|Mux14~0_combout\))) # (!\MUXA|salida[17]~15_combout\ & (!\MUXB|Mux14~0_combout\ & !\ALUCOMP|LessThan0~33_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[17]~15_combout\,
	datab => \MUXB|Mux14~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~33_cout\,
	cout => \ALUCOMP|LessThan0~35_cout\);

-- Location: LCCOMB_X44_Y15_N4
\ALUCOMP|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~37_cout\ = CARRY((\MUXB|Mux13~0_combout\ & ((!\ALUCOMP|LessThan0~35_cout\) # (!\MUXA|salida[18]~14_combout\))) # (!\MUXB|Mux13~0_combout\ & (!\MUXA|salida[18]~14_combout\ & !\ALUCOMP|LessThan0~35_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux13~0_combout\,
	datab => \MUXA|salida[18]~14_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~35_cout\,
	cout => \ALUCOMP|LessThan0~37_cout\);

-- Location: LCCOMB_X44_Y15_N6
\ALUCOMP|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~39_cout\ = CARRY((\MUXA|salida[19]~13_combout\ & ((!\ALUCOMP|LessThan0~37_cout\) # (!\MUXB|Mux12~0_combout\))) # (!\MUXA|salida[19]~13_combout\ & (!\MUXB|Mux12~0_combout\ & !\ALUCOMP|LessThan0~37_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[19]~13_combout\,
	datab => \MUXB|Mux12~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~37_cout\,
	cout => \ALUCOMP|LessThan0~39_cout\);

-- Location: LCCOMB_X44_Y15_N8
\ALUCOMP|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~41_cout\ = CARRY((\MUXB|Mux11~0_combout\ & ((!\ALUCOMP|LessThan0~39_cout\) # (!\MUXA|salida[20]~12_combout\))) # (!\MUXB|Mux11~0_combout\ & (!\MUXA|salida[20]~12_combout\ & !\ALUCOMP|LessThan0~39_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux11~0_combout\,
	datab => \MUXA|salida[20]~12_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~39_cout\,
	cout => \ALUCOMP|LessThan0~41_cout\);

-- Location: LCCOMB_X44_Y15_N10
\ALUCOMP|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~43_cout\ = CARRY((\MUXB|Mux10~0_combout\ & (\MUXA|salida[21]~11_combout\ & !\ALUCOMP|LessThan0~41_cout\)) # (!\MUXB|Mux10~0_combout\ & ((\MUXA|salida[21]~11_combout\) # (!\ALUCOMP|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux10~0_combout\,
	datab => \MUXA|salida[21]~11_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~41_cout\,
	cout => \ALUCOMP|LessThan0~43_cout\);

-- Location: LCCOMB_X44_Y15_N12
\ALUCOMP|LessThan0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~45_cout\ = CARRY((\MUXB|Mux9~0_combout\ & ((!\ALUCOMP|LessThan0~43_cout\) # (!\MUXA|salida[22]~10_combout\))) # (!\MUXB|Mux9~0_combout\ & (!\MUXA|salida[22]~10_combout\ & !\ALUCOMP|LessThan0~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux9~0_combout\,
	datab => \MUXA|salida[22]~10_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~43_cout\,
	cout => \ALUCOMP|LessThan0~45_cout\);

-- Location: LCCOMB_X44_Y15_N14
\ALUCOMP|LessThan0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~47_cout\ = CARRY((\MUXA|salida[23]~9_combout\ & ((!\ALUCOMP|LessThan0~45_cout\) # (!\MUXB|Mux8~0_combout\))) # (!\MUXA|salida[23]~9_combout\ & (!\MUXB|Mux8~0_combout\ & !\ALUCOMP|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[23]~9_combout\,
	datab => \MUXB|Mux8~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~45_cout\,
	cout => \ALUCOMP|LessThan0~47_cout\);

-- Location: LCCOMB_X44_Y15_N16
\ALUCOMP|LessThan0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~49_cout\ = CARRY((\MUXB|Mux7~0_combout\ & ((!\ALUCOMP|LessThan0~47_cout\) # (!\MUXA|salida[24]~8_combout\))) # (!\MUXB|Mux7~0_combout\ & (!\MUXA|salida[24]~8_combout\ & !\ALUCOMP|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux7~0_combout\,
	datab => \MUXA|salida[24]~8_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~47_cout\,
	cout => \ALUCOMP|LessThan0~49_cout\);

-- Location: LCCOMB_X44_Y15_N18
\ALUCOMP|LessThan0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~51_cout\ = CARRY((\MUXB|Mux6~0_combout\ & (\MUXA|salida[25]~7_combout\ & !\ALUCOMP|LessThan0~49_cout\)) # (!\MUXB|Mux6~0_combout\ & ((\MUXA|salida[25]~7_combout\) # (!\ALUCOMP|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux6~0_combout\,
	datab => \MUXA|salida[25]~7_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~49_cout\,
	cout => \ALUCOMP|LessThan0~51_cout\);

-- Location: LCCOMB_X44_Y15_N20
\ALUCOMP|LessThan0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~53_cout\ = CARRY((\MUXA|salida[26]~6_combout\ & (\MUXB|Mux5~0_combout\ & !\ALUCOMP|LessThan0~51_cout\)) # (!\MUXA|salida[26]~6_combout\ & ((\MUXB|Mux5~0_combout\) # (!\ALUCOMP|LessThan0~51_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[26]~6_combout\,
	datab => \MUXB|Mux5~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~51_cout\,
	cout => \ALUCOMP|LessThan0~53_cout\);

-- Location: LCCOMB_X44_Y15_N22
\ALUCOMP|LessThan0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~55_cout\ = CARRY((\MUXB|Mux4~0_combout\ & (\MUXA|salida[27]~5_combout\ & !\ALUCOMP|LessThan0~53_cout\)) # (!\MUXB|Mux4~0_combout\ & ((\MUXA|salida[27]~5_combout\) # (!\ALUCOMP|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux4~0_combout\,
	datab => \MUXA|salida[27]~5_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~53_cout\,
	cout => \ALUCOMP|LessThan0~55_cout\);

-- Location: LCCOMB_X44_Y15_N24
\ALUCOMP|LessThan0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~57_cout\ = CARRY((\MUXA|salida[28]~4_combout\ & (\MUXB|Mux3~0_combout\ & !\ALUCOMP|LessThan0~55_cout\)) # (!\MUXA|salida[28]~4_combout\ & ((\MUXB|Mux3~0_combout\) # (!\ALUCOMP|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[28]~4_combout\,
	datab => \MUXB|Mux3~0_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~55_cout\,
	cout => \ALUCOMP|LessThan0~57_cout\);

-- Location: LCCOMB_X44_Y15_N26
\ALUCOMP|LessThan0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~59_cout\ = CARRY((\MUXB|Mux2~0_combout\ & (\MUXA|salida[29]~3_combout\ & !\ALUCOMP|LessThan0~57_cout\)) # (!\MUXB|Mux2~0_combout\ & ((\MUXA|salida[29]~3_combout\) # (!\ALUCOMP|LessThan0~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux2~0_combout\,
	datab => \MUXA|salida[29]~3_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~57_cout\,
	cout => \ALUCOMP|LessThan0~59_cout\);

-- Location: LCCOMB_X44_Y15_N28
\ALUCOMP|LessThan0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~61_cout\ = CARRY((\MUXB|Mux1~0_combout\ & ((!\ALUCOMP|LessThan0~59_cout\) # (!\MUXA|salida[30]~2_combout\))) # (!\MUXB|Mux1~0_combout\ & (!\MUXA|salida[30]~2_combout\ & !\ALUCOMP|LessThan0~59_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux1~0_combout\,
	datab => \MUXA|salida[30]~2_combout\,
	datad => VCC,
	cin => \ALUCOMP|LessThan0~59_cout\,
	cout => \ALUCOMP|LessThan0~61_cout\);

-- Location: LCCOMB_X44_Y15_N30
\ALUCOMP|LessThan0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|LessThan0~62_combout\ = (\MUXA|salida[31]~1_combout\ & (\ALUCOMP|LessThan0~61_cout\ & \MUXB|Mux0~0_combout\)) # (!\MUXA|salida[31]~1_combout\ & ((\ALUCOMP|LessThan0~61_cout\) # (\MUXB|Mux0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \MUXA|salida[31]~1_combout\,
	datad => \MUXB|Mux0~0_combout\,
	cin => \ALUCOMP|LessThan0~61_cout\,
	combout => \ALUCOMP|LessThan0~62_combout\);

-- Location: LCCOMB_X43_Y17_N2
\ALUCOMP|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux10~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Add0~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~68_combout\,
	combout => \ALUCOMP|Mux10~0_combout\);

-- Location: LCCOMB_X43_Y17_N10
\ALUCOMP|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux10~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\ALUCOMP|Mux10~1_combout\)))) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux10~0_combout\))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \ALUCOMP|Mux10~1_combout\,
	datad => \ALUCOMP|Mux10~0_combout\,
	combout => \ALUCOMP|Mux10~2_combout\);

-- Location: LCFF_X43_Y17_N11
\regALU|dt_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(21));

-- Location: LCCOMB_X44_Y13_N8
\MUXMemReg|salida[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[21]~21_combout\ = (\CONTROLU|Equal0~5_combout\ & ((\rst~combout\ & ((\regALU|dt_out\(21)))) # (!\rst~combout\ & (\MDR|dt_out\(21))))) # (!\CONTROLU|Equal0~5_combout\ & (((\regALU|dt_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~5_combout\,
	datab => \rst~combout\,
	datac => \MDR|dt_out\(21),
	datad => \regALU|dt_out\(21),
	combout => \MUXMemReg|salida[21]~21_combout\);

-- Location: LCFF_X39_Y18_N9
\REGFILE|MEM~121\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[21]~21_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~121_regout\);

-- Location: LCFF_X38_Y18_N13
\REGFILE|MEM~57\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[21]~21_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~57_regout\);

-- Location: LCCOMB_X38_Y18_N12
\REGFILE|MEM~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~399_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & (\REGFILE|MEM~89_regout\)) # (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~57_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~89_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~57_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~399_combout\);

-- Location: LCCOMB_X39_Y18_N8
\REGFILE|MEM~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~400_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~399_combout\ & (\REGFILE|MEM~153_regout\)) # (!\REGFILE|MEM~399_combout\ & ((\REGFILE|MEM~121_regout\))))) # (!\INSTREG|jump_out\(17) & (((\REGFILE|MEM~399_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~153_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~121_regout\,
	datad => \REGFILE|MEM~399_combout\,
	combout => \REGFILE|MEM~400_combout\);

-- Location: LCCOMB_X45_Y17_N18
\REGFILE|MEM~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~397_combout\ = (\INSTREG|jump_out\(16) & (\INSTREG|jump_out\(17))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & ((\REGFILE|MEM~249_regout\))) # (!\INSTREG|jump_out\(17) & (\REGFILE|MEM~185_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~185_regout\,
	datad => \REGFILE|MEM~249_regout\,
	combout => \REGFILE|MEM~397_combout\);

-- Location: LCCOMB_X44_Y13_N26
\REGFILE|MEM~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~398_combout\ = (\REGFILE|MEM~397_combout\ & (((\REGFILE|MEM~281_regout\) # (!\INSTREG|jump_out\(16))))) # (!\REGFILE|MEM~397_combout\ & (\REGFILE|MEM~217_regout\ & ((\INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~217_regout\,
	datab => \REGFILE|MEM~397_combout\,
	datac => \REGFILE|MEM~281_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~398_combout\);

-- Location: LCCOMB_X39_Y15_N28
\REGFILE|MEM~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~401_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~398_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~400_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(18),
	datac => \REGFILE|MEM~400_combout\,
	datad => \REGFILE|MEM~398_combout\,
	combout => \REGFILE|MEM~401_combout\);

-- Location: LCFF_X39_Y15_N29
\regB|dt_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~401_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(21));

-- Location: LCFF_X34_Y15_N23
\MEM|MEM~281\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(21),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~281_regout\);

-- Location: LCFF_X36_Y16_N29
\MEM|MEM~249\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(21),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~249_regout\);

-- Location: LCFF_X36_Y16_N27
\MEM|MEM~185\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(21),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~185_regout\);

-- Location: LCCOMB_X36_Y16_N26
\MEM|MEM~397\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~397_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~249_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~185_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~249_regout\,
	datac => \MEM|MEM~185_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~397_combout\);

-- Location: LCCOMB_X34_Y15_N22
\MEM|MEM~398\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~398_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~397_combout\ & ((\MEM|MEM~281_regout\))) # (!\MEM|MEM~397_combout\ & (\MEM|MEM~217_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~397_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~217_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~281_regout\,
	datad => \MEM|MEM~397_combout\,
	combout => \MEM|MEM~398_combout\);

-- Location: LCFF_X34_Y14_N1
\MEM|MEM~89\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(21),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~89_regout\);

-- Location: LCCOMB_X34_Y14_N0
\MEM|MEM~399\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~399_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~89_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (!\MEM|MEM~57_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~57_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~89_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~399_combout\);

-- Location: LCCOMB_X35_Y15_N14
\MEM|MEM~474\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~474_combout\ = !\regB|dt_out\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(21),
	combout => \MEM|MEM~474_combout\);

-- Location: LCFF_X35_Y15_N15
\MEM|MEM~153\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~474_combout\,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~153_regout\);

-- Location: LCCOMB_X34_Y15_N24
\MEM|MEM~400\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~400_combout\ = (\MEM|MEM~399_combout\ & (((!\MUXPC|salida[1]~1_combout\) # (!\MEM|MEM~153_regout\)))) # (!\MEM|MEM~399_combout\ & (!\MEM|MEM~121_regout\ & ((\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~121_regout\,
	datab => \MEM|MEM~399_combout\,
	datac => \MEM|MEM~153_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~400_combout\);

-- Location: LCCOMB_X34_Y15_N10
\MEM|MEM~401\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~401_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~398_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~400_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datab => \MEM|MEM~398_combout\,
	datac => \MEM|MEM~400_combout\,
	combout => \MEM|MEM~401_combout\);

-- Location: LCFF_X34_Y15_N11
\MEM|dataOut[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~401_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(21));

-- Location: LCFF_X38_Y16_N1
\INSTREG|jump_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(21),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(21));

-- Location: LCCOMB_X46_Y15_N8
\REGFILE|MEM~212feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~212feeder_combout\ = \MUXMemReg|salida[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXMemReg|salida[16]~16_combout\,
	combout => \REGFILE|MEM~212feeder_combout\);

-- Location: LCFF_X46_Y15_N9
\REGFILE|MEM~212\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~212feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~212_regout\);

-- Location: LCFF_X47_Y15_N25
\REGFILE|MEM~244\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[16]~16_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~244_regout\);

-- Location: LCFF_X47_Y15_N27
\REGFILE|MEM~180\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[16]~16_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~180_regout\);

-- Location: LCCOMB_X47_Y15_N24
\REGFILE|MEM~532\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~532_combout\ = (\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21)) # ((\REGFILE|MEM~244_regout\)))) # (!\INSTREG|jump_out\(22) & (!\INSTREG|jump_out\(21) & ((\REGFILE|MEM~180_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~244_regout\,
	datad => \REGFILE|MEM~180_regout\,
	combout => \REGFILE|MEM~532_combout\);

-- Location: LCCOMB_X46_Y15_N0
\REGFILE|MEM~533\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~533_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~532_combout\ & (\REGFILE|MEM~276_regout\)) # (!\REGFILE|MEM~532_combout\ & ((\REGFILE|MEM~212_regout\))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~532_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~276_regout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~212_regout\,
	datad => \REGFILE|MEM~532_combout\,
	combout => \REGFILE|MEM~533_combout\);

-- Location: LCCOMB_X46_Y16_N22
\REGFILE|MEM~536\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~536_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~533_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~535_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(23),
	datab => \REGFILE|MEM~535_combout\,
	datad => \REGFILE|MEM~533_combout\,
	combout => \REGFILE|MEM~536_combout\);

-- Location: LCFF_X46_Y16_N23
\regA|dt_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~536_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(16));

-- Location: LCCOMB_X46_Y16_N16
\MUXA|salida[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[16]~16_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(16))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(16)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(16),
	datab => \regA|dt_out\(16),
	datac => \rst~combout\,
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[16]~16_combout\);

-- Location: LCCOMB_X45_Y15_N4
\ALUCOMP|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux15~1_combout\ = (\ALUCOMP|Mux15~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\) # (!\ALUCOMP|Mux27~1_combout\)))) # (!\ALUCOMP|Mux15~0_combout\ & (\ALUCOMP|Add0~52_combout\ & ((\ALUCOMP|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux15~0_combout\,
	datab => \ALUCOMP|Add0~52_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux15~1_combout\);

-- Location: LCCOMB_X43_Y15_N2
\MUXB|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux15~0_combout\ = (\regB|dt_out\(16) & ((\rst~combout\) # ((!\CONTROLU|Equal0~0_combout\ & \CONTROLU|ALUsrcB[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~0_combout\,
	datab => \rst~combout\,
	datac => \CONTROLU|ALUsrcB[1]~2_combout\,
	datad => \regB|dt_out\(16),
	combout => \MUXB|Mux15~0_combout\);

-- Location: LCCOMB_X45_Y15_N22
\ALUCOMP|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux15~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\MUXB|Mux15~0_combout\)) # (!\MUXA|salida[16]~16_combout\))) # (!\ALUCOMP|Mux27~3_combout\ & (((\ALUCOMP|Mux15~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[16]~16_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \ALUCOMP|Mux15~1_combout\,
	datad => \MUXB|Mux15~0_combout\,
	combout => \ALUCOMP|Mux15~2_combout\);

-- Location: LCFF_X45_Y15_N23
\regALU|dt_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(16));

-- Location: LCCOMB_X46_Y15_N28
\MUXMemReg|salida[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[16]~16_combout\ = (\rst~combout\ & (((\regALU|dt_out\(16))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & (\MDR|dt_out\(16))) # (!\CONTROLU|Equal0~5_combout\ & ((\regALU|dt_out\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \MDR|dt_out\(16),
	datac => \CONTROLU|Equal0~5_combout\,
	datad => \regALU|dt_out\(16),
	combout => \MUXMemReg|salida[16]~16_combout\);

-- Location: LCFF_X39_Y18_N15
\REGFILE|MEM~148\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[16]~16_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~148_regout\);

-- Location: LCFF_X37_Y18_N19
\REGFILE|MEM~84\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[16]~16_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~84_regout\);

-- Location: LCFF_X38_Y18_N23
\REGFILE|MEM~52\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[16]~16_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~52_regout\);

-- Location: LCCOMB_X38_Y18_N22
\REGFILE|MEM~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~374_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & (\REGFILE|MEM~84_regout\)) # (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~52_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~84_regout\,
	datac => \REGFILE|MEM~52_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~374_combout\);

-- Location: LCCOMB_X39_Y18_N28
\REGFILE|MEM~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~375_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~374_combout\ & (\REGFILE|MEM~148_regout\)) # (!\REGFILE|MEM~374_combout\ & ((\REGFILE|MEM~116_regout\))))) # (!\INSTREG|jump_out\(17) & (((\REGFILE|MEM~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~148_regout\,
	datac => \REGFILE|MEM~116_regout\,
	datad => \REGFILE|MEM~374_combout\,
	combout => \REGFILE|MEM~375_combout\);

-- Location: LCFF_X46_Y15_N7
\REGFILE|MEM~276\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[16]~16_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~276_regout\);

-- Location: LCCOMB_X46_Y15_N6
\REGFILE|MEM~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~373_combout\ = (\REGFILE|MEM~372_combout\ & (((\REGFILE|MEM~276_regout\) # (!\INSTREG|jump_out\(16))))) # (!\REGFILE|MEM~372_combout\ & (\REGFILE|MEM~212_regout\ & ((\INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~372_combout\,
	datab => \REGFILE|MEM~212_regout\,
	datac => \REGFILE|MEM~276_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~373_combout\);

-- Location: LCCOMB_X43_Y13_N28
\REGFILE|MEM~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~376_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~373_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~375_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|jump_out\(18),
	datac => \REGFILE|MEM~375_combout\,
	datad => \REGFILE|MEM~373_combout\,
	combout => \REGFILE|MEM~376_combout\);

-- Location: LCFF_X43_Y13_N29
\regB|dt_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~376_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(16));

-- Location: LCCOMB_X35_Y17_N12
\MEM|MEM~468\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~468_combout\ = !\regB|dt_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(16),
	combout => \MEM|MEM~468_combout\);

-- Location: LCFF_X35_Y17_N13
\MEM|MEM~116\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~468_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~116_regout\);

-- Location: LCFF_X35_Y15_N9
\MEM|MEM~148\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(16),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~148_regout\);

-- Location: LCCOMB_X36_Y17_N18
\MEM|MEM~470\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~470_combout\ = !\regB|dt_out\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(16),
	combout => \MEM|MEM~470_combout\);

-- Location: LCFF_X36_Y17_N19
\MEM|MEM~52\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~470_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~52_regout\);

-- Location: LCCOMB_X36_Y17_N20
\MEM|MEM~374\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~374_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)) # (!\MEM|MEM~84_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (((!\MUXPC|salida[1]~1_combout\ & !\MEM|MEM~52_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~84_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MUXPC|salida[1]~1_combout\,
	datad => \MEM|MEM~52_regout\,
	combout => \MEM|MEM~374_combout\);

-- Location: LCCOMB_X35_Y15_N8
\MEM|MEM~375\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~375_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~374_combout\ & ((\MEM|MEM~148_regout\))) # (!\MEM|MEM~374_combout\ & (!\MEM|MEM~116_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~374_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~116_regout\,
	datac => \MEM|MEM~148_regout\,
	datad => \MEM|MEM~374_combout\,
	combout => \MEM|MEM~375_combout\);

-- Location: LCFF_X36_Y16_N21
\MEM|MEM~244\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(16),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~244_regout\);

-- Location: LCFF_X36_Y16_N11
\MEM|MEM~180\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(16),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~180_regout\);

-- Location: LCCOMB_X36_Y16_N10
\MEM|MEM~372\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~372_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~244_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~180_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~244_regout\,
	datac => \MEM|MEM~180_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~372_combout\);

-- Location: LCFF_X35_Y16_N17
\MEM|MEM~276\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(16),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~276_regout\);

-- Location: LCFF_X35_Y16_N11
\MEM|MEM~212\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(16),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~212_regout\);

-- Location: LCCOMB_X35_Y16_N16
\MEM|MEM~373\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~373_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~372_combout\ & (\MEM|MEM~276_regout\)) # (!\MEM|MEM~372_combout\ & ((\MEM|MEM~212_regout\))))) # (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~372_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~372_combout\,
	datac => \MEM|MEM~276_regout\,
	datad => \MEM|MEM~212_regout\,
	combout => \MEM|MEM~373_combout\);

-- Location: LCCOMB_X34_Y16_N12
\MEM|MEM~376\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~376_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~373_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~375_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~375_combout\,
	datac => \MEM|MEM~373_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~376_combout\);

-- Location: LCFF_X34_Y16_N13
\MEM|dataOut[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~376_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(16));

-- Location: LCFF_X42_Y19_N19
\INSTREG|jump_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(16),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(16));

-- Location: LCCOMB_X46_Y19_N4
\REGFILE|MEM~357\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~357_combout\ = (\INSTREG|jump_out\(16) & (\INSTREG|jump_out\(17))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & (\REGFILE|MEM~241_regout\)) # (!\INSTREG|jump_out\(17) & ((\REGFILE|MEM~177_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~241_regout\,
	datad => \REGFILE|MEM~177_regout\,
	combout => \REGFILE|MEM~357_combout\);

-- Location: LCCOMB_X45_Y19_N18
\REGFILE|MEM~358\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~358_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~357_combout\ & ((\REGFILE|MEM~273_regout\))) # (!\REGFILE|MEM~357_combout\ & (\REGFILE|MEM~209_regout\)))) # (!\INSTREG|jump_out\(16) & (((\REGFILE|MEM~357_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~209_regout\,
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~273_regout\,
	datad => \REGFILE|MEM~357_combout\,
	combout => \REGFILE|MEM~358_combout\);

-- Location: LCCOMB_X39_Y17_N30
\REGFILE|MEM~359\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~359_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & (\REGFILE|MEM~81_regout\)) # (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~49_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~81_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~49_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~359_combout\);

-- Location: LCCOMB_X38_Y17_N4
\REGFILE|MEM~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~360_combout\ = (\REGFILE|MEM~359_combout\ & ((\REGFILE|MEM~145_regout\) # ((!\INSTREG|jump_out\(17))))) # (!\REGFILE|MEM~359_combout\ & (((\REGFILE|MEM~113_regout\ & \INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~145_regout\,
	datab => \REGFILE|MEM~359_combout\,
	datac => \REGFILE|MEM~113_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~360_combout\);

-- Location: LCCOMB_X42_Y19_N14
\REGFILE|MEM~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~361_combout\ = (\INSTREG|jump_out\(18) & (\REGFILE|MEM~358_combout\)) # (!\INSTREG|jump_out\(18) & ((\REGFILE|MEM~360_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~358_combout\,
	datac => \INSTREG|jump_out\(18),
	datad => \REGFILE|MEM~360_combout\,
	combout => \REGFILE|MEM~361_combout\);

-- Location: LCFF_X42_Y19_N15
\regB|dt_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~361_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(13));

-- Location: LCFF_X35_Y14_N5
\MEM|MEM~113\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(13),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~113_regout\);

-- Location: LCFF_X35_Y14_N3
\MEM|MEM~145\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(13),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~145_regout\);

-- Location: LCCOMB_X35_Y14_N2
\MEM|MEM~360\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~360_combout\ = (\MEM|MEM~359_combout\ & (((\MEM|MEM~145_regout\) # (!\MUXPC|salida[1]~1_combout\)))) # (!\MEM|MEM~359_combout\ & (\MEM|MEM~113_regout\ & ((\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~359_combout\,
	datab => \MEM|MEM~113_regout\,
	datac => \MEM|MEM~145_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~360_combout\);

-- Location: LCCOMB_X33_Y16_N18
\MEM|MEM~361\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~361_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~358_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~360_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~358_combout\,
	datab => \MEM|MEM~360_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~361_combout\);

-- Location: LCFF_X33_Y16_N19
\MEM|dataOut[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~361_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(13));

-- Location: LCFF_X42_Y19_N29
\INSTREG|jump_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(13),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(13));

-- Location: LCCOMB_X42_Y19_N2
\MUXRegDst|salida[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXRegDst|salida[2]~2_combout\ = (\CONTROLU|Equal0~4_combout\ & ((\rst~combout\ & (\INSTREG|jump_out\(18))) # (!\rst~combout\ & ((\INSTREG|jump_out\(13)))))) # (!\CONTROLU|Equal0~4_combout\ & (((\INSTREG|jump_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~4_combout\,
	datab => \rst~combout\,
	datac => \INSTREG|jump_out\(18),
	datad => \INSTREG|jump_out\(13),
	combout => \MUXRegDst|salida[2]~2_combout\);

-- Location: LCCOMB_X42_Y19_N6
\REGFILE|MEM~612\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~612_combout\ = (\MUXRegDst|salida[0]~0_combout\ & (\CONTROLU|RegWr~0_combout\ & !\rst~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegDst|salida[0]~0_combout\,
	datab => \CONTROLU|RegWr~0_combout\,
	datad => \rst~combout\,
	combout => \REGFILE|MEM~612_combout\);

-- Location: LCCOMB_X42_Y19_N4
\REGFILE|MEM~617\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~617_combout\ = (\MUXRegDst|salida[1]~1_combout\ & (\MUXRegDst|salida[2]~2_combout\ & \REGFILE|MEM~612_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXRegDst|salida[1]~1_combout\,
	datab => \MUXRegDst|salida[2]~2_combout\,
	datad => \REGFILE|MEM~612_combout\,
	combout => \REGFILE|MEM~617_combout\);

-- Location: LCFF_X46_Y17_N9
\REGFILE|MEM~283\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[23]~23_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~283_regout\);

-- Location: LCFF_X45_Y17_N5
\REGFILE|MEM~251\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[23]~23_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~251_regout\);

-- Location: LCFF_X45_Y17_N27
\REGFILE|MEM~187\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[23]~23_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~187_regout\);

-- Location: LCCOMB_X45_Y17_N4
\REGFILE|MEM~497\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~497_combout\ = (\INSTREG|jump_out\(21) & (\INSTREG|jump_out\(22))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & (\REGFILE|MEM~251_regout\)) # (!\INSTREG|jump_out\(22) & ((\REGFILE|MEM~187_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \INSTREG|jump_out\(22),
	datac => \REGFILE|MEM~251_regout\,
	datad => \REGFILE|MEM~187_regout\,
	combout => \REGFILE|MEM~497_combout\);

-- Location: LCCOMB_X45_Y17_N2
\REGFILE|MEM~498\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~498_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~497_combout\ & (\REGFILE|MEM~283_regout\)) # (!\REGFILE|MEM~497_combout\ & ((\REGFILE|MEM~219_regout\))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~283_regout\,
	datac => \REGFILE|MEM~497_combout\,
	datad => \REGFILE|MEM~219_regout\,
	combout => \REGFILE|MEM~498_combout\);

-- Location: LCCOMB_X40_Y15_N18
\REGFILE|MEM~501\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~501_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~498_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~500_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~500_combout\,
	datab => \REGFILE|MEM~498_combout\,
	datad => \INSTREG|jump_out\(23),
	combout => \REGFILE|MEM~501_combout\);

-- Location: LCFF_X40_Y15_N19
\regA|dt_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~501_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(23));

-- Location: LCCOMB_X40_Y15_N12
\MUXA|salida[23]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[23]~9_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(23))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(23)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(23),
	datab => \regA|dt_out\(23),
	datac => \rst~combout\,
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[23]~9_combout\);

-- Location: LCCOMB_X42_Y14_N26
\ALUCOMP|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux8~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~74_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \ALUCOMP|Add0~74_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux8~0_combout\);

-- Location: LCCOMB_X42_Y14_N22
\ALUCOMP|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux8~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (!\ALUCOMP|Mux8~1_combout\)) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux8~0_combout\))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux8~1_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \ALUCOMP|Mux27~1_combout\,
	datad => \ALUCOMP|Mux8~0_combout\,
	combout => \ALUCOMP|Mux8~2_combout\);

-- Location: LCFF_X42_Y14_N23
\regALU|dt_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(23));

-- Location: LCCOMB_X46_Y17_N14
\MUXMemReg|salida[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[23]~23_combout\ = (\CONTROLU|Equal0~5_combout\ & ((\rst~combout\ & ((\regALU|dt_out\(23)))) # (!\rst~combout\ & (\MDR|dt_out\(23))))) # (!\CONTROLU|Equal0~5_combout\ & (((\regALU|dt_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~5_combout\,
	datab => \rst~combout\,
	datac => \MDR|dt_out\(23),
	datad => \regALU|dt_out\(23),
	combout => \MUXMemReg|salida[23]~23_combout\);

-- Location: LCFF_X46_Y17_N15
\REGFILE|MEM~219\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MUXMemReg|salida[23]~23_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~219_regout\);

-- Location: LCCOMB_X45_Y17_N26
\REGFILE|MEM~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~407_combout\ = (\INSTREG|jump_out\(16) & (\INSTREG|jump_out\(17))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & ((\REGFILE|MEM~251_regout\))) # (!\INSTREG|jump_out\(17) & (\REGFILE|MEM~187_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~187_regout\,
	datad => \REGFILE|MEM~251_regout\,
	combout => \REGFILE|MEM~407_combout\);

-- Location: LCCOMB_X46_Y17_N8
\REGFILE|MEM~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~408_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~407_combout\ & ((\REGFILE|MEM~283_regout\))) # (!\REGFILE|MEM~407_combout\ & (\REGFILE|MEM~219_regout\)))) # (!\INSTREG|jump_out\(16) & (((\REGFILE|MEM~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~219_regout\,
	datac => \REGFILE|MEM~283_regout\,
	datad => \REGFILE|MEM~407_combout\,
	combout => \REGFILE|MEM~408_combout\);

-- Location: LCFF_X39_Y18_N3
\REGFILE|MEM~155\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[23]~23_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~155_regout\);

-- Location: LCFF_X39_Y18_N13
\REGFILE|MEM~123\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[23]~23_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~123_regout\);

-- Location: LCCOMB_X39_Y18_N12
\REGFILE|MEM~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~410_combout\ = (\REGFILE|MEM~409_combout\ & ((\REGFILE|MEM~155_regout\) # ((!\INSTREG|jump_out\(17))))) # (!\REGFILE|MEM~409_combout\ & (((\REGFILE|MEM~123_regout\ & \INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~409_combout\,
	datab => \REGFILE|MEM~155_regout\,
	datac => \REGFILE|MEM~123_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~410_combout\);

-- Location: LCCOMB_X38_Y15_N14
\REGFILE|MEM~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~411_combout\ = (\INSTREG|jump_out\(18) & (\REGFILE|MEM~408_combout\)) # (!\INSTREG|jump_out\(18) & ((\REGFILE|MEM~410_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(18),
	datab => \REGFILE|MEM~408_combout\,
	datac => \REGFILE|MEM~410_combout\,
	combout => \REGFILE|MEM~411_combout\);

-- Location: LCFF_X38_Y15_N15
\regB|dt_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~411_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(23));

-- Location: LCFF_X35_Y16_N3
\MEM|MEM~219\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(23),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~219_regout\);

-- Location: LCFF_X35_Y16_N9
\MEM|MEM~283\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(23),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~283_regout\);

-- Location: LCCOMB_X36_Y16_N22
\MEM|MEM~477\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~477_combout\ = !\regB|dt_out\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(23),
	combout => \MEM|MEM~477_combout\);

-- Location: LCFF_X36_Y16_N23
\MEM|MEM~187\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~477_combout\,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~187_regout\);

-- Location: LCFF_X36_Y16_N5
\MEM|MEM~251\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(23),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~251_regout\);

-- Location: LCCOMB_X36_Y16_N4
\MEM|MEM~407\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~407_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~251_regout\))) # (!\MUXPC|salida[1]~1_combout\ & (!\MEM|MEM~187_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~187_regout\,
	datac => \MEM|MEM~251_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~407_combout\);

-- Location: LCCOMB_X35_Y16_N8
\MEM|MEM~408\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~408_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~407_combout\ & ((\MEM|MEM~283_regout\))) # (!\MEM|MEM~407_combout\ & (\MEM|MEM~219_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~219_regout\,
	datac => \MEM|MEM~283_regout\,
	datad => \MEM|MEM~407_combout\,
	combout => \MEM|MEM~408_combout\);

-- Location: LCFF_X38_Y15_N11
\MEM|MEM~123\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(23),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~123_regout\);

-- Location: LCFF_X35_Y15_N31
\MEM|MEM~155\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(23),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~155_regout\);

-- Location: LCCOMB_X36_Y17_N30
\MEM|MEM~479\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~479_combout\ = !\regB|dt_out\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(23),
	combout => \MEM|MEM~479_combout\);

-- Location: LCFF_X36_Y17_N31
\MEM|MEM~59\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~479_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~59_regout\);

-- Location: LCCOMB_X35_Y17_N28
\MEM|MEM~409\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~409_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)) # (!\MEM|MEM~91_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (((!\MUXPC|salida[1]~1_combout\ & !\MEM|MEM~59_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~91_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MUXPC|salida[1]~1_combout\,
	datad => \MEM|MEM~59_regout\,
	combout => \MEM|MEM~409_combout\);

-- Location: LCCOMB_X35_Y15_N30
\MEM|MEM~410\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~410_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~409_combout\ & ((\MEM|MEM~155_regout\))) # (!\MEM|MEM~409_combout\ & (\MEM|MEM~123_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~123_regout\,
	datac => \MEM|MEM~155_regout\,
	datad => \MEM|MEM~409_combout\,
	combout => \MEM|MEM~410_combout\);

-- Location: LCCOMB_X34_Y16_N28
\MEM|MEM~411\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~411_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~408_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~410_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~408_combout\,
	datac => \MEM|MEM~410_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~411_combout\);

-- Location: LCFF_X34_Y16_N29
\MEM|dataOut[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~411_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(23));

-- Location: LCFF_X42_Y19_N17
\INSTREG|jump_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(23),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(23));

-- Location: LCFF_X46_Y19_N3
\REGFILE|MEM~164\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[0]~0_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~164_regout\);

-- Location: LCCOMB_X46_Y19_N2
\REGFILE|MEM~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~452_combout\ = (\INSTREG|jump_out\(21) & (((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & ((\INSTREG|jump_out\(22) & (\REGFILE|MEM~228_regout\)) # (!\INSTREG|jump_out\(22) & ((\REGFILE|MEM~164_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~228_regout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~164_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~452_combout\);

-- Location: LCCOMB_X40_Y14_N2
\REGFILE|MEM~453\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~453_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~452_combout\ & (\REGFILE|MEM~260_regout\)) # (!\REGFILE|MEM~452_combout\ & ((\REGFILE|MEM~196_regout\))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~260_regout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~196_regout\,
	datad => \REGFILE|MEM~452_combout\,
	combout => \REGFILE|MEM~453_combout\);

-- Location: LCCOMB_X40_Y14_N12
\REGFILE|MEM~456\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~456_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~453_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~455_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~455_combout\,
	datac => \INSTREG|jump_out\(23),
	datad => \REGFILE|MEM~453_combout\,
	combout => \REGFILE|MEM~456_combout\);

-- Location: LCFF_X43_Y14_N1
\regA|dt_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \REGFILE|MEM~456_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(0));

-- Location: LCCOMB_X43_Y14_N0
\MUXA|salida[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[0]~0_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & (\PROGCOUNT|addr_out\(0))) # (!\rst~combout\ & ((\regA|dt_out\(0)))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(0),
	datab => \CONTROLU|ALUsrcA~0_combout\,
	datac => \regA|dt_out\(0),
	datad => \rst~combout\,
	combout => \MUXA|salida[0]~0_combout\);

-- Location: LCCOMB_X43_Y14_N28
\ALUCOMP|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux31~1_combout\ = (\ALUCOMP|Mux31~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\) # (!\ALUCOMP|Mux27~1_combout\)))) # (!\ALUCOMP|Mux31~0_combout\ & (\ALUCOMP|Add0~3_combout\ & ((\ALUCOMP|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux31~0_combout\,
	datab => \ALUCOMP|Add0~3_combout\,
	datac => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux31~1_combout\);

-- Location: LCCOMB_X43_Y14_N30
\ALUCOMP|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux31~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\MUXA|salida[0]~0_combout\)) # (!\MUXB|Mux31~4_combout\))) # (!\ALUCOMP|Mux27~3_combout\ & (((\ALUCOMP|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux31~4_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \MUXA|salida[0]~0_combout\,
	datad => \ALUCOMP|Mux31~1_combout\,
	combout => \ALUCOMP|Mux31~2_combout\);

-- Location: LCFF_X43_Y14_N31
\regALU|dt_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(0));

-- Location: LCCOMB_X44_Y17_N28
\CONTROLU|IorD~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|IorD~4_combout\ = \NEWST|CS\(1) $ (\NEWST|CS\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(1),
	datac => \NEWST|CS\(2),
	combout => \CONTROLU|IorD~4_combout\);

-- Location: LCCOMB_X44_Y17_N6
\CONTROLU|IorD~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|IorD~9_combout\ = (!\rst~combout\ & (\CONTROLU|IorD~4_combout\ & (\NEWST|CS\(0) & !\NEWST|CS\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \CONTROLU|IorD~4_combout\,
	datac => \NEWST|CS\(0),
	datad => \NEWST|CS\(3),
	combout => \CONTROLU|IorD~9_combout\);

-- Location: LCCOMB_X35_Y17_N26
\MUXPC|salida[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[0]~0_combout\ = (\CONTROLU|IorD~9_combout\ & ((\regALU|dt_out\(0)))) # (!\CONTROLU|IorD~9_combout\ & (\PROGCOUNT|addr_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(0),
	datab => \regALU|dt_out\(0),
	datad => \CONTROLU|IorD~9_combout\,
	combout => \MUXPC|salida[0]~0_combout\);

-- Location: LCFF_X32_Y16_N25
\MEM|MEM~266\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(6),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~266_regout\);

-- Location: LCFF_X33_Y16_N21
\MEM|MEM~202\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(6),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~202_regout\);

-- Location: LCCOMB_X32_Y16_N24
\MEM|MEM~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~323_combout\ = (\MEM|MEM~322_combout\ & (((\MEM|MEM~266_regout\)) # (!\MUXPC|salida[0]~0_combout\))) # (!\MEM|MEM~322_combout\ & (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~202_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~322_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~266_regout\,
	datad => \MEM|MEM~202_regout\,
	combout => \MEM|MEM~323_combout\);

-- Location: LCFF_X33_Y14_N29
\MEM|MEM~106\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(6),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~106_regout\);

-- Location: LCFF_X33_Y14_N7
\MEM|MEM~138\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(6),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~138_regout\);

-- Location: LCFF_X32_Y14_N15
\MEM|MEM~42\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(6),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~42_regout\);

-- Location: LCCOMB_X32_Y14_N14
\MEM|MEM~324\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~324_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~74_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~42_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~74_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~42_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~324_combout\);

-- Location: LCCOMB_X33_Y14_N6
\MEM|MEM~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~325_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~324_combout\ & ((\MEM|MEM~138_regout\))) # (!\MEM|MEM~324_combout\ & (\MEM|MEM~106_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~106_regout\,
	datac => \MEM|MEM~138_regout\,
	datad => \MEM|MEM~324_combout\,
	combout => \MEM|MEM~325_combout\);

-- Location: LCCOMB_X33_Y16_N24
\MEM|MEM~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~326_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~323_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~325_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datab => \MEM|MEM~323_combout\,
	datac => \MEM|MEM~325_combout\,
	combout => \MEM|MEM~326_combout\);

-- Location: LCFF_X33_Y16_N25
\MEM|dataOut[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~326_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(6));

-- Location: LCCOMB_X37_Y17_N16
\MDR|dt_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MDR|dt_out[6]~feeder_combout\ = \MEM|dataOut\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MEM|dataOut\(6),
	combout => \MDR|dt_out[6]~feeder_combout\);

-- Location: LCFF_X37_Y17_N17
\MDR|dt_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \MDR|dt_out[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(6));

-- Location: LCCOMB_X38_Y17_N20
\MUXMemReg|salida[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[6]~6_combout\ = (\rst~combout\ & (((\regALU|dt_out\(6))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & (\MDR|dt_out\(6))) # (!\CONTROLU|Equal0~5_combout\ & ((\regALU|dt_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \MDR|dt_out\(6),
	datac => \CONTROLU|Equal0~5_combout\,
	datad => \regALU|dt_out\(6),
	combout => \MUXMemReg|salida[6]~6_combout\);

-- Location: LCFF_X42_Y14_N13
\REGFILE|MEM~138\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~138_regout\);

-- Location: LCFF_X43_Y13_N25
\REGFILE|MEM~106\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~106_regout\);

-- Location: LCCOMB_X43_Y13_N24
\REGFILE|MEM~325\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~325_combout\ = (\REGFILE|MEM~324_combout\ & ((\REGFILE|MEM~138_regout\) # ((!\INSTREG|jump_out\(17))))) # (!\REGFILE|MEM~324_combout\ & (((\REGFILE|MEM~106_regout\ & \INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~324_combout\,
	datab => \REGFILE|MEM~138_regout\,
	datac => \REGFILE|MEM~106_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~325_combout\);

-- Location: LCFF_X47_Y14_N21
\REGFILE|MEM~234\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~234_regout\);

-- Location: LCFF_X47_Y14_N11
\REGFILE|MEM~170\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[6]~6_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~170_regout\);

-- Location: LCCOMB_X47_Y14_N20
\REGFILE|MEM~322\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~322_combout\ = (\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16)) # ((\REGFILE|MEM~234_regout\)))) # (!\INSTREG|jump_out\(17) & (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~170_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~234_regout\,
	datad => \REGFILE|MEM~170_regout\,
	combout => \REGFILE|MEM~322_combout\);

-- Location: LCCOMB_X46_Y14_N4
\REGFILE|MEM~323\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~323_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~322_combout\ & ((\REGFILE|MEM~266_regout\))) # (!\REGFILE|MEM~322_combout\ & (\REGFILE|MEM~202_regout\)))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~322_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~322_combout\,
	datac => \REGFILE|MEM~202_regout\,
	datad => \REGFILE|MEM~266_regout\,
	combout => \REGFILE|MEM~323_combout\);

-- Location: LCCOMB_X43_Y13_N2
\REGFILE|MEM~326\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~326_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~323_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~325_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|jump_out\(18),
	datac => \REGFILE|MEM~325_combout\,
	datad => \REGFILE|MEM~323_combout\,
	combout => \REGFILE|MEM~326_combout\);

-- Location: LCFF_X42_Y16_N9
\regB|dt_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \REGFILE|MEM~326_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(6));

-- Location: LCCOMB_X42_Y16_N8
\MUXB|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux25~0_combout\ = (\INSTREG|jump_out\(6) & ((\MUXB|Mux16~0_combout\) # ((\regB|dt_out\(6) & \MUXB|Mux16~1_combout\)))) # (!\INSTREG|jump_out\(6) & (((\regB|dt_out\(6) & \MUXB|Mux16~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(6),
	datab => \MUXB|Mux16~0_combout\,
	datac => \regB|dt_out\(6),
	datad => \MUXB|Mux16~1_combout\,
	combout => \MUXB|Mux25~0_combout\);

-- Location: LCCOMB_X46_Y18_N14
\ALUCOMP|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux25~0_combout\ = (\MUXB|Mux25~0_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXA|salida[6]~26_combout\ & !\ALUCOMP|Mux27~1_combout\)))) # (!\MUXB|Mux25~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXA|salida[6]~26_combout\) # 
-- (\ALUCOMP|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux25~0_combout\,
	datab => \MUXA|salida[6]~26_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux25~0_combout\);

-- Location: LCCOMB_X45_Y18_N12
\ALUCOMP|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux25~1_combout\ = (\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux25~0_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCOMP|Mux25~0_combout\ & (\ALUCOMP|Add0~21_combout\)))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux25~0_combout\,
	datac => \ALUCOMP|Add0~21_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux25~1_combout\);

-- Location: LCCOMB_X45_Y18_N10
\ALUCOMP|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux25~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\MUXB|Mux25~0_combout\)) # (!\MUXA|salida[6]~26_combout\))) # (!\ALUCOMP|Mux27~3_combout\ & (((\ALUCOMP|Mux25~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[6]~26_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \MUXB|Mux25~0_combout\,
	datad => \ALUCOMP|Mux25~1_combout\,
	combout => \ALUCOMP|Mux25~2_combout\);

-- Location: LCCOMB_X44_Y18_N22
\PCwrite~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~3_combout\ = (!\ALUCOMP|Mux27~6_combout\ & (!\ALUCOMP|Mux25~2_combout\ & (!\ALUCOMP|Mux31~2_combout\ & !\ALUCOMP|Mux29~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~6_combout\,
	datab => \ALUCOMP|Mux25~2_combout\,
	datac => \ALUCOMP|Mux31~2_combout\,
	datad => \ALUCOMP|Mux29~2_combout\,
	combout => \PCwrite~3_combout\);

-- Location: LCCOMB_X44_Y18_N16
\PCwrite~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~1_combout\ = (!\ALUCOMP|Mux26~2_combout\ & (!\ALUCOMP|Mux30~2_combout\ & (!\ALUCOMP|Mux24~2_combout\ & !\ALUCOMP|Mux28~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux26~2_combout\,
	datab => \ALUCOMP|Mux30~2_combout\,
	datac => \ALUCOMP|Mux24~2_combout\,
	datad => \ALUCOMP|Mux28~2_combout\,
	combout => \PCwrite~1_combout\);

-- Location: LCCOMB_X44_Y18_N12
\PCwrite~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~4_combout\ = (!\ALUCOMP|Mux23~2_combout\ & (!\ALUCOMP|Mux17~2_combout\ & (!\ALUCOMP|Mux19~2_combout\ & !\ALUCOMP|Mux21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux23~2_combout\,
	datab => \ALUCOMP|Mux17~2_combout\,
	datac => \ALUCOMP|Mux19~2_combout\,
	datad => \ALUCOMP|Mux21~2_combout\,
	combout => \PCwrite~4_combout\);

-- Location: LCCOMB_X44_Y18_N14
\PCwrite~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~5_combout\ = (\PCwrite~2_combout\ & (\PCwrite~3_combout\ & (\PCwrite~1_combout\ & \PCwrite~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCwrite~2_combout\,
	datab => \PCwrite~3_combout\,
	datac => \PCwrite~1_combout\,
	datad => \PCwrite~4_combout\,
	combout => \PCwrite~5_combout\);

-- Location: LCCOMB_X42_Y17_N28
\ALUCOMP|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux5~1_combout\ = (\ALUCOMP|Mux5~0_combout\ & (((\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCOMP|Mux27~1_combout\))) # (!\ALUCOMP|Mux5~0_combout\ & (\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Add0~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux5~0_combout\,
	datab => \ALUCOMP|Mux27~1_combout\,
	datac => \ALUCOMP|Add0~83_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux5~1_combout\);

-- Location: LCCOMB_X42_Y17_N26
\ALUCOMP|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux5~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\MUXB|Mux5~0_combout\)) # (!\MUXA|salida[26]~6_combout\))) # (!\ALUCOMP|Mux27~3_combout\ & (((\ALUCOMP|Mux5~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[26]~6_combout\,
	datab => \MUXB|Mux5~0_combout\,
	datac => \ALUCOMP|Mux27~3_combout\,
	datad => \ALUCOMP|Mux5~1_combout\,
	combout => \ALUCOMP|Mux5~2_combout\);

-- Location: LCCOMB_X45_Y18_N8
\PCwrite~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~9_combout\ = (!\ALUCOMP|Mux7~2_combout\ & (!\ALUCOMP|Mux1~2_combout\ & (!\ALUCOMP|Mux3~2_combout\ & !\ALUCOMP|Mux5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux7~2_combout\,
	datab => \ALUCOMP|Mux1~2_combout\,
	datac => \ALUCOMP|Mux3~2_combout\,
	datad => \ALUCOMP|Mux5~2_combout\,
	combout => \PCwrite~9_combout\);

-- Location: LCCOMB_X42_Y18_N28
\PCwrite~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~6_combout\ = (!\ALUCOMP|Mux12~2_combout\ & (!\ALUCOMP|Mux14~2_combout\ & (!\ALUCOMP|Mux10~2_combout\ & !\ALUCOMP|Mux8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux12~2_combout\,
	datab => \ALUCOMP|Mux14~2_combout\,
	datac => \ALUCOMP|Mux10~2_combout\,
	datad => \ALUCOMP|Mux8~2_combout\,
	combout => \PCwrite~6_combout\);

-- Location: LCCOMB_X45_Y18_N26
\PCwrite~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~7_combout\ = (!\ALUCOMP|Mux4~2_combout\ & (!\ALUCOMP|Mux2~2_combout\ & (!\ALUCOMP|Mux6~2_combout\ & !\ALUCOMP|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux4~2_combout\,
	datab => \ALUCOMP|Mux2~2_combout\,
	datac => \ALUCOMP|Mux6~2_combout\,
	datad => \ALUCOMP|Mux0~2_combout\,
	combout => \PCwrite~7_combout\);

-- Location: LCCOMB_X45_Y18_N30
\PCwrite~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~10_combout\ = (\PCwrite~8_combout\ & (\PCwrite~9_combout\ & (\PCwrite~6_combout\ & \PCwrite~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PCwrite~8_combout\,
	datab => \PCwrite~9_combout\,
	datac => \PCwrite~6_combout\,
	datad => \PCwrite~7_combout\,
	combout => \PCwrite~10_combout\);

-- Location: LCCOMB_X44_Y18_N0
PCwrite : cycloneii_lcell_comb
-- Equation(s):
-- \PCwrite~combout\ = (\PCwrite~0_combout\) # ((\CONTROLU|ALUop[0]~0_combout\ & (\PCwrite~5_combout\ & \PCwrite~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \PCwrite~0_combout\,
	datac => \PCwrite~5_combout\,
	datad => \PCwrite~10_combout\,
	combout => \PCwrite~combout\);

-- Location: LCFF_X43_Y18_N15
\PROGCOUNT|addr_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux14~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(17));

-- Location: LCFF_X39_Y18_N5
\REGFILE|MEM~117\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[17]~17_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~117_regout\);

-- Location: LCCOMB_X39_Y18_N30
\REGFILE|MEM~530\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~530_combout\ = (\REGFILE|MEM~529_combout\ & (((\REGFILE|MEM~149_regout\) # (!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~529_combout\ & (\REGFILE|MEM~117_regout\ & ((\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~529_combout\,
	datab => \REGFILE|MEM~117_regout\,
	datac => \REGFILE|MEM~149_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~530_combout\);

-- Location: LCCOMB_X46_Y17_N2
\REGFILE|MEM~213feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~213feeder_combout\ = \MUXMemReg|salida[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXMemReg|salida[17]~17_combout\,
	combout => \REGFILE|MEM~213feeder_combout\);

-- Location: LCFF_X46_Y17_N3
\REGFILE|MEM~213\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~213feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~213_regout\);

-- Location: LCCOMB_X46_Y16_N4
\REGFILE|MEM~277feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~277feeder_combout\ = \MUXMemReg|salida[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXMemReg|salida[17]~17_combout\,
	combout => \REGFILE|MEM~277feeder_combout\);

-- Location: LCFF_X46_Y16_N5
\REGFILE|MEM~277\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~277feeder_combout\,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~277_regout\);

-- Location: LCCOMB_X46_Y16_N12
\REGFILE|MEM~528\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~528_combout\ = (\REGFILE|MEM~527_combout\ & (((\REGFILE|MEM~277_regout\) # (!\INSTREG|jump_out\(21))))) # (!\REGFILE|MEM~527_combout\ & (\REGFILE|MEM~213_regout\ & ((\INSTREG|jump_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~527_combout\,
	datab => \REGFILE|MEM~213_regout\,
	datac => \REGFILE|MEM~277_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~528_combout\);

-- Location: LCCOMB_X46_Y16_N14
\REGFILE|MEM~531\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~531_combout\ = (\INSTREG|jump_out\(23) & ((\REGFILE|MEM~528_combout\))) # (!\INSTREG|jump_out\(23) & (\REGFILE|MEM~530_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(23),
	datab => \REGFILE|MEM~530_combout\,
	datad => \REGFILE|MEM~528_combout\,
	combout => \REGFILE|MEM~531_combout\);

-- Location: LCFF_X46_Y16_N15
\regA|dt_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~531_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(17));

-- Location: LCCOMB_X46_Y16_N8
\MUXA|salida[17]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[17]~15_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(17))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(17)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \PROGCOUNT|addr_out\(17),
	datac => \regA|dt_out\(17),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[17]~15_combout\);

-- Location: LCCOMB_X43_Y15_N8
\ALUCOMP|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux14~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Add0~56_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux14~0_combout\);

-- Location: LCCOMB_X42_Y17_N30
\ALUCOMP|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux14~1_combout\ = (\MUXA|salida[17]~15_combout\ & ((\MUXB|Mux14~0_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux27~3_combout\)))) # (!\MUXA|salida[17]~15_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (\MUXB|Mux14~0_combout\ & 
-- !\ALUCOMP|Mux27~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \MUXA|salida[17]~15_combout\,
	datac => \MUXB|Mux14~0_combout\,
	datad => \ALUCOMP|Mux27~3_combout\,
	combout => \ALUCOMP|Mux14~1_combout\);

-- Location: LCCOMB_X43_Y15_N10
\ALUCOMP|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux14~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\ALUCOMP|Mux14~1_combout\)))) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux14~0_combout\)) # (!\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux14~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \ALUCOMP|Mux14~0_combout\,
	datad => \ALUCOMP|Mux14~1_combout\,
	combout => \ALUCOMP|Mux14~2_combout\);

-- Location: LCFF_X43_Y15_N11
\regALU|dt_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(17));

-- Location: LCCOMB_X46_Y17_N16
\MUXMemReg|salida[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[17]~17_combout\ = (\CONTROLU|Equal0~5_combout\ & ((\rst~combout\ & ((\regALU|dt_out\(17)))) # (!\rst~combout\ & (\MDR|dt_out\(17))))) # (!\CONTROLU|Equal0~5_combout\ & (((\regALU|dt_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~5_combout\,
	datab => \rst~combout\,
	datac => \MDR|dt_out\(17),
	datad => \regALU|dt_out\(17),
	combout => \MUXMemReg|salida[17]~17_combout\);

-- Location: LCFF_X39_Y18_N31
\REGFILE|MEM~149\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[17]~17_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~149_regout\);

-- Location: LCCOMB_X39_Y18_N4
\REGFILE|MEM~380\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~380_combout\ = (\REGFILE|MEM~379_combout\ & ((\REGFILE|MEM~149_regout\) # ((!\INSTREG|jump_out\(17))))) # (!\REGFILE|MEM~379_combout\ & (((\REGFILE|MEM~117_regout\ & \INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~379_combout\,
	datab => \REGFILE|MEM~149_regout\,
	datac => \REGFILE|MEM~117_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~380_combout\);

-- Location: LCFF_X47_Y15_N3
\REGFILE|MEM~181\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[17]~17_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~181_regout\);

-- Location: LCFF_X47_Y15_N29
\REGFILE|MEM~245\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[17]~17_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~245_regout\);

-- Location: LCCOMB_X47_Y15_N2
\REGFILE|MEM~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~377_combout\ = (\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16)) # ((\REGFILE|MEM~245_regout\)))) # (!\INSTREG|jump_out\(17) & (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~181_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~181_regout\,
	datad => \REGFILE|MEM~245_regout\,
	combout => \REGFILE|MEM~377_combout\);

-- Location: LCCOMB_X46_Y16_N26
\REGFILE|MEM~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~378_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~377_combout\ & (\REGFILE|MEM~277_regout\)) # (!\REGFILE|MEM~377_combout\ & ((\REGFILE|MEM~213_regout\))))) # (!\INSTREG|jump_out\(16) & (((\REGFILE|MEM~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~277_regout\,
	datac => \REGFILE|MEM~377_combout\,
	datad => \REGFILE|MEM~213_regout\,
	combout => \REGFILE|MEM~378_combout\);

-- Location: LCCOMB_X38_Y15_N8
\REGFILE|MEM~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~381_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~378_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~380_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~380_combout\,
	datac => \REGFILE|MEM~378_combout\,
	datad => \INSTREG|jump_out\(18),
	combout => \REGFILE|MEM~381_combout\);

-- Location: LCFF_X38_Y15_N9
\regB|dt_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~381_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(17));

-- Location: LCFF_X35_Y16_N15
\MEM|MEM~213\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(17),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~213_regout\);

-- Location: LCFF_X35_Y16_N21
\MEM|MEM~277\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(17),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~277_regout\);

-- Location: LCFF_X36_Y16_N9
\MEM|MEM~245\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(17),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~245_regout\);

-- Location: LCFF_X36_Y16_N19
\MEM|MEM~181\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(17),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~181_regout\);

-- Location: LCCOMB_X36_Y16_N18
\MEM|MEM~377\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~377_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~245_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~181_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~245_regout\,
	datac => \MEM|MEM~181_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~377_combout\);

-- Location: LCCOMB_X35_Y16_N20
\MEM|MEM~378\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~378_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~377_combout\ & ((\MEM|MEM~277_regout\))) # (!\MEM|MEM~377_combout\ & (\MEM|MEM~213_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~213_regout\,
	datac => \MEM|MEM~277_regout\,
	datad => \MEM|MEM~377_combout\,
	combout => \MEM|MEM~378_combout\);

-- Location: LCCOMB_X34_Y16_N18
\MEM|MEM~381\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~381_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~378_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~380_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~380_combout\,
	datac => \MEM|MEM~378_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~381_combout\);

-- Location: LCFF_X34_Y16_N19
\MEM|dataOut[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~381_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(17));

-- Location: LCFF_X42_Y19_N25
\INSTREG|jump_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(17),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(17));

-- Location: LCFF_X47_Y15_N23
\REGFILE|MEM~182\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[18]~18_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~182_regout\);

-- Location: LCCOMB_X47_Y15_N22
\REGFILE|MEM~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~382_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~246_regout\) # ((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & (((\REGFILE|MEM~182_regout\ & !\INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~246_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~182_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~382_combout\);

-- Location: LCCOMB_X46_Y17_N10
\REGFILE|MEM~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~383_combout\ = (\REGFILE|MEM~382_combout\ & (((\REGFILE|MEM~278_regout\) # (!\INSTREG|jump_out\(16))))) # (!\REGFILE|MEM~382_combout\ & (\REGFILE|MEM~214_regout\ & ((\INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~214_regout\,
	datab => \REGFILE|MEM~382_combout\,
	datac => \REGFILE|MEM~278_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~383_combout\);

-- Location: LCCOMB_X39_Y18_N0
\REGFILE|MEM~385\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~385_combout\ = (\REGFILE|MEM~384_combout\ & ((\REGFILE|MEM~150_regout\) # ((!\INSTREG|jump_out\(17))))) # (!\REGFILE|MEM~384_combout\ & (((\REGFILE|MEM~118_regout\ & \INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~384_combout\,
	datab => \REGFILE|MEM~150_regout\,
	datac => \REGFILE|MEM~118_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~385_combout\);

-- Location: LCCOMB_X43_Y13_N22
\REGFILE|MEM~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~386_combout\ = (\INSTREG|jump_out\(18) & (\REGFILE|MEM~383_combout\)) # (!\INSTREG|jump_out\(18) & ((\REGFILE|MEM~385_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~383_combout\,
	datac => \REGFILE|MEM~385_combout\,
	datad => \INSTREG|jump_out\(18),
	combout => \REGFILE|MEM~386_combout\);

-- Location: LCFF_X43_Y13_N23
\regB|dt_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~386_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(18));

-- Location: LCFF_X36_Y16_N13
\MEM|MEM~246\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(18),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~246_regout\);

-- Location: LCFF_X36_Y16_N15
\MEM|MEM~182\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(18),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~182_regout\);

-- Location: LCCOMB_X36_Y16_N14
\MEM|MEM~382\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~382_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~246_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~182_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~246_regout\,
	datac => \MEM|MEM~182_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~382_combout\);

-- Location: LCFF_X35_Y16_N1
\MEM|MEM~278\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(18),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~278_regout\);

-- Location: LCFF_X35_Y16_N19
\MEM|MEM~214\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(18),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~214_regout\);

-- Location: LCCOMB_X35_Y16_N0
\MEM|MEM~383\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~383_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~382_combout\ & (\MEM|MEM~278_regout\)) # (!\MEM|MEM~382_combout\ & ((\MEM|MEM~214_regout\))))) # (!\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~382_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~382_combout\,
	datac => \MEM|MEM~278_regout\,
	datad => \MEM|MEM~214_regout\,
	combout => \MEM|MEM~383_combout\);

-- Location: LCCOMB_X35_Y17_N4
\MEM|MEM~386\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~386_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~383_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~385_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~385_combout\,
	datac => \MEM|MEM~383_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~386_combout\);

-- Location: LCFF_X35_Y17_N5
\MEM|dataOut[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~386_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(18));

-- Location: LCFF_X42_Y19_N3
\INSTREG|jump_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(18),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(18));

-- Location: LCFF_X42_Y16_N11
\MDR|dt_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(1));

-- Location: LCCOMB_X42_Y13_N12
\MUXMemReg|salida[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[1]~1_combout\ = (\CONTROLU|Equal0~5_combout\ & ((\rst~combout\ & ((\regALU|dt_out\(1)))) # (!\rst~combout\ & (\MDR|dt_out\(1))))) # (!\CONTROLU|Equal0~5_combout\ & (((\regALU|dt_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~5_combout\,
	datab => \MDR|dt_out\(1),
	datac => \rst~combout\,
	datad => \regALU|dt_out\(1),
	combout => \MUXMemReg|salida[1]~1_combout\);

-- Location: LCFF_X47_Y14_N9
\REGFILE|MEM~229\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[1]~1_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~229_regout\);

-- Location: LCFF_X47_Y14_N7
\REGFILE|MEM~165\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[1]~1_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~165_regout\);

-- Location: LCCOMB_X47_Y14_N8
\REGFILE|MEM~297\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~297_combout\ = (\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16)) # ((\REGFILE|MEM~229_regout\)))) # (!\INSTREG|jump_out\(17) & (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~165_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~229_regout\,
	datad => \REGFILE|MEM~165_regout\,
	combout => \REGFILE|MEM~297_combout\);

-- Location: LCCOMB_X46_Y14_N6
\REGFILE|MEM~261feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~261feeder_combout\ = \MUXMemReg|salida[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[1]~1_combout\,
	combout => \REGFILE|MEM~261feeder_combout\);

-- Location: LCFF_X46_Y14_N7
\REGFILE|MEM~261\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~261feeder_combout\,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~261_regout\);

-- Location: LCCOMB_X46_Y14_N24
\REGFILE|MEM~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~298_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~297_combout\ & ((\REGFILE|MEM~261_regout\))) # (!\REGFILE|MEM~297_combout\ & (\REGFILE|MEM~197_regout\)))) # (!\INSTREG|jump_out\(16) & (((\REGFILE|MEM~297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~197_regout\,
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~297_combout\,
	datad => \REGFILE|MEM~261_regout\,
	combout => \REGFILE|MEM~298_combout\);

-- Location: LCCOMB_X43_Y14_N8
\REGFILE|MEM~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~301_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~298_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~300_combout\,
	datab => \INSTREG|jump_out\(18),
	datac => \REGFILE|MEM~298_combout\,
	combout => \REGFILE|MEM~301_combout\);

-- Location: LCFF_X43_Y16_N29
\regB|dt_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \REGFILE|MEM~301_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(1));

-- Location: LCFF_X32_Y14_N19
\MEM|MEM~37\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~37_regout\);

-- Location: LCCOMB_X32_Y14_N18
\MEM|MEM~299\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~299_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~69_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~37_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~69_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~37_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~299_combout\);

-- Location: LCFF_X33_Y14_N19
\MEM|MEM~133\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~133_regout\);

-- Location: LCFF_X33_Y14_N25
\MEM|MEM~101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~101_regout\);

-- Location: LCCOMB_X33_Y14_N18
\MEM|MEM~300\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~300_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~299_combout\ & (\MEM|MEM~133_regout\)) # (!\MEM|MEM~299_combout\ & ((\MEM|MEM~101_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~299_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~299_combout\,
	datac => \MEM|MEM~133_regout\,
	datad => \MEM|MEM~101_regout\,
	combout => \MEM|MEM~300_combout\);

-- Location: LCFF_X33_Y16_N11
\MEM|MEM~197\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~197_regout\);

-- Location: LCFF_X32_Y16_N31
\MEM|MEM~261\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~261_regout\);

-- Location: LCCOMB_X32_Y16_N30
\MEM|MEM~298\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~298_combout\ = (\MEM|MEM~297_combout\ & (((\MEM|MEM~261_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~297_combout\ & (\MEM|MEM~197_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~297_combout\,
	datab => \MEM|MEM~197_regout\,
	datac => \MEM|MEM~261_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~298_combout\);

-- Location: LCCOMB_X33_Y16_N26
\MEM|MEM~301\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~301_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~298_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~300_combout\,
	datad => \MEM|MEM~298_combout\,
	combout => \MEM|MEM~301_combout\);

-- Location: LCFF_X33_Y16_N27
\MEM|dataOut[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~301_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(1));

-- Location: LCFF_X42_Y16_N3
\INSTREG|func_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(1),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|func_out\(1));

-- Location: LCCOMB_X42_Y16_N2
\ALUCONTRL|op[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCONTRL|op\(2) = (!\rst~combout\ & ((\CONTROLU|Equal0~2_combout\) # ((\CONTROLU|Equal0~3_combout\ & \INSTREG|func_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~3_combout\,
	datab => \CONTROLU|Equal0~2_combout\,
	datac => \INSTREG|func_out\(1),
	datad => \rst~combout\,
	combout => \ALUCONTRL|op\(2));

-- Location: LCCOMB_X42_Y16_N14
\ALUCOMP|Add0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Add0~5_combout\ = \ALUCONTRL|op\(2) $ (\MUXB|Mux30~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCONTRL|op\(2),
	datad => \MUXB|Mux30~0_combout\,
	combout => \ALUCOMP|Add0~5_combout\);

-- Location: LCCOMB_X45_Y16_N14
\ALUCOMP|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux30~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Add0~6_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux30~0_combout\);

-- Location: LCCOMB_X45_Y16_N26
\ALUCOMP|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux30~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (!\ALUCOMP|Mux30~1_combout\)) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux30~0_combout\))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux30~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux30~1_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \ALUCOMP|Mux30~0_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux30~2_combout\);

-- Location: LCFF_X45_Y16_N27
\regALU|dt_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux30~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(1));

-- Location: LCCOMB_X35_Y16_N12
\MUXPC|salida[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[1]~1_combout\ = (\CONTROLU|IorD~9_combout\ & ((\regALU|dt_out\(1)))) # (!\CONTROLU|IorD~9_combout\ & (\PROGCOUNT|addr_out\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(1),
	datab => \regALU|dt_out\(1),
	datad => \CONTROLU|IorD~9_combout\,
	combout => \MUXPC|salida[1]~1_combout\);

-- Location: LCCOMB_X35_Y17_N18
\MEM|MEM~452\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~452_combout\ = (\ADDRDEC|writeMemory~0_combout\ & (\MUXPC|salida[2]~2_combout\ & (!\MUXPC|salida[1]~1_combout\ & \MUXPC|salida[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRDEC|writeMemory~0_combout\,
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MUXPC|salida[1]~1_combout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~452_combout\);

-- Location: LCFF_X33_Y16_N9
\MEM|MEM~196\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~196feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~196_regout\);

-- Location: LCFF_X32_Y16_N21
\MEM|MEM~260\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(0),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~260_regout\);

-- Location: LCCOMB_X32_Y16_N20
\MEM|MEM~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~293_combout\ = (\MEM|MEM~292_combout\ & (((\MEM|MEM~260_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~292_combout\ & (\MEM|MEM~196_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~292_combout\,
	datab => \MEM|MEM~196_regout\,
	datac => \MEM|MEM~260_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~293_combout\);

-- Location: LCFF_X33_Y14_N5
\MEM|MEM~100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(0),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~100_regout\);

-- Location: LCFF_X33_Y14_N11
\MEM|MEM~132\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(0),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~132_regout\);

-- Location: LCFF_X32_Y14_N11
\MEM|MEM~36\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(0),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~36_regout\);

-- Location: LCCOMB_X32_Y14_N10
\MEM|MEM~294\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~294_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~68_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~36_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~68_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~36_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~294_combout\);

-- Location: LCCOMB_X33_Y14_N10
\MEM|MEM~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~295_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~294_combout\ & ((\MEM|MEM~132_regout\))) # (!\MEM|MEM~294_combout\ & (\MEM|MEM~100_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~294_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~100_regout\,
	datac => \MEM|MEM~132_regout\,
	datad => \MEM|MEM~294_combout\,
	combout => \MEM|MEM~295_combout\);

-- Location: LCCOMB_X33_Y16_N16
\MEM|MEM~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~296_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~293_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~295_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~293_combout\,
	datad => \MEM|MEM~295_combout\,
	combout => \MEM|MEM~296_combout\);

-- Location: LCFF_X33_Y16_N17
\MEM|dataOut[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~296_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(0));

-- Location: LCFF_X39_Y16_N31
\INSTREG|func_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(0),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|func_out\(0));

-- Location: LCCOMB_X44_Y17_N18
\JUMPMUX|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux29~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|func_out\(0))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(2) & (\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(2),
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \INSTREG|func_out\(0),
	combout => \JUMPMUX|Mux29~0_combout\);

-- Location: LCCOMB_X44_Y17_N26
\JUMPMUX|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux29~1_combout\ = (\JUMPMUX|Mux29~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & \ALUCOMP|Mux29~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \JUMPMUX|Mux29~0_combout\,
	datad => \ALUCOMP|Mux29~2_combout\,
	combout => \JUMPMUX|Mux29~1_combout\);

-- Location: LCFF_X44_Y17_N27
\PROGCOUNT|addr_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux29~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(2));

-- Location: LCCOMB_X44_Y17_N16
\MUXPC|salida[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXPC|salida[2]~2_combout\ = (\CONTROLU|IorD~9_combout\ & ((\regALU|dt_out\(2)))) # (!\CONTROLU|IorD~9_combout\ & (\PROGCOUNT|addr_out\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|IorD~9_combout\,
	datab => \PROGCOUNT|addr_out\(2),
	datad => \regALU|dt_out\(2),
	combout => \MUXPC|salida[2]~2_combout\);

-- Location: LCFF_X40_Y13_N15
\REGFILE|MEM~102\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[2]~2_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~102_regout\);

-- Location: LCFF_X42_Y13_N27
\REGFILE|MEM~70\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[2]~2_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~70_regout\);

-- Location: LCCOMB_X42_Y13_N26
\REGFILE|MEM~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~304_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & ((\REGFILE|MEM~70_regout\))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~38_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~38_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~70_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~304_combout\);

-- Location: LCCOMB_X40_Y13_N14
\REGFILE|MEM~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~305_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~304_combout\ & (!\REGFILE|MEM~134_regout\)) # (!\REGFILE|MEM~304_combout\ & ((\REGFILE|MEM~102_regout\))))) # (!\INSTREG|jump_out\(17) & (((\REGFILE|MEM~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~134_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~102_regout\,
	datad => \REGFILE|MEM~304_combout\,
	combout => \REGFILE|MEM~305_combout\);

-- Location: LCFF_X46_Y14_N11
\REGFILE|MEM~198\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[2]~2_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~198_regout\);

-- Location: LCFF_X47_Y14_N25
\REGFILE|MEM~230\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[2]~2_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~230_regout\);

-- Location: LCCOMB_X47_Y14_N24
\REGFILE|MEM~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~302_combout\ = (\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16)) # ((\REGFILE|MEM~230_regout\)))) # (!\INSTREG|jump_out\(17) & (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~166_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~230_regout\,
	datad => \REGFILE|MEM~166_regout\,
	combout => \REGFILE|MEM~302_combout\);

-- Location: LCCOMB_X46_Y14_N10
\REGFILE|MEM~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~303_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~302_combout\ & (\REGFILE|MEM~262_regout\)) # (!\REGFILE|MEM~302_combout\ & ((\REGFILE|MEM~198_regout\))))) # (!\INSTREG|jump_out\(16) & (((\REGFILE|MEM~302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~262_regout\,
	datac => \REGFILE|MEM~198_regout\,
	datad => \REGFILE|MEM~302_combout\,
	combout => \REGFILE|MEM~303_combout\);

-- Location: LCCOMB_X40_Y14_N28
\REGFILE|MEM~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~306_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~303_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~305_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|jump_out\(18),
	datac => \REGFILE|MEM~305_combout\,
	datad => \REGFILE|MEM~303_combout\,
	combout => \REGFILE|MEM~306_combout\);

-- Location: LCFF_X42_Y14_N31
\regB|dt_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \REGFILE|MEM~306_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(2));

-- Location: LCFF_X33_Y14_N1
\MEM|MEM~102\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~102_regout\);

-- Location: LCFF_X33_Y14_N3
\MEM|MEM~134\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~134_regout\);

-- Location: LCFF_X32_Y14_N3
\MEM|MEM~38\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~38_regout\);

-- Location: LCCOMB_X32_Y14_N2
\MEM|MEM~304\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~304_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~70_regout\) # ((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~38_regout\ & !\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~70_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~38_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~304_combout\);

-- Location: LCCOMB_X33_Y14_N2
\MEM|MEM~305\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~305_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~304_combout\ & ((\MEM|MEM~134_regout\))) # (!\MEM|MEM~304_combout\ & (\MEM|MEM~102_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~102_regout\,
	datac => \MEM|MEM~134_regout\,
	datad => \MEM|MEM~304_combout\,
	combout => \MEM|MEM~305_combout\);

-- Location: LCFF_X31_Y15_N25
\MEM|MEM~230\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~230_regout\);

-- Location: LCFF_X31_Y15_N19
\MEM|MEM~166\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~166_regout\);

-- Location: LCCOMB_X31_Y15_N18
\MEM|MEM~302\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~302_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~230_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~166_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~230_regout\,
	datac => \MEM|MEM~166_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~302_combout\);

-- Location: LCFF_X33_Y15_N19
\MEM|MEM~262\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~262_regout\);

-- Location: LCCOMB_X33_Y15_N18
\MEM|MEM~303\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~303_combout\ = (\MEM|MEM~302_combout\ & (((\MEM|MEM~262_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~302_combout\ & (\MEM|MEM~198_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~198_regout\,
	datab => \MEM|MEM~302_combout\,
	datac => \MEM|MEM~262_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~303_combout\);

-- Location: LCCOMB_X32_Y15_N12
\MEM|MEM~306\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~306_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~303_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~305_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~305_combout\,
	datad => \MEM|MEM~303_combout\,
	combout => \MEM|MEM~306_combout\);

-- Location: LCFF_X32_Y15_N13
\MEM|dataOut[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~306_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(2));

-- Location: LCFF_X43_Y16_N25
\INSTREG|func_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(2),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|func_out\(2));

-- Location: LCCOMB_X44_Y17_N20
\ALUCOMP|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux27~2_combout\ = (\INSTREG|func_out\(2) & (((\ALUCONTRL|op\(2))))) # (!\INSTREG|func_out\(2) & (!\ALUCONTRL|op\(2) & ((\INSTREG|func_out\(0)) # (\INSTREG|func_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|func_out\(0),
	datab => \INSTREG|func_out\(3),
	datac => \INSTREG|func_out\(2),
	datad => \ALUCONTRL|op\(2),
	combout => \ALUCOMP|Mux27~2_combout\);

-- Location: LCCOMB_X43_Y17_N30
\ALUCOMP|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux27~3_combout\ = (\CONTROLU|Equal0~3_combout\ & (!\rst~combout\ & \ALUCOMP|Mux27~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|Equal0~3_combout\,
	datab => \rst~combout\,
	datad => \ALUCOMP|Mux27~2_combout\,
	combout => \ALUCOMP|Mux27~3_combout\);

-- Location: LCCOMB_X45_Y16_N8
\ALUCOMP|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux28~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \ALUCOMP|Add0~12_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux28~0_combout\);

-- Location: LCCOMB_X45_Y16_N18
\ALUCOMP|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux28~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (!\ALUCOMP|Mux28~1_combout\)) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux28~0_combout\))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux28~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux28~1_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \ALUCOMP|Mux28~0_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux28~2_combout\);

-- Location: LCFF_X45_Y16_N19
\regALU|dt_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(3));

-- Location: LCCOMB_X40_Y13_N0
\MUXMemReg|salida[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[3]~3_combout\ = (\rst~combout\ & (((\regALU|dt_out\(3))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & (\MDR|dt_out\(3))) # (!\CONTROLU|Equal0~5_combout\ & ((\regALU|dt_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \MDR|dt_out\(3),
	datac => \CONTROLU|Equal0~5_combout\,
	datad => \regALU|dt_out\(3),
	combout => \MUXMemReg|salida[3]~3_combout\);

-- Location: LCCOMB_X40_Y14_N26
\REGFILE|MEM~199feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~199feeder_combout\ = \MUXMemReg|salida[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[3]~3_combout\,
	combout => \REGFILE|MEM~199feeder_combout\);

-- Location: LCFF_X40_Y14_N27
\REGFILE|MEM~199\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~199feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~199_regout\);

-- Location: LCFF_X47_Y14_N15
\REGFILE|MEM~167\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[3]~3_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~167_regout\);

-- Location: LCFF_X47_Y14_N13
\REGFILE|MEM~231\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[3]~3_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~231_regout\);

-- Location: LCCOMB_X47_Y14_N12
\REGFILE|MEM~307\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~307_combout\ = (\INSTREG|jump_out\(17) & (((\REGFILE|MEM~231_regout\) # (\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & (\REGFILE|MEM~167_regout\ & ((!\INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~167_regout\,
	datac => \REGFILE|MEM~231_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~307_combout\);

-- Location: LCFF_X46_Y14_N15
\REGFILE|MEM~263\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[3]~3_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~263_regout\);

-- Location: LCCOMB_X40_Y14_N0
\REGFILE|MEM~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~308_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~307_combout\ & ((\REGFILE|MEM~263_regout\))) # (!\REGFILE|MEM~307_combout\ & (\REGFILE|MEM~199_regout\)))) # (!\INSTREG|jump_out\(16) & (((\REGFILE|MEM~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~199_regout\,
	datac => \REGFILE|MEM~307_combout\,
	datad => \REGFILE|MEM~263_regout\,
	combout => \REGFILE|MEM~308_combout\);

-- Location: LCCOMB_X40_Y14_N10
\REGFILE|MEM~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~311_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~308_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~310_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~310_combout\,
	datab => \REGFILE|MEM~308_combout\,
	datad => \INSTREG|jump_out\(18),
	combout => \REGFILE|MEM~311_combout\);

-- Location: LCFF_X42_Y14_N25
\regB|dt_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \REGFILE|MEM~311_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(3));

-- Location: LCCOMB_X33_Y15_N20
\MEM|MEM~199feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~199feeder_combout\ = \regB|dt_out\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(3),
	combout => \MEM|MEM~199feeder_combout\);

-- Location: LCFF_X33_Y15_N21
\MEM|MEM~199\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~199feeder_combout\,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~199_regout\);

-- Location: LCFF_X32_Y15_N27
\MEM|MEM~263\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(3),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~263_regout\);

-- Location: LCCOMB_X32_Y15_N26
\MEM|MEM~308\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~308_combout\ = (\MEM|MEM~307_combout\ & (((\MEM|MEM~263_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~307_combout\ & (\MEM|MEM~199_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~307_combout\,
	datab => \MEM|MEM~199_regout\,
	datac => \MEM|MEM~263_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~308_combout\);

-- Location: LCFF_X33_Y14_N31
\MEM|MEM~135\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(3),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~135_regout\);

-- Location: LCFF_X32_Y14_N27
\MEM|MEM~39\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(3),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~39_regout\);

-- Location: LCCOMB_X32_Y14_N26
\MEM|MEM~309\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~309_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~71_regout\) # ((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~39_regout\ & !\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~71_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~39_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~309_combout\);

-- Location: LCCOMB_X33_Y14_N30
\MEM|MEM~310\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~310_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~309_combout\ & ((\MEM|MEM~135_regout\))) # (!\MEM|MEM~309_combout\ & (\MEM|MEM~103_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~103_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~135_regout\,
	datad => \MEM|MEM~309_combout\,
	combout => \MEM|MEM~310_combout\);

-- Location: LCCOMB_X32_Y15_N22
\MEM|MEM~311\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~311_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~308_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~310_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~308_combout\,
	datac => \MUXPC|salida[2]~2_combout\,
	datad => \MEM|MEM~310_combout\,
	combout => \MEM|MEM~311_combout\);

-- Location: LCFF_X32_Y15_N23
\MEM|dataOut[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~311_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(3));

-- Location: LCFF_X43_Y16_N7
\INSTREG|func_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(3),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|func_out\(3));

-- Location: LCCOMB_X44_Y17_N10
\ALUCONTRL|op[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCONTRL|op[0]~1_combout\ = (!\rst~combout\ & (\CONTROLU|Equal0~3_combout\ & ((\INSTREG|func_out\(0)) # (\INSTREG|func_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|func_out\(0),
	datab => \INSTREG|func_out\(3),
	datac => \rst~combout\,
	datad => \CONTROLU|Equal0~3_combout\,
	combout => \ALUCONTRL|op[0]~1_combout\);

-- Location: LCCOMB_X45_Y14_N24
\ALUCOMP|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux1~1_combout\ = (\MUXB|Mux1~0_combout\ & ((\MUXA|salida[30]~2_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux27~3_combout\)))) # (!\MUXB|Mux1~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (!\ALUCOMP|Mux27~3_combout\ & 
-- \MUXA|salida[30]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux1~0_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Mux27~3_combout\,
	datad => \MUXA|salida[30]~2_combout\,
	combout => \ALUCOMP|Mux1~1_combout\);

-- Location: LCCOMB_X45_Y18_N18
\ALUCOMP|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux1~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|LessThan0~62_combout\)) # (!\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|Add0~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \ALUCOMP|LessThan0~62_combout\,
	datad => \ALUCOMP|Add0~95_combout\,
	combout => \ALUCOMP|Mux1~0_combout\);

-- Location: LCCOMB_X45_Y18_N14
\ALUCOMP|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux1~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\ALUCOMP|Mux1~1_combout\)))) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux1~0_combout\))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux1~1_combout\,
	datac => \ALUCOMP|Mux27~3_combout\,
	datad => \ALUCOMP|Mux1~0_combout\,
	combout => \ALUCOMP|Mux1~2_combout\);

-- Location: LCFF_X45_Y18_N15
\regALU|dt_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(30));

-- Location: LCCOMB_X38_Y17_N14
\MUXMemReg|salida[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[30]~30_combout\ = (\rst~combout\ & (((\regALU|dt_out\(30))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & (\MDR|dt_out\(30))) # (!\CONTROLU|Equal0~5_combout\ & ((\regALU|dt_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \MDR|dt_out\(30),
	datac => \CONTROLU|Equal0~5_combout\,
	datad => \regALU|dt_out\(30),
	combout => \MUXMemReg|salida[30]~30_combout\);

-- Location: LCFF_X46_Y15_N27
\REGFILE|MEM~290\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[30]~30_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~290_regout\);

-- Location: LCCOMB_X46_Y15_N12
\REGFILE|MEM~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~443_combout\ = (\REGFILE|MEM~442_combout\ & ((\REGFILE|MEM~290_regout\) # ((!\INSTREG|jump_out\(16))))) # (!\REGFILE|MEM~442_combout\ & (((\REGFILE|MEM~226_regout\ & \INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~442_combout\,
	datab => \REGFILE|MEM~290_regout\,
	datac => \REGFILE|MEM~226_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~443_combout\);

-- Location: LCFF_X38_Y17_N9
\REGFILE|MEM~130\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[30]~30_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~130_regout\);

-- Location: LCCOMB_X38_Y17_N8
\REGFILE|MEM~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~445_combout\ = (\REGFILE|MEM~444_combout\ & ((\REGFILE|MEM~162_regout\) # ((!\INSTREG|jump_out\(17))))) # (!\REGFILE|MEM~444_combout\ & (((\REGFILE|MEM~130_regout\ & \INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~444_combout\,
	datab => \REGFILE|MEM~162_regout\,
	datac => \REGFILE|MEM~130_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~445_combout\);

-- Location: LCCOMB_X39_Y15_N6
\REGFILE|MEM~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~446_combout\ = (\INSTREG|jump_out\(18) & (\REGFILE|MEM~443_combout\)) # (!\INSTREG|jump_out\(18) & ((\REGFILE|MEM~445_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~443_combout\,
	datac => \REGFILE|MEM~445_combout\,
	datad => \INSTREG|jump_out\(18),
	combout => \REGFILE|MEM~446_combout\);

-- Location: LCFF_X39_Y15_N7
\regB|dt_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~446_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(30));

-- Location: LCCOMB_X34_Y16_N0
\MEM|MEM~290feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~290feeder_combout\ = \regB|dt_out\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(30),
	combout => \MEM|MEM~290feeder_combout\);

-- Location: LCFF_X34_Y16_N1
\MEM|MEM~290\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~290feeder_combout\,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~290_regout\);

-- Location: LCFF_X33_Y17_N19
\MEM|MEM~226\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(30),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~226_regout\);

-- Location: LCCOMB_X33_Y17_N18
\MEM|MEM~443\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~443_combout\ = (\MEM|MEM~442_combout\ & ((\MEM|MEM~290_regout\) # ((!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~442_combout\ & (((\MEM|MEM~226_regout\ & \MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~442_combout\,
	datab => \MEM|MEM~290_regout\,
	datac => \MEM|MEM~226_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~443_combout\);

-- Location: LCFF_X34_Y17_N13
\MEM|MEM~130\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(30),
	sload => VCC,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~130_regout\);

-- Location: LCFF_X34_Y17_N27
\MEM|MEM~162\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(30),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~162_regout\);

-- Location: LCCOMB_X34_Y17_N12
\MEM|MEM~445\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~445_combout\ = (\MEM|MEM~444_combout\ & (((\MEM|MEM~162_regout\)) # (!\MUXPC|salida[1]~1_combout\))) # (!\MEM|MEM~444_combout\ & (\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~130_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~444_combout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~130_regout\,
	datad => \MEM|MEM~162_regout\,
	combout => \MEM|MEM~445_combout\);

-- Location: LCCOMB_X33_Y17_N2
\MEM|MEM~446\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~446_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~443_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~445_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MEM|MEM~443_combout\,
	datac => \MEM|MEM~445_combout\,
	datad => \MUXPC|salida[2]~2_combout\,
	combout => \MEM|MEM~446_combout\);

-- Location: LCFF_X33_Y17_N3
\MEM|dataOut[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~446_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(30));

-- Location: LCFF_X39_Y16_N17
\INSTREG|op_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(30),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|op_out\(4));

-- Location: LCCOMB_X38_Y16_N22
\CONTROLU|nxt_st[2]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[2]~7_combout\ = (!\INSTREG|op_out\(2) & !\INSTREG|op_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(2),
	datad => \INSTREG|op_out\(4),
	combout => \CONTROLU|nxt_st[2]~7_combout\);

-- Location: LCFF_X39_Y16_N19
\INSTREG|op_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(27),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|op_out\(1));

-- Location: LCFF_X32_Y17_N29
\MEM|MEM~257\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(29),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~257_regout\);

-- Location: LCFF_X32_Y17_N23
\MEM|MEM~193\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(29),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~193_regout\);

-- Location: LCCOMB_X32_Y17_N22
\MEM|MEM~437\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~437_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~257_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~193_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~257_regout\,
	datac => \MEM|MEM~193_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~437_combout\);

-- Location: LCFF_X33_Y15_N31
\MEM|MEM~289\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(29),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~289_regout\);

-- Location: LCCOMB_X33_Y15_N30
\MEM|MEM~438\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~438_combout\ = (\MEM|MEM~437_combout\ & (((\MEM|MEM~289_regout\) # (!\MUXPC|salida[0]~0_combout\)))) # (!\MEM|MEM~437_combout\ & (\MEM|MEM~225_regout\ & ((\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~225_regout\,
	datab => \MEM|MEM~437_combout\,
	datac => \MEM|MEM~289_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~438_combout\);

-- Location: LCFF_X34_Y17_N3
\MEM|MEM~161\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(29),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~161_regout\);

-- Location: LCCOMB_X36_Y17_N22
\MEM|MEM~487\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~487_combout\ = !\regB|dt_out\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \regB|dt_out\(29),
	combout => \MEM|MEM~487_combout\);

-- Location: LCFF_X36_Y17_N23
\MEM|MEM~65\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~487_combout\,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~65_regout\);

-- Location: LCFF_X36_Y17_N9
\MEM|MEM~97\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(29),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~97_regout\);

-- Location: LCCOMB_X36_Y17_N8
\MEM|MEM~439\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~439_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~97_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (!\MEM|MEM~65_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~65_regout\,
	datac => \MEM|MEM~97_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~439_combout\);

-- Location: LCCOMB_X34_Y17_N2
\MEM|MEM~440\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~440_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~439_combout\ & ((\MEM|MEM~161_regout\))) # (!\MEM|MEM~439_combout\ & (!\MEM|MEM~129_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~129_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~161_regout\,
	datad => \MEM|MEM~439_combout\,
	combout => \MEM|MEM~440_combout\);

-- Location: LCCOMB_X34_Y15_N26
\MEM|MEM~441\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~441_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~438_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~440_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~438_combout\,
	datad => \MEM|MEM~440_combout\,
	combout => \MEM|MEM~441_combout\);

-- Location: LCFF_X34_Y15_N27
\MEM|dataOut[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~441_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(29));

-- Location: LCFF_X38_Y16_N3
\INSTREG|op_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(29),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|op_out\(3));

-- Location: LCFF_X42_Y17_N1
\MDR|dt_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(26));

-- Location: LCFF_X42_Y17_N27
\regALU|dt_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(26));

-- Location: LCCOMB_X42_Y17_N0
\MUXMemReg|salida[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[26]~26_combout\ = (\rst~combout\ & (((\regALU|dt_out\(26))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & (\MDR|dt_out\(26))) # (!\CONTROLU|Equal0~5_combout\ & ((\regALU|dt_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \CONTROLU|Equal0~5_combout\,
	datac => \MDR|dt_out\(26),
	datad => \regALU|dt_out\(26),
	combout => \MUXMemReg|salida[26]~26_combout\);

-- Location: LCFF_X37_Y18_N29
\REGFILE|MEM~94\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[26]~26_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~94_regout\);

-- Location: LCFF_X38_Y18_N25
\REGFILE|MEM~62\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[26]~26_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~62_regout\);

-- Location: LCCOMB_X38_Y18_N24
\REGFILE|MEM~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~424_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & (\REGFILE|MEM~94_regout\)) # (!\INSTREG|jump_out\(16) & ((\REGFILE|MEM~62_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~94_regout\,
	datac => \REGFILE|MEM~62_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~424_combout\);

-- Location: LCFF_X39_Y19_N15
\REGFILE|MEM~158\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[26]~26_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~158_regout\);

-- Location: LCFF_X39_Y19_N17
\REGFILE|MEM~126\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[26]~26_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~126_regout\);

-- Location: LCCOMB_X39_Y19_N0
\REGFILE|MEM~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~425_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~424_combout\ & (\REGFILE|MEM~158_regout\)) # (!\REGFILE|MEM~424_combout\ & ((\REGFILE|MEM~126_regout\))))) # (!\INSTREG|jump_out\(17) & (\REGFILE|MEM~424_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~424_combout\,
	datac => \REGFILE|MEM~158_regout\,
	datad => \REGFILE|MEM~126_regout\,
	combout => \REGFILE|MEM~425_combout\);

-- Location: LCFF_X42_Y17_N9
\REGFILE|MEM~222\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[26]~26_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~222_regout\);

-- Location: LCFF_X46_Y17_N5
\REGFILE|MEM~286\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[26]~26_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~286_regout\);

-- Location: LCCOMB_X42_Y17_N2
\REGFILE|MEM~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~423_combout\ = (\REGFILE|MEM~422_combout\ & (((\REGFILE|MEM~286_regout\)) # (!\INSTREG|jump_out\(16)))) # (!\REGFILE|MEM~422_combout\ & (\INSTREG|jump_out\(16) & (\REGFILE|MEM~222_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~422_combout\,
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~222_regout\,
	datad => \REGFILE|MEM~286_regout\,
	combout => \REGFILE|MEM~423_combout\);

-- Location: LCCOMB_X38_Y16_N10
\REGFILE|MEM~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~426_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~423_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~425_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(18),
	datac => \REGFILE|MEM~425_combout\,
	datad => \REGFILE|MEM~423_combout\,
	combout => \REGFILE|MEM~426_combout\);

-- Location: LCFF_X38_Y16_N11
\regB|dt_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~426_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(26));

-- Location: LCCOMB_X34_Y17_N18
\MEM|MEM~482\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~482_combout\ = !\regB|dt_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(26),
	combout => \MEM|MEM~482_combout\);

-- Location: LCFF_X34_Y17_N19
\MEM|MEM~158\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~482_combout\,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~158_regout\);

-- Location: LCFF_X36_Y17_N29
\MEM|MEM~94\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(26),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~94_regout\);

-- Location: LCCOMB_X36_Y17_N28
\MEM|MEM~424\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~424_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~94_regout\))) # (!\MUXPC|salida[0]~0_combout\ & (!\MEM|MEM~62_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~62_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~94_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~424_combout\);

-- Location: LCCOMB_X35_Y17_N2
\MEM|MEM~425\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~425_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~424_combout\ & ((!\MEM|MEM~158_regout\))) # (!\MEM|MEM~424_combout\ & (!\MEM|MEM~126_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~126_regout\,
	datab => \MEM|MEM~158_regout\,
	datac => \MUXPC|salida[1]~1_combout\,
	datad => \MEM|MEM~424_combout\,
	combout => \MEM|MEM~425_combout\);

-- Location: LCFF_X35_Y16_N23
\MEM|MEM~286\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(26),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~286_regout\);

-- Location: LCFF_X35_Y16_N5
\MEM|MEM~222\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(26),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~222_regout\);

-- Location: LCFF_X32_Y17_N5
\MEM|MEM~254\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(26),
	sload => VCC,
	ena => \MEM|MEM~453_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~254_regout\);

-- Location: LCFF_X32_Y17_N19
\MEM|MEM~190\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(26),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~190_regout\);

-- Location: LCCOMB_X32_Y17_N18
\MEM|MEM~422\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~422_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~254_regout\) # ((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~190_regout\ & !\MUXPC|salida[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~254_regout\,
	datac => \MEM|MEM~190_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~422_combout\);

-- Location: LCCOMB_X35_Y16_N4
\MEM|MEM~423\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~423_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~422_combout\ & (\MEM|MEM~286_regout\)) # (!\MEM|MEM~422_combout\ & ((\MEM|MEM~222_regout\))))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~286_regout\,
	datac => \MEM|MEM~222_regout\,
	datad => \MEM|MEM~422_combout\,
	combout => \MEM|MEM~423_combout\);

-- Location: LCCOMB_X34_Y16_N16
\MEM|MEM~426\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~426_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~423_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~425_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~425_combout\,
	datad => \MEM|MEM~423_combout\,
	combout => \MEM|MEM~426_combout\);

-- Location: LCFF_X34_Y16_N17
\MEM|dataOut[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~426_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(26));

-- Location: LCFF_X39_Y16_N29
\INSTREG|op_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(26),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|op_out\(0));

-- Location: LCCOMB_X38_Y16_N6
\CONTROLU|nxt_st[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[2]~8_combout\ = (!\INSTREG|op_out\(3) & !\INSTREG|op_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \INSTREG|op_out\(3),
	datad => \INSTREG|op_out\(0),
	combout => \CONTROLU|nxt_st[2]~8_combout\);

-- Location: LCCOMB_X39_Y16_N4
\CONTROLU|nxt_st[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[2]~9_combout\ = (!\INSTREG|op_out\(5) & (!\INSTREG|op_out\(1) & (\CONTROLU|nxt_st[2]~8_combout\ & \CONTROLU|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(5),
	datab => \INSTREG|op_out\(1),
	datac => \CONTROLU|nxt_st[2]~8_combout\,
	datad => \CONTROLU|Equal0~1_combout\,
	combout => \CONTROLU|nxt_st[2]~9_combout\);

-- Location: LCCOMB_X39_Y16_N28
\CONTROLU|nxt_st[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[2]~10_combout\ = (\INSTREG|op_out\(5) & (\INSTREG|op_out\(1) & (\INSTREG|op_out\(0) & !\CONTROLU|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(5),
	datab => \INSTREG|op_out\(1),
	datac => \INSTREG|op_out\(0),
	datad => \CONTROLU|Equal0~1_combout\,
	combout => \CONTROLU|nxt_st[2]~10_combout\);

-- Location: LCCOMB_X39_Y16_N26
\CONTROLU|nxt_st[2]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[2]~11_combout\ = (\CONTROLU|nxt_st[2]~7_combout\ & ((\CONTROLU|nxt_st[2]~9_combout\) # ((\INSTREG|op_out\(3) & \CONTROLU|nxt_st[2]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(3),
	datab => \CONTROLU|nxt_st[2]~7_combout\,
	datac => \CONTROLU|nxt_st[2]~9_combout\,
	datad => \CONTROLU|nxt_st[2]~10_combout\,
	combout => \CONTROLU|nxt_st[2]~11_combout\);

-- Location: LCCOMB_X39_Y16_N12
\CONTROLU|nxt_st[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st\(2) = (GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & ((\CONTROLU|nxt_st[2]~11_combout\))) # (!GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & (\CONTROLU|nxt_st\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|nxt_st\(2),
	datac => \CONTROLU|nxt_st[1]~6clkctrl_outclk\,
	datad => \CONTROLU|nxt_st[2]~11_combout\,
	combout => \CONTROLU|nxt_st\(2));

-- Location: LCCOMB_X39_Y16_N14
\CONTROLU|NextSt~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|NextSt~16_combout\ = (\NEWST|CS\(0) & (!\NEWST|CS\(2) & ((\NEWST|CS\(1)) # (\CONTROLU|nxt_st\(2))))) # (!\NEWST|CS\(0) & (\NEWST|CS\(1) & ((\NEWST|CS\(2)) # (\CONTROLU|nxt_st\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(2),
	datab => \NEWST|CS\(1),
	datac => \NEWST|CS\(0),
	datad => \CONTROLU|nxt_st\(2),
	combout => \CONTROLU|NextSt~16_combout\);

-- Location: LCCOMB_X40_Y16_N14
\CONTROLU|NextSt~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|NextSt~22_combout\ = (!\NEWST|CS\(3) & \CONTROLU|NextSt~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \NEWST|CS\(3),
	datad => \CONTROLU|NextSt~16_combout\,
	combout => \CONTROLU|NextSt~22_combout\);

-- Location: LCFF_X40_Y16_N15
\NEWST|CS[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \CONTROLU|NextSt~22_combout\,
	sclr => \rst~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NEWST|CS\(2));

-- Location: LCFF_X38_Y16_N21
\INSTREG|op_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(28),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|op_out\(2));

-- Location: LCCOMB_X38_Y16_N20
\CONTROLU|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Mux0~0_combout\ = (!\INSTREG|op_out\(0) & ((\INSTREG|op_out\(3) & (!\INSTREG|op_out\(2) & !\INSTREG|op_out\(1))) # (!\INSTREG|op_out\(3) & (\INSTREG|op_out\(2) $ (\INSTREG|op_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(3),
	datab => \INSTREG|op_out\(0),
	datac => \INSTREG|op_out\(2),
	datad => \INSTREG|op_out\(1),
	combout => \CONTROLU|Mux0~0_combout\);

-- Location: LCCOMB_X39_Y16_N6
\CONTROLU|nxt_st[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[3]~5_combout\ = (!\INSTREG|op_out\(5) & (!\INSTREG|op_out\(4) & (\CONTROLU|Mux0~0_combout\ & \CONTROLU|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(5),
	datab => \INSTREG|op_out\(4),
	datac => \CONTROLU|Mux0~0_combout\,
	datad => \CONTROLU|Equal0~1_combout\,
	combout => \CONTROLU|nxt_st[3]~5_combout\);

-- Location: LCCOMB_X40_Y16_N2
\CONTROLU|nxt_st[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st\(3) = (GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & ((\CONTROLU|nxt_st[3]~5_combout\))) # (!GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & (\CONTROLU|nxt_st\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLU|nxt_st\(3),
	datac => \CONTROLU|nxt_st[3]~5_combout\,
	datad => \CONTROLU|nxt_st[1]~6clkctrl_outclk\,
	combout => \CONTROLU|nxt_st\(3));

-- Location: LCCOMB_X40_Y16_N6
\CONTROLU|NextSt[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|NextSt[3]~11_combout\ = (\NEWST|CS\(3) & (\NEWST|CS\(1) & (!\NEWST|CS\(0)))) # (!\NEWST|CS\(3) & (\CONTROLU|nxt_st\(3) & (\NEWST|CS\(1) $ (\NEWST|CS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(3),
	datab => \NEWST|CS\(1),
	datac => \NEWST|CS\(0),
	datad => \CONTROLU|nxt_st\(3),
	combout => \CONTROLU|NextSt[3]~11_combout\);

-- Location: LCCOMB_X40_Y16_N26
\CONTROLU|NextSt[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|NextSt[3]~21_combout\ = (!\rst~combout\ & (!\NEWST|CS\(2) & \CONTROLU|NextSt[3]~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datac => \NEWST|CS\(2),
	datad => \CONTROLU|NextSt[3]~11_combout\,
	combout => \CONTROLU|NextSt[3]~21_combout\);

-- Location: LCFF_X40_Y16_N27
\NEWST|CS[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \CONTROLU|NextSt[3]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NEWST|CS\(3));

-- Location: LCCOMB_X37_Y16_N26
\NEWST|CS[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \NEWST|CS[1]~0_combout\ = (!\NEWST|CS\(2) & (!\NEWST|CS\(3) & (\NEWST|CS\(1) $ (\NEWST|CS\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(2),
	datab => \NEWST|CS\(1),
	datac => \NEWST|CS\(0),
	datad => \NEWST|CS\(3),
	combout => \NEWST|CS[1]~0_combout\);

-- Location: LCFF_X39_Y16_N23
\INSTREG|op_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(31),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|op_out\(5));

-- Location: LCCOMB_X39_Y16_N30
\CONTROLU|nxt_st[1]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[1]~12_combout\ = (\INSTREG|op_out\(0) & ((!\INSTREG|op_out\(5)) # (!\INSTREG|op_out\(1)))) # (!\INSTREG|op_out\(0) & ((\INSTREG|op_out\(1)) # (\INSTREG|op_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(0),
	datab => \INSTREG|op_out\(1),
	datad => \INSTREG|op_out\(5),
	combout => \CONTROLU|nxt_st[1]~12_combout\);

-- Location: LCCOMB_X39_Y16_N0
\CONTROLU|nxt_st[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[1]~13_combout\ = (\INSTREG|op_out\(3) & (\CONTROLU|Equal0~1_combout\ & (!\CONTROLU|nxt_st[1]~12_combout\))) # (!\INSTREG|op_out\(3) & ((\CONTROLU|nxt_st[2]~10_combout\) # ((\CONTROLU|Equal0~1_combout\ & 
-- !\CONTROLU|nxt_st[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(3),
	datab => \CONTROLU|Equal0~1_combout\,
	datac => \CONTROLU|nxt_st[1]~12_combout\,
	datad => \CONTROLU|nxt_st[2]~10_combout\,
	combout => \CONTROLU|nxt_st[1]~13_combout\);

-- Location: LCCOMB_X39_Y16_N8
\CONTROLU|nxt_st[1]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[1]~14_combout\ = (!\INSTREG|op_out\(2) & (!\INSTREG|op_out\(4) & \CONTROLU|nxt_st[1]~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(2),
	datab => \INSTREG|op_out\(4),
	datad => \CONTROLU|nxt_st[1]~13_combout\,
	combout => \CONTROLU|nxt_st[1]~14_combout\);

-- Location: LCCOMB_X40_Y16_N0
\CONTROLU|nxt_st[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st\(1) = (GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & ((\CONTROLU|nxt_st[1]~14_combout\))) # (!GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & (\CONTROLU|nxt_st\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLU|nxt_st\(1),
	datac => \CONTROLU|nxt_st[1]~6clkctrl_outclk\,
	datad => \CONTROLU|nxt_st[1]~14_combout\,
	combout => \CONTROLU|nxt_st\(1));

-- Location: LCCOMB_X40_Y16_N20
\CONTROLU|NextSt[1]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|NextSt[1]~19_combout\ = (\CONTROLU|nxt_st[1]~4_combout\ & ((\CONTROLU|NextSt[0]~20_combout\) # ((\NEWST|CS[1]~0_combout\ & \CONTROLU|nxt_st\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|nxt_st[1]~4_combout\,
	datab => \CONTROLU|NextSt[0]~20_combout\,
	datac => \NEWST|CS[1]~0_combout\,
	datad => \CONTROLU|nxt_st\(1),
	combout => \CONTROLU|NextSt[1]~19_combout\);

-- Location: LCFF_X40_Y16_N21
\NEWST|CS[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \CONTROLU|NextSt[1]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NEWST|CS\(1));

-- Location: LCCOMB_X37_Y16_N18
\CONTROLU|NextSt[0]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|NextSt[0]~20_combout\ = (!\NEWST|CS\(0) & (\NEWST|CS\(1) & (\NEWST|CS\(2) $ (\NEWST|CS\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(2),
	datab => \NEWST|CS\(0),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(3),
	combout => \CONTROLU|NextSt[0]~20_combout\);

-- Location: LCCOMB_X39_Y16_N22
\CONTROLU|nxt_st[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[0]~15_combout\ = (\INSTREG|op_out\(0) & (((\INSTREG|op_out\(5) & !\CONTROLU|Equal0~1_combout\)))) # (!\INSTREG|op_out\(0) & (!\INSTREG|op_out\(3) & (!\INSTREG|op_out\(5) & \CONTROLU|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(0),
	datab => \INSTREG|op_out\(3),
	datac => \INSTREG|op_out\(5),
	datad => \CONTROLU|Equal0~1_combout\,
	combout => \CONTROLU|nxt_st[0]~15_combout\);

-- Location: LCCOMB_X39_Y16_N16
\CONTROLU|nxt_st[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st[0]~16_combout\ = (!\INSTREG|op_out\(2) & (\INSTREG|op_out\(1) & (!\INSTREG|op_out\(4) & \CONTROLU|nxt_st[0]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|op_out\(2),
	datab => \INSTREG|op_out\(1),
	datac => \INSTREG|op_out\(4),
	datad => \CONTROLU|nxt_st[0]~15_combout\,
	combout => \CONTROLU|nxt_st[0]~16_combout\);

-- Location: LCCOMB_X39_Y16_N2
\CONTROLU|nxt_st[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|nxt_st\(0) = (GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & ((\CONTROLU|nxt_st[0]~16_combout\))) # (!GLOBAL(\CONTROLU|nxt_st[1]~6clkctrl_outclk\) & (\CONTROLU|nxt_st\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \CONTROLU|nxt_st\(0),
	datac => \CONTROLU|nxt_st[0]~16_combout\,
	datad => \CONTROLU|nxt_st[1]~6clkctrl_outclk\,
	combout => \CONTROLU|nxt_st\(0));

-- Location: LCCOMB_X39_Y16_N18
\CONTROLU|NextSt[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|NextSt[0]~17_combout\ = (\CONTROLU|Equal0~0_combout\) # ((\NEWST|CS[1]~0_combout\ & \CONTROLU|nxt_st\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS[1]~0_combout\,
	datab => \CONTROLU|Equal0~0_combout\,
	datad => \CONTROLU|nxt_st\(0),
	combout => \CONTROLU|NextSt[0]~17_combout\);

-- Location: LCCOMB_X40_Y16_N10
\CONTROLU|NextSt[0]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|NextSt[0]~18_combout\ = (!\rst~combout\ & ((\CONTROLU|NextSt[0]~20_combout\) # (\CONTROLU|NextSt[0]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datac => \CONTROLU|NextSt[0]~20_combout\,
	datad => \CONTROLU|NextSt[0]~17_combout\,
	combout => \CONTROLU|NextSt[0]~18_combout\);

-- Location: LCFF_X40_Y16_N11
\NEWST|CS[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~combout\,
	datain => \CONTROLU|NextSt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \NEWST|CS\(0));

-- Location: LCCOMB_X37_Y16_N14
\CONTROLU|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~5_combout\ = (\NEWST|CS\(2) & (!\NEWST|CS\(0) & (!\NEWST|CS\(1) & !\NEWST|CS\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(2),
	datab => \NEWST|CS\(0),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(3),
	combout => \CONTROLU|Equal0~5_combout\);

-- Location: LCFF_X39_Y15_N1
\MDR|dt_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(0));

-- Location: LCCOMB_X39_Y15_N0
\MUXMemReg|salida[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[0]~0_combout\ = (\rst~combout\ & (((\regALU|dt_out\(0))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & (\MDR|dt_out\(0))) # (!\CONTROLU|Equal0~5_combout\ & ((\regALU|dt_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \CONTROLU|Equal0~5_combout\,
	datac => \MDR|dt_out\(0),
	datad => \regALU|dt_out\(0),
	combout => \MUXMemReg|salida[0]~0_combout\);

-- Location: LCCOMB_X40_Y14_N8
\REGFILE|MEM~196feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~196feeder_combout\ = \MUXMemReg|salida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \MUXMemReg|salida[0]~0_combout\,
	combout => \REGFILE|MEM~196feeder_combout\);

-- Location: LCFF_X40_Y14_N9
\REGFILE|MEM~196\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~196feeder_combout\,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~196_regout\);

-- Location: LCFF_X46_Y19_N17
\REGFILE|MEM~228\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[0]~0_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~228_regout\);

-- Location: LCCOMB_X46_Y19_N16
\REGFILE|MEM~292\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~292_combout\ = (\INSTREG|jump_out\(16) & (\INSTREG|jump_out\(17))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & (\REGFILE|MEM~228_regout\)) # (!\INSTREG|jump_out\(17) & ((\REGFILE|MEM~164_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~228_regout\,
	datad => \REGFILE|MEM~164_regout\,
	combout => \REGFILE|MEM~292_combout\);

-- Location: LCCOMB_X40_Y14_N22
\REGFILE|MEM~293\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~293_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~292_combout\ & (\REGFILE|MEM~260_regout\)) # (!\REGFILE|MEM~292_combout\ & ((\REGFILE|MEM~196_regout\))))) # (!\INSTREG|jump_out\(16) & (((\REGFILE|MEM~292_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~260_regout\,
	datab => \REGFILE|MEM~196_regout\,
	datac => \INSTREG|jump_out\(16),
	datad => \REGFILE|MEM~292_combout\,
	combout => \REGFILE|MEM~293_combout\);

-- Location: LCCOMB_X39_Y14_N26
\REGFILE|MEM~622\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~622_combout\ = !\MUXMemReg|salida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \MUXMemReg|salida[0]~0_combout\,
	combout => \REGFILE|MEM~622_combout\);

-- Location: LCFF_X39_Y14_N27
\REGFILE|MEM~100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~622_combout\,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~100_regout\);

-- Location: LCCOMB_X40_Y13_N18
\REGFILE|MEM~625\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~625_combout\ = !\MUXMemReg|salida[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXMemReg|salida[0]~0_combout\,
	combout => \REGFILE|MEM~625_combout\);

-- Location: LCFF_X40_Y13_N19
\REGFILE|MEM~132\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~625_combout\,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~132_regout\);

-- Location: LCCOMB_X39_Y14_N30
\REGFILE|MEM~295\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~295_combout\ = (\REGFILE|MEM~294_combout\ & (((!\INSTREG|jump_out\(17)) # (!\REGFILE|MEM~132_regout\)))) # (!\REGFILE|MEM~294_combout\ & (!\REGFILE|MEM~100_regout\ & ((\INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~294_combout\,
	datab => \REGFILE|MEM~100_regout\,
	datac => \REGFILE|MEM~132_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~295_combout\);

-- Location: LCCOMB_X40_Y14_N20
\REGFILE|MEM~296\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~296_combout\ = (\INSTREG|jump_out\(18) & (\REGFILE|MEM~293_combout\)) # (!\INSTREG|jump_out\(18) & ((\REGFILE|MEM~295_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~293_combout\,
	datac => \REGFILE|MEM~295_combout\,
	datad => \INSTREG|jump_out\(18),
	combout => \REGFILE|MEM~296_combout\);

-- Location: LCFF_X40_Y14_N21
\regB|dt_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~296_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(0));

-- Location: LCCOMB_X43_Y17_N4
\ADDRDEC|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADDRDEC|Equal0~1_combout\ = (\regALU|dt_out\(5)) # ((\regALU|dt_out\(7)) # ((\regALU|dt_out\(4)) # (\regALU|dt_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(5),
	datab => \regALU|dt_out\(7),
	datac => \regALU|dt_out\(4),
	datad => \regALU|dt_out\(6),
	combout => \ADDRDEC|Equal0~1_combout\);

-- Location: LCFF_X43_Y16_N9
\INSTREG|jump_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(8),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(8));

-- Location: LCCOMB_X43_Y16_N8
\MUXB|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux23~0_combout\ = (\regB|dt_out\(8) & ((\MUXB|Mux16~1_combout\) # ((\INSTREG|jump_out\(8) & \MUXB|Mux16~0_combout\)))) # (!\regB|dt_out\(8) & (((\INSTREG|jump_out\(8) & \MUXB|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(8),
	datab => \MUXB|Mux16~1_combout\,
	datac => \INSTREG|jump_out\(8),
	datad => \MUXB|Mux16~0_combout\,
	combout => \MUXB|Mux23~0_combout\);

-- Location: LCCOMB_X44_Y19_N20
\ALUCOMP|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux23~0_combout\ = (\MUXB|Mux23~0_combout\ & ((\ALUCONTRL|op[0]~1_combout\) # ((\MUXA|salida[8]~24_combout\ & !\ALUCOMP|Mux27~1_combout\)))) # (!\MUXB|Mux23~0_combout\ & (\ALUCONTRL|op[0]~1_combout\ & ((\MUXA|salida[8]~24_combout\) # 
-- (\ALUCOMP|Mux27~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux23~0_combout\,
	datab => \MUXA|salida[8]~24_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|Mux27~1_combout\,
	combout => \ALUCOMP|Mux23~0_combout\);

-- Location: LCCOMB_X43_Y19_N22
\ALUCOMP|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux23~1_combout\ = (\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux23~0_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCOMP|Mux23~0_combout\ & (\ALUCOMP|Add0~27_combout\)))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux23~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux23~0_combout\,
	datac => \ALUCOMP|Add0~27_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux23~1_combout\);

-- Location: LCCOMB_X43_Y19_N16
\ALUCOMP|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux23~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\MUXA|salida[8]~24_combout\)) # (!\MUXB|Mux23~0_combout\))) # (!\ALUCOMP|Mux27~3_combout\ & (((\ALUCOMP|Mux23~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~3_combout\,
	datab => \MUXB|Mux23~0_combout\,
	datac => \MUXA|salida[8]~24_combout\,
	datad => \ALUCOMP|Mux23~1_combout\,
	combout => \ALUCOMP|Mux23~2_combout\);

-- Location: LCFF_X43_Y19_N17
\regALU|dt_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux23~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(8));

-- Location: LCCOMB_X40_Y17_N22
\ADDRDEC|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADDRDEC|Equal0~2_combout\ = ((\regALU|dt_out\(8)) # ((\regALU|dt_out\(10)) # (\regALU|dt_out\(11)))) # (!\regALU|dt_out\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(9),
	datab => \regALU|dt_out\(8),
	datac => \regALU|dt_out\(10),
	datad => \regALU|dt_out\(11),
	combout => \ADDRDEC|Equal0~2_combout\);

-- Location: LCCOMB_X42_Y19_N26
\MUXB|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux18~0_combout\ = (\regB|dt_out\(13) & ((\MUXB|Mux16~1_combout\) # ((\MUXB|Mux16~0_combout\ & \INSTREG|jump_out\(13))))) # (!\regB|dt_out\(13) & (\MUXB|Mux16~0_combout\ & (\INSTREG|jump_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(13),
	datab => \MUXB|Mux16~0_combout\,
	datac => \INSTREG|jump_out\(13),
	datad => \MUXB|Mux16~1_combout\,
	combout => \MUXB|Mux18~0_combout\);

-- Location: LCCOMB_X42_Y18_N0
\ALUCOMP|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux18~1_combout\ = (\MUXA|salida[13]~19_combout\ & ((\MUXB|Mux18~0_combout\) # ((!\ALUCOMP|Mux27~3_combout\ & \ALUCONTRL|op[0]~1_combout\)))) # (!\MUXA|salida[13]~19_combout\ & (!\ALUCOMP|Mux27~3_combout\ & (\MUXB|Mux18~0_combout\ & 
-- \ALUCONTRL|op[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[13]~19_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \MUXB|Mux18~0_combout\,
	datad => \ALUCONTRL|op[0]~1_combout\,
	combout => \ALUCOMP|Mux18~1_combout\);

-- Location: LCCOMB_X43_Y18_N2
\ALUCOMP|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux18~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Add0~42_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux18~0_combout\);

-- Location: LCCOMB_X43_Y18_N16
\ALUCOMP|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux18~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\ALUCOMP|Mux18~1_combout\)))) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux18~0_combout\))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux18~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux27~3_combout\,
	datac => \ALUCOMP|Mux18~1_combout\,
	datad => \ALUCOMP|Mux18~0_combout\,
	combout => \ALUCOMP|Mux18~2_combout\);

-- Location: LCFF_X43_Y18_N17
\regALU|dt_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux18~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(13));

-- Location: LCCOMB_X40_Y18_N14
\ADDRDEC|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADDRDEC|Equal0~3_combout\ = (\regALU|dt_out\(12)) # ((\regALU|dt_out\(15)) # ((\regALU|dt_out\(14)) # (\regALU|dt_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(12),
	datab => \regALU|dt_out\(15),
	datac => \regALU|dt_out\(14),
	datad => \regALU|dt_out\(13),
	combout => \ADDRDEC|Equal0~3_combout\);

-- Location: LCCOMB_X43_Y17_N22
\ADDRDEC|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADDRDEC|Equal0~4_combout\ = (\ADDRDEC|Equal0~0_combout\) # ((\ADDRDEC|Equal0~1_combout\) # ((\ADDRDEC|Equal0~2_combout\) # (\ADDRDEC|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRDEC|Equal0~0_combout\,
	datab => \ADDRDEC|Equal0~1_combout\,
	datac => \ADDRDEC|Equal0~2_combout\,
	datad => \ADDRDEC|Equal0~3_combout\,
	combout => \ADDRDEC|Equal0~4_combout\);

-- Location: LCCOMB_X44_Y17_N8
\CONTROLU|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~7_combout\ = (!\NEWST|CS\(1) & (\NEWST|CS\(0) & (\NEWST|CS\(2) & !\NEWST|CS\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(1),
	datab => \NEWST|CS\(0),
	datac => \NEWST|CS\(2),
	datad => \NEWST|CS\(3),
	combout => \CONTROLU|Equal0~7_combout\);

-- Location: LCCOMB_X45_Y14_N30
\ADDRDEC|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADDRDEC|Equal0~8_combout\ = (\regALU|dt_out\(30)) # ((\regALU|dt_out\(29)) # ((\regALU|dt_out\(28)) # (\regALU|dt_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(30),
	datab => \regALU|dt_out\(29),
	datac => \regALU|dt_out\(28),
	datad => \regALU|dt_out\(31),
	combout => \ADDRDEC|Equal0~8_combout\);

-- Location: LCCOMB_X46_Y18_N12
\ADDRDEC|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADDRDEC|Equal0~7_combout\ = (\regALU|dt_out\(25)) # ((\regALU|dt_out\(26)) # ((\regALU|dt_out\(27)) # (\regALU|dt_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(25),
	datab => \regALU|dt_out\(26),
	datac => \regALU|dt_out\(27),
	datad => \regALU|dt_out\(24),
	combout => \ADDRDEC|Equal0~7_combout\);

-- Location: LCCOMB_X46_Y15_N2
\ADDRDEC|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADDRDEC|Equal0~5_combout\ = (\regALU|dt_out\(19)) # ((\regALU|dt_out\(17)) # ((\regALU|dt_out\(18)) # (\regALU|dt_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(19),
	datab => \regALU|dt_out\(17),
	datac => \regALU|dt_out\(18),
	datad => \regALU|dt_out\(16),
	combout => \ADDRDEC|Equal0~5_combout\);

-- Location: LCCOMB_X44_Y17_N30
\ADDRDEC|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADDRDEC|Equal0~9_combout\ = (\ADDRDEC|Equal0~6_combout\) # ((\ADDRDEC|Equal0~8_combout\) # ((\ADDRDEC|Equal0~7_combout\) # (\ADDRDEC|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ADDRDEC|Equal0~6_combout\,
	datab => \ADDRDEC|Equal0~8_combout\,
	datac => \ADDRDEC|Equal0~7_combout\,
	datad => \ADDRDEC|Equal0~5_combout\,
	combout => \ADDRDEC|Equal0~9_combout\);

-- Location: LCCOMB_X44_Y17_N22
\ADDRDEC|dev1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ADDRDEC|dev1~0_combout\ = (!\rst~combout\ & (!\ADDRDEC|Equal0~4_combout\ & (\CONTROLU|Equal0~7_combout\ & !\ADDRDEC|Equal0~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \ADDRDEC|Equal0~4_combout\,
	datac => \CONTROLU|Equal0~7_combout\,
	datad => \ADDRDEC|Equal0~9_combout\,
	combout => \ADDRDEC|dev1~0_combout\);

-- Location: LCFF_X32_Y16_N9
\REG7SEG|dt_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(0),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(0));

-- Location: LCFF_X32_Y16_N7
\REG7SEG|dt_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(1),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(1));

-- Location: LCFF_X29_Y16_N29
\REG7SEG|dt_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(2),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(2));

-- Location: LCFF_X29_Y16_N15
\REG7SEG|dt_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(3),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(3));

-- Location: LCFF_X29_Y16_N1
\REG7SEG|dt_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(4),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(4));

-- Location: LCCOMB_X29_Y16_N22
\REG7SEG|dt_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REG7SEG|dt_out[5]~feeder_combout\ = \regB|dt_out\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(5),
	combout => \REG7SEG|dt_out[5]~feeder_combout\);

-- Location: LCFF_X29_Y16_N23
\REG7SEG|dt_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REG7SEG|dt_out[5]~feeder_combout\,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(5));

-- Location: LCFF_X32_Y16_N13
\REG7SEG|dt_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(6),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(6));

-- Location: LCCOMB_X29_Y16_N20
\REG7SEG|dt_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REG7SEG|dt_out[7]~feeder_combout\ = \regB|dt_out\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(7),
	combout => \REG7SEG|dt_out[7]~feeder_combout\);

-- Location: LCFF_X29_Y16_N21
\REG7SEG|dt_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REG7SEG|dt_out[7]~feeder_combout\,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(7));

-- Location: LCCOMB_X29_Y16_N30
\REG7SEG|dt_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REG7SEG|dt_out[8]~feeder_combout\ = \regB|dt_out\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(8),
	combout => \REG7SEG|dt_out[8]~feeder_combout\);

-- Location: LCFF_X29_Y16_N31
\REG7SEG|dt_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REG7SEG|dt_out[8]~feeder_combout\,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(8));

-- Location: LCFF_X29_Y16_N17
\REG7SEG|dt_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(9),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(9));

-- Location: LCCOMB_X29_Y16_N18
\REG7SEG|dt_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REG7SEG|dt_out[10]~feeder_combout\ = \regB|dt_out\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(10),
	combout => \REG7SEG|dt_out[10]~feeder_combout\);

-- Location: LCFF_X29_Y16_N19
\REG7SEG|dt_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REG7SEG|dt_out[10]~feeder_combout\,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(10));

-- Location: LCFF_X32_Y16_N23
\REG7SEG|dt_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(11),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(11));

-- Location: LCFF_X32_Y16_N29
\REG7SEG|dt_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(12),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(12));

-- Location: LCFF_X32_Y16_N11
\REG7SEG|dt_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(13),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(13));

-- Location: LCFF_X32_Y16_N17
\REG7SEG|dt_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(14),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(14));

-- Location: LCFF_X32_Y16_N19
\MEM|MEM~275\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(15),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~275_regout\);

-- Location: LCFF_X33_Y16_N23
\MEM|MEM~211\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(15),
	sload => VCC,
	ena => \MEM|MEM~452_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~211_regout\);

-- Location: LCCOMB_X32_Y16_N18
\MEM|MEM~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~368_combout\ = (\MEM|MEM~367_combout\ & (((\MEM|MEM~275_regout\)) # (!\MUXPC|salida[0]~0_combout\))) # (!\MEM|MEM~367_combout\ & (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~211_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~367_combout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~275_regout\,
	datad => \MEM|MEM~211_regout\,
	combout => \MEM|MEM~368_combout\);

-- Location: LCFF_X35_Y14_N27
\MEM|MEM~147\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(15),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~147_regout\);

-- Location: LCFF_X36_Y15_N9
\MEM|MEM~83\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(15),
	sload => VCC,
	ena => \MEM|MEM~457_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~83_regout\);

-- Location: LCFF_X36_Y15_N7
\MEM|MEM~51\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(15),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~51_regout\);

-- Location: LCCOMB_X36_Y15_N6
\MEM|MEM~369\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~369_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~83_regout\) # ((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~51_regout\ & !\MUXPC|salida[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[0]~0_combout\,
	datab => \MEM|MEM~83_regout\,
	datac => \MEM|MEM~51_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~369_combout\);

-- Location: LCCOMB_X35_Y14_N26
\MEM|MEM~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~370_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~369_combout\ & ((\MEM|MEM~147_regout\))) # (!\MEM|MEM~369_combout\ & (\MEM|MEM~115_regout\)))) # (!\MUXPC|salida[1]~1_combout\ & (((\MEM|MEM~369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~115_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~147_regout\,
	datad => \MEM|MEM~369_combout\,
	combout => \MEM|MEM~370_combout\);

-- Location: LCCOMB_X33_Y16_N2
\MEM|MEM~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~371_combout\ = (\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~368_combout\)) # (!\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~370_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[2]~2_combout\,
	datab => \MEM|MEM~368_combout\,
	datac => \MEM|MEM~370_combout\,
	combout => \MEM|MEM~371_combout\);

-- Location: LCFF_X33_Y16_N3
\MEM|dataOut[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~371_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(15));

-- Location: LCFF_X40_Y15_N5
\MDR|dt_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(15));

-- Location: LCCOMB_X40_Y18_N26
\MUXMemReg|salida[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[15]~15_combout\ = (\rst~combout\ & (((\regALU|dt_out\(15))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & (\MDR|dt_out\(15))) # (!\CONTROLU|Equal0~5_combout\ & ((\regALU|dt_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \CONTROLU|Equal0~5_combout\,
	datac => \MDR|dt_out\(15),
	datad => \regALU|dt_out\(15),
	combout => \MUXMemReg|salida[15]~15_combout\);

-- Location: LCFF_X47_Y15_N5
\REGFILE|MEM~243\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[15]~15_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~243_regout\);

-- Location: LCFF_X47_Y15_N19
\REGFILE|MEM~179\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[15]~15_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~616_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~179_regout\);

-- Location: LCCOMB_X47_Y15_N18
\REGFILE|MEM~367\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~367_combout\ = (\INSTREG|jump_out\(17) & ((\REGFILE|MEM~243_regout\) # ((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & (((\REGFILE|MEM~179_regout\ & !\INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(17),
	datab => \REGFILE|MEM~243_regout\,
	datac => \REGFILE|MEM~179_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~367_combout\);

-- Location: LCFF_X46_Y15_N19
\REGFILE|MEM~275\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[15]~15_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~275_regout\);

-- Location: LCCOMB_X46_Y15_N18
\REGFILE|MEM~368\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~368_combout\ = (\REGFILE|MEM~367_combout\ & (((\REGFILE|MEM~275_regout\) # (!\INSTREG|jump_out\(16))))) # (!\REGFILE|MEM~367_combout\ & (\REGFILE|MEM~211_regout\ & ((\INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~211_regout\,
	datab => \REGFILE|MEM~367_combout\,
	datac => \REGFILE|MEM~275_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~368_combout\);

-- Location: LCFF_X38_Y17_N25
\REGFILE|MEM~115\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[15]~15_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~115_regout\);

-- Location: LCFF_X38_Y17_N3
\REGFILE|MEM~147\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[15]~15_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~147_regout\);

-- Location: LCCOMB_X38_Y17_N24
\REGFILE|MEM~370\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~370_combout\ = (\REGFILE|MEM~369_combout\ & (((\REGFILE|MEM~147_regout\)) # (!\INSTREG|jump_out\(17)))) # (!\REGFILE|MEM~369_combout\ & (\INSTREG|jump_out\(17) & (\REGFILE|MEM~115_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~369_combout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~115_regout\,
	datad => \REGFILE|MEM~147_regout\,
	combout => \REGFILE|MEM~370_combout\);

-- Location: LCCOMB_X38_Y16_N28
\REGFILE|MEM~371\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~371_combout\ = (\INSTREG|jump_out\(18) & (\REGFILE|MEM~368_combout\)) # (!\INSTREG|jump_out\(18) & ((\REGFILE|MEM~370_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(18),
	datac => \REGFILE|MEM~368_combout\,
	datad => \REGFILE|MEM~370_combout\,
	combout => \REGFILE|MEM~371_combout\);

-- Location: LCFF_X38_Y16_N29
\regB|dt_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~371_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(15));

-- Location: LCFF_X32_Y16_N3
\REG7SEG|dt_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(15),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(15));

-- Location: LCFF_X35_Y15_N21
\REG7SEG|dt_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(16),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(16));

-- Location: LCFF_X35_Y15_N11
\REG7SEG|dt_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(17),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(17));

-- Location: LCCOMB_X35_Y15_N0
\REG7SEG|dt_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REG7SEG|dt_out[18]~feeder_combout\ = \regB|dt_out\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(18),
	combout => \REG7SEG|dt_out[18]~feeder_combout\);

-- Location: LCFF_X35_Y15_N1
\REG7SEG|dt_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REG7SEG|dt_out[18]~feeder_combout\,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(18));

-- Location: LCFF_X36_Y15_N15
\MEM|MEM~55\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(19),
	sload => VCC,
	ena => \MEM|MEM~458_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~55_regout\);

-- Location: LCCOMB_X36_Y15_N14
\MEM|MEM~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~389_combout\ = (\MUXPC|salida[1]~1_combout\ & (((\MUXPC|salida[0]~0_combout\)))) # (!\MUXPC|salida[1]~1_combout\ & ((\MUXPC|salida[0]~0_combout\ & (\MEM|MEM~87_regout\)) # (!\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~55_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~87_regout\,
	datab => \MUXPC|salida[1]~1_combout\,
	datac => \MEM|MEM~55_regout\,
	datad => \MUXPC|salida[0]~0_combout\,
	combout => \MEM|MEM~389_combout\);

-- Location: LCFF_X35_Y15_N3
\MEM|MEM~151\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(19),
	sload => VCC,
	ena => \MEM|MEM~459_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~151_regout\);

-- Location: LCCOMB_X38_Y15_N6
\MEM|MEM~119feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~119feeder_combout\ = \regB|dt_out\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(19),
	combout => \MEM|MEM~119feeder_combout\);

-- Location: LCFF_X38_Y15_N7
\MEM|MEM~119\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~119feeder_combout\,
	ena => \MEM|MEM~456_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~119_regout\);

-- Location: LCCOMB_X35_Y15_N2
\MEM|MEM~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~390_combout\ = (\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~389_combout\ & (\MEM|MEM~151_regout\)) # (!\MEM|MEM~389_combout\ & ((\MEM|MEM~119_regout\))))) # (!\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~389_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXPC|salida[1]~1_combout\,
	datab => \MEM|MEM~389_combout\,
	datac => \MEM|MEM~151_regout\,
	datad => \MEM|MEM~119_regout\,
	combout => \MEM|MEM~390_combout\);

-- Location: LCFF_X35_Y16_N29
\MEM|MEM~279\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(19),
	sload => VCC,
	ena => \MEM|MEM~455_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~279_regout\);

-- Location: LCFF_X36_Y16_N7
\MEM|MEM~183\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(19),
	sload => VCC,
	ena => \MEM|MEM~454_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|MEM~183_regout\);

-- Location: LCCOMB_X36_Y16_N6
\MEM|MEM~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~387_combout\ = (\MUXPC|salida[0]~0_combout\ & (((\MUXPC|salida[1]~1_combout\)))) # (!\MUXPC|salida[0]~0_combout\ & ((\MUXPC|salida[1]~1_combout\ & (\MEM|MEM~247_regout\)) # (!\MUXPC|salida[1]~1_combout\ & ((\MEM|MEM~183_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~247_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~183_regout\,
	datad => \MUXPC|salida[1]~1_combout\,
	combout => \MEM|MEM~387_combout\);

-- Location: LCCOMB_X35_Y16_N28
\MEM|MEM~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~388_combout\ = (\MUXPC|salida[0]~0_combout\ & ((\MEM|MEM~387_combout\ & ((\MEM|MEM~279_regout\))) # (!\MEM|MEM~387_combout\ & (\MEM|MEM~215_regout\)))) # (!\MUXPC|salida[0]~0_combout\ & (((\MEM|MEM~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MEM|MEM~215_regout\,
	datab => \MUXPC|salida[0]~0_combout\,
	datac => \MEM|MEM~279_regout\,
	datad => \MEM|MEM~387_combout\,
	combout => \MEM|MEM~388_combout\);

-- Location: LCCOMB_X34_Y16_N24
\MEM|MEM~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \MEM|MEM~391_combout\ = (\MUXPC|salida[2]~2_combout\ & ((\MEM|MEM~388_combout\))) # (!\MUXPC|salida[2]~2_combout\ & (\MEM|MEM~390_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \MUXPC|salida[2]~2_combout\,
	datac => \MEM|MEM~390_combout\,
	datad => \MEM|MEM~388_combout\,
	combout => \MEM|MEM~391_combout\);

-- Location: LCFF_X34_Y16_N25
\MEM|dataOut[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \MEM|MEM~391_combout\,
	ena => \CONTROLU|MemRd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MEM|dataOut\(19));

-- Location: LCFF_X42_Y18_N13
\MDR|dt_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \MDR|dt_out\(19));

-- Location: LCCOMB_X43_Y15_N18
\ALUCOMP|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux12~1_combout\ = (\MUXA|salida[19]~13_combout\ & ((\MUXB|Mux12~0_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux27~3_combout\)))) # (!\MUXA|salida[19]~13_combout\ & (\ALUCONTRL|op[0]~1_combout\ & (!\ALUCOMP|Mux27~3_combout\ & 
-- \MUXB|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXA|salida[19]~13_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datac => \ALUCOMP|Mux27~3_combout\,
	datad => \MUXB|Mux12~0_combout\,
	combout => \ALUCOMP|Mux12~1_combout\);

-- Location: LCCOMB_X43_Y15_N24
\ALUCOMP|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux12~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCONTRL|op[0]~1_combout\,
	datab => \ALUCOMP|Add0~62_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux12~0_combout\);

-- Location: LCCOMB_X43_Y15_N0
\ALUCOMP|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux12~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\ALUCOMP|Mux12~1_combout\)))) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux12~0_combout\))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~1_combout\,
	datab => \ALUCOMP|Mux12~1_combout\,
	datac => \ALUCOMP|Mux12~0_combout\,
	datad => \ALUCOMP|Mux27~3_combout\,
	combout => \ALUCOMP|Mux12~2_combout\);

-- Location: LCFF_X43_Y15_N1
\regALU|dt_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux12~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(19));

-- Location: LCCOMB_X42_Y18_N12
\MUXMemReg|salida[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXMemReg|salida[19]~19_combout\ = (\rst~combout\ & (((\regALU|dt_out\(19))))) # (!\rst~combout\ & ((\CONTROLU|Equal0~5_combout\ & (\MDR|dt_out\(19))) # (!\CONTROLU|Equal0~5_combout\ & ((\regALU|dt_out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \CONTROLU|Equal0~5_combout\,
	datac => \MDR|dt_out\(19),
	datad => \regALU|dt_out\(19),
	combout => \MUXMemReg|salida[19]~19_combout\);

-- Location: LCFF_X38_Y18_N27
\REGFILE|MEM~87\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[19]~19_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~87_regout\);

-- Location: LCCOMB_X38_Y18_N26
\REGFILE|MEM~389\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~389_combout\ = (\INSTREG|jump_out\(17) & (((\INSTREG|jump_out\(16))))) # (!\INSTREG|jump_out\(17) & ((\INSTREG|jump_out\(16) & ((\REGFILE|MEM~87_regout\))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~55_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~55_regout\,
	datab => \INSTREG|jump_out\(17),
	datac => \REGFILE|MEM~87_regout\,
	datad => \INSTREG|jump_out\(16),
	combout => \REGFILE|MEM~389_combout\);

-- Location: LCFF_X39_Y18_N21
\REGFILE|MEM~119\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[19]~19_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~119_regout\);

-- Location: LCCOMB_X39_Y18_N20
\REGFILE|MEM~390\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~390_combout\ = (\REGFILE|MEM~389_combout\ & ((\REGFILE|MEM~151_regout\) # ((!\INSTREG|jump_out\(17))))) # (!\REGFILE|MEM~389_combout\ & (((\REGFILE|MEM~119_regout\ & \INSTREG|jump_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~151_regout\,
	datab => \REGFILE|MEM~389_combout\,
	datac => \REGFILE|MEM~119_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~390_combout\);

-- Location: LCFF_X47_Y15_N1
\REGFILE|MEM~247\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[19]~19_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~615_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~247_regout\);

-- Location: LCCOMB_X47_Y15_N0
\REGFILE|MEM~387\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~387_combout\ = (\INSTREG|jump_out\(16) & (((\INSTREG|jump_out\(17))))) # (!\INSTREG|jump_out\(16) & ((\INSTREG|jump_out\(17) & ((\REGFILE|MEM~247_regout\))) # (!\INSTREG|jump_out\(17) & (\REGFILE|MEM~183_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~183_regout\,
	datab => \INSTREG|jump_out\(16),
	datac => \REGFILE|MEM~247_regout\,
	datad => \INSTREG|jump_out\(17),
	combout => \REGFILE|MEM~387_combout\);

-- Location: LCFF_X46_Y17_N31
\REGFILE|MEM~279\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[19]~19_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~617_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~279_regout\);

-- Location: LCFF_X46_Y17_N13
\REGFILE|MEM~215\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[19]~19_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~613_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~215_regout\);

-- Location: LCCOMB_X46_Y17_N30
\REGFILE|MEM~388\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~388_combout\ = (\INSTREG|jump_out\(16) & ((\REGFILE|MEM~387_combout\ & (\REGFILE|MEM~279_regout\)) # (!\REGFILE|MEM~387_combout\ & ((\REGFILE|MEM~215_regout\))))) # (!\INSTREG|jump_out\(16) & (\REGFILE|MEM~387_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(16),
	datab => \REGFILE|MEM~387_combout\,
	datac => \REGFILE|MEM~279_regout\,
	datad => \REGFILE|MEM~215_regout\,
	combout => \REGFILE|MEM~388_combout\);

-- Location: LCCOMB_X38_Y15_N2
\REGFILE|MEM~391\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~391_combout\ = (\INSTREG|jump_out\(18) & ((\REGFILE|MEM~388_combout\))) # (!\INSTREG|jump_out\(18) & (\REGFILE|MEM~390_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~390_combout\,
	datac => \REGFILE|MEM~388_combout\,
	datad => \INSTREG|jump_out\(18),
	combout => \REGFILE|MEM~391_combout\);

-- Location: LCFF_X38_Y15_N3
\regB|dt_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~391_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regB|dt_out\(19));

-- Location: LCFF_X35_Y15_N27
\REG7SEG|dt_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(19),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(19));

-- Location: LCFF_X35_Y15_N25
\REG7SEG|dt_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(20),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(20));

-- Location: LCFF_X35_Y15_N19
\REG7SEG|dt_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(21),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(21));

-- Location: LCCOMB_X35_Y15_N16
\REG7SEG|dt_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REG7SEG|dt_out[22]~feeder_combout\ = \regB|dt_out\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(22),
	combout => \REG7SEG|dt_out[22]~feeder_combout\);

-- Location: LCFF_X35_Y15_N17
\REG7SEG|dt_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REG7SEG|dt_out[22]~feeder_combout\,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(22));

-- Location: LCFF_X35_Y15_N7
\REG7SEG|dt_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(23),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(23));

-- Location: LCFF_X29_Y16_N25
\REG7SEG|dt_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(24),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(24));

-- Location: LCFF_X29_Y16_N11
\REG7SEG|dt_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(25),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(25));

-- Location: LCCOMB_X29_Y16_N12
\REG7SEG|dt_out[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REG7SEG|dt_out[26]~feeder_combout\ = \regB|dt_out\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(26),
	combout => \REG7SEG|dt_out[26]~feeder_combout\);

-- Location: LCFF_X29_Y16_N13
\REG7SEG|dt_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REG7SEG|dt_out[26]~feeder_combout\,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(26));

-- Location: LCFF_X29_Y16_N3
\REG7SEG|dt_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(27),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(27));

-- Location: LCFF_X29_Y16_N9
\REG7SEG|dt_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \regB|dt_out\(28),
	sload => VCC,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(28));

-- Location: LCCOMB_X29_Y16_N6
\REG7SEG|dt_out[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REG7SEG|dt_out[29]~feeder_combout\ = \regB|dt_out\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(29),
	combout => \REG7SEG|dt_out[29]~feeder_combout\);

-- Location: LCFF_X29_Y16_N7
\REG7SEG|dt_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REG7SEG|dt_out[29]~feeder_combout\,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(29));

-- Location: LCCOMB_X29_Y16_N4
\REG7SEG|dt_out[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REG7SEG|dt_out[30]~feeder_combout\ = \regB|dt_out\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(30),
	combout => \REG7SEG|dt_out[30]~feeder_combout\);

-- Location: LCFF_X29_Y16_N5
\REG7SEG|dt_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REG7SEG|dt_out[30]~feeder_combout\,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(30));

-- Location: LCCOMB_X29_Y16_N26
\REG7SEG|dt_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \REG7SEG|dt_out[31]~feeder_combout\ = \regB|dt_out\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regB|dt_out\(31),
	combout => \REG7SEG|dt_out[31]~feeder_combout\);

-- Location: LCFF_X29_Y16_N27
\REG7SEG|dt_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REG7SEG|dt_out[31]~feeder_combout\,
	ena => \ADDRDEC|dev1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REG7SEG|dt_out\(31));

-- Location: LCFF_X46_Y18_N31
\INSTREG|r1_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(24),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|r1_out\(3));

-- Location: LCFF_X46_Y18_N21
\INSTREG|r1_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(25),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|r1_out\(4));

-- Location: LCFF_X42_Y18_N25
\INSTREG|jump_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(19),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(19));

-- Location: LCFF_X38_Y16_N23
\INSTREG|jump_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(20),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(20));

-- Location: LCCOMB_X43_Y19_N28
\ALUCOMP|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux22~1_combout\ = (\MUXB|Mux22~0_combout\ & ((\MUXA|salida[9]~23_combout\) # ((\ALUCONTRL|op[0]~1_combout\ & !\ALUCOMP|Mux27~3_combout\)))) # (!\MUXB|Mux22~0_combout\ & (\MUXA|salida[9]~23_combout\ & (\ALUCONTRL|op[0]~1_combout\ & 
-- !\ALUCOMP|Mux27~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \MUXB|Mux22~0_combout\,
	datab => \MUXA|salida[9]~23_combout\,
	datac => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|Mux27~3_combout\,
	combout => \ALUCOMP|Mux22~1_combout\);

-- Location: LCCOMB_X43_Y19_N26
\ALUCOMP|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux22~0_combout\ = (\ALUCONTRL|op[0]~1_combout\ & ((\ALUCOMP|LessThan0~62_combout\))) # (!\ALUCONTRL|op[0]~1_combout\ & (\ALUCOMP|Add0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Add0~30_combout\,
	datab => \ALUCONTRL|op[0]~1_combout\,
	datad => \ALUCOMP|LessThan0~62_combout\,
	combout => \ALUCOMP|Mux22~0_combout\);

-- Location: LCCOMB_X43_Y19_N6
\ALUCOMP|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \ALUCOMP|Mux22~2_combout\ = (\ALUCOMP|Mux27~3_combout\ & (((!\ALUCOMP|Mux22~1_combout\)))) # (!\ALUCOMP|Mux27~3_combout\ & ((\ALUCOMP|Mux27~1_combout\ & ((\ALUCOMP|Mux22~0_combout\))) # (!\ALUCOMP|Mux27~1_combout\ & (\ALUCOMP|Mux22~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111000011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux27~3_combout\,
	datab => \ALUCOMP|Mux27~1_combout\,
	datac => \ALUCOMP|Mux22~1_combout\,
	datad => \ALUCOMP|Mux22~0_combout\,
	combout => \ALUCOMP|Mux22~2_combout\);

-- Location: LCFF_X42_Y13_N17
\REGFILE|MEM~69\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[1]~1_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~619_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~69_regout\);

-- Location: LCCOMB_X42_Y13_N16
\REGFILE|MEM~609\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~609_combout\ = (\INSTREG|jump_out\(21) & (((\REGFILE|MEM~69_regout\) # (\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (\REGFILE|MEM~37_regout\ & ((!\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~37_regout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~69_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~609_combout\);

-- Location: LCFF_X40_Y13_N9
\REGFILE|MEM~101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[1]~1_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~618_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~101_regout\);

-- Location: LCCOMB_X40_Y13_N30
\REGFILE|MEM~610\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~610_combout\ = (\REGFILE|MEM~609_combout\ & (((!\INSTREG|jump_out\(22))) # (!\REGFILE|MEM~133_regout\))) # (!\REGFILE|MEM~609_combout\ & (((\REGFILE|MEM~101_regout\ & \INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~133_regout\,
	datab => \REGFILE|MEM~609_combout\,
	datac => \REGFILE|MEM~101_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~610_combout\);

-- Location: LCCOMB_X45_Y16_N10
\REGFILE|MEM~611\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~611_combout\ = (\INSTREG|jump_out\(23) & (\REGFILE|MEM~608_combout\)) # (!\INSTREG|jump_out\(23) & ((\REGFILE|MEM~610_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~608_combout\,
	datab => \REGFILE|MEM~610_combout\,
	datac => \INSTREG|jump_out\(23),
	combout => \REGFILE|MEM~611_combout\);

-- Location: LCFF_X45_Y16_N11
\regA|dt_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~611_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(1));

-- Location: LCCOMB_X45_Y16_N0
\JUMPMUX|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux30~0_combout\ = (!\CONTROLU|PCsrc[1]~0_combout\ & ((\CONTROLU|ALUop[0]~0_combout\ & (\regALU|dt_out\(1))) # (!\CONTROLU|ALUop[0]~0_combout\ & ((\ALUCOMP|Mux30~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(1),
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \ALUCOMP|Mux30~2_combout\,
	combout => \JUMPMUX|Mux30~0_combout\);

-- Location: LCFF_X45_Y16_N1
\PROGCOUNT|addr_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux30~0_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(1));

-- Location: LCCOMB_X45_Y16_N4
\MUXA|salida[1]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[1]~31_combout\ = (\CONTROLU|ALUsrcA~0_combout\ & ((\rst~combout\ & ((\PROGCOUNT|addr_out\(1)))) # (!\rst~combout\ & (\regA|dt_out\(1))))) # (!\CONTROLU|ALUsrcA~0_combout\ & (((\PROGCOUNT|addr_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regA|dt_out\(1),
	datab => \PROGCOUNT|addr_out\(1),
	datac => \CONTROLU|ALUsrcA~0_combout\,
	datad => \rst~combout\,
	combout => \MUXA|salida[1]~31_combout\);

-- Location: LCCOMB_X44_Y14_N22
\JUMPMUX|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux12~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(17))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & ((\regALU|dt_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \INSTREG|jump_out\(17),
	datad => \regALU|dt_out\(19),
	combout => \JUMPMUX|Mux12~0_combout\);

-- Location: LCCOMB_X43_Y15_N12
\JUMPMUX|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux12~1_combout\ = (\JUMPMUX|Mux12~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & \ALUCOMP|Mux12~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \JUMPMUX|Mux12~0_combout\,
	datad => \ALUCOMP|Mux12~2_combout\,
	combout => \JUMPMUX|Mux12~1_combout\);

-- Location: LCFF_X43_Y15_N13
\PROGCOUNT|addr_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux12~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(19));

-- Location: LCFF_X38_Y18_N17
\REGFILE|MEM~55\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[19]~19_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~620_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~55_regout\);

-- Location: LCCOMB_X38_Y18_N16
\REGFILE|MEM~519\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~519_combout\ = (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~87_regout\) # ((\INSTREG|jump_out\(22))))) # (!\INSTREG|jump_out\(21) & (((\REGFILE|MEM~55_regout\ & !\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(21),
	datab => \REGFILE|MEM~87_regout\,
	datac => \REGFILE|MEM~55_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~519_combout\);

-- Location: LCFF_X39_Y18_N7
\REGFILE|MEM~151\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	sdata => \MUXMemReg|salida[19]~19_combout\,
	sload => VCC,
	ena => \REGFILE|MEM~621_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \REGFILE|MEM~151_regout\);

-- Location: LCCOMB_X39_Y18_N6
\REGFILE|MEM~520\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~520_combout\ = (\REGFILE|MEM~519_combout\ & (((\REGFILE|MEM~151_regout\) # (!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~519_combout\ & (\REGFILE|MEM~119_regout\ & ((\INSTREG|jump_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~119_regout\,
	datab => \REGFILE|MEM~519_combout\,
	datac => \REGFILE|MEM~151_regout\,
	datad => \INSTREG|jump_out\(22),
	combout => \REGFILE|MEM~520_combout\);

-- Location: LCCOMB_X40_Y15_N10
\REGFILE|MEM~521\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~521_combout\ = (\INSTREG|jump_out\(23) & (\REGFILE|MEM~518_combout\)) # (!\INSTREG|jump_out\(23) & ((\REGFILE|MEM~520_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~518_combout\,
	datab => \REGFILE|MEM~520_combout\,
	datad => \INSTREG|jump_out\(23),
	combout => \REGFILE|MEM~521_combout\);

-- Location: LCFF_X40_Y15_N11
\regA|dt_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~521_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(19));

-- Location: LCCOMB_X43_Y15_N14
\MUXA|salida[19]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[19]~13_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(19))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(19)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(19),
	datab => \rst~combout\,
	datac => \regA|dt_out\(19),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[19]~13_combout\);

-- Location: LCCOMB_X43_Y18_N8
\JUMPMUX|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux5~1_combout\ = (\JUMPMUX|Mux5~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux5~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \ALUCOMP|Mux5~2_combout\,
	combout => \JUMPMUX|Mux5~1_combout\);

-- Location: LCFF_X43_Y18_N9
\PROGCOUNT|addr_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \ALT_INV_clk~clkctrl_outclk\,
	datain => \JUMPMUX|Mux5~1_combout\,
	aclr => \rst~combout\,
	ena => \PCwrite~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \PROGCOUNT|addr_out\(26));

-- Location: LCCOMB_X46_Y17_N4
\REGFILE|MEM~483\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~483_combout\ = (\REGFILE|MEM~482_combout\ & (((\REGFILE|MEM~286_regout\)) # (!\INSTREG|jump_out\(21)))) # (!\REGFILE|MEM~482_combout\ & (\INSTREG|jump_out\(21) & ((\REGFILE|MEM~222_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~482_combout\,
	datab => \INSTREG|jump_out\(21),
	datac => \REGFILE|MEM~286_regout\,
	datad => \REGFILE|MEM~222_regout\,
	combout => \REGFILE|MEM~483_combout\);

-- Location: LCCOMB_X37_Y18_N28
\REGFILE|MEM~484\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~484_combout\ = (\INSTREG|jump_out\(22) & (((\INSTREG|jump_out\(21))))) # (!\INSTREG|jump_out\(22) & ((\INSTREG|jump_out\(21) & ((\REGFILE|MEM~94_regout\))) # (!\INSTREG|jump_out\(21) & (\REGFILE|MEM~62_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(22),
	datab => \REGFILE|MEM~62_regout\,
	datac => \REGFILE|MEM~94_regout\,
	datad => \INSTREG|jump_out\(21),
	combout => \REGFILE|MEM~484_combout\);

-- Location: LCCOMB_X40_Y19_N24
\REGFILE|MEM~485\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~485_combout\ = (\REGFILE|MEM~484_combout\ & ((\REGFILE|MEM~158_regout\) # ((!\INSTREG|jump_out\(22))))) # (!\REGFILE|MEM~484_combout\ & (((\INSTREG|jump_out\(22) & \REGFILE|MEM~126_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \REGFILE|MEM~158_regout\,
	datab => \REGFILE|MEM~484_combout\,
	datac => \INSTREG|jump_out\(22),
	datad => \REGFILE|MEM~126_regout\,
	combout => \REGFILE|MEM~485_combout\);

-- Location: LCCOMB_X44_Y14_N14
\REGFILE|MEM~486\ : cycloneii_lcell_comb
-- Equation(s):
-- \REGFILE|MEM~486_combout\ = (\INSTREG|jump_out\(23) & (\REGFILE|MEM~483_combout\)) # (!\INSTREG|jump_out\(23) & ((\REGFILE|MEM~485_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \REGFILE|MEM~483_combout\,
	datac => \REGFILE|MEM~485_combout\,
	datad => \INSTREG|jump_out\(23),
	combout => \REGFILE|MEM~486_combout\);

-- Location: LCFF_X44_Y14_N15
\regA|dt_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \REGFILE|MEM~486_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regA|dt_out\(26));

-- Location: LCCOMB_X44_Y14_N0
\MUXA|salida[26]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXA|salida[26]~6_combout\ = (\rst~combout\ & (\PROGCOUNT|addr_out\(26))) # (!\rst~combout\ & ((\CONTROLU|ALUsrcA~0_combout\ & ((\regA|dt_out\(26)))) # (!\CONTROLU|ALUsrcA~0_combout\ & (\PROGCOUNT|addr_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(26),
	datab => \rst~combout\,
	datac => \regA|dt_out\(26),
	datad => \CONTROLU|ALUsrcA~0_combout\,
	combout => \MUXA|salida[26]~6_combout\);

-- Location: LCCOMB_X43_Y16_N6
\MUXB|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux28~0_combout\ = (\regB|dt_out\(3) & ((\MUXB|Mux16~1_combout\) # ((\INSTREG|func_out\(3) & \MUXB|Mux16~0_combout\)))) # (!\regB|dt_out\(3) & (((\INSTREG|func_out\(3) & \MUXB|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(3),
	datab => \MUXB|Mux16~1_combout\,
	datac => \INSTREG|func_out\(3),
	datad => \MUXB|Mux16~0_combout\,
	combout => \MUXB|Mux28~0_combout\);

-- Location: LCFF_X43_Y16_N21
\INSTREG|jump_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(4),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(4));

-- Location: LCCOMB_X43_Y16_N20
\MUXB|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux27~0_combout\ = (\regB|dt_out\(4) & ((\MUXB|Mux16~1_combout\) # ((\INSTREG|jump_out\(4) & \MUXB|Mux16~0_combout\)))) # (!\regB|dt_out\(4) & (((\INSTREG|jump_out\(4) & \MUXB|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(4),
	datab => \MUXB|Mux16~1_combout\,
	datac => \INSTREG|jump_out\(4),
	datad => \MUXB|Mux16~0_combout\,
	combout => \MUXB|Mux27~0_combout\);

-- Location: LCFF_X43_Y16_N13
\INSTREG|jump_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	sdata => \MEM|dataOut\(15),
	sload => VCC,
	ena => \CONTROLU|ALUsrcB[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \INSTREG|jump_out\(15));

-- Location: LCCOMB_X43_Y16_N12
\MUXB|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux16~2_combout\ = (\regB|dt_out\(15) & ((\MUXB|Mux16~1_combout\) # ((\INSTREG|jump_out\(15) & \MUXB|Mux16~0_combout\)))) # (!\regB|dt_out\(15) & (((\INSTREG|jump_out\(15) & \MUXB|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(15),
	datab => \MUXB|Mux16~1_combout\,
	datac => \INSTREG|jump_out\(15),
	datad => \MUXB|Mux16~0_combout\,
	combout => \MUXB|Mux16~2_combout\);

-- Location: LCCOMB_X43_Y13_N10
\MUXB|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux11~0_combout\ = (\regB|dt_out\(20) & ((\rst~combout\) # ((!\CONTROLU|Equal0~0_combout\ & \CONTROLU|ALUsrcB[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regB|dt_out\(20),
	datab => \rst~combout\,
	datac => \CONTROLU|Equal0~0_combout\,
	datad => \CONTROLU|ALUsrcB[1]~2_combout\,
	combout => \MUXB|Mux11~0_combout\);

-- Location: LCCOMB_X42_Y17_N18
\MUXB|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXB|Mux7~0_combout\ = (\regB|dt_out\(24) & ((\rst~combout\) # ((\CONTROLU|ALUsrcB[1]~2_combout\ & !\CONTROLU|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUsrcB[1]~2_combout\,
	datab => \rst~combout\,
	datac => \regB|dt_out\(24),
	datad => \CONTROLU|Equal0~0_combout\,
	combout => \MUXB|Mux7~0_combout\);

-- Location: LCCOMB_X37_Y16_N0
\CONTROLU|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \CONTROLU|Equal0~4_combout\ = (\NEWST|CS\(0) & (\NEWST|CS\(2) & (\NEWST|CS\(1) & !\NEWST|CS\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \NEWST|CS\(0),
	datab => \NEWST|CS\(2),
	datac => \NEWST|CS\(1),
	datad => \NEWST|CS\(3),
	combout => \CONTROLU|Equal0~4_combout\);

-- Location: LCCOMB_X42_Y19_N12
\MUXRegDst|salida[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXRegDst|salida[0]~0_combout\ = (\CONTROLU|Equal0~4_combout\ & ((\rst~combout\ & ((\INSTREG|jump_out\(16)))) # (!\rst~combout\ & (\INSTREG|jump_out\(11))))) # (!\CONTROLU|Equal0~4_combout\ & (((\INSTREG|jump_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(11),
	datab => \INSTREG|jump_out\(16),
	datac => \CONTROLU|Equal0~4_combout\,
	datad => \rst~combout\,
	combout => \MUXRegDst|salida[0]~0_combout\);

-- Location: LCCOMB_X42_Y18_N20
\MUXRegDst|salida[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXRegDst|salida[3]~3_combout\ = (\rst~combout\ & (\INSTREG|jump_out\(19))) # (!\rst~combout\ & ((\CONTROLU|Equal0~4_combout\ & ((\INSTREG|jump_out\(14)))) # (!\CONTROLU|Equal0~4_combout\ & (\INSTREG|jump_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(19),
	datab => \INSTREG|jump_out\(14),
	datac => \rst~combout\,
	datad => \CONTROLU|Equal0~4_combout\,
	combout => \MUXRegDst|salida[3]~3_combout\);

-- Location: LCCOMB_X42_Y18_N2
\MUXRegDst|salida[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \MUXRegDst|salida[4]~4_combout\ = (\rst~combout\ & (\INSTREG|jump_out\(20))) # (!\rst~combout\ & ((\CONTROLU|Equal0~4_combout\ & ((\INSTREG|jump_out\(15)))) # (!\CONTROLU|Equal0~4_combout\ & (\INSTREG|jump_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~combout\,
	datab => \INSTREG|jump_out\(20),
	datac => \INSTREG|jump_out\(15),
	datad => \CONTROLU|Equal0~4_combout\,
	combout => \MUXRegDst|salida[4]~4_combout\);

-- Location: LCCOMB_X44_Y18_N4
\JUMPMUX|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux31~0_combout\ = (!\CONTROLU|PCsrc[1]~0_combout\ & ((\CONTROLU|ALUop[0]~0_combout\ & (\regALU|dt_out\(0))) # (!\CONTROLU|ALUop[0]~0_combout\ & ((\ALUCOMP|Mux31~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(0),
	datab => \ALUCOMP|Mux31~2_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux31~0_combout\);

-- Location: LCCOMB_X44_Y14_N4
\JUMPMUX|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux27~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|func_out\(2))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(4) & ((\CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \regALU|dt_out\(4),
	datac => \INSTREG|func_out\(2),
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux27~0_combout\);

-- Location: LCCOMB_X44_Y14_N2
\JUMPMUX|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux27~1_combout\ = (\JUMPMUX|Mux27~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & \ALUCOMP|Mux27~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux27~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \ALUCOMP|Mux27~6_combout\,
	combout => \JUMPMUX|Mux27~1_combout\);

-- Location: LCCOMB_X43_Y19_N30
\JUMPMUX|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux23~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|jump_out\(6))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\CONTROLU|ALUop[0]~0_combout\ & \regALU|dt_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \INSTREG|jump_out\(6),
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \regALU|dt_out\(8),
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux23~0_combout\);

-- Location: LCCOMB_X43_Y19_N10
\JUMPMUX|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux23~1_combout\ = (\JUMPMUX|Mux23~0_combout\) # ((\ALUCOMP|Mux23~2_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & !\CONTROLU|PCsrc[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ALUCOMP|Mux23~2_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \JUMPMUX|Mux23~0_combout\,
	datad => \CONTROLU|PCsrc[1]~0_combout\,
	combout => \JUMPMUX|Mux23~1_combout\);

-- Location: LCFF_X43_Y19_N7
\regALU|dt_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk~clkctrl_outclk\,
	datain => \ALUCOMP|Mux22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \regALU|dt_out\(9));

-- Location: LCCOMB_X44_Y19_N18
\JUMPMUX|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux22~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(7))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & ((\regALU|dt_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \INSTREG|jump_out\(7),
	datad => \regALU|dt_out\(9),
	combout => \JUMPMUX|Mux22~0_combout\);

-- Location: LCCOMB_X44_Y19_N6
\JUMPMUX|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux22~1_combout\ = (\JUMPMUX|Mux22~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (\ALUCOMP|Mux22~2_combout\ & !\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux22~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \ALUCOMP|Mux22~2_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux22~1_combout\);

-- Location: LCCOMB_X40_Y18_N2
\JUMPMUX|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux18~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(11))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(13) & (\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \regALU|dt_out\(13),
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \INSTREG|jump_out\(11),
	combout => \JUMPMUX|Mux18~0_combout\);

-- Location: LCCOMB_X43_Y18_N24
\JUMPMUX|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux18~1_combout\ = (\JUMPMUX|Mux18~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (\ALUCOMP|Mux18~2_combout\ & !\CONTROLU|ALUop[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux18~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \ALUCOMP|Mux18~2_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux18~1_combout\);

-- Location: LCCOMB_X40_Y18_N12
\JUMPMUX|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux17~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(12))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & (\regALU|dt_out\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \regALU|dt_out\(14),
	datad => \INSTREG|jump_out\(12),
	combout => \JUMPMUX|Mux17~0_combout\);

-- Location: LCCOMB_X44_Y18_N10
\JUMPMUX|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux17~1_combout\ = (\JUMPMUX|Mux17~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux17~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \JUMPMUX|Mux17~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \ALUCOMP|Mux17~2_combout\,
	combout => \JUMPMUX|Mux17~1_combout\);

-- Location: LCCOMB_X45_Y15_N8
\JUMPMUX|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux15~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\INSTREG|jump_out\(14))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\CONTROLU|ALUop[0]~0_combout\ & \regALU|dt_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \INSTREG|jump_out\(14),
	datac => \CONTROLU|ALUop[0]~0_combout\,
	datad => \regALU|dt_out\(16),
	combout => \JUMPMUX|Mux15~0_combout\);

-- Location: LCCOMB_X45_Y15_N26
\JUMPMUX|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux15~1_combout\ = (\JUMPMUX|Mux15~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & \ALUCOMP|Mux15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \JUMPMUX|Mux15~0_combout\,
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \ALUCOMP|Mux15~2_combout\,
	combout => \JUMPMUX|Mux15~1_combout\);

-- Location: LCCOMB_X46_Y18_N22
\JUMPMUX|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux8~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(21))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\CONTROLU|ALUop[0]~0_combout\ & (\regALU|dt_out\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \regALU|dt_out\(23),
	datad => \INSTREG|jump_out\(21),
	combout => \JUMPMUX|Mux8~0_combout\);

-- Location: LCCOMB_X42_Y18_N8
\JUMPMUX|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux8~1_combout\ = (\JUMPMUX|Mux8~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & \ALUCOMP|Mux8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \JUMPMUX|Mux8~0_combout\,
	datad => \ALUCOMP|Mux8~2_combout\,
	combout => \JUMPMUX|Mux8~1_combout\);

-- Location: LCCOMB_X46_Y18_N28
\JUMPMUX|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux7~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(22))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(24) & ((\CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(24),
	datab => \INSTREG|jump_out\(22),
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux7~0_combout\);

-- Location: LCCOMB_X46_Y18_N6
\JUMPMUX|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux7~1_combout\ = (\JUMPMUX|Mux7~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \ALUCOMP|Mux7~2_combout\,
	datad => \JUMPMUX|Mux7~0_combout\,
	combout => \JUMPMUX|Mux7~1_combout\);

-- Location: LCCOMB_X46_Y18_N4
\JUMPMUX|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux6~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (((\INSTREG|jump_out\(23))))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (\regALU|dt_out\(25) & ((\CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \regALU|dt_out\(25),
	datab => \INSTREG|jump_out\(23),
	datac => \CONTROLU|PCsrc[1]~0_combout\,
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux6~0_combout\);

-- Location: LCCOMB_X46_Y18_N18
\JUMPMUX|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux6~1_combout\ = (\JUMPMUX|Mux6~0_combout\) # ((!\CONTROLU|PCsrc[1]~0_combout\ & (!\CONTROLU|ALUop[0]~0_combout\ & \ALUCOMP|Mux6~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|PCsrc[1]~0_combout\,
	datab => \CONTROLU|ALUop[0]~0_combout\,
	datac => \JUMPMUX|Mux6~0_combout\,
	datad => \ALUCOMP|Mux6~2_combout\,
	combout => \JUMPMUX|Mux6~1_combout\);

-- Location: LCCOMB_X44_Y19_N26
\JUMPMUX|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux0~0_combout\ = (\CONTROLU|PCsrc[1]~0_combout\ & (\PROGCOUNT|addr_out\(31))) # (!\CONTROLU|PCsrc[1]~0_combout\ & (((\regALU|dt_out\(31) & \CONTROLU|ALUop[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \PROGCOUNT|addr_out\(31),
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \regALU|dt_out\(31),
	datad => \CONTROLU|ALUop[0]~0_combout\,
	combout => \JUMPMUX|Mux0~0_combout\);

-- Location: LCCOMB_X44_Y19_N24
\JUMPMUX|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \JUMPMUX|Mux0~1_combout\ = (\JUMPMUX|Mux0~0_combout\) # ((!\CONTROLU|ALUop[0]~0_combout\ & (!\CONTROLU|PCsrc[1]~0_combout\ & \ALUCOMP|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \CONTROLU|ALUop[0]~0_combout\,
	datab => \CONTROLU|PCsrc[1]~0_combout\,
	datac => \JUMPMUX|Mux0~0_combout\,
	datad => \ALUCOMP|Mux0~2_combout\,
	combout => \JUMPMUX|Mux0~1_combout\);

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(0));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(1));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(2));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(3));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(4));

-- Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(5));

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(6));

-- Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(7));

-- Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(8));

-- Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(9));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(10));

-- Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(11));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(12));

-- Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(13));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(14));

-- Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(15));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(16));

-- Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(17));

-- Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(18));

-- Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(19));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(20));

-- Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(21));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(22));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(23));

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(24));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(25));

-- Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(26));

-- Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(27));

-- Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(28));

-- Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(29));

-- Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(30));

-- Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\DEV1[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \REG7SEG|dt_out\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_DEV1(31));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(0));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(1));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(2));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(3));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(4));

-- Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(5));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(6));

-- Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(7));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(8));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(9));

-- Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(10));

-- Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(11));

-- Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(12));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(13));

-- Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(14));

-- Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(15));

-- Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(16));

-- Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(17));

-- Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(18));

-- Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(19));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(20));

-- Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(21));

-- Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(22));

-- Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(23));

-- Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(24));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(25));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(26));

-- Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(27));

-- Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(28));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(29));

-- Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(30));

-- Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\MEMDATA[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \regB|dt_out\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_MEMDATA(31));

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(0));

-- Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(1));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(2));

-- Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(3));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(4));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(5));

-- Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(6));

-- Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(7));

-- Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(8));

-- Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(9));

-- Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(10));

-- Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(11));

-- Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(12));

-- Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(13));

-- Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(14));

-- Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(15));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(16));

-- Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(17));

-- Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(18));

-- Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(19));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(20));

-- Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(21));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(22));

-- Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(23));

-- Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(24));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(25));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(26));

-- Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(27));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(28));

-- Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(29));

-- Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(30));

-- Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ActDir[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MEM|dataOut\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ActDir(31));

-- Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AREG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|jump_out\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AREG(0));

-- Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AREG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|jump_out\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AREG(1));

-- Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AREG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|jump_out\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AREG(2));

-- Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AREG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|r1_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AREG(3));

-- Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\AREG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|r1_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_AREG(4));

-- Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREG[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|jump_out\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREG(0));

-- Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREG[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|jump_out\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREG(1));

-- Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREG[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|jump_out\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREG(2));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREG[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|jump_out\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREG(3));

-- Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\BREG[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \INSTREG|jump_out\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_BREG(4));

-- Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux31~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(0));

-- Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux30~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(1));

-- Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux29~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(2));

-- Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux28~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(3));

-- Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux27~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(4));

-- Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux26~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(5));

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux25~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(6));

-- Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux24~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(7));

-- Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux23~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(8));

-- Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux22~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(9));

-- Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux21~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(10));

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux20~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(11));

-- Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux19~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(12));

-- Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux18~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(13));

-- Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux17~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(14));

-- Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(15));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux15~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(16));

-- Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux14~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(17));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux13~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(18));

-- Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux12~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(19));

-- Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux11~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(20));

-- Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux10~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(21));

-- Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux9~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(22));

-- Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux8~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(23));

-- Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux7~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(24));

-- Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux6~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(25));

-- Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(26));

-- Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux4~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(27));

-- Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux3~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(28));

-- Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(29));

-- Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(30));

-- Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALOUT[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALUCOMP|Mux0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALOUT(31));

-- Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(0));

-- Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[1]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(1));

-- Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[2]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(2));

-- Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[3]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(3));

-- Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[4]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(4));

-- Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[5]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(5));

-- Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[6]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(6));

-- Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[7]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(7));

-- Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[8]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(8));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[9]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(9));

-- Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[10]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(10));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[11]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(11));

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[12]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(12));

-- Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[13]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(13));

-- Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[14]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(14));

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[15]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(15));

-- Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(16));

-- Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[17]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(17));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(18));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[19]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(19));

-- Location: PIN_T16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[20]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(20));

-- Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[21]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(21));

-- Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[22]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(22));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[23]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(23));

-- Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[24]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(24));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[25]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(25));

-- Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[26]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(26));

-- Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[27]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(27));

-- Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[28]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(28));

-- Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[29]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(29));

-- Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[30]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(30));

-- Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUA[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXA|salida[31]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUA(31));

-- Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux31~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(0));

-- Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(1));

-- Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux29~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(2));

-- Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux28~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(3));

-- Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux27~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(4));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(5));

-- Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux25~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(6));

-- Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(7));

-- Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux23~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(8));

-- Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux22~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(9));

-- Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux21~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(10));

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux20~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(11));

-- Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux19~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(12));

-- Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(13));

-- Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(14));

-- Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux16~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(15));

-- Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(16));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(17));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux13~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(18));

-- Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(19));

-- Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(20));

-- Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux10~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(21));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux9~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(22));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(23));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux7~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(24));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(25));

-- Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(26));

-- Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(27));

-- Location: PIN_R15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(28));

-- Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(29));

-- Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(30));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ALUB[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXB|Mux0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ALUB(31));

-- Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrReg[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXRegDst|salida[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrReg(0));

-- Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrReg[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXRegDst|salida[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrReg(1));

-- Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrReg[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXRegDst|salida[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrReg(2));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrReg[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXRegDst|salida[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrReg(3));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrReg[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXRegDst|salida[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrReg(4));

-- Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(0));

-- Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(1));

-- Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(2));

-- Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(3));

-- Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[4]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(4));

-- Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[5]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(5));

-- Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[6]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(6));

-- Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[7]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(7));

-- Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[8]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(8));

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[9]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(9));

-- Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[10]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(10));

-- Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[11]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(11));

-- Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[12]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(12));

-- Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[13]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(13));

-- Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[14]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(14));

-- Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[15]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(15));

-- Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[16]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(16));

-- Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[17]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(17));

-- Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[18]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(18));

-- Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[19]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(19));

-- Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[20]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(20));

-- Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[21]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(21));

-- Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[22]~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(22));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[23]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(23));

-- Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[24]~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(24));

-- Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[25]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(25));

-- Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[26]~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(26));

-- Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[27]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(27));

-- Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[28]~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(28));

-- Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[29]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(29));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[30]~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(30));

-- Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\wrData[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \MUXMemReg|salida[31]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_wrData(31));

-- Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux31~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(0));

-- Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux30~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(1));

-- Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux29~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(2));

-- Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux28~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(3));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux27~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(4));

-- Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux26~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(5));

-- Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux25~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(6));

-- Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux24~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(7));

-- Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(8));

-- Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux22~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(9));

-- Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux21~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(10));

-- Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(11));

-- Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux19~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(12));

-- Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux18~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(13));

-- Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux17~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(14));

-- Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux16~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(15));

-- Location: PIN_N6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux15~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(16));

-- Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux14~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(17));

-- Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux13~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(18));

-- Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux12~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(19));

-- Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(20));

-- Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(21));

-- Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux9~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(22));

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(23));

-- Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux7~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(24));

-- Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(25));

-- Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(26));

-- Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(27));

-- Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(28));

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(29));

-- Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(30));

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\nextIns[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \JUMPMUX|Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_nextIns(31));

-- Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sts[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \NEWST|CS\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sts(0));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sts[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \NEWST|CS\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sts(1));

-- Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sts[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \NEWST|CS\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sts(2));

-- Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\sts[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \NEWST|CS\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_sts(3));
END structure;


