$date
	Sun Jun 12 00:45:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # decrement $end
$var reg 1 $ increment $end
$var reg 1 % reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
bx !
$end
#5
1"
#6
1%
#10
0"
#15
1"
#16
0%
b0 !
#20
0"
#25
1"
#26
1$
#30
0"
#35
1"
#36
b1 !
#40
0"
#45
1"
#46
b10 !
1#
0$
#50
0"
#55
1"
#56
b1 !
0#
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
#220
0"
#225
1"
#230
0"
#235
1"
#240
0"
#245
1"
#250
0"
#255
1"
