INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.gen/sources_1/ip/COEFF_ROM/sim/COEFF_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COEFF_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.gen/sources_1/ip/DCT_RAM/sim/DCT_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DCT_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.gen/sources_1/ip/f_mult_32/sim/f_mult_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_mult_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.gen/sources_1/ip/f_add_32/sim/f_add_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_add_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.gen/sources_1/ip/f_sub_32/sim/f_sub_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module f_sub_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.gen/sources_1/ip/TEST_DCT_RAM/sim/TEST_DCT_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEST_DCT_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/alu_butterfly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_butterfly
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/alu_const.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_const
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/alu_mac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/dct_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/dct_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/dct_system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_system
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/mux_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/read_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/read_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/read_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/switch_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/testing_dct.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testing_dct
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/wr_dct_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_dct_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/wr_dct_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_dct_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sim_1/new/dct_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dct_tb
