// Seed: 569105742
module module_0 (
    input wire id_0,
    input supply1 module_0,
    output tri1 id_2,
    input tri1 id_3,
    input wire id_4,
    input uwire id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wor id_9,
    output wor id_10,
    output uwire id_11,
    input tri1 id_12,
    input supply1 id_13,
    output wire id_14,
    input wor id_15,
    output wor id_16,
    output supply0 id_17,
    input wor id_18,
    input wor id_19,
    output tri0 id_20,
    output tri1 id_21,
    output tri id_22,
    input wor id_23,
    input tri1 id_24,
    output tri0 id_25,
    input uwire id_26,
    output tri1 id_27,
    input wand id_28,
    output supply1 id_29,
    input tri1 id_30,
    input uwire id_31,
    input supply1 id_32
);
  assign id_29 = 1;
  assign id_20 = id_18;
  wire id_34;
  assign id_29 = id_31;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    output tri0 id_3,
    output tri1 id_4,
    output wire id_5,
    output tri1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    output wand id_9
);
  always @(negedge 1) begin
    wait (1);
  end
  wire id_11;
  assign id_4 = id_2 - 1;
  module_0(
      id_2,
      id_2,
      id_7,
      id_2,
      id_8,
      id_1,
      id_8,
      id_8,
      id_0,
      id_8,
      id_3,
      id_9,
      id_0,
      id_0,
      id_4,
      id_8,
      id_3,
      id_7,
      id_0,
      id_1,
      id_3,
      id_9,
      id_9,
      id_8,
      id_0,
      id_6,
      id_1,
      id_9,
      id_2,
      id_5,
      id_1,
      id_0,
      id_2
  );
endmodule
