

================================================================
== Vivado HLS Report for 'bidirectional_counter_mode_choice'
================================================================
* Date:           Sun Aug 12 16:22:25 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Counter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.547|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.54>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !99"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !103"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %enable), !map !107"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %mode), !map !111"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %counter_out), !map !115"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12* %bidirectional_counter_count_V), !map !119"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([22 x i8]* @p_str4, i32 3, [5 x i8]* @p_str5, [6 x i8]* @p_str6, i32 0, i32 0, i1* %clock) nounwind" [../Proyecto1/Counter/Counter.cpp:42]   --->   Operation 8 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([22 x i8]* @p_str4, i32 0, [7 x i8]* @p_str7, [6 x i8]* @p_str8, i32 0, i32 0, i1* %reset) nounwind" [../Proyecto1/Counter/Counter.cpp:43]   --->   Operation 9 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([22 x i8]* @p_str4, i32 0, [7 x i8]* @p_str7, [7 x i8]* @p_str9, i32 0, i32 0, i1* %enable) nounwind" [../Proyecto1/Counter/Counter.cpp:44]   --->   Operation 10 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([22 x i8]* @p_str4, i32 0, [7 x i8]* @p_str7, [5 x i8]* @p_str10, i32 0, i32 0, i1* %mode) nounwind" [../Proyecto1/Counter/Counter.cpp:45]   --->   Operation 11 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([22 x i8]* @p_str4, i32 1, [13 x i8]* @p_str11, [12 x i8]* @p_str12, i32 0, i32 0, i12* %counter_out) nounwind" [../Proyecto1/Counter/Counter.cpp:46]   --->   Operation 12 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([22 x i8]* @p_str4, i32 0, [12 x i8]* @p_str13) nounwind" [../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 13 'specprocessdef' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str14)" [../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 14 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1) nounwind" [../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 15 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %enable)" [../Proyecto1/Counter/Counter.cpp:42]   --->   Operation 16 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge" [../Proyecto1/Counter/Counter.cpp:42]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %mode)" [../Proyecto1/Counter/Counter.cpp:46]   --->   Operation 18 'read' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %reset)" [../Proyecto1/Counter/Counter.cpp:16->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 19 'read' 'tmp_2' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bidirectional_counte = call i12 @_ssdm_op_Read.ap_auto.i12P(i12* %bidirectional_counter_count_V)" [../Proyecto1/Counter/Counter.cpp:21->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 20 'read' 'bidirectional_counte' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %2, label %6" [../Proyecto1/Counter/Counter.cpp:46]   --->   Operation 21 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %8, label %7" [../Proyecto1/Counter/Counter.cpp:30->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 22 'br' <Predicate = (tmp & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %bidirectional_counter_count_V, i12 0)" [../Proyecto1/Counter/Counter.cpp:31->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 23 'write' <Predicate = (tmp & !tmp_1 & !tmp_2)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i12P(i12* %counter_out, i12 0)" [../Proyecto1/Counter/Counter.cpp:32->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 24 'write' <Predicate = (tmp & !tmp_1 & !tmp_2)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br label %decr_count.exit" [../Proyecto1/Counter/Counter.cpp:34->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 25 'br' <Predicate = (tmp & !tmp_1 & !tmp_2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.54ns)   --->   "%v_V_2 = add i12 %bidirectional_counte, -1" [../Proyecto1/Counter/Counter.cpp:35->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 26 'add' 'v_V_2' <Predicate = (tmp & !tmp_1 & tmp_2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %bidirectional_counter_count_V, i12 %v_V_2)" [../Proyecto1/Counter/Counter.cpp:35->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 27 'write' <Predicate = (tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i12P(i12* %counter_out, i12 %v_V_2)" [../Proyecto1/Counter/Counter.cpp:36->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 28 'write' <Predicate = (tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_2 = call i12 @_ssdm_op_Read.ap_auto.volatile.i12P(i12* %counter_out)" [../Proyecto1/Counter/Counter.cpp:37->../Proyecto1/Counter/Counter.cpp:49]   --->   Operation 29 'read' 'empty_2' <Predicate = (tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br label %decr_count.exit"   --->   Operation 30 'br' <Predicate = (tmp & !tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br label %9"   --->   Operation 31 'br' <Predicate = (tmp & !tmp_1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %4, label %3" [../Proyecto1/Counter/Counter.cpp:16->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 32 'br' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %bidirectional_counter_count_V, i12 0)" [../Proyecto1/Counter/Counter.cpp:17->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 33 'write' <Predicate = (tmp & tmp_1 & !tmp_2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i12P(i12* %counter_out, i12 0)" [../Proyecto1/Counter/Counter.cpp:18->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 34 'write' <Predicate = (tmp & tmp_1 & !tmp_2)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br label %incr_count.exit" [../Proyecto1/Counter/Counter.cpp:20->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 35 'br' <Predicate = (tmp & tmp_1 & !tmp_2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %enable)" [../Proyecto1/Counter/Counter.cpp:20->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 36 'read' 'tmp_4' <Predicate = (tmp & tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %5, label %._crit_edge.i" [../Proyecto1/Counter/Counter.cpp:20->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 37 'br' <Predicate = (tmp & tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.54ns)   --->   "%v_V = add i12 %bidirectional_counte, 1" [../Proyecto1/Counter/Counter.cpp:21->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 38 'add' 'v_V' <Predicate = (tmp & tmp_1 & tmp_2 & tmp_4)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i12P(i12* %bidirectional_counter_count_V, i12 %v_V)" [../Proyecto1/Counter/Counter.cpp:21->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 39 'write' <Predicate = (tmp & tmp_1 & tmp_2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i12P(i12* %counter_out, i12 %v_V)" [../Proyecto1/Counter/Counter.cpp:22->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 40 'write' <Predicate = (tmp & tmp_1 & tmp_2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty = call i12 @_ssdm_op_Read.ap_auto.volatile.i12P(i12* %counter_out)" [../Proyecto1/Counter/Counter.cpp:23->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 41 'read' 'empty' <Predicate = (tmp & tmp_1 & tmp_2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [../Proyecto1/Counter/Counter.cpp:24->../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 42 'br' <Predicate = (tmp & tmp_1 & tmp_2 & tmp_4)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "br label %incr_count.exit"   --->   Operation 43 'br' <Predicate = (tmp & tmp_1 & tmp_2)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "br label %9" [../Proyecto1/Counter/Counter.cpp:48]   --->   Operation 44 'br' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str14, i32 %tmp_3)" [../Proyecto1/Counter/Counter.cpp:50]   --->   Operation 45 'specregionend' 'empty_3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br label %._crit_edge" [../Proyecto1/Counter/Counter.cpp:50]   --->   Operation 46 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str14, i32 %tmp_3)" [../Proyecto1/Counter/Counter.cpp:47]   --->   Operation 47 'specregionend' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [../Proyecto1/Counter/Counter.cpp:50]   --->   Operation 48 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clock]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ enable]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ counter_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bidirectional_counter_count_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2           (specbitsmap    ) [ 00]
StgValue_3           (specbitsmap    ) [ 00]
StgValue_4           (specbitsmap    ) [ 00]
StgValue_5           (specbitsmap    ) [ 00]
StgValue_6           (specbitsmap    ) [ 00]
StgValue_7           (specbitsmap    ) [ 00]
StgValue_8           (specport       ) [ 00]
StgValue_9           (specport       ) [ 00]
StgValue_10          (specport       ) [ 00]
StgValue_11          (specport       ) [ 00]
StgValue_12          (specport       ) [ 00]
StgValue_13          (specprocessdef ) [ 00]
tmp_3                (specregionbegin) [ 00]
StgValue_15          (specprotocol   ) [ 00]
tmp                  (read           ) [ 01]
StgValue_17          (br             ) [ 00]
tmp_1                (read           ) [ 01]
tmp_2                (read           ) [ 01]
bidirectional_counte (read           ) [ 00]
StgValue_21          (br             ) [ 00]
StgValue_22          (br             ) [ 00]
StgValue_23          (write          ) [ 00]
StgValue_24          (write          ) [ 00]
StgValue_25          (br             ) [ 00]
v_V_2                (add            ) [ 00]
StgValue_27          (write          ) [ 00]
StgValue_28          (write          ) [ 00]
empty_2              (read           ) [ 00]
StgValue_30          (br             ) [ 00]
StgValue_31          (br             ) [ 00]
StgValue_32          (br             ) [ 00]
StgValue_33          (write          ) [ 00]
StgValue_34          (write          ) [ 00]
StgValue_35          (br             ) [ 00]
tmp_4                (read           ) [ 01]
StgValue_37          (br             ) [ 00]
v_V                  (add            ) [ 00]
StgValue_39          (write          ) [ 00]
StgValue_40          (write          ) [ 00]
empty                (read           ) [ 00]
StgValue_42          (br             ) [ 00]
StgValue_43          (br             ) [ 00]
StgValue_44          (br             ) [ 00]
empty_3              (specregionend  ) [ 00]
StgValue_46          (br             ) [ 00]
empty_4              (specregionend  ) [ 00]
StgValue_48          (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clock">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="enable">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enable"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mode">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="counter_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bidirectional_counter_count_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bidirectional_counter_count_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i12P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i12P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="grp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 tmp_4/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_1_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_2_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="bidirectional_counte_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="12" slack="0"/>
<pin id="88" dir="0" index="1" bw="12" slack="0"/>
<pin id="89" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bidirectional_counte/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="12" slack="0"/>
<pin id="95" dir="0" index="2" bw="12" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_23/1 StgValue_27/1 StgValue_33/1 StgValue_39/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="12" slack="0"/>
<pin id="103" dir="0" index="2" bw="12" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_24/1 StgValue_28/1 StgValue_34/1 StgValue_40/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="12" slack="0"/>
<pin id="110" dir="0" index="1" bw="12" slack="0"/>
<pin id="111" dir="1" index="2" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_2/1 empty/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="v_V_2_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_V_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="v_V_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="12" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_V/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="50" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="50" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="50" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="54" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="56" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="105"><net_src comp="58" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="56" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="112"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="86" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="60" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="114" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="121"><net_src comp="114" pin="2"/><net_sink comp="100" pin=2"/></net>

<net id="126"><net_src comp="86" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="64" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="122" pin="2"/><net_sink comp="92" pin=2"/></net>

<net id="129"><net_src comp="122" pin="2"/><net_sink comp="100" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: counter_out | {1 }
	Port: bidirectional_counter_count_V | {1 }
 - Input state : 
	Port: bidirectional_counter::mode_choice : reset | {1 }
	Port: bidirectional_counter::mode_choice : enable | {1 }
	Port: bidirectional_counter::mode_choice : mode | {1 }
	Port: bidirectional_counter::mode_choice : counter_out | {1 }
	Port: bidirectional_counter::mode_choice : bidirectional_counter_count_V | {1 }
  - Chain level:
	State 1
		StgValue_27 : 1
		StgValue_28 : 1
		StgValue_39 : 1
		StgValue_40 : 1
		empty_3 : 1
		empty_4 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |           v_V_2_fu_114          |    0    |    12   |
|          |            v_V_fu_122           |    0    |    12   |
|----------|---------------------------------|---------|---------|
|          |          grp_read_fu_68         |    0    |    0    |
|          |         tmp_1_read_fu_74        |    0    |    0    |
|   read   |         tmp_2_read_fu_80        |    0    |    0    |
|          | bidirectional_counte_read_fu_86 |    0    |    0    |
|          |         grp_read_fu_108         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |         grp_write_fu_92         |    0    |    0    |
|          |         grp_write_fu_100        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    24   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_92 |  p2  |   3  |  12  |   36   ||    15   |
| grp_write_fu_100 |  p2  |   3  |  12  |   36   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   72   ||  3.6295 ||    30   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   30   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |    0   |   54   |
+-----------+--------+--------+--------+
