# Reading pref.tcl
# do sum4bcc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/JB/U/15S/6.\ Digital\ Electronic\ I/Laboratory/GitHub/lab00-jlbegambrer/src {E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/sum1bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:40:54 on Sep 30,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src" E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/sum1bcc.v 
# -- Compiling module sum1bcc
# 
# Top level modules:
# 	sum1bcc
# End time: 08:40:54 on Sep 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/JB/U/15S/6.\ Digital\ Electronic\ I/Laboratory/GitHub/lab00-jlbegambrer/src {E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/sum4bcc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 08:40:55 on Sep 30,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src" E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/sum4bcc.v 
# -- Compiling module sum4bcc
# 
# Top level modules:
# 	sum4bcc
# End time: 08:40:55 on Sep 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.sum4bcc
# vsim work.sum4bcc 
# Start time: 08:41:02 on Sep 30,2020
# Loading work.sum4bcc
# Loading work.sum1bcc
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Ci'. The port definition is at: E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/sum1bcc.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sum4bcc/s0 File: E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/sum4bcc.v Line: 9
vsim work.sum4bcc
# End time: 08:41:12 on Sep 30,2020, Elapsed time: 0:00:10
# Errors: 0, Warnings: 1
# vsim work.sum4bcc 
# Start time: 08:41:12 on Sep 30,2020
# Loading work.sum4bcc
# Loading work.sum1bcc
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'Ci'. The port definition is at: E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/sum1bcc.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /sum4bcc/s0 File: E:/JB/U/15S/6. Digital Electronic I/Laboratory/GitHub/lab00-jlbegambrer/src/sum4bcc.v Line: 9
add wave -position insertpoint  \
sim:/sum4bcc/xi \
sim:/sum4bcc/yi \
sim:/sum4bcc/co \
sim:/sum4bcc/zi
force -freeze {sim:/sum4bcc/xi[3]} 1 0, 0 {50 ps} -r 100
force -freeze {sim:/sum4bcc/xi[2]} 1 0, 0 {100 ps} -r 200
force -freeze {sim:/sum4bcc/xi[1]} 1 0, 0 {150 ps} -r 300
force -freeze {sim:/sum4bcc/xi[0]} 1 0, 0 {250 ps} -r 500
run
run
add wave -position insertpoint  \
sim:/sum4bcc/c1
add wave -position insertpoint  \
sim:/sum4bcc/c3
add wave -position insertpoint  \
sim:/sum4bcc/c2
