<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>fswiatek</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>mb_test_hi_speed_sampler_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>hi_speed_sampler</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="hi_speed_sampler"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">6</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.ADDR_WIDTH">5</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.NUM_READ_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.NUM_WRITE_OUTSTANDING">2</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.CLK_DOMAIN">mb_test_clk_wiz_1_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.NUM_READ_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.NUM_WRITE_THREADS">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>hi_speed_sampler_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>hi_speed_sampler_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>hi_speed_sampler_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER_CLK.ASSOCIATED_BUSIF">hi_speed_sampler</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER_CLK.ASSOCIATED_RESET">hi_speed_sampler_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER_CLK.CLK_DOMAIN">mb_test_clk_wiz_1_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>hi_speed_sampler</spirit:name>
      <spirit:addressBlock>
        <spirit:name>hi_speed_sampler_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.HI_SPEED_SAMPLER.HI_SPEED_SAMPLER_REG.OFFSET_BASE_PARAM">C_hi_speed_sampler_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.HI_SPEED_SAMPLER.HI_SPEED_SAMPLER_REG.OFFSET_HIGH_PARAM">C_hi_speed_sampler_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>hi_speed_sampler_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Aug 25 15:39:16 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ee1a13b7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ee1a13b7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>mb_test_hi_speed_sampler_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Aug 25 15:39:16 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ee1a13b7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>hi_speed_sampler_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Aug 25 15:39:16 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b18c20d8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>mb_test_hi_speed_sampler_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Aug 25 15:39:16 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b18c20d8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Aug 25 15:42:21 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:ee1a13b7</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>hi_speed_sampler_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_hi_speed_sampler_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_hi_speed_sampler_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_hi_speed_sampler_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_hi_speed_sampler_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_hi_speed_sampler_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>input_external_data_bus</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.input_data_width&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>hi_speed_sampler_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_hi_speed_sampler_DATA_WIDTH</spirit:name>
        <spirit:displayName>C hi speed sampler DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_hi_speed_sampler_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_hi_speed_sampler_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C hi speed sampler ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_hi_speed_sampler_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>input_data_width</spirit:name>
        <spirit:displayName>Input Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.input_data_width">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/edit_hi_speed_sampler_v1_0.srcs/sources_1/imports/sources_1/new/bram.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1690/hdl/hi_speed_sampler_v1_0_hi_speed_sampler.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/edit_hi_speed_sampler_v1_0.srcs/sources_1/imports/sources_1/new/logic_analyzer.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/edit_hi_speed_sampler_v1_0.srcs/sources_1/imports/sources_1/imports/logic_analyzer_sampler/prescaler.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/edit_hi_speed_sampler_v1_0.srcs/sources_1/imports/sources_1/new/sampler.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1690/hdl/hi_speed_sampler_v1_0.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/mb_test_hi_speed_sampler_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/edit_hi_speed_sampler_v1_0.srcs/sources_1/imports/sources_1/new/bram.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1690/hdl/hi_speed_sampler_v1_0_hi_speed_sampler.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/edit_hi_speed_sampler_v1_0.srcs/sources_1/imports/sources_1/new/logic_analyzer.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/edit_hi_speed_sampler_v1_0.srcs/sources_1/imports/sources_1/imports/logic_analyzer_sampler/prescaler.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/edit_hi_speed_sampler_v1_0.srcs/sources_1/imports/sources_1/new/sampler.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/1690/hdl/hi_speed_sampler_v1_0.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/mb_test_hi_speed_sampler_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>mb_test_hi_speed_sampler_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>mb_test_hi_speed_sampler_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>mb_test_hi_speed_sampler_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>mb_test_hi_speed_sampler_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>mb_test_hi_speed_sampler_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>hi_speed sample, hold, and store to buffer peripheral</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_hi_speed_sampler_DATA_WIDTH</spirit:name>
      <spirit:displayName>C hi speed sampler DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_hi_speed_sampler_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_hi_speed_sampler_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_hi_speed_sampler_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C hi speed sampler ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_hi_speed_sampler_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_hi_speed_sampler_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_hi_speed_sampler_BASEADDR</spirit:name>
      <spirit:displayName>C hi speed sampler BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_hi_speed_sampler_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_hi_speed_sampler_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_hi_speed_sampler_HIGHADDR</spirit:name>
      <spirit:displayName>C hi speed sampler HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_hi_speed_sampler_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_hi_speed_sampler_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">mb_test_hi_speed_sampler_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>input_data_width</spirit:name>
      <spirit:displayName>Input Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.input_data_width">32</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>hi_speed_sampler_v1.0</xilinx:displayName>
      <xilinx:coreRevision>5</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b89abb6_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61419c1a_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31f9df0a_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aaacc0f_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e0fa268_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791704a1_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7faca7cc_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30154ad6_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4570242b_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4c7efc_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76bfef6c_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf4f513_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4528f021_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b8bfdd_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38186553_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e65cddf_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6702d6a1_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@203309b9_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2a289_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20b74e91_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ae8549e_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32196f17_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58686a7b_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb1ec69_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@318ecb1e_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@640004bd_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e3481e_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53df4723_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2aedd4_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229e813c_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a7d47d_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee80c82_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25eff0fa_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f127a7_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69b6a696_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67565912_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1db88f09_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32bb57e9_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e0e31c_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@609b53d9_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ca80b5_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@730c6b63_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77cb191b_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f84e6f6_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c3e3e4d_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4a1b37_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a93620_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b5b88c_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13233b6c_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@98a4960_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea31684_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@911ad6a_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f3d37c_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b1e3bf_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bd7d194_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc6a7b1_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c2b1dc5_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17456d9b_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd07cad_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70bbebbb_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d2c874_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dec277c_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4866e4bd_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@109231db_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@171ae277_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f383228_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419c3ab8_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40d072d2_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@286c5bf1_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b16f5e_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33af19fa_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1939a058_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19271644_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a51a02_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44c387a6_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c1464fa_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fdca2c_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65680768_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d89a41a_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76dc681d_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d90cbc0_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af035dc_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db6d029_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6120a200_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0fd1a_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@143b8ea1_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102e6f8a_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4d3a1a_ARCHIVE_LOCATION">d:/sem_I/SDUP/ip_repo/hi_speed_sampler/hi_speed_sampler_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.MAX_BURST_LENGTH" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.NUM_READ_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.NUM_WRITE_OUTSTANDING" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER_CLK.FREQ_HZ" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.HI_SPEED_SAMPLER_CLK.PHASE" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a79f11c7"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="29640e6a"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="04b4d9c7"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="21e8fdbc"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="b06f73f6"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4e7cbb3c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
