

================================================================
== Vitis HLS Report for 'lzBooster_255_16384_64_Pipeline_lz_booster'
================================================================
* Date:           Sat Nov  1 14:11:35 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  6.945 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_booster  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    422|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    197|    -|
|Register         |        -|    -|     390|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|     390|    651|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+--------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory   |                               Module                               | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------+--------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |local_mem_U  |lzBooster_255_16384_64_Pipeline_lz_booster_local_mem_RAM_AUTO_1R1W  |        8|  0|   0|    0|  16384|    8|     1|       131072|
    +-------------+--------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total        |                                                                    |        8|  0|   0|    0|  16384|    8|     1|       131072|
    +-------------+--------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |i_5_fu_250_p2                          |         +|   0|  0|  39|          32|           1|
    |match_len_3_fu_489_p2                  |         +|   0|  0|  39|          32|           1|
    |match_loc_4_fu_495_p2                  |         +|   0|  0|  39|          32|           1|
    |skip_len_5_fu_325_p2                   |         +|   0|  0|  23|          16|           2|
    |skip_len_6_fu_397_p2                   |         +|   0|  0|  15|           8|           2|
    |match_loc_5_fu_373_p2                  |         -|   0|  0|  39|          32|          32|
    |outValue_1_fu_509_p4                   |      1003|   0|  0|   2|          32|           8|
    |and_ln591_1_fu_364_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln591_fu_358_p2                    |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0                           |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_274                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_543                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0      |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0      |       and|   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter3_stage0      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op101_load_state3         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op107_load_state4         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op109_load_state4         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op112_write_state4        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op114_load_state4         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op51_load_state3          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op67_load_state3          |       and|   0|  0|   2|           1|           1|
    |boostFlag_fu_295_p2                    |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln573_fu_244_p2                   |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln589_fu_319_p2                   |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln591_1_fu_353_p2                 |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln591_fu_347_p2                   |      icmp|   0|  0|  39|          32|           8|
    |icmp_ln601_fu_387_p2                   |      icmp|   0|  0|  15|           8|           1|
    |outFlag_fu_382_p2                      |      icmp|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001_grp1         |        or|   0|  0|   2|           1|           1|
    |skip_len_7_fu_402_p3                   |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 422|         334|         120|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                 |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_196_p10         |   9|          2|    8|         16|
    |ap_phi_mux_matchFlag_426_phi_fu_176_p4  |  14|          3|    1|          3|
    |ap_phi_mux_skip_len_424_phi_fu_186_p4   |  14|          3|    8|         24|
    |ap_sig_allocacmp_i_4                    |   9|          2|   32|         64|
    |ap_sig_allocacmp_match_ch_load          |   9|          2|    8|         16|
    |bestMatchStream_blk_n                   |   9|          2|    1|          2|
    |boosterStream_blk_n                     |   9|          2|    1|          2|
    |i_fu_86                                 |   9|          2|   32|         64|
    |local_mem_address1_local                |  20|          4|   14|         56|
    |matchFlag_fu_94                         |  20|          4|    1|          4|
    |match_len_fu_98                         |  14|          3|   32|         96|
    |match_loc_fu_102                        |  14|          3|   32|         96|
    |outValue_fu_90                          |   9|          2|   32|         64|
    |skip_len_fu_78                          |  20|          4|   16|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 197|         42|  220|        575|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln591_1_reg_672               |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |boostFlag_reg_656                 |   1|   0|    1|          0|
    |i_4_reg_622                       |  32|   0|   32|          0|
    |i_4_reg_622_pp0_iter1_reg         |  32|   0|   32|          0|
    |i_fu_86                           |  32|   0|   32|          0|
    |icmp_ln573_reg_629                |   1|   0|    1|          0|
    |icmp_ln589_reg_663                |   1|   0|    1|          0|
    |icmp_ln601_reg_680                |   1|   0|    1|          0|
    |matchFlag_fu_94                   |   1|   0|    1|          0|
    |match_ch_fu_82                    |   8|   0|    8|          0|
    |match_len_fu_98                   |  32|   0|   32|          0|
    |match_loc_fu_102                  |  32|   0|   32|          0|
    |outFlag_reg_676                   |   1|   0|    1|          0|
    |outValue_2_reg_633                |  32|   0|   32|          0|
    |outValue_fu_90                    |  32|   0|   32|          0|
    |outValue_load_reg_689             |  32|   0|   32|          0|
    |skip_len_fu_78                    |  16|   0|   16|          0|
    |tCh_reg_640                       |   8|   0|    8|          0|
    |tLen_reg_645                      |   8|   0|    8|          0|
    |tOffset_reg_651                   |  16|   0|   16|          0|
    |icmp_ln573_reg_629                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 390|  32|  327|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>_Pipeline_lz_booster|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>_Pipeline_lz_booster|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>_Pipeline_lz_booster|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>_Pipeline_lz_booster|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>_Pipeline_lz_booster|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  lzBooster<255, 16384, 64>_Pipeline_lz_booster|  return value|
|bestMatchStream_dout            |   in|   32|     ap_fifo|                                bestMatchStream|       pointer|
|bestMatchStream_empty_n         |   in|    1|     ap_fifo|                                bestMatchStream|       pointer|
|bestMatchStream_read            |  out|    1|     ap_fifo|                                bestMatchStream|       pointer|
|bestMatchStream_num_data_valid  |   in|    4|     ap_fifo|                                bestMatchStream|       pointer|
|bestMatchStream_fifo_cap        |   in|    4|     ap_fifo|                                bestMatchStream|       pointer|
|boosterStream_din               |  out|   32|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_full_n            |   in|    1|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_write             |  out|    1|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_num_data_valid    |   in|   32|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_fifo_cap          |   in|   32|     ap_fifo|                                  boosterStream|       pointer|
|sub                             |   in|   32|     ap_none|                                            sub|        scalar|
|outValue_out                    |  out|   32|      ap_vld|                                   outValue_out|       pointer|
|outValue_out_ap_vld             |  out|    1|      ap_vld|                                   outValue_out|       pointer|
+--------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%skip_len = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:569]   --->   Operation 7 'alloca' 'skip_len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%match_ch = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:585]   --->   Operation 8 'alloca' 'match_ch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:573]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%outValue = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:564]   --->   Operation 10 'alloca' 'outValue' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%matchFlag = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:566]   --->   Operation 11 'alloca' 'matchFlag' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%match_len = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:563]   --->   Operation 12 'alloca' 'match_len' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%match_loc = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:562]   --->   Operation 13 'alloca' 'match_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 17 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%local_mem = alloca i64 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:561]   --->   Operation 18 'alloca' 'local_mem' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_1 : Operation 19 [1/1] (1.70ns)   --->   "%store_ln562 = store i32 0, i32 %match_loc" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:562]   --->   Operation 19 'store' 'store_ln562' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 20 [1/1] (1.70ns)   --->   "%store_ln563 = store i32 0, i32 %match_len" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:563]   --->   Operation 20 'store' 'store_ln563' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 21 [1/1] (1.82ns)   --->   "%store_ln566 = store i1 0, i1 %matchFlag" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:566]   --->   Operation 21 'store' 'store_ln566' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln573 = store i32 0, i32 %i" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:573]   --->   Operation 22 'store' 'store_ln573' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.82ns)   --->   "%store_ln569 = store i16 0, i16 %skip_len" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:569]   --->   Operation 23 'store' 'store_ln569' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln573 = br void %for.body" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:573]   --->   Operation 24 'br' 'br_ln573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_4 = load i32 %i" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:573]   --->   Operation 25 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.55ns)   --->   "%icmp_ln573 = icmp_eq  i32 %i_4, i32 %sub_read" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:573]   --->   Operation 26 'icmp' 'icmp_ln573' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.55ns)   --->   "%i_5 = add i32 %i_4, i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:573]   --->   Operation 27 'add' 'i_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln573 = br i1 %icmp_ln573, void %for.body.split, void %for.end.loopexit.exitStub" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:573]   --->   Operation 28 'br' 'br_ln573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln573 = store i32 %i_5, i32 %i" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:573]   --->   Operation 29 'store' 'store_ln573' <Predicate = (!icmp_ln573)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.80>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln573_1 = trunc i32 %i_4" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:573]   --->   Operation 30 'trunc' 'trunc_ln573_1' <Predicate = (!icmp_ln573)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] ( I:3.54ns O:3.54ns )   --->   "%outValue_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bestMatchStream" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:576]   --->   Operation 31 'read' 'outValue_2' <Predicate = (!icmp_ln573)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tCh = trunc i32 %outValue_2" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:577]   --->   Operation 32 'trunc' 'tCh' <Predicate = (!icmp_ln573)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tLen = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %outValue_2, i32 8" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:578]   --->   Operation 33 'partselect' 'tLen' <Predicate = (!icmp_ln573)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tOffset = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %outValue_2, i32 16" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:579]   --->   Operation 34 'partselect' 'tOffset' <Predicate = (!icmp_ln573)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %outValue_2, i32 30, i32 31" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:580]   --->   Operation 35 'partselect' 'tmp' <Predicate = (!icmp_ln573)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.56ns)   --->   "%boostFlag = icmp_eq  i2 %tmp, i2 0" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:580]   --->   Operation 36 'icmp' 'boostFlag' <Predicate = (!icmp_ln573)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln586 = zext i14 %trunc_ln573_1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:586]   --->   Operation 37 'zext' 'zext_ln586' <Predicate = (!icmp_ln573)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%local_mem_addr = getelementptr i8 %local_mem, i64 0, i64 %zext_ln586" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:586]   --->   Operation 38 'getelementptr' 'local_mem_addr' <Predicate = (!icmp_ln573)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln586 = store i8 %tCh, i14 %local_mem_addr" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:586]   --->   Operation 39 'store' 'store_ln586' <Predicate = (!icmp_ln573)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>

State 3 <SV = 2> <Delay = 6.94>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%skip_len_4 = load i16 %skip_len" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:590]   --->   Operation 40 'load' 'skip_len_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%match_len_2 = load i32 %match_len" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:592]   --->   Operation 41 'load' 'match_len_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%match_loc_3 = load i32 %match_loc" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:573]   --->   Operation 42 'load' 'match_loc_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln573 = trunc i32 %match_loc_3" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:573]   --->   Operation 43 'trunc' 'trunc_ln573' <Predicate = (!icmp_ln573)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln574 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:574]   --->   Operation 44 'specpipeline' 'specpipeline_ln574' <Predicate = (!icmp_ln573)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln573 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:573]   --->   Operation 45 'specloopname' 'specloopname_ln573' <Predicate = (!icmp_ln573)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.07ns)   --->   "%icmp_ln589 = icmp_eq  i16 %skip_len_4, i16 0" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:589]   --->   Operation 46 'icmp' 'icmp_ln589' <Predicate = (!icmp_ln573)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln589 = br i1 %icmp_ln589, void %if.then15, void %if.else16" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:589]   --->   Operation 47 'br' 'br_ln589' <Predicate = (!icmp_ln573)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.07ns)   --->   "%skip_len_5 = add i16 %skip_len_4, i16 65535" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:590]   --->   Operation 48 'add' 'skip_len_5' <Predicate = (!icmp_ln573 & !icmp_ln589)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln613 = zext i14 %trunc_ln573" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 49 'zext' 'zext_ln613' <Predicate = (!icmp_ln573 & !icmp_ln589)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%local_mem_addr_1 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln613" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 50 'getelementptr' 'local_mem_addr_1' <Predicate = (!icmp_ln573 & !icmp_ln589)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%local_mem_load = load i14 %local_mem_addr_1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 51 'load' 'local_mem_load' <Predicate = (!icmp_ln573 & !icmp_ln589)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 52 [1/1] (1.82ns)   --->   "%store_ln569 = store i16 %skip_len_5, i16 %skip_len" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:569]   --->   Operation 52 'store' 'store_ln569' <Predicate = (!icmp_ln573 & !icmp_ln589)> <Delay = 1.82>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%match_ch_load = load i8 %match_ch" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:591]   --->   Operation 53 'load' 'match_ch_load' <Predicate = (!icmp_ln573 & icmp_ln589)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%matchFlag_load = load i1 %matchFlag" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:591]   --->   Operation 54 'load' 'matchFlag_load' <Predicate = (!icmp_ln573 & icmp_ln589)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.55ns)   --->   "%icmp_ln591 = icmp_ult  i32 %match_len_2, i32 255" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:591]   --->   Operation 55 'icmp' 'icmp_ln591' <Predicate = (!icmp_ln573 & icmp_ln589)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.91ns)   --->   "%icmp_ln591_1 = icmp_eq  i8 %tCh, i8 %match_ch_load" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:591]   --->   Operation 56 'icmp' 'icmp_ln591_1' <Predicate = (!icmp_ln573 & icmp_ln589)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln591_1)   --->   "%and_ln591 = and i1 %icmp_ln591_1, i1 %icmp_ln591" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:591]   --->   Operation 57 'and' 'and_ln591' <Predicate = (!icmp_ln573 & icmp_ln589)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln591_1 = and i1 %and_ln591, i1 %matchFlag_load" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:591]   --->   Operation 58 'and' 'and_ln591_1' <Predicate = (!icmp_ln573 & icmp_ln589)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln591 = br i1 %and_ln591_1, void %if.else26, void %if.then22" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:591]   --->   Operation 59 'br' 'br_ln591' <Predicate = (!icmp_ln573 & icmp_ln589)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln597 = zext i16 %tOffset" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:597]   --->   Operation 60 'zext' 'zext_ln597' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (2.55ns)   --->   "%match_loc_5 = sub i32 %i_4, i32 %zext_ln597" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:597]   --->   Operation 61 'sub' 'match_loc_5' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln562_1 = trunc i32 %match_loc_5" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:562]   --->   Operation 62 'trunc' 'trunc_ln562_1' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.55ns)   --->   "%outFlag = icmp_ne  i32 %i_4, i32 0" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:598]   --->   Operation 63 'icmp' 'outFlag' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (1.91ns)   --->   "%icmp_ln601 = icmp_eq  i8 %tLen, i8 0" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:601]   --->   Operation 64 'icmp' 'icmp_ln601' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln613_2 = zext i14 %trunc_ln562_1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 65 'zext' 'zext_ln613_2' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%local_mem_addr_3 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln613_2" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 66 'getelementptr' 'local_mem_addr_3' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1)> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (3.25ns)   --->   "%nextMatchCh = load i14 %local_mem_addr_3" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 67 'load' 'nextMatchCh' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln601 = br i1 %icmp_ln601, void %if.then33, void %if.end43" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:601]   --->   Operation 68 'br' 'br_ln601' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.91ns)   --->   "%skip_len_6 = add i8 %tLen, i8 255" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:607]   --->   Operation 69 'add' 'skip_len_6' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & !icmp_ln601 & !boostFlag)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (1.24ns)   --->   "%skip_len_7 = select i1 %boostFlag, i8 0, i8 %skip_len_6" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:602]   --->   Operation 70 'select' 'skip_len_7' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & !icmp_ln601)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln566 = zext i8 %skip_len_7" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:566]   --->   Operation 71 'zext' 'zext_ln566' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & !icmp_ln601)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.58ns)   --->   "%br_ln614 = br i1 %outFlag, void %if.then33.for.inc_crit_edge, void %if.then47" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:614]   --->   Operation 72 'br' 'br_ln614' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & !icmp_ln601)> <Delay = 1.58>
ST_3 : Operation 73 [1/1] (1.70ns)   --->   "%store_ln562 = store i32 %match_loc_5, i32 %match_loc" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:562]   --->   Operation 73 'store' 'store_ln562' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & !icmp_ln601 & !outFlag)> <Delay = 1.70>
ST_3 : Operation 74 [1/1] (1.70ns)   --->   "%store_ln563 = store i32 1, i32 %match_len" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:563]   --->   Operation 74 'store' 'store_ln563' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & !icmp_ln601 & !outFlag)> <Delay = 1.70>
ST_3 : Operation 75 [1/1] (1.82ns)   --->   "%store_ln566 = store i1 %boostFlag, i1 %matchFlag" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:566]   --->   Operation 75 'store' 'store_ln566' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & !icmp_ln601 & !outFlag)> <Delay = 1.82>
ST_3 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln564 = store i32 %outValue_2, i32 %outValue" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:564]   --->   Operation 76 'store' 'store_ln564' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & !icmp_ln601 & !outFlag)> <Delay = 1.58>
ST_3 : Operation 77 [1/1] (1.82ns)   --->   "%store_ln569 = store i16 %zext_ln566, i16 %skip_len" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:569]   --->   Operation 77 'store' 'store_ln569' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & !icmp_ln601 & !outFlag)> <Delay = 1.82>
ST_3 : Operation 78 [1/1] (1.58ns)   --->   "%br_ln614 = br i1 %outFlag, void %if.end43.for.inc_crit_edge, void %if.then47" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:614]   --->   Operation 78 'br' 'br_ln614' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & icmp_ln601)> <Delay = 1.58>
ST_3 : Operation 79 [1/1] (1.70ns)   --->   "%store_ln562 = store i32 %match_loc_5, i32 %match_loc" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:562]   --->   Operation 79 'store' 'store_ln562' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & icmp_ln601 & !outFlag)> <Delay = 1.70>
ST_3 : Operation 80 [1/1] (1.70ns)   --->   "%store_ln563 = store i32 1, i32 %match_len" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:563]   --->   Operation 80 'store' 'store_ln563' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & icmp_ln601 & !outFlag)> <Delay = 1.70>
ST_3 : Operation 81 [1/1] (1.82ns)   --->   "%store_ln566 = store i1 0, i1 %matchFlag" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:566]   --->   Operation 81 'store' 'store_ln566' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & icmp_ln601 & !outFlag)> <Delay = 1.82>
ST_3 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln564 = store i32 %outValue_2, i32 %outValue" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:564]   --->   Operation 82 'store' 'store_ln564' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & icmp_ln601 & !outFlag)> <Delay = 1.58>
ST_3 : Operation 83 [1/1] (1.82ns)   --->   "%store_ln569 = store i16 0, i16 %skip_len" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:569]   --->   Operation 83 'store' 'store_ln569' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & icmp_ln601 & !outFlag)> <Delay = 1.82>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%matchFlag_426 = phi i1 %boostFlag, void %if.then33, i1 0, void %if.end43"   --->   Operation 84 'phi' 'matchFlag_426' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & outFlag)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%skip_len_424 = phi i8 %skip_len_7, void %if.then33, i8 0, void %if.end43"   --->   Operation 85 'phi' 'skip_len_424' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & outFlag)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%outValue_load = load i32 %outValue" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:614]   --->   Operation 86 'load' 'outValue_load' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & outFlag)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln614 = zext i8 %skip_len_424" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:614]   --->   Operation 87 'zext' 'zext_ln614' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & outFlag)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.70ns)   --->   "%store_ln562 = store i32 %match_loc_5, i32 %match_loc" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:562]   --->   Operation 88 'store' 'store_ln562' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & outFlag)> <Delay = 1.70>
ST_3 : Operation 89 [1/1] (1.70ns)   --->   "%store_ln563 = store i32 1, i32 %match_len" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:563]   --->   Operation 89 'store' 'store_ln563' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & outFlag)> <Delay = 1.70>
ST_3 : Operation 90 [1/1] (1.82ns)   --->   "%store_ln566 = store i1 %matchFlag_426, i1 %matchFlag" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:566]   --->   Operation 90 'store' 'store_ln566' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & outFlag)> <Delay = 1.82>
ST_3 : Operation 91 [1/1] (1.58ns)   --->   "%store_ln564 = store i32 %outValue_2, i32 %outValue" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:564]   --->   Operation 91 'store' 'store_ln564' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & outFlag)> <Delay = 1.58>
ST_3 : Operation 92 [1/1] (1.82ns)   --->   "%store_ln569 = store i16 %zext_ln614, i16 %skip_len" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:569]   --->   Operation 92 'store' 'store_ln569' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & outFlag)> <Delay = 1.82>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%outValue_load_2 = load i32 %outValue" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:594]   --->   Operation 93 'load' 'outValue_load_2' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (2.55ns)   --->   "%match_len_3 = add i32 %match_len_2, i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:592]   --->   Operation 94 'add' 'match_len_3' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (2.55ns)   --->   "%match_loc_4 = add i32 %match_loc_3, i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:593]   --->   Operation 95 'add' 'match_loc_4' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln562 = trunc i32 %match_loc_4" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:562]   --->   Operation 96 'trunc' 'trunc_ln562' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln594 = trunc i32 %match_len_3" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:594]   --->   Operation 97 'trunc' 'trunc_ln594' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%outValue_1 = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32, i32 %outValue_load_2, i8 %trunc_ln594, i32 8" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:594]   --->   Operation 98 'partset' 'outValue_1' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln613_1 = zext i14 %trunc_ln562" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 99 'zext' 'zext_ln613_1' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%local_mem_addr_2 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln613_1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 100 'getelementptr' 'local_mem_addr_2' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (3.25ns)   --->   "%local_mem_load_1 = load i14 %local_mem_addr_2" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 101 'load' 'local_mem_load_1' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_3 : Operation 102 [1/1] (1.70ns)   --->   "%store_ln562 = store i32 %match_loc_4, i32 %match_loc" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:562]   --->   Operation 102 'store' 'store_ln562' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 1.70>
ST_3 : Operation 103 [1/1] (1.70ns)   --->   "%store_ln563 = store i32 %match_len_3, i32 %match_len" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:563]   --->   Operation 103 'store' 'store_ln563' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 1.70>
ST_3 : Operation 104 [1/1] (1.82ns)   --->   "%store_ln566 = store i1 1, i1 %matchFlag" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:566]   --->   Operation 104 'store' 'store_ln566' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 1.82>
ST_3 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln564 = store i32 %outValue_1, i32 %outValue" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:564]   --->   Operation 105 'store' 'store_ln564' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 1.58>
ST_3 : Operation 106 [1/1] (1.82ns)   --->   "%store_ln569 = store i16 0, i16 %skip_len" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:569]   --->   Operation 106 'store' 'store_ln569' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 1.82>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%outValue_load_1 = load i32 %outValue"   --->   Operation 119 'load' 'outValue_load_1' <Predicate = (icmp_ln573)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outValue_out, i32 %outValue_load_1"   --->   Operation 120 'write' 'write_ln0' <Predicate = (icmp_ln573)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln573)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 4.96>
ST_4 : Operation 107 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load = load i14 %local_mem_addr_1" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 107 'load' 'local_mem_load' <Predicate = (!icmp_ln573 & !icmp_ln589)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 108 [1/1] (1.70ns)   --->   "%br_ln614 = br void %for.inc" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:614]   --->   Operation 108 'br' 'br_ln614' <Predicate = (!icmp_ln573 & !icmp_ln589)> <Delay = 1.70>
ST_4 : Operation 109 [1/2] ( I:3.25ns O:3.25ns )   --->   "%nextMatchCh = load i14 %local_mem_addr_3" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 109 'load' 'nextMatchCh' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 110 [1/1] (1.70ns)   --->   "%br_ln614 = br void %for.inc" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:614]   --->   Operation 110 'br' 'br_ln614' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & !icmp_ln601 & !outFlag)> <Delay = 1.70>
ST_4 : Operation 111 [1/1] (1.70ns)   --->   "%br_ln614 = br void %for.inc" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:614]   --->   Operation 111 'br' 'br_ln614' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & icmp_ln601 & !outFlag)> <Delay = 1.70>
ST_4 : Operation 112 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln614 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %outValue_load" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:614]   --->   Operation 112 'write' 'write_ln614' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & outFlag)> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_4 : Operation 113 [1/1] (1.70ns)   --->   "%br_ln614 = br void %for.inc" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:614]   --->   Operation 113 'br' 'br_ln614' <Predicate = (!icmp_ln573 & icmp_ln589 & !and_ln591_1 & outFlag)> <Delay = 1.70>
ST_4 : Operation 114 [1/2] ( I:3.25ns O:3.25ns )   --->   "%local_mem_load_1 = load i14 %local_mem_addr_2" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:613]   --->   Operation 114 'load' 'local_mem_load_1' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16384> <RAM>
ST_4 : Operation 115 [1/1] (1.70ns)   --->   "%br_ln614 = br void %for.inc" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:614]   --->   Operation 115 'br' 'br_ln614' <Predicate = (!icmp_ln573 & icmp_ln589 & and_ln591_1)> <Delay = 1.70>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%empty = phi i8 %local_mem_load, void %if.then15, i8 %nextMatchCh, void %if.then47, i8 %local_mem_load_1, void %if.then22, i8 %nextMatchCh, void %if.then33.for.inc_crit_edge, i8 %nextMatchCh, void %if.end43.for.inc_crit_edge"   --->   Operation 116 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln585 = store i8 %empty, i8 %match_ch" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:585]   --->   Operation 117 'store' 'store_ln585' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln573 = br void %for.body" [/root/FPGA/data_compression/L1/include/hw/lz_optional.hpp:573]   --->   Operation 118 'br' 'br_ln573' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bestMatchStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ boosterStream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outValue_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
skip_len           (alloca       ) [ 01110]
match_ch           (alloca       ) [ 01111]
i                  (alloca       ) [ 01000]
outValue           (alloca       ) [ 01110]
matchFlag          (alloca       ) [ 01110]
match_len          (alloca       ) [ 01110]
match_loc          (alloca       ) [ 01110]
specmemcore_ln0    (specmemcore  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
sub_read           (read         ) [ 00000]
local_mem          (alloca       ) [ 01110]
store_ln562        (store        ) [ 00000]
store_ln563        (store        ) [ 00000]
store_ln566        (store        ) [ 00000]
store_ln573        (store        ) [ 00000]
store_ln569        (store        ) [ 00000]
br_ln573           (br           ) [ 00000]
i_4                (load         ) [ 01110]
icmp_ln573         (icmp         ) [ 01111]
i_5                (add          ) [ 00000]
br_ln573           (br           ) [ 00000]
store_ln573        (store        ) [ 00000]
trunc_ln573_1      (trunc        ) [ 00000]
outValue_2         (read         ) [ 01010]
tCh                (trunc        ) [ 01010]
tLen               (partselect   ) [ 01010]
tOffset            (partselect   ) [ 01010]
tmp                (partselect   ) [ 00000]
boostFlag          (icmp         ) [ 01010]
zext_ln586         (zext         ) [ 00000]
local_mem_addr     (getelementptr) [ 00000]
store_ln586        (store        ) [ 00000]
skip_len_4         (load         ) [ 00000]
match_len_2        (load         ) [ 00000]
match_loc_3        (load         ) [ 00000]
trunc_ln573        (trunc        ) [ 00000]
specpipeline_ln574 (specpipeline ) [ 00000]
specloopname_ln573 (specloopname ) [ 00000]
icmp_ln589         (icmp         ) [ 01011]
br_ln589           (br           ) [ 00000]
skip_len_5         (add          ) [ 00000]
zext_ln613         (zext         ) [ 00000]
local_mem_addr_1   (getelementptr) [ 01001]
store_ln569        (store        ) [ 00000]
match_ch_load      (load         ) [ 00000]
matchFlag_load     (load         ) [ 00000]
icmp_ln591         (icmp         ) [ 00000]
icmp_ln591_1       (icmp         ) [ 00000]
and_ln591          (and          ) [ 00000]
and_ln591_1        (and          ) [ 01011]
br_ln591           (br           ) [ 00000]
zext_ln597         (zext         ) [ 00000]
match_loc_5        (sub          ) [ 00000]
trunc_ln562_1      (trunc        ) [ 00000]
outFlag            (icmp         ) [ 01011]
icmp_ln601         (icmp         ) [ 01011]
zext_ln613_2       (zext         ) [ 00000]
local_mem_addr_3   (getelementptr) [ 01001]
br_ln601           (br           ) [ 00000]
skip_len_6         (add          ) [ 00000]
skip_len_7         (select       ) [ 00000]
zext_ln566         (zext         ) [ 00000]
br_ln614           (br           ) [ 00000]
store_ln562        (store        ) [ 00000]
store_ln563        (store        ) [ 00000]
store_ln566        (store        ) [ 00000]
store_ln564        (store        ) [ 00000]
store_ln569        (store        ) [ 00000]
br_ln614           (br           ) [ 00000]
store_ln562        (store        ) [ 00000]
store_ln563        (store        ) [ 00000]
store_ln566        (store        ) [ 00000]
store_ln564        (store        ) [ 00000]
store_ln569        (store        ) [ 00000]
matchFlag_426      (phi          ) [ 01010]
skip_len_424       (phi          ) [ 00000]
outValue_load      (load         ) [ 01001]
zext_ln614         (zext         ) [ 00000]
store_ln562        (store        ) [ 00000]
store_ln563        (store        ) [ 00000]
store_ln566        (store        ) [ 00000]
store_ln564        (store        ) [ 00000]
store_ln569        (store        ) [ 00000]
outValue_load_2    (load         ) [ 00000]
match_len_3        (add          ) [ 00000]
match_loc_4        (add          ) [ 00000]
trunc_ln562        (trunc        ) [ 00000]
trunc_ln594        (trunc        ) [ 00000]
outValue_1         (partset      ) [ 00000]
zext_ln613_1       (zext         ) [ 00000]
local_mem_addr_2   (getelementptr) [ 01001]
store_ln562        (store        ) [ 00000]
store_ln563        (store        ) [ 00000]
store_ln566        (store        ) [ 00000]
store_ln564        (store        ) [ 00000]
store_ln569        (store        ) [ 00000]
local_mem_load     (load         ) [ 00000]
br_ln614           (br           ) [ 00000]
nextMatchCh        (load         ) [ 00000]
br_ln614           (br           ) [ 00000]
br_ln614           (br           ) [ 00000]
write_ln614        (write        ) [ 00000]
br_ln614           (br           ) [ 00000]
local_mem_load_1   (load         ) [ 00000]
br_ln614           (br           ) [ 00000]
empty              (phi          ) [ 00000]
store_ln585        (store        ) [ 00000]
br_ln573           (br           ) [ 00000]
outValue_load_1    (load         ) [ 00000]
write_ln0          (write        ) [ 00000]
ret_ln0            (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bestMatchStream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bestMatchStream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="boosterStream">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="boosterStream"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outValue_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outValue_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="skip_len_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="skip_len/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="match_ch_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="match_ch/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="outValue_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outValue/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="matchFlag_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="matchFlag/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="match_len_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="match_len/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="match_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="match_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="local_mem_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_mem/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sub_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="outValue_2_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outValue_2/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln614_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="1"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln614/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln0_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="local_mem_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="14" slack="0"/>
<pin id="140" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="14" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="2" bw="0" slack="0"/>
<pin id="154" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="155" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="157" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln586/2 local_mem_load/3 nextMatchCh/3 local_mem_load_1/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="local_mem_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="14" slack="0"/>
<pin id="152" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr_1/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="local_mem_addr_3_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="14" slack="0"/>
<pin id="163" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr_3/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="local_mem_addr_2_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="14" slack="0"/>
<pin id="170" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_mem_addr_2/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="matchFlag_426_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="matchFlag_426 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="matchFlag_426_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="matchFlag_426/3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="skip_len_424_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="185" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="skip_len_424 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="skip_len_424_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="skip_len_424/3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="empty_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="195" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="empty_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="4" bw="8" slack="0"/>
<pin id="202" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="6" bw="8" slack="0"/>
<pin id="204" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="8" bw="8" slack="0"/>
<pin id="206" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outValue_load/3 outValue_load_2/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln562_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln562/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln563_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln563/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln566_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln566/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln573_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln573/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln569_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="16" slack="0"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln569/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="i_4_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln573_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln573/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="i_5_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln573_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln573/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln573_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln573_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tCh_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tCh/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tLen_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tLen/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tOffset_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="0"/>
<pin id="280" dir="0" index="2" bw="6" slack="0"/>
<pin id="281" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tOffset/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="2" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="6" slack="0"/>
<pin id="289" dir="0" index="3" bw="6" slack="0"/>
<pin id="290" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="boostFlag_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="0"/>
<pin id="297" dir="0" index="1" bw="2" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="boostFlag/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln586_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="14" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln586/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="skip_len_4_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="2"/>
<pin id="308" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="skip_len_4/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="match_len_2_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_len_2/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="match_loc_3_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="2"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_loc_3/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln573_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln573/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln589_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln589/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="skip_len_5_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="skip_len_5/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln613_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="14" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln613/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln569_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="2"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln569/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="match_ch_load_load_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="2"/>
<pin id="343" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="match_ch_load/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="matchFlag_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="2"/>
<pin id="346" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="matchFlag_load/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="icmp_ln591_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln591/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln591_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="1"/>
<pin id="355" dir="0" index="1" bw="8" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln591_1/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="and_ln591_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln591/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="and_ln591_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln591_1/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln597_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln597/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="match_loc_5_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="2"/>
<pin id="375" dir="0" index="1" bw="16" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="match_loc_5/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln562_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln562_1/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="outFlag_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="outFlag/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln601_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="1"/>
<pin id="389" dir="0" index="1" bw="8" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln601/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln613_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="14" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln613_2/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="skip_len_6_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="skip_len_6/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="skip_len_7_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="0" index="2" bw="8" slack="0"/>
<pin id="406" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="skip_len_7/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln566_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln566/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln562_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="2"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln562/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="store_ln563_store_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="2"/>
<pin id="422" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln563/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln566_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="0" index="1" bw="1" slack="2"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln566/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="store_ln564_store_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="0" index="1" bw="32" slack="2"/>
<pin id="431" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln564/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="store_ln569_store_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="2"/>
<pin id="435" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln569/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="store_ln562_store_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="2"/>
<pin id="440" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln562/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln563_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="2"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln563/3 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln566_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="1" slack="2"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln566/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln564_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="0" index="1" bw="32" slack="2"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln564/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln569_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="2"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln569/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="zext_ln614_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="0"/>
<pin id="463" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln614/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln562_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="2"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln562/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln563_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="2"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln563/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln566_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="2"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln566/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln564_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="0" index="1" bw="32" slack="2"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln564/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln569_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="16" slack="2"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln569/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="match_len_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="match_len_3/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="match_loc_4_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="match_loc_4/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="trunc_ln562_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln562/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="trunc_ln594_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="0"/>
<pin id="507" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln594/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="outValue_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="8" slack="0"/>
<pin id="513" dir="0" index="3" bw="5" slack="0"/>
<pin id="514" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="outValue_1/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln613_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="14" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln613_1/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln562_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="2"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln562/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln563_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="2"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln563/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln566_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="2"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln566/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln564_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="2"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln564/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln569_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="16" slack="2"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln569/3 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln585_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="3"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln585/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="outValue_load_1_load_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="2"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outValue_load_1/3 "/>
</bind>
</comp>

<comp id="558" class="1005" name="skip_len_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="skip_len "/>
</bind>
</comp>

<comp id="569" class="1005" name="match_ch_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="2"/>
<pin id="571" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="match_ch "/>
</bind>
</comp>

<comp id="575" class="1005" name="i_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="582" class="1005" name="outValue_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="2"/>
<pin id="584" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="outValue "/>
</bind>
</comp>

<comp id="592" class="1005" name="matchFlag_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="matchFlag "/>
</bind>
</comp>

<comp id="602" class="1005" name="match_len_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="match_len "/>
</bind>
</comp>

<comp id="612" class="1005" name="match_loc_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="match_loc "/>
</bind>
</comp>

<comp id="622" class="1005" name="i_4_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="629" class="1005" name="icmp_ln573_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="1"/>
<pin id="631" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln573 "/>
</bind>
</comp>

<comp id="633" class="1005" name="outValue_2_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="1"/>
<pin id="635" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outValue_2 "/>
</bind>
</comp>

<comp id="640" class="1005" name="tCh_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="1"/>
<pin id="642" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tCh "/>
</bind>
</comp>

<comp id="645" class="1005" name="tLen_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="1"/>
<pin id="647" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tLen "/>
</bind>
</comp>

<comp id="651" class="1005" name="tOffset_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="1"/>
<pin id="653" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tOffset "/>
</bind>
</comp>

<comp id="656" class="1005" name="boostFlag_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="1" slack="1"/>
<pin id="658" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="boostFlag "/>
</bind>
</comp>

<comp id="663" class="1005" name="icmp_ln589_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="1"/>
<pin id="665" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln589 "/>
</bind>
</comp>

<comp id="667" class="1005" name="local_mem_addr_1_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="14" slack="1"/>
<pin id="669" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_addr_1 "/>
</bind>
</comp>

<comp id="672" class="1005" name="and_ln591_1_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln591_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="outFlag_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="outFlag "/>
</bind>
</comp>

<comp id="680" class="1005" name="icmp_ln601_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="1"/>
<pin id="682" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln601 "/>
</bind>
</comp>

<comp id="684" class="1005" name="local_mem_addr_3_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="14" slack="1"/>
<pin id="686" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_addr_3 "/>
</bind>
</comp>

<comp id="689" class="1005" name="outValue_load_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="1"/>
<pin id="691" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outValue_load "/>
</bind>
</comp>

<comp id="694" class="1005" name="local_mem_addr_2_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="14" slack="1"/>
<pin id="696" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="local_mem_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="74" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="76" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="54" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="153"><net_src comp="54" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="159" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="171"><net_src comp="54" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="166" pin="3"/><net_sink comp="142" pin=2"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="192"><net_src comp="66" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="208"><net_src comp="142" pin="7"/><net_sink comp="196" pin=0"/></net>

<net id="209"><net_src comp="142" pin="7"/><net_sink comp="196" pin=2"/></net>

<net id="210"><net_src comp="142" pin="7"/><net_sink comp="196" pin=4"/></net>

<net id="211"><net_src comp="142" pin="7"/><net_sink comp="196" pin=6"/></net>

<net id="212"><net_src comp="142" pin="7"/><net_sink comp="196" pin=8"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="22" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="22" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="248"><net_src comp="241" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="110" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="241" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="116" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="274"><net_src comp="38" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="116" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="40" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="116" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="44" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="116" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="299"><net_src comp="285" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="52" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="261" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="306" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="306" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="62" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="315" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="340"><net_src comp="325" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="351"><net_src comp="309" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="64" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="341" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="347" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="344" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="373" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="22" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="66" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="378" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="401"><net_src comp="68" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="66" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="408"><net_src comp="397" pin="2"/><net_sink comp="402" pin=2"/></net>

<net id="409"><net_src comp="402" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="413"><net_src comp="402" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="373" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="8" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="436"><net_src comp="410" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="373" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="8" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="32" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="460"><net_src comp="34" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="464"><net_src comp="186" pin="4"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="373" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="8" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="176" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="488"><net_src comp="461" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="309" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="8" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="312" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="8" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="489" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="515"><net_src comp="70" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="213" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="505" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="40" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="522"><net_src comp="501" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="528"><net_src comp="495" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="489" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="72" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="509" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="34" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="196" pin="10"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="554" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="561"><net_src comp="78" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="564"><net_src comp="558" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="565"><net_src comp="558" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="566"><net_src comp="558" pin="1"/><net_sink comp="456" pin=1"/></net>

<net id="567"><net_src comp="558" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="568"><net_src comp="558" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="572"><net_src comp="82" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="578"><net_src comp="86" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="581"><net_src comp="575" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="585"><net_src comp="90" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="588"><net_src comp="582" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="589"><net_src comp="582" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="591"><net_src comp="582" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="595"><net_src comp="94" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="601"><net_src comp="592" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="605"><net_src comp="98" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="609"><net_src comp="602" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="610"><net_src comp="602" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="611"><net_src comp="602" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="615"><net_src comp="102" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="618"><net_src comp="612" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="619"><net_src comp="612" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="620"><net_src comp="612" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="621"><net_src comp="612" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="625"><net_src comp="241" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="632"><net_src comp="244" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="116" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="638"><net_src comp="633" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="639"><net_src comp="633" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="643"><net_src comp="264" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="648"><net_src comp="269" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="654"><net_src comp="277" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="659"><net_src comp="295" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="662"><net_src comp="656" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="666"><net_src comp="319" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="670"><net_src comp="148" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="675"><net_src comp="364" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="382" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="387" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="687"><net_src comp="159" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="692"><net_src comp="213" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="697"><net_src comp="166" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="142" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bestMatchStream | {}
	Port: boosterStream | {4 }
	Port: outValue_out | {3 }
 - Input state : 
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : sub | {1 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : bestMatchStream | {2 }
	Port: lzBooster<255, 16384, 64>_Pipeline_lz_booster : boosterStream | {}
  - Chain level:
	State 1
		store_ln562 : 1
		store_ln563 : 1
		store_ln566 : 1
		store_ln573 : 1
		store_ln569 : 1
		i_4 : 1
		icmp_ln573 : 2
		i_5 : 2
		br_ln573 : 3
		store_ln573 : 3
	State 2
		boostFlag : 1
		zext_ln586 : 1
		local_mem_addr : 2
		store_ln586 : 3
	State 3
		trunc_ln573 : 1
		icmp_ln589 : 1
		br_ln589 : 2
		skip_len_5 : 1
		zext_ln613 : 2
		local_mem_addr_1 : 3
		local_mem_load : 4
		store_ln569 : 2
		icmp_ln591 : 1
		icmp_ln591_1 : 1
		and_ln591 : 2
		and_ln591_1 : 2
		br_ln591 : 2
		match_loc_5 : 1
		trunc_ln562_1 : 2
		zext_ln613_2 : 3
		local_mem_addr_3 : 4
		nextMatchCh : 5
		br_ln601 : 1
		skip_len_7 : 1
		zext_ln566 : 2
		br_ln614 : 1
		store_ln562 : 2
		store_ln569 : 3
		br_ln614 : 1
		store_ln562 : 2
		matchFlag_426 : 2
		skip_len_424 : 2
		zext_ln614 : 3
		store_ln562 : 2
		store_ln566 : 3
		store_ln569 : 4
		match_len_3 : 1
		match_loc_4 : 1
		trunc_ln562 : 2
		trunc_ln594 : 2
		outValue_1 : 3
		zext_ln613_1 : 3
		local_mem_addr_2 : 4
		local_mem_load_1 : 5
		store_ln562 : 2
		store_ln563 : 2
		store_ln564 : 4
		write_ln0 : 1
	State 4
		empty : 1
		store_ln585 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln573_fu_244    |    0    |    39   |
|          |     boostFlag_fu_295     |    0    |    10   |
|          |     icmp_ln589_fu_319    |    0    |    23   |
|   icmp   |     icmp_ln591_fu_347    |    0    |    39   |
|          |    icmp_ln591_1_fu_353   |    0    |    15   |
|          |      outFlag_fu_382      |    0    |    39   |
|          |     icmp_ln601_fu_387    |    0    |    15   |
|----------|--------------------------|---------|---------|
|          |        i_5_fu_250        |    0    |    39   |
|          |     skip_len_5_fu_325    |    0    |    23   |
|    add   |     skip_len_6_fu_397    |    0    |    15   |
|          |    match_len_3_fu_489    |    0    |    39   |
|          |    match_loc_4_fu_495    |    0    |    39   |
|----------|--------------------------|---------|---------|
|    sub   |    match_loc_5_fu_373    |    0    |    39   |
|----------|--------------------------|---------|---------|
|  select  |     skip_len_7_fu_402    |    0    |    8    |
|----------|--------------------------|---------|---------|
|    and   |     and_ln591_fu_358     |    0    |    2    |
|          |    and_ln591_1_fu_364    |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |   sub_read_read_fu_110   |    0    |    0    |
|          |  outValue_2_read_fu_116  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln614_write_fu_122 |    0    |    0    |
|          |  write_ln0_write_fu_129  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |   trunc_ln573_1_fu_261   |    0    |    0    |
|          |        tCh_fu_264        |    0    |    0    |
|   trunc  |    trunc_ln573_fu_315    |    0    |    0    |
|          |   trunc_ln562_1_fu_378   |    0    |    0    |
|          |    trunc_ln562_fu_501    |    0    |    0    |
|          |    trunc_ln594_fu_505    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |        tLen_fu_269       |    0    |    0    |
|partselect|      tOffset_fu_277      |    0    |    0    |
|          |        tmp_fu_285        |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln586_fu_301    |    0    |    0    |
|          |     zext_ln613_fu_331    |    0    |    0    |
|          |     zext_ln597_fu_370    |    0    |    0    |
|   zext   |    zext_ln613_2_fu_392   |    0    |    0    |
|          |     zext_ln566_fu_410    |    0    |    0    |
|          |     zext_ln614_fu_461    |    0    |    0    |
|          |    zext_ln613_1_fu_519   |    0    |    0    |
|----------|--------------------------|---------|---------|
|  partset |     outValue_1_fu_509    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   386   |
|----------|--------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|local_mem|    8   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    8   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   and_ln591_1_reg_672  |    1   |
|    boostFlag_reg_656   |    1   |
|      empty_reg_193     |    8   |
|       i_4_reg_622      |   32   |
|        i_reg_575       |   32   |
|   icmp_ln573_reg_629   |    1   |
|   icmp_ln589_reg_663   |    1   |
|   icmp_ln601_reg_680   |    1   |
|local_mem_addr_1_reg_667|   14   |
|local_mem_addr_2_reg_694|   14   |
|local_mem_addr_3_reg_684|   14   |
|  matchFlag_426_reg_173 |    1   |
|    matchFlag_reg_592   |    1   |
|    match_ch_reg_569    |    8   |
|    match_len_reg_602   |   32   |
|    match_loc_reg_612   |   32   |
|     outFlag_reg_676    |    1   |
|   outValue_2_reg_633   |   32   |
|  outValue_load_reg_689 |   32   |
|    outValue_reg_582    |   32   |
|  skip_len_424_reg_183  |    8   |
|    skip_len_reg_558    |   16   |
|       tCh_reg_640      |    8   |
|      tLen_reg_645      |    8   |
|     tOffset_reg_651    |   16   |
+------------------------+--------+
|          Total         |   346  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_142 |  p2  |   6  |   0  |    0   ||    0    ||    31   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |    0   ||  2.0652 ||    0    ||    31   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   386  |    -   |
|   Memory  |    8   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    2   |    0   |   31   |    -   |
|  Register |    -   |    -   |   346  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |    2   |   346  |   417  |    0   |
+-----------+--------+--------+--------+--------+--------+
