{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1464715432353 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_dCollideSpheres EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fpga_dCollideSpheres\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1464715432666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464715432728 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464715432728 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1464715433635 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1464715433635 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464715434358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464715434358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464715434358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464715434358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464715434358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464715434358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464715434358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464715434358 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464715434358 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1464715434358 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 86251 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464715434436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 86253 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464715434436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 86255 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464715434436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 86257 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464715434436 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 86259 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464715434436 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1464715434436 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1464715443256 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "37 " "TimeQuest Timing Analyzer is analyzing 37 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1464715448627 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1464715448705 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1464715448705 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1464715448705 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1464715448705 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_dCollideSpheres.SDC " "Reading SDC File: 'fpga_dCollideSpheres.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1464715448955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1464715448955 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[24\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Register dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|result\[24\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1464715449080 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1464715449080 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|add3:adder|adder:add2|s_output_z_stb"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Node: dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[1\] dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Latch dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|res\[1\] is being clocked by dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1464715449080 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1464715449080 "|fpga_dCollideSpheres|dCollideSpheres:test0|dCalcPointsDistance3:dCalcPointsDist0|dCalcVectorLength3:calcLen|sqrt:square1|out_rdy"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1464715449439 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1464715449439 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464715449439 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464715449439 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464715449439 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464715449439 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464715449439 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464715449439 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1464715449439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464715452721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 15793 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 2846 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[51\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[51\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 58954 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[51\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[51\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 59813 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452721 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1464715452721 ""}  } { { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 86237 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464715452721 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464715452721 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 48501 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464715452721 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464715452721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb~0 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|add3:adder\|adder:add2\|s_output_z_stb~0" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 31778 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452721 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1464715452721 ""}  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 15793 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464715452721 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464715452736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy~2 " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|out_rdy~2" {  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 24212 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|out_rdy " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|out_rdy" {  } { { "dCalcVectorLength3.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/dCalcVectorLength3.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 3347 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452736 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1464715452736 ""}  } { { "sqrt.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/sqrt.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 2846 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464715452736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464715452736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 68097 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 50900 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452736 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1464715452736 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera_lite/15.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 58879 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464715452736 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|resetlen  " "Automatically promoted node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|resetlen " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464715452736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|adder:add_greater_1\|s_input_a_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|adder:add_greater_1\|s_input_a_ack" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 15450 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|adder:add_greater_1\|s_input_b_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|adder:add_greater_1\|s_input_b_ack" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 15456 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|s_input_a_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|s_input_a_ack" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 16641 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|s_input_b_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult3\|s_input_b_ack" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 16649 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|s_input_a_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|s_input_a_ack" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 17069 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|s_input_b_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult2\|s_input_b_ack" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 17077 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|s_input_a_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|s_input_a_ack" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 3194 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|s_input_b_ack " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|s_input_b_ack" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 3199 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|adder:add_greater_1\|s_output_z_stb " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|sqrt:square1\|adder:add_greater_1\|s_output_z_stb" {  } { { "adder.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/adder.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 15449 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|s_output_z_stb " "Destination node dCollideSpheres:test0\|dCalcPointsDistance3:dCalcPointsDist0\|dCalcVectorLength3:calcLen\|multiplier:mult1\|s_output_z_stb" {  } { { "multiply.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/multiply.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 3195 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1464715452736 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1464715452736 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1464715452736 ""}  } { { "DistanceCalc.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/DistanceCalc.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 3703 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464715452736 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1464715457425 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464715457488 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464715457488 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464715457582 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464715457722 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1464715457847 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1464715457910 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1464715457972 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1464715457972 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:34 " "Fitter preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464715467144 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1464715467207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1464715473566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464715485343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1464715485733 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1464715505922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464715505922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1464715511326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 12 { 0 ""} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1464715535437 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1464715535437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1464715538218 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1464715538218 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1464715538218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464715538218 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 21.63 " "Total time spent on timing analysis during the Fitter is 21.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1464715539343 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464715539687 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464715542526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464715542604 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464715545451 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464715551748 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL AG14 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 772 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1464715563514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 3.3-V LVTTL AG15 " "Pin CLOCK3_50 uses I/O standard 3.3-V LVTTL at AG15" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 773 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1464715563514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 768 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1464715563514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 769 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1464715563514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 770 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1464715563514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 771 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1464715563514 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "fpga_dcollidespheres.v" "" { Text "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dcollidespheres.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/" { { 0 { 0 ""} 0 767 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1464715563514 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1464715563514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dCollideSpheres.fit.smsg " "Generated suppressed messages file C:/Users/Lunkferios/Desktop/Summer_Project/FPGA Projects/fpga_dCollideSpheres/fpga_dCollideSpheres.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1464715566388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2159 " "Peak virtual memory: 2159 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464715574778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 13:26:14 2016 " "Processing ended: Tue May 31 13:26:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464715574778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:24 " "Elapsed time: 00:02:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464715574778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:36 " "Total CPU time (on all processors): 00:03:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464715574778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1464715574778 ""}
