#BLIF generated by VPR  from post-place-and-route implementation
.model ram_inst_tdp_no_split_36_out_reg
.inputs clock0 clock1 weA weB addrB[9] addrB[8] addrB[7] addrB[6] addrB[5] addrB[4] addrB[3] addrB[2] addrB[1] addrB[0] dinA[35] dinA[34] dinA[33] dinA[32] dinA[31] dinA[30] dinA[29] dinA[28] dinA[27] dinA[26] dinA[25] dinA[24] dinA[23] dinA[22] dinA[21] dinA[20] dinA[19] dinA[18] dinA[17] dinA[16] dinA[15] dinA[14] dinA[13] dinA[12] dinA[11] dinA[10] dinA[9] dinA[8] dinA[7] dinA[6] dinA[5] dinA[4] dinA[3] dinA[2] dinA[1] dinA[0] dinB[35] dinB[34] dinB[33] dinB[32] dinB[31] dinB[30] dinB[29] dinB[28] dinB[27] dinB[26] dinB[25] dinB[24] dinB[23] dinB[22] dinB[21] dinB[20] dinB[19] dinB[18] dinB[17] dinB[16] dinB[15] dinB[14] dinB[13] dinB[12] dinB[11] dinB[10] dinB[9] dinB[8] dinB[7] dinB[6] dinB[5] dinB[4] dinB[3] dinB[2] dinB[1] dinB[0] addrA[9] addrA[8] addrA[7] addrA[6] addrA[5] addrA[4] addrA[3] addrA[2] addrA[1] addrA[0] 
.outputs doutA[35] doutA[34] doutA[33] doutA[32] doutA[31] doutA[30] doutA[29] doutA[28] doutA[27] doutA[26] doutA[25] doutA[24] doutA[23] doutA[22] doutA[21] doutA[20] doutA[19] doutA[18] doutA[17] doutA[16] doutA[15] doutA[14] doutA[13] doutA[12] doutA[11] doutA[10] doutA[9] doutA[8] doutA[7] doutA[6] doutA[5] doutA[4] doutA[3] doutA[2] doutA[1] doutA[0] doutB[35] doutB[34] doutB[33] doutB[32] doutB[31] doutB[30] doutB[29] doutB[28] doutB[27] doutB[26] doutB[25] doutB[24] doutB[23] doutB[22] doutB[21] doutB[20] doutB[19] doutB[18] doutB[17] doutB[16] doutB[15] doutB[14] doutB[13] doutB[12] doutB[11] doutB[10] doutB[9] doutB[8] doutB[7] doutB[6] doutB[5] doutB[4] doutB[3] doutB[2] doutB[1] doutB[0] 

#IO assignments
.names doutA[35]_input_0_0 doutA[35]
1 1
.names doutA[34]_input_0_0 doutA[34]
1 1
.names doutA[33]_input_0_0 doutA[33]
1 1
.names doutA[32]_input_0_0 doutA[32]
1 1
.names doutA[31]_input_0_0 doutA[31]
1 1
.names doutA[30]_input_0_0 doutA[30]
1 1
.names doutA[29]_input_0_0 doutA[29]
1 1
.names doutA[28]_input_0_0 doutA[28]
1 1
.names doutA[27]_input_0_0 doutA[27]
1 1
.names doutA[26]_input_0_0 doutA[26]
1 1
.names doutA[25]_input_0_0 doutA[25]
1 1
.names doutA[24]_input_0_0 doutA[24]
1 1
.names doutA[23]_input_0_0 doutA[23]
1 1
.names doutA[22]_input_0_0 doutA[22]
1 1
.names doutA[21]_input_0_0 doutA[21]
1 1
.names doutA[20]_input_0_0 doutA[20]
1 1
.names doutA[19]_input_0_0 doutA[19]
1 1
.names doutA[18]_input_0_0 doutA[18]
1 1
.names doutA[17]_input_0_0 doutA[17]
1 1
.names doutA[16]_input_0_0 doutA[16]
1 1
.names doutA[15]_input_0_0 doutA[15]
1 1
.names doutA[14]_input_0_0 doutA[14]
1 1
.names doutA[13]_input_0_0 doutA[13]
1 1
.names doutA[12]_input_0_0 doutA[12]
1 1
.names doutA[11]_input_0_0 doutA[11]
1 1
.names doutA[10]_input_0_0 doutA[10]
1 1
.names doutA[9]_input_0_0 doutA[9]
1 1
.names doutA[8]_input_0_0 doutA[8]
1 1
.names doutA[7]_input_0_0 doutA[7]
1 1
.names doutA[6]_input_0_0 doutA[6]
1 1
.names doutA[5]_input_0_0 doutA[5]
1 1
.names doutA[4]_input_0_0 doutA[4]
1 1
.names doutA[3]_input_0_0 doutA[3]
1 1
.names doutA[2]_input_0_0 doutA[2]
1 1
.names doutA[1]_input_0_0 doutA[1]
1 1
.names doutA[0]_input_0_0 doutA[0]
1 1
.names doutB[35]_input_0_0 doutB[35]
1 1
.names doutB[34]_input_0_0 doutB[34]
1 1
.names doutB[33]_input_0_0 doutB[33]
1 1
.names doutB[32]_input_0_0 doutB[32]
1 1
.names doutB[31]_input_0_0 doutB[31]
1 1
.names doutB[30]_input_0_0 doutB[30]
1 1
.names doutB[29]_input_0_0 doutB[29]
1 1
.names doutB[28]_input_0_0 doutB[28]
1 1
.names doutB[27]_input_0_0 doutB[27]
1 1
.names doutB[26]_input_0_0 doutB[26]
1 1
.names doutB[25]_input_0_0 doutB[25]
1 1
.names doutB[24]_input_0_0 doutB[24]
1 1
.names doutB[23]_input_0_0 doutB[23]
1 1
.names doutB[22]_input_0_0 doutB[22]
1 1
.names doutB[21]_input_0_0 doutB[21]
1 1
.names doutB[20]_input_0_0 doutB[20]
1 1
.names doutB[19]_input_0_0 doutB[19]
1 1
.names doutB[18]_input_0_0 doutB[18]
1 1
.names doutB[17]_input_0_0 doutB[17]
1 1
.names doutB[16]_input_0_0 doutB[16]
1 1
.names doutB[15]_input_0_0 doutB[15]
1 1
.names doutB[14]_input_0_0 doutB[14]
1 1
.names doutB[13]_input_0_0 doutB[13]
1 1
.names doutB[12]_input_0_0 doutB[12]
1 1
.names doutB[11]_input_0_0 doutB[11]
1 1
.names doutB[10]_input_0_0 doutB[10]
1 1
.names doutB[9]_input_0_0 doutB[9]
1 1
.names doutB[8]_input_0_0 doutB[8]
1 1
.names doutB[7]_input_0_0 doutB[7]
1 1
.names doutB[6]_input_0_0 doutB[6]
1 1
.names doutB[5]_input_0_0 doutB[5]
1 1
.names doutB[4]_input_0_0 doutB[4]
1 1
.names doutB[3]_input_0_0 doutB[3]
1 1
.names doutB[2]_input_0_0 doutB[2]
1 1
.names doutB[1]_input_0_0 doutB[1]
1 1
.names doutB[0]_input_0_0 doutB[0]
1 1
.names clock0 clock0_output_0_0
1 1
.names clock1 clock1_output_0_0
1 1
.names weA weA_output_0_0
1 1
.names weB weB_output_0_0
1 1
.names addrB[9] addrB[9]_output_0_0
1 1
.names addrB[8] addrB[8]_output_0_0
1 1
.names addrB[7] addrB[7]_output_0_0
1 1
.names addrB[6] addrB[6]_output_0_0
1 1
.names addrB[5] addrB[5]_output_0_0
1 1
.names addrB[4] addrB[4]_output_0_0
1 1
.names addrB[3] addrB[3]_output_0_0
1 1
.names addrB[2] addrB[2]_output_0_0
1 1
.names addrB[1] addrB[1]_output_0_0
1 1
.names addrB[0] addrB[0]_output_0_0
1 1
.names dinA[35] dinA[35]_output_0_0
1 1
.names dinA[34] dinA[34]_output_0_0
1 1
.names dinA[33] dinA[33]_output_0_0
1 1
.names dinA[32] dinA[32]_output_0_0
1 1
.names dinA[31] dinA[31]_output_0_0
1 1
.names dinA[30] dinA[30]_output_0_0
1 1
.names dinA[29] dinA[29]_output_0_0
1 1
.names dinA[28] dinA[28]_output_0_0
1 1
.names dinA[27] dinA[27]_output_0_0
1 1
.names dinA[26] dinA[26]_output_0_0
1 1
.names dinA[25] dinA[25]_output_0_0
1 1
.names dinA[24] dinA[24]_output_0_0
1 1
.names dinA[23] dinA[23]_output_0_0
1 1
.names dinA[22] dinA[22]_output_0_0
1 1
.names dinA[21] dinA[21]_output_0_0
1 1
.names dinA[20] dinA[20]_output_0_0
1 1
.names dinA[19] dinA[19]_output_0_0
1 1
.names dinA[18] dinA[18]_output_0_0
1 1
.names dinA[17] dinA[17]_output_0_0
1 1
.names dinA[16] dinA[16]_output_0_0
1 1
.names dinA[15] dinA[15]_output_0_0
1 1
.names dinA[14] dinA[14]_output_0_0
1 1
.names dinA[13] dinA[13]_output_0_0
1 1
.names dinA[12] dinA[12]_output_0_0
1 1
.names dinA[11] dinA[11]_output_0_0
1 1
.names dinA[10] dinA[10]_output_0_0
1 1
.names dinA[9] dinA[9]_output_0_0
1 1
.names dinA[8] dinA[8]_output_0_0
1 1
.names dinA[7] dinA[7]_output_0_0
1 1
.names dinA[6] dinA[6]_output_0_0
1 1
.names dinA[5] dinA[5]_output_0_0
1 1
.names dinA[4] dinA[4]_output_0_0
1 1
.names dinA[3] dinA[3]_output_0_0
1 1
.names dinA[2] dinA[2]_output_0_0
1 1
.names dinA[1] dinA[1]_output_0_0
1 1
.names dinA[0] dinA[0]_output_0_0
1 1
.names dinB[35] dinB[35]_output_0_0
1 1
.names dinB[34] dinB[34]_output_0_0
1 1
.names dinB[33] dinB[33]_output_0_0
1 1
.names dinB[32] dinB[32]_output_0_0
1 1
.names dinB[31] dinB[31]_output_0_0
1 1
.names dinB[30] dinB[30]_output_0_0
1 1
.names dinB[29] dinB[29]_output_0_0
1 1
.names dinB[28] dinB[28]_output_0_0
1 1
.names dinB[27] dinB[27]_output_0_0
1 1
.names dinB[26] dinB[26]_output_0_0
1 1
.names dinB[25] dinB[25]_output_0_0
1 1
.names dinB[24] dinB[24]_output_0_0
1 1
.names dinB[23] dinB[23]_output_0_0
1 1
.names dinB[22] dinB[22]_output_0_0
1 1
.names dinB[21] dinB[21]_output_0_0
1 1
.names dinB[20] dinB[20]_output_0_0
1 1
.names dinB[19] dinB[19]_output_0_0
1 1
.names dinB[18] dinB[18]_output_0_0
1 1
.names dinB[17] dinB[17]_output_0_0
1 1
.names dinB[16] dinB[16]_output_0_0
1 1
.names dinB[15] dinB[15]_output_0_0
1 1
.names dinB[14] dinB[14]_output_0_0
1 1
.names dinB[13] dinB[13]_output_0_0
1 1
.names dinB[12] dinB[12]_output_0_0
1 1
.names dinB[11] dinB[11]_output_0_0
1 1
.names dinB[10] dinB[10]_output_0_0
1 1
.names dinB[9] dinB[9]_output_0_0
1 1
.names dinB[8] dinB[8]_output_0_0
1 1
.names dinB[7] dinB[7]_output_0_0
1 1
.names dinB[6] dinB[6]_output_0_0
1 1
.names dinB[5] dinB[5]_output_0_0
1 1
.names dinB[4] dinB[4]_output_0_0
1 1
.names dinB[3] dinB[3]_output_0_0
1 1
.names dinB[2] dinB[2]_output_0_0
1 1
.names dinB[1] dinB[1]_output_0_0
1 1
.names dinB[0] dinB[0]_output_0_0
1 1
.names addrA[9] addrA[9]_output_0_0
1 1
.names addrA[8] addrA[8]_output_0_0
1 1
.names addrA[7] addrA[7]_output_0_0
1 1
.names addrA[6] addrA[6]_output_0_0
1 1
.names addrA[5] addrA[5]_output_0_0
1 1
.names addrA[4] addrA[4]_output_0_0
1 1
.names addrA[3] addrA[3]_output_0_0
1 1
.names addrA[2] addrA[2]_output_0_0
1 1
.names addrA[1] addrA[1]_output_0_0
1 1
.names addrA[0] addrA[0]_output_0_0
1 1

#Interconnect
.names clock0_output_0_0 RS_TDP36K_outA_reg[0]_clock_0_0
1 1
.names clock0_output_0_0 RS_TDP36K_outA_reg[0]_clock_1_0
1 1
.names clock0_output_0_0 dffre_doutA[25]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[26]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[28]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[27]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[0]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[29]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[21]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[22]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[30]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[31]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[24]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[23]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[35]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[34]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[33]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[32]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[8]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[9]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[19]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[18]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[1]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[20]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[12]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[13]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[17]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[16]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[7]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[6]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[10]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[11]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[14]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[15]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[2]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[5]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[4]_clock_0_0
1 1
.names clock0_output_0_0 dffre_doutA[3]_clock_0_0
1 1
.names clock1_output_0_0 RS_TDP36K_outA_reg[0]_clock_2_0
1 1
.names clock1_output_0_0 RS_TDP36K_outA_reg[0]_clock_3_0
1 1
.names clock1_output_0_0 dffre_doutB[30]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[31]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[32]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[33]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[34]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[35]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[22]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[23]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[24]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[25]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[26]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[27]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[29]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[28]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[18]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[17]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[13]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[14]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[12]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[11]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[16]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[15]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[1]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[21]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[9]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[10]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[20]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[19]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[8]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[7]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[2]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[6]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[5]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[4]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[3]_clock_0_0
1 1
.names clock1_output_0_0 dffre_doutB[0]_clock_0_0
1 1
.names weA_output_0_0 RS_TDP36K_outA_reg[0]_input_6_0
1 1
.names weA_output_0_0 RS_TDP36K_outA_reg[0]_input_7_0
1 1
.names weA_output_0_0 lut__04__input_0_4
1 1
.names weB_output_0_0 RS_TDP36K_outA_reg[0]_input_16_0
1 1
.names weB_output_0_0 RS_TDP36K_outA_reg[0]_input_17_0
1 1
.names weB_output_0_0 lut__05__input_0_2
1 1
.names addrB[9]_output_0_0 RS_TDP36K_outA_reg[0]_input_12_14
1 1
.names addrB[8]_output_0_0 RS_TDP36K_outA_reg[0]_input_12_13
1 1
.names addrB[8]_output_0_0 RS_TDP36K_outA_reg[0]_input_13_13
1 1
.names addrB[7]_output_0_0 RS_TDP36K_outA_reg[0]_input_12_12
1 1
.names addrB[7]_output_0_0 RS_TDP36K_outA_reg[0]_input_13_12
1 1
.names addrB[6]_output_0_0 RS_TDP36K_outA_reg[0]_input_12_11
1 1
.names addrB[6]_output_0_0 RS_TDP36K_outA_reg[0]_input_13_11
1 1
.names addrB[5]_output_0_0 RS_TDP36K_outA_reg[0]_input_12_10
1 1
.names addrB[5]_output_0_0 RS_TDP36K_outA_reg[0]_input_13_10
1 1
.names addrB[4]_output_0_0 RS_TDP36K_outA_reg[0]_input_12_9
1 1
.names addrB[4]_output_0_0 RS_TDP36K_outA_reg[0]_input_13_9
1 1
.names addrB[3]_output_0_0 RS_TDP36K_outA_reg[0]_input_12_8
1 1
.names addrB[3]_output_0_0 RS_TDP36K_outA_reg[0]_input_13_8
1 1
.names addrB[2]_output_0_0 RS_TDP36K_outA_reg[0]_input_12_7
1 1
.names addrB[2]_output_0_0 RS_TDP36K_outA_reg[0]_input_13_7
1 1
.names addrB[1]_output_0_0 RS_TDP36K_outA_reg[0]_input_12_6
1 1
.names addrB[1]_output_0_0 RS_TDP36K_outA_reg[0]_input_13_6
1 1
.names addrB[0]_output_0_0 RS_TDP36K_outA_reg[0]_input_12_5
1 1
.names addrB[0]_output_0_0 RS_TDP36K_outA_reg[0]_input_13_5
1 1
.names dinA[35]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_17
1 1
.names dinA[34]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_16
1 1
.names dinA[33]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_17
1 1
.names dinA[32]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_16
1 1
.names dinA[31]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_15
1 1
.names dinA[30]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_14
1 1
.names dinA[29]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_13
1 1
.names dinA[28]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_12
1 1
.names dinA[27]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_11
1 1
.names dinA[26]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_10
1 1
.names dinA[25]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_9
1 1
.names dinA[24]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_8
1 1
.names dinA[23]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_7
1 1
.names dinA[22]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_6
1 1
.names dinA[21]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_5
1 1
.names dinA[20]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_4
1 1
.names dinA[19]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_3
1 1
.names dinA[18]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_2
1 1
.names dinA[17]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_1
1 1
.names dinA[16]_output_0_0 RS_TDP36K_outA_reg[0]_input_1_0
1 1
.names dinA[15]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_15
1 1
.names dinA[14]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_14
1 1
.names dinA[13]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_13
1 1
.names dinA[12]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_12
1 1
.names dinA[11]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_11
1 1
.names dinA[10]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_10
1 1
.names dinA[9]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_9
1 1
.names dinA[8]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_8
1 1
.names dinA[7]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_7
1 1
.names dinA[6]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_6
1 1
.names dinA[5]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_5
1 1
.names dinA[4]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_4
1 1
.names dinA[3]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_3
1 1
.names dinA[2]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_2
1 1
.names dinA[1]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_1
1 1
.names dinA[0]_output_0_0 RS_TDP36K_outA_reg[0]_input_0_0
1 1
.names dinB[35]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_17
1 1
.names dinB[34]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_16
1 1
.names dinB[33]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_17
1 1
.names dinB[32]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_16
1 1
.names dinB[31]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_15
1 1
.names dinB[30]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_14
1 1
.names dinB[29]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_13
1 1
.names dinB[28]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_12
1 1
.names dinB[27]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_11
1 1
.names dinB[26]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_10
1 1
.names dinB[25]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_9
1 1
.names dinB[24]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_8
1 1
.names dinB[23]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_7
1 1
.names dinB[22]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_6
1 1
.names dinB[21]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_5
1 1
.names dinB[20]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_4
1 1
.names dinB[19]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_3
1 1
.names dinB[18]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_2
1 1
.names dinB[17]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_1
1 1
.names dinB[16]_output_0_0 RS_TDP36K_outA_reg[0]_input_11_0
1 1
.names dinB[15]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_15
1 1
.names dinB[14]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_14
1 1
.names dinB[13]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_13
1 1
.names dinB[12]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_12
1 1
.names dinB[11]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_11
1 1
.names dinB[10]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_10
1 1
.names dinB[9]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_9
1 1
.names dinB[8]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_8
1 1
.names dinB[7]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_7
1 1
.names dinB[6]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_6
1 1
.names dinB[5]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_5
1 1
.names dinB[4]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_4
1 1
.names dinB[3]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_3
1 1
.names dinB[2]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_2
1 1
.names dinB[1]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_1
1 1
.names dinB[0]_output_0_0 RS_TDP36K_outA_reg[0]_input_10_0
1 1
.names addrA[9]_output_0_0 RS_TDP36K_outA_reg[0]_input_2_14
1 1
.names addrA[8]_output_0_0 RS_TDP36K_outA_reg[0]_input_2_13
1 1
.names addrA[8]_output_0_0 RS_TDP36K_outA_reg[0]_input_3_13
1 1
.names addrA[7]_output_0_0 RS_TDP36K_outA_reg[0]_input_2_12
1 1
.names addrA[7]_output_0_0 RS_TDP36K_outA_reg[0]_input_3_12
1 1
.names addrA[6]_output_0_0 RS_TDP36K_outA_reg[0]_input_2_11
1 1
.names addrA[6]_output_0_0 RS_TDP36K_outA_reg[0]_input_3_11
1 1
.names addrA[5]_output_0_0 RS_TDP36K_outA_reg[0]_input_2_10
1 1
.names addrA[5]_output_0_0 RS_TDP36K_outA_reg[0]_input_3_10
1 1
.names addrA[4]_output_0_0 RS_TDP36K_outA_reg[0]_input_2_9
1 1
.names addrA[4]_output_0_0 RS_TDP36K_outA_reg[0]_input_3_9
1 1
.names addrA[3]_output_0_0 RS_TDP36K_outA_reg[0]_input_2_8
1 1
.names addrA[3]_output_0_0 RS_TDP36K_outA_reg[0]_input_3_8
1 1
.names addrA[2]_output_0_0 RS_TDP36K_outA_reg[0]_input_2_7
1 1
.names addrA[2]_output_0_0 RS_TDP36K_outA_reg[0]_input_3_7
1 1
.names addrA[1]_output_0_0 RS_TDP36K_outA_reg[0]_input_2_6
1 1
.names addrA[1]_output_0_0 RS_TDP36K_outA_reg[0]_input_3_6
1 1
.names addrA[0]_output_0_0 RS_TDP36K_outA_reg[0]_input_2_5
1 1
.names addrA[0]_output_0_0 RS_TDP36K_outA_reg[0]_input_3_5
1 1
.names dffre_doutA[35]_output_0_0 doutA[35]_input_0_0
1 1
.names dffre_doutA[34]_output_0_0 doutA[34]_input_0_0
1 1
.names dffre_doutA[33]_output_0_0 doutA[33]_input_0_0
1 1
.names dffre_doutA[32]_output_0_0 doutA[32]_input_0_0
1 1
.names dffre_doutA[31]_output_0_0 doutA[31]_input_0_0
1 1
.names dffre_doutA[30]_output_0_0 doutA[30]_input_0_0
1 1
.names dffre_doutA[29]_output_0_0 doutA[29]_input_0_0
1 1
.names dffre_doutA[28]_output_0_0 doutA[28]_input_0_0
1 1
.names dffre_doutA[27]_output_0_0 doutA[27]_input_0_0
1 1
.names dffre_doutA[26]_output_0_0 doutA[26]_input_0_0
1 1
.names dffre_doutA[25]_output_0_0 doutA[25]_input_0_0
1 1
.names dffre_doutA[24]_output_0_0 doutA[24]_input_0_0
1 1
.names dffre_doutA[23]_output_0_0 doutA[23]_input_0_0
1 1
.names dffre_doutA[22]_output_0_0 doutA[22]_input_0_0
1 1
.names dffre_doutA[21]_output_0_0 doutA[21]_input_0_0
1 1
.names dffre_doutA[20]_output_0_0 doutA[20]_input_0_0
1 1
.names dffre_doutA[19]_output_0_0 doutA[19]_input_0_0
1 1
.names dffre_doutA[18]_output_0_0 doutA[18]_input_0_0
1 1
.names dffre_doutA[17]_output_0_0 doutA[17]_input_0_0
1 1
.names dffre_doutA[16]_output_0_0 doutA[16]_input_0_0
1 1
.names dffre_doutA[15]_output_0_0 doutA[15]_input_0_0
1 1
.names dffre_doutA[14]_output_0_0 doutA[14]_input_0_0
1 1
.names dffre_doutA[13]_output_0_0 doutA[13]_input_0_0
1 1
.names dffre_doutA[12]_output_0_0 doutA[12]_input_0_0
1 1
.names dffre_doutA[11]_output_0_0 doutA[11]_input_0_0
1 1
.names dffre_doutA[10]_output_0_0 doutA[10]_input_0_0
1 1
.names dffre_doutA[9]_output_0_0 doutA[9]_input_0_0
1 1
.names dffre_doutA[8]_output_0_0 doutA[8]_input_0_0
1 1
.names dffre_doutA[7]_output_0_0 doutA[7]_input_0_0
1 1
.names dffre_doutA[6]_output_0_0 doutA[6]_input_0_0
1 1
.names dffre_doutA[5]_output_0_0 doutA[5]_input_0_0
1 1
.names dffre_doutA[4]_output_0_0 doutA[4]_input_0_0
1 1
.names dffre_doutA[3]_output_0_0 doutA[3]_input_0_0
1 1
.names dffre_doutA[2]_output_0_0 doutA[2]_input_0_0
1 1
.names dffre_doutA[1]_output_0_0 doutA[1]_input_0_0
1 1
.names dffre_doutA[0]_output_0_0 doutA[0]_input_0_0
1 1
.names dffre_doutB[35]_output_0_0 doutB[35]_input_0_0
1 1
.names dffre_doutB[34]_output_0_0 doutB[34]_input_0_0
1 1
.names dffre_doutB[33]_output_0_0 doutB[33]_input_0_0
1 1
.names dffre_doutB[32]_output_0_0 doutB[32]_input_0_0
1 1
.names dffre_doutB[31]_output_0_0 doutB[31]_input_0_0
1 1
.names dffre_doutB[30]_output_0_0 doutB[30]_input_0_0
1 1
.names dffre_doutB[29]_output_0_0 doutB[29]_input_0_0
1 1
.names dffre_doutB[28]_output_0_0 doutB[28]_input_0_0
1 1
.names dffre_doutB[27]_output_0_0 doutB[27]_input_0_0
1 1
.names dffre_doutB[26]_output_0_0 doutB[26]_input_0_0
1 1
.names dffre_doutB[25]_output_0_0 doutB[25]_input_0_0
1 1
.names dffre_doutB[24]_output_0_0 doutB[24]_input_0_0
1 1
.names dffre_doutB[23]_output_0_0 doutB[23]_input_0_0
1 1
.names dffre_doutB[22]_output_0_0 doutB[22]_input_0_0
1 1
.names dffre_doutB[21]_output_0_0 doutB[21]_input_0_0
1 1
.names dffre_doutB[20]_output_0_0 doutB[20]_input_0_0
1 1
.names dffre_doutB[19]_output_0_0 doutB[19]_input_0_0
1 1
.names dffre_doutB[18]_output_0_0 doutB[18]_input_0_0
1 1
.names dffre_doutB[17]_output_0_0 doutB[17]_input_0_0
1 1
.names dffre_doutB[16]_output_0_0 doutB[16]_input_0_0
1 1
.names dffre_doutB[15]_output_0_0 doutB[15]_input_0_0
1 1
.names dffre_doutB[14]_output_0_0 doutB[14]_input_0_0
1 1
.names dffre_doutB[13]_output_0_0 doutB[13]_input_0_0
1 1
.names dffre_doutB[12]_output_0_0 doutB[12]_input_0_0
1 1
.names dffre_doutB[11]_output_0_0 doutB[11]_input_0_0
1 1
.names dffre_doutB[10]_output_0_0 doutB[10]_input_0_0
1 1
.names dffre_doutB[9]_output_0_0 doutB[9]_input_0_0
1 1
.names dffre_doutB[8]_output_0_0 doutB[8]_input_0_0
1 1
.names dffre_doutB[7]_output_0_0 doutB[7]_input_0_0
1 1
.names dffre_doutB[6]_output_0_0 doutB[6]_input_0_0
1 1
.names dffre_doutB[5]_output_0_0 doutB[5]_input_0_0
1 1
.names dffre_doutB[4]_output_0_0 doutB[4]_input_0_0
1 1
.names dffre_doutB[3]_output_0_0 doutB[3]_input_0_0
1 1
.names dffre_doutB[2]_output_0_0 doutB[2]_input_0_0
1 1
.names dffre_doutB[1]_output_0_0 doutB[1]_input_0_0
1 1
.names dffre_doutB[0]_output_0_0 doutB[0]_input_0_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_2_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_2_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_2_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_2_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_2_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_3_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_3_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_3_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_3_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_3_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_12_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_12_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_12_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_12_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_12_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_13_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_13_1
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_13_2
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_13_3
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_13_4
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_20_0
1 1
.names lut_$false_output_0_0 RS_TDP36K_outA_reg[0]_input_21_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_outA_reg[0]_input_8_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_outA_reg[0]_input_8_1
1 1
.names lut_$true_output_0_0 RS_TDP36K_outA_reg[0]_input_9_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_outA_reg[0]_input_9_1
1 1
.names lut_$true_output_0_0 RS_TDP36K_outA_reg[0]_input_18_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_outA_reg[0]_input_18_1
1 1
.names lut_$true_output_0_0 RS_TDP36K_outA_reg[0]_input_19_0
1 1
.names lut_$true_output_0_0 RS_TDP36K_outA_reg[0]_input_19_1
1 1
.names lut_$true_output_0_0 dffre_doutB[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[32]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[33]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[34]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[35]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[25]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[25]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[26]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[26]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[28]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[28]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[27]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[27]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[0]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[29]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[29]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[21]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[21]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[22]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[22]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[30]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[30]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[31]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[31]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[24]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[24]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[23]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[23]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[35]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[35]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[34]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[34]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[33]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[33]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[32]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[32]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[8]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[8]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[9]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[9]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[19]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[19]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[18]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[18]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[1]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[1]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[20]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[20]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[12]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[12]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[13]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[13]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[17]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[17]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[16]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[16]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[7]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[7]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[6]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[6]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[10]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[10]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[11]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[11]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[14]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[14]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[15]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[15]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[2]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[2]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[5]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[5]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[4]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[4]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutA[3]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutA[3]_input_2_0
1 1
.names lut_$true_output_0_0 dffre_doutB[0]_input_1_0
1 1
.names lut_$true_output_0_0 dffre_doutB[0]_input_2_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_0 dffre_doutA[0]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_1 dffre_doutA[1]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_2 dffre_doutA[2]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_3 dffre_doutA[3]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_4 dffre_doutA[4]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_5 dffre_doutA[5]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_6 dffre_doutA[6]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_7 dffre_doutA[7]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_8 dffre_doutA[8]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_9 dffre_doutA[9]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_10 dffre_doutA[10]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_11 dffre_doutA[11]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_12 dffre_doutA[12]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_13 dffre_doutA[13]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_14 dffre_doutA[14]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_15 dffre_doutA[15]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_16 dffre_doutA[32]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_0_17 dffre_doutA[33]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_0 dffre_doutA[16]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_1 dffre_doutA[17]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_2 dffre_doutA[18]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_3 dffre_doutA[19]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_4 dffre_doutA[20]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_5 dffre_doutA[21]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_6 dffre_doutA[22]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_7 dffre_doutA[23]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_8 dffre_doutA[24]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_9 dffre_doutA[25]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_10 dffre_doutA[26]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_11 dffre_doutA[27]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_12 dffre_doutA[28]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_13 dffre_doutA[29]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_14 dffre_doutA[30]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_15 dffre_doutA[31]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_16 dffre_doutA[34]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_1_17 dffre_doutA[35]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_0 dffre_doutB[0]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_1 dffre_doutB[1]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_2 dffre_doutB[2]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_3 dffre_doutB[3]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_4 dffre_doutB[4]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_5 dffre_doutB[5]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_6 dffre_doutB[6]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_7 dffre_doutB[7]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_8 dffre_doutB[8]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_9 dffre_doutB[9]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_10 dffre_doutB[10]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_11 dffre_doutB[11]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_12 dffre_doutB[12]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_13 dffre_doutB[13]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_14 dffre_doutB[14]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_15 dffre_doutB[15]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_16 dffre_doutB[32]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_2_17 dffre_doutB[33]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_0 dffre_doutB[16]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_1 dffre_doutB[17]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_2 dffre_doutB[18]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_3 dffre_doutB[19]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_4 dffre_doutB[20]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_5 dffre_doutB[21]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_6 dffre_doutB[22]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_7 dffre_doutB[23]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_8 dffre_doutB[24]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_9 dffre_doutB[25]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_10 dffre_doutB[26]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_11 dffre_doutB[27]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_12 dffre_doutB[28]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_13 dffre_doutB[29]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_14 dffre_doutB[30]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_15 dffre_doutB[31]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_16 dffre_doutB[34]_input_0_0
1 1
.names RS_TDP36K_outA_reg[0]_output_3_17 dffre_doutB[35]_input_0_0
1 1
.names lut__04__output_0_0 RS_TDP36K_outA_reg[0]_input_4_0
1 1
.names lut__04__output_0_0 RS_TDP36K_outA_reg[0]_input_5_0
1 1
.names lut__05__output_0_0 RS_TDP36K_outA_reg[0]_input_14_0
1 1
.names lut__05__output_0_0 RS_TDP36K_outA_reg[0]_input_15_0
1 1

#Cell instances
.subckt RS_TDP36K \
    ADDR_A1[0]=RS_TDP36K_outA_reg[0]_input_2_0 \
    ADDR_A1[1]=RS_TDP36K_outA_reg[0]_input_2_1 \
    ADDR_A1[2]=RS_TDP36K_outA_reg[0]_input_2_2 \
    ADDR_A1[3]=RS_TDP36K_outA_reg[0]_input_2_3 \
    ADDR_A1[4]=RS_TDP36K_outA_reg[0]_input_2_4 \
    ADDR_A1[5]=RS_TDP36K_outA_reg[0]_input_2_5 \
    ADDR_A1[6]=RS_TDP36K_outA_reg[0]_input_2_6 \
    ADDR_A1[7]=RS_TDP36K_outA_reg[0]_input_2_7 \
    ADDR_A1[8]=RS_TDP36K_outA_reg[0]_input_2_8 \
    ADDR_A1[9]=RS_TDP36K_outA_reg[0]_input_2_9 \
    ADDR_A1[10]=RS_TDP36K_outA_reg[0]_input_2_10 \
    ADDR_A1[11]=RS_TDP36K_outA_reg[0]_input_2_11 \
    ADDR_A1[12]=RS_TDP36K_outA_reg[0]_input_2_12 \
    ADDR_A1[13]=RS_TDP36K_outA_reg[0]_input_2_13 \
    ADDR_A1[14]=RS_TDP36K_outA_reg[0]_input_2_14 \
    ADDR_A2[0]=RS_TDP36K_outA_reg[0]_input_3_0 \
    ADDR_A2[1]=RS_TDP36K_outA_reg[0]_input_3_1 \
    ADDR_A2[2]=RS_TDP36K_outA_reg[0]_input_3_2 \
    ADDR_A2[3]=RS_TDP36K_outA_reg[0]_input_3_3 \
    ADDR_A2[4]=RS_TDP36K_outA_reg[0]_input_3_4 \
    ADDR_A2[5]=RS_TDP36K_outA_reg[0]_input_3_5 \
    ADDR_A2[6]=RS_TDP36K_outA_reg[0]_input_3_6 \
    ADDR_A2[7]=RS_TDP36K_outA_reg[0]_input_3_7 \
    ADDR_A2[8]=RS_TDP36K_outA_reg[0]_input_3_8 \
    ADDR_A2[9]=RS_TDP36K_outA_reg[0]_input_3_9 \
    ADDR_A2[10]=RS_TDP36K_outA_reg[0]_input_3_10 \
    ADDR_A2[11]=RS_TDP36K_outA_reg[0]_input_3_11 \
    ADDR_A2[12]=RS_TDP36K_outA_reg[0]_input_3_12 \
    ADDR_A2[13]=RS_TDP36K_outA_reg[0]_input_3_13 \
    ADDR_B1[0]=RS_TDP36K_outA_reg[0]_input_12_0 \
    ADDR_B1[1]=RS_TDP36K_outA_reg[0]_input_12_1 \
    ADDR_B1[2]=RS_TDP36K_outA_reg[0]_input_12_2 \
    ADDR_B1[3]=RS_TDP36K_outA_reg[0]_input_12_3 \
    ADDR_B1[4]=RS_TDP36K_outA_reg[0]_input_12_4 \
    ADDR_B1[5]=RS_TDP36K_outA_reg[0]_input_12_5 \
    ADDR_B1[6]=RS_TDP36K_outA_reg[0]_input_12_6 \
    ADDR_B1[7]=RS_TDP36K_outA_reg[0]_input_12_7 \
    ADDR_B1[8]=RS_TDP36K_outA_reg[0]_input_12_8 \
    ADDR_B1[9]=RS_TDP36K_outA_reg[0]_input_12_9 \
    ADDR_B1[10]=RS_TDP36K_outA_reg[0]_input_12_10 \
    ADDR_B1[11]=RS_TDP36K_outA_reg[0]_input_12_11 \
    ADDR_B1[12]=RS_TDP36K_outA_reg[0]_input_12_12 \
    ADDR_B1[13]=RS_TDP36K_outA_reg[0]_input_12_13 \
    ADDR_B1[14]=RS_TDP36K_outA_reg[0]_input_12_14 \
    ADDR_B2[0]=RS_TDP36K_outA_reg[0]_input_13_0 \
    ADDR_B2[1]=RS_TDP36K_outA_reg[0]_input_13_1 \
    ADDR_B2[2]=RS_TDP36K_outA_reg[0]_input_13_2 \
    ADDR_B2[3]=RS_TDP36K_outA_reg[0]_input_13_3 \
    ADDR_B2[4]=RS_TDP36K_outA_reg[0]_input_13_4 \
    ADDR_B2[5]=RS_TDP36K_outA_reg[0]_input_13_5 \
    ADDR_B2[6]=RS_TDP36K_outA_reg[0]_input_13_6 \
    ADDR_B2[7]=RS_TDP36K_outA_reg[0]_input_13_7 \
    ADDR_B2[8]=RS_TDP36K_outA_reg[0]_input_13_8 \
    ADDR_B2[9]=RS_TDP36K_outA_reg[0]_input_13_9 \
    ADDR_B2[10]=RS_TDP36K_outA_reg[0]_input_13_10 \
    ADDR_B2[11]=RS_TDP36K_outA_reg[0]_input_13_11 \
    ADDR_B2[12]=RS_TDP36K_outA_reg[0]_input_13_12 \
    ADDR_B2[13]=RS_TDP36K_outA_reg[0]_input_13_13 \
    BE_A1[0]=RS_TDP36K_outA_reg[0]_input_8_0 \
    BE_A1[1]=RS_TDP36K_outA_reg[0]_input_8_1 \
    BE_A2[0]=RS_TDP36K_outA_reg[0]_input_9_0 \
    BE_A2[1]=RS_TDP36K_outA_reg[0]_input_9_1 \
    BE_B1[0]=RS_TDP36K_outA_reg[0]_input_18_0 \
    BE_B1[1]=RS_TDP36K_outA_reg[0]_input_18_1 \
    BE_B2[0]=RS_TDP36K_outA_reg[0]_input_19_0 \
    BE_B2[1]=RS_TDP36K_outA_reg[0]_input_19_1 \
    CLK_A1=RS_TDP36K_outA_reg[0]_clock_0_0 \
    CLK_A2=RS_TDP36K_outA_reg[0]_clock_1_0 \
    CLK_B1=RS_TDP36K_outA_reg[0]_clock_2_0 \
    CLK_B2=RS_TDP36K_outA_reg[0]_clock_3_0 \
    FLUSH1=RS_TDP36K_outA_reg[0]_input_20_0 \
    FLUSH2=RS_TDP36K_outA_reg[0]_input_21_0 \
    REN_A1=RS_TDP36K_outA_reg[0]_input_4_0 \
    REN_A2=RS_TDP36K_outA_reg[0]_input_5_0 \
    REN_B1=RS_TDP36K_outA_reg[0]_input_14_0 \
    REN_B2=RS_TDP36K_outA_reg[0]_input_15_0 \
    WDATA_A1[0]=RS_TDP36K_outA_reg[0]_input_0_0 \
    WDATA_A1[1]=RS_TDP36K_outA_reg[0]_input_0_1 \
    WDATA_A1[2]=RS_TDP36K_outA_reg[0]_input_0_2 \
    WDATA_A1[3]=RS_TDP36K_outA_reg[0]_input_0_3 \
    WDATA_A1[4]=RS_TDP36K_outA_reg[0]_input_0_4 \
    WDATA_A1[5]=RS_TDP36K_outA_reg[0]_input_0_5 \
    WDATA_A1[6]=RS_TDP36K_outA_reg[0]_input_0_6 \
    WDATA_A1[7]=RS_TDP36K_outA_reg[0]_input_0_7 \
    WDATA_A1[8]=RS_TDP36K_outA_reg[0]_input_0_8 \
    WDATA_A1[9]=RS_TDP36K_outA_reg[0]_input_0_9 \
    WDATA_A1[10]=RS_TDP36K_outA_reg[0]_input_0_10 \
    WDATA_A1[11]=RS_TDP36K_outA_reg[0]_input_0_11 \
    WDATA_A1[12]=RS_TDP36K_outA_reg[0]_input_0_12 \
    WDATA_A1[13]=RS_TDP36K_outA_reg[0]_input_0_13 \
    WDATA_A1[14]=RS_TDP36K_outA_reg[0]_input_0_14 \
    WDATA_A1[15]=RS_TDP36K_outA_reg[0]_input_0_15 \
    WDATA_A1[16]=RS_TDP36K_outA_reg[0]_input_0_16 \
    WDATA_A1[17]=RS_TDP36K_outA_reg[0]_input_0_17 \
    WDATA_A2[0]=RS_TDP36K_outA_reg[0]_input_1_0 \
    WDATA_A2[1]=RS_TDP36K_outA_reg[0]_input_1_1 \
    WDATA_A2[2]=RS_TDP36K_outA_reg[0]_input_1_2 \
    WDATA_A2[3]=RS_TDP36K_outA_reg[0]_input_1_3 \
    WDATA_A2[4]=RS_TDP36K_outA_reg[0]_input_1_4 \
    WDATA_A2[5]=RS_TDP36K_outA_reg[0]_input_1_5 \
    WDATA_A2[6]=RS_TDP36K_outA_reg[0]_input_1_6 \
    WDATA_A2[7]=RS_TDP36K_outA_reg[0]_input_1_7 \
    WDATA_A2[8]=RS_TDP36K_outA_reg[0]_input_1_8 \
    WDATA_A2[9]=RS_TDP36K_outA_reg[0]_input_1_9 \
    WDATA_A2[10]=RS_TDP36K_outA_reg[0]_input_1_10 \
    WDATA_A2[11]=RS_TDP36K_outA_reg[0]_input_1_11 \
    WDATA_A2[12]=RS_TDP36K_outA_reg[0]_input_1_12 \
    WDATA_A2[13]=RS_TDP36K_outA_reg[0]_input_1_13 \
    WDATA_A2[14]=RS_TDP36K_outA_reg[0]_input_1_14 \
    WDATA_A2[15]=RS_TDP36K_outA_reg[0]_input_1_15 \
    WDATA_A2[16]=RS_TDP36K_outA_reg[0]_input_1_16 \
    WDATA_A2[17]=RS_TDP36K_outA_reg[0]_input_1_17 \
    WDATA_B1[0]=RS_TDP36K_outA_reg[0]_input_10_0 \
    WDATA_B1[1]=RS_TDP36K_outA_reg[0]_input_10_1 \
    WDATA_B1[2]=RS_TDP36K_outA_reg[0]_input_10_2 \
    WDATA_B1[3]=RS_TDP36K_outA_reg[0]_input_10_3 \
    WDATA_B1[4]=RS_TDP36K_outA_reg[0]_input_10_4 \
    WDATA_B1[5]=RS_TDP36K_outA_reg[0]_input_10_5 \
    WDATA_B1[6]=RS_TDP36K_outA_reg[0]_input_10_6 \
    WDATA_B1[7]=RS_TDP36K_outA_reg[0]_input_10_7 \
    WDATA_B1[8]=RS_TDP36K_outA_reg[0]_input_10_8 \
    WDATA_B1[9]=RS_TDP36K_outA_reg[0]_input_10_9 \
    WDATA_B1[10]=RS_TDP36K_outA_reg[0]_input_10_10 \
    WDATA_B1[11]=RS_TDP36K_outA_reg[0]_input_10_11 \
    WDATA_B1[12]=RS_TDP36K_outA_reg[0]_input_10_12 \
    WDATA_B1[13]=RS_TDP36K_outA_reg[0]_input_10_13 \
    WDATA_B1[14]=RS_TDP36K_outA_reg[0]_input_10_14 \
    WDATA_B1[15]=RS_TDP36K_outA_reg[0]_input_10_15 \
    WDATA_B1[16]=RS_TDP36K_outA_reg[0]_input_10_16 \
    WDATA_B1[17]=RS_TDP36K_outA_reg[0]_input_10_17 \
    WDATA_B2[0]=RS_TDP36K_outA_reg[0]_input_11_0 \
    WDATA_B2[1]=RS_TDP36K_outA_reg[0]_input_11_1 \
    WDATA_B2[2]=RS_TDP36K_outA_reg[0]_input_11_2 \
    WDATA_B2[3]=RS_TDP36K_outA_reg[0]_input_11_3 \
    WDATA_B2[4]=RS_TDP36K_outA_reg[0]_input_11_4 \
    WDATA_B2[5]=RS_TDP36K_outA_reg[0]_input_11_5 \
    WDATA_B2[6]=RS_TDP36K_outA_reg[0]_input_11_6 \
    WDATA_B2[7]=RS_TDP36K_outA_reg[0]_input_11_7 \
    WDATA_B2[8]=RS_TDP36K_outA_reg[0]_input_11_8 \
    WDATA_B2[9]=RS_TDP36K_outA_reg[0]_input_11_9 \
    WDATA_B2[10]=RS_TDP36K_outA_reg[0]_input_11_10 \
    WDATA_B2[11]=RS_TDP36K_outA_reg[0]_input_11_11 \
    WDATA_B2[12]=RS_TDP36K_outA_reg[0]_input_11_12 \
    WDATA_B2[13]=RS_TDP36K_outA_reg[0]_input_11_13 \
    WDATA_B2[14]=RS_TDP36K_outA_reg[0]_input_11_14 \
    WDATA_B2[15]=RS_TDP36K_outA_reg[0]_input_11_15 \
    WDATA_B2[16]=RS_TDP36K_outA_reg[0]_input_11_16 \
    WDATA_B2[17]=RS_TDP36K_outA_reg[0]_input_11_17 \
    WEN_A1=RS_TDP36K_outA_reg[0]_input_6_0 \
    WEN_A2=RS_TDP36K_outA_reg[0]_input_7_0 \
    WEN_B1=RS_TDP36K_outA_reg[0]_input_16_0 \
    WEN_B2=RS_TDP36K_outA_reg[0]_input_17_0 \
    RDATA_A1[0]=RS_TDP36K_outA_reg[0]_output_0_0 \
    RDATA_A1[1]=RS_TDP36K_outA_reg[0]_output_0_1 \
    RDATA_A1[2]=RS_TDP36K_outA_reg[0]_output_0_2 \
    RDATA_A1[3]=RS_TDP36K_outA_reg[0]_output_0_3 \
    RDATA_A1[4]=RS_TDP36K_outA_reg[0]_output_0_4 \
    RDATA_A1[5]=RS_TDP36K_outA_reg[0]_output_0_5 \
    RDATA_A1[6]=RS_TDP36K_outA_reg[0]_output_0_6 \
    RDATA_A1[7]=RS_TDP36K_outA_reg[0]_output_0_7 \
    RDATA_A1[8]=RS_TDP36K_outA_reg[0]_output_0_8 \
    RDATA_A1[9]=RS_TDP36K_outA_reg[0]_output_0_9 \
    RDATA_A1[10]=RS_TDP36K_outA_reg[0]_output_0_10 \
    RDATA_A1[11]=RS_TDP36K_outA_reg[0]_output_0_11 \
    RDATA_A1[12]=RS_TDP36K_outA_reg[0]_output_0_12 \
    RDATA_A1[13]=RS_TDP36K_outA_reg[0]_output_0_13 \
    RDATA_A1[14]=RS_TDP36K_outA_reg[0]_output_0_14 \
    RDATA_A1[15]=RS_TDP36K_outA_reg[0]_output_0_15 \
    RDATA_A1[16]=RS_TDP36K_outA_reg[0]_output_0_16 \
    RDATA_A1[17]=RS_TDP36K_outA_reg[0]_output_0_17 \
    RDATA_A2[0]=RS_TDP36K_outA_reg[0]_output_1_0 \
    RDATA_A2[1]=RS_TDP36K_outA_reg[0]_output_1_1 \
    RDATA_A2[2]=RS_TDP36K_outA_reg[0]_output_1_2 \
    RDATA_A2[3]=RS_TDP36K_outA_reg[0]_output_1_3 \
    RDATA_A2[4]=RS_TDP36K_outA_reg[0]_output_1_4 \
    RDATA_A2[5]=RS_TDP36K_outA_reg[0]_output_1_5 \
    RDATA_A2[6]=RS_TDP36K_outA_reg[0]_output_1_6 \
    RDATA_A2[7]=RS_TDP36K_outA_reg[0]_output_1_7 \
    RDATA_A2[8]=RS_TDP36K_outA_reg[0]_output_1_8 \
    RDATA_A2[9]=RS_TDP36K_outA_reg[0]_output_1_9 \
    RDATA_A2[10]=RS_TDP36K_outA_reg[0]_output_1_10 \
    RDATA_A2[11]=RS_TDP36K_outA_reg[0]_output_1_11 \
    RDATA_A2[12]=RS_TDP36K_outA_reg[0]_output_1_12 \
    RDATA_A2[13]=RS_TDP36K_outA_reg[0]_output_1_13 \
    RDATA_A2[14]=RS_TDP36K_outA_reg[0]_output_1_14 \
    RDATA_A2[15]=RS_TDP36K_outA_reg[0]_output_1_15 \
    RDATA_A2[16]=RS_TDP36K_outA_reg[0]_output_1_16 \
    RDATA_A2[17]=RS_TDP36K_outA_reg[0]_output_1_17 \
    RDATA_B1[0]=RS_TDP36K_outA_reg[0]_output_2_0 \
    RDATA_B1[1]=RS_TDP36K_outA_reg[0]_output_2_1 \
    RDATA_B1[2]=RS_TDP36K_outA_reg[0]_output_2_2 \
    RDATA_B1[3]=RS_TDP36K_outA_reg[0]_output_2_3 \
    RDATA_B1[4]=RS_TDP36K_outA_reg[0]_output_2_4 \
    RDATA_B1[5]=RS_TDP36K_outA_reg[0]_output_2_5 \
    RDATA_B1[6]=RS_TDP36K_outA_reg[0]_output_2_6 \
    RDATA_B1[7]=RS_TDP36K_outA_reg[0]_output_2_7 \
    RDATA_B1[8]=RS_TDP36K_outA_reg[0]_output_2_8 \
    RDATA_B1[9]=RS_TDP36K_outA_reg[0]_output_2_9 \
    RDATA_B1[10]=RS_TDP36K_outA_reg[0]_output_2_10 \
    RDATA_B1[11]=RS_TDP36K_outA_reg[0]_output_2_11 \
    RDATA_B1[12]=RS_TDP36K_outA_reg[0]_output_2_12 \
    RDATA_B1[13]=RS_TDP36K_outA_reg[0]_output_2_13 \
    RDATA_B1[14]=RS_TDP36K_outA_reg[0]_output_2_14 \
    RDATA_B1[15]=RS_TDP36K_outA_reg[0]_output_2_15 \
    RDATA_B1[16]=RS_TDP36K_outA_reg[0]_output_2_16 \
    RDATA_B1[17]=RS_TDP36K_outA_reg[0]_output_2_17 \
    RDATA_B2[0]=RS_TDP36K_outA_reg[0]_output_3_0 \
    RDATA_B2[1]=RS_TDP36K_outA_reg[0]_output_3_1 \
    RDATA_B2[2]=RS_TDP36K_outA_reg[0]_output_3_2 \
    RDATA_B2[3]=RS_TDP36K_outA_reg[0]_output_3_3 \
    RDATA_B2[4]=RS_TDP36K_outA_reg[0]_output_3_4 \
    RDATA_B2[5]=RS_TDP36K_outA_reg[0]_output_3_5 \
    RDATA_B2[6]=RS_TDP36K_outA_reg[0]_output_3_6 \
    RDATA_B2[7]=RS_TDP36K_outA_reg[0]_output_3_7 \
    RDATA_B2[8]=RS_TDP36K_outA_reg[0]_output_3_8 \
    RDATA_B2[9]=RS_TDP36K_outA_reg[0]_output_3_9 \
    RDATA_B2[10]=RS_TDP36K_outA_reg[0]_output_3_10 \
    RDATA_B2[11]=RS_TDP36K_outA_reg[0]_output_3_11 \
    RDATA_B2[12]=RS_TDP36K_outA_reg[0]_output_3_12 \
    RDATA_B2[13]=RS_TDP36K_outA_reg[0]_output_3_13 \
    RDATA_B2[14]=RS_TDP36K_outA_reg[0]_output_3_14 \
    RDATA_B2[15]=RS_TDP36K_outA_reg[0]_output_3_15 \
    RDATA_B2[16]=RS_TDP36K_outA_reg[0]_output_3_16 \
    RDATA_B2[17]=RS_TDP36K_outA_reg[0]_output_3_17
.param INIT_i 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
.param MODE_BITS 011011011011000000000000000000000000000000000000000000000000000000000000000000000

.subckt dffre \
    C=dffre_doutB[30]_clock_0_0 \
    D=dffre_doutB[30]_input_0_0 \
    E=dffre_doutB[30]_input_2_0 \
    R=dffre_doutB[30]_input_1_0 \
    Q=dffre_doutB[30]_output_0_0

.subckt dffre \
    C=dffre_doutB[31]_clock_0_0 \
    D=dffre_doutB[31]_input_0_0 \
    E=dffre_doutB[31]_input_2_0 \
    R=dffre_doutB[31]_input_1_0 \
    Q=dffre_doutB[31]_output_0_0

.subckt dffre \
    C=dffre_doutB[32]_clock_0_0 \
    D=dffre_doutB[32]_input_0_0 \
    E=dffre_doutB[32]_input_2_0 \
    R=dffre_doutB[32]_input_1_0 \
    Q=dffre_doutB[32]_output_0_0

.subckt dffre \
    C=dffre_doutB[33]_clock_0_0 \
    D=dffre_doutB[33]_input_0_0 \
    E=dffre_doutB[33]_input_2_0 \
    R=dffre_doutB[33]_input_1_0 \
    Q=dffre_doutB[33]_output_0_0

.subckt dffre \
    C=dffre_doutB[34]_clock_0_0 \
    D=dffre_doutB[34]_input_0_0 \
    E=dffre_doutB[34]_input_2_0 \
    R=dffre_doutB[34]_input_1_0 \
    Q=dffre_doutB[34]_output_0_0

.subckt dffre \
    C=dffre_doutB[35]_clock_0_0 \
    D=dffre_doutB[35]_input_0_0 \
    E=dffre_doutB[35]_input_2_0 \
    R=dffre_doutB[35]_input_1_0 \
    Q=dffre_doutB[35]_output_0_0

.subckt dffre \
    C=dffre_doutB[22]_clock_0_0 \
    D=dffre_doutB[22]_input_0_0 \
    E=dffre_doutB[22]_input_2_0 \
    R=dffre_doutB[22]_input_1_0 \
    Q=dffre_doutB[22]_output_0_0

.subckt dffre \
    C=dffre_doutB[23]_clock_0_0 \
    D=dffre_doutB[23]_input_0_0 \
    E=dffre_doutB[23]_input_2_0 \
    R=dffre_doutB[23]_input_1_0 \
    Q=dffre_doutB[23]_output_0_0

.subckt dffre \
    C=dffre_doutB[24]_clock_0_0 \
    D=dffre_doutB[24]_input_0_0 \
    E=dffre_doutB[24]_input_2_0 \
    R=dffre_doutB[24]_input_1_0 \
    Q=dffre_doutB[24]_output_0_0

.subckt dffre \
    C=dffre_doutB[25]_clock_0_0 \
    D=dffre_doutB[25]_input_0_0 \
    E=dffre_doutB[25]_input_2_0 \
    R=dffre_doutB[25]_input_1_0 \
    Q=dffre_doutB[25]_output_0_0

.subckt dffre \
    C=dffre_doutB[26]_clock_0_0 \
    D=dffre_doutB[26]_input_0_0 \
    E=dffre_doutB[26]_input_2_0 \
    R=dffre_doutB[26]_input_1_0 \
    Q=dffre_doutB[26]_output_0_0

.subckt dffre \
    C=dffre_doutB[27]_clock_0_0 \
    D=dffre_doutB[27]_input_0_0 \
    E=dffre_doutB[27]_input_2_0 \
    R=dffre_doutB[27]_input_1_0 \
    Q=dffre_doutB[27]_output_0_0

.subckt dffre \
    C=dffre_doutB[29]_clock_0_0 \
    D=dffre_doutB[29]_input_0_0 \
    E=dffre_doutB[29]_input_2_0 \
    R=dffre_doutB[29]_input_1_0 \
    Q=dffre_doutB[29]_output_0_0

.subckt dffre \
    C=dffre_doutB[28]_clock_0_0 \
    D=dffre_doutB[28]_input_0_0 \
    E=dffre_doutB[28]_input_2_0 \
    R=dffre_doutB[28]_input_1_0 \
    Q=dffre_doutB[28]_output_0_0

.names __vpr__unconn0 __vpr__unconn1 __vpr__unconn2 __vpr__unconn3 lut__04__input_0_4 lut__04__output_0_0 
00000 1

.names __vpr__unconn4 __vpr__unconn5 lut__05__input_0_2 __vpr__unconn6 __vpr__unconn7 lut__05__output_0_0 
00000 1

.subckt dffre \
    C=dffre_doutB[18]_clock_0_0 \
    D=dffre_doutB[18]_input_0_0 \
    E=dffre_doutB[18]_input_2_0 \
    R=dffre_doutB[18]_input_1_0 \
    Q=dffre_doutB[18]_output_0_0

.subckt dffre \
    C=dffre_doutB[17]_clock_0_0 \
    D=dffre_doutB[17]_input_0_0 \
    E=dffre_doutB[17]_input_2_0 \
    R=dffre_doutB[17]_input_1_0 \
    Q=dffre_doutB[17]_output_0_0

.subckt dffre \
    C=dffre_doutB[13]_clock_0_0 \
    D=dffre_doutB[13]_input_0_0 \
    E=dffre_doutB[13]_input_2_0 \
    R=dffre_doutB[13]_input_1_0 \
    Q=dffre_doutB[13]_output_0_0

.subckt dffre \
    C=dffre_doutB[14]_clock_0_0 \
    D=dffre_doutB[14]_input_0_0 \
    E=dffre_doutB[14]_input_2_0 \
    R=dffre_doutB[14]_input_1_0 \
    Q=dffre_doutB[14]_output_0_0

.subckt dffre \
    C=dffre_doutB[12]_clock_0_0 \
    D=dffre_doutB[12]_input_0_0 \
    E=dffre_doutB[12]_input_2_0 \
    R=dffre_doutB[12]_input_1_0 \
    Q=dffre_doutB[12]_output_0_0

.subckt dffre \
    C=dffre_doutB[11]_clock_0_0 \
    D=dffre_doutB[11]_input_0_0 \
    E=dffre_doutB[11]_input_2_0 \
    R=dffre_doutB[11]_input_1_0 \
    Q=dffre_doutB[11]_output_0_0

.subckt dffre \
    C=dffre_doutB[16]_clock_0_0 \
    D=dffre_doutB[16]_input_0_0 \
    E=dffre_doutB[16]_input_2_0 \
    R=dffre_doutB[16]_input_1_0 \
    Q=dffre_doutB[16]_output_0_0

.subckt dffre \
    C=dffre_doutB[15]_clock_0_0 \
    D=dffre_doutB[15]_input_0_0 \
    E=dffre_doutB[15]_input_2_0 \
    R=dffre_doutB[15]_input_1_0 \
    Q=dffre_doutB[15]_output_0_0

.subckt dffre \
    C=dffre_doutB[1]_clock_0_0 \
    D=dffre_doutB[1]_input_0_0 \
    E=dffre_doutB[1]_input_2_0 \
    R=dffre_doutB[1]_input_1_0 \
    Q=dffre_doutB[1]_output_0_0

.subckt dffre \
    C=dffre_doutB[21]_clock_0_0 \
    D=dffre_doutB[21]_input_0_0 \
    E=dffre_doutB[21]_input_2_0 \
    R=dffre_doutB[21]_input_1_0 \
    Q=dffre_doutB[21]_output_0_0

.subckt dffre \
    C=dffre_doutB[9]_clock_0_0 \
    D=dffre_doutB[9]_input_0_0 \
    E=dffre_doutB[9]_input_2_0 \
    R=dffre_doutB[9]_input_1_0 \
    Q=dffre_doutB[9]_output_0_0

.subckt dffre \
    C=dffre_doutB[10]_clock_0_0 \
    D=dffre_doutB[10]_input_0_0 \
    E=dffre_doutB[10]_input_2_0 \
    R=dffre_doutB[10]_input_1_0 \
    Q=dffre_doutB[10]_output_0_0

.subckt dffre \
    C=dffre_doutB[20]_clock_0_0 \
    D=dffre_doutB[20]_input_0_0 \
    E=dffre_doutB[20]_input_2_0 \
    R=dffre_doutB[20]_input_1_0 \
    Q=dffre_doutB[20]_output_0_0

.subckt dffre \
    C=dffre_doutB[19]_clock_0_0 \
    D=dffre_doutB[19]_input_0_0 \
    E=dffre_doutB[19]_input_2_0 \
    R=dffre_doutB[19]_input_1_0 \
    Q=dffre_doutB[19]_output_0_0

.subckt dffre \
    C=dffre_doutB[8]_clock_0_0 \
    D=dffre_doutB[8]_input_0_0 \
    E=dffre_doutB[8]_input_2_0 \
    R=dffre_doutB[8]_input_1_0 \
    Q=dffre_doutB[8]_output_0_0

.subckt dffre \
    C=dffre_doutB[7]_clock_0_0 \
    D=dffre_doutB[7]_input_0_0 \
    E=dffre_doutB[7]_input_2_0 \
    R=dffre_doutB[7]_input_1_0 \
    Q=dffre_doutB[7]_output_0_0

.subckt dffre \
    C=dffre_doutB[2]_clock_0_0 \
    D=dffre_doutB[2]_input_0_0 \
    E=dffre_doutB[2]_input_2_0 \
    R=dffre_doutB[2]_input_1_0 \
    Q=dffre_doutB[2]_output_0_0

.subckt dffre \
    C=dffre_doutB[6]_clock_0_0 \
    D=dffre_doutB[6]_input_0_0 \
    E=dffre_doutB[6]_input_2_0 \
    R=dffre_doutB[6]_input_1_0 \
    Q=dffre_doutB[6]_output_0_0

.subckt dffre \
    C=dffre_doutB[5]_clock_0_0 \
    D=dffre_doutB[5]_input_0_0 \
    E=dffre_doutB[5]_input_2_0 \
    R=dffre_doutB[5]_input_1_0 \
    Q=dffre_doutB[5]_output_0_0

.subckt dffre \
    C=dffre_doutB[4]_clock_0_0 \
    D=dffre_doutB[4]_input_0_0 \
    E=dffre_doutB[4]_input_2_0 \
    R=dffre_doutB[4]_input_1_0 \
    Q=dffre_doutB[4]_output_0_0

.names __vpr__unconn8 __vpr__unconn9 __vpr__unconn10 __vpr__unconn11 __vpr__unconn12 lut_$true_output_0_0 
00000 1

.names __vpr__unconn13 __vpr__unconn14 __vpr__unconn15 __vpr__unconn16 __vpr__unconn17 lut_$false_output_0_0 
----- 0

.subckt dffre \
    C=dffre_doutB[3]_clock_0_0 \
    D=dffre_doutB[3]_input_0_0 \
    E=dffre_doutB[3]_input_2_0 \
    R=dffre_doutB[3]_input_1_0 \
    Q=dffre_doutB[3]_output_0_0

.subckt dffre \
    C=dffre_doutA[25]_clock_0_0 \
    D=dffre_doutA[25]_input_0_0 \
    E=dffre_doutA[25]_input_2_0 \
    R=dffre_doutA[25]_input_1_0 \
    Q=dffre_doutA[25]_output_0_0

.subckt dffre \
    C=dffre_doutA[26]_clock_0_0 \
    D=dffre_doutA[26]_input_0_0 \
    E=dffre_doutA[26]_input_2_0 \
    R=dffre_doutA[26]_input_1_0 \
    Q=dffre_doutA[26]_output_0_0

.subckt dffre \
    C=dffre_doutA[28]_clock_0_0 \
    D=dffre_doutA[28]_input_0_0 \
    E=dffre_doutA[28]_input_2_0 \
    R=dffre_doutA[28]_input_1_0 \
    Q=dffre_doutA[28]_output_0_0

.subckt dffre \
    C=dffre_doutA[27]_clock_0_0 \
    D=dffre_doutA[27]_input_0_0 \
    E=dffre_doutA[27]_input_2_0 \
    R=dffre_doutA[27]_input_1_0 \
    Q=dffre_doutA[27]_output_0_0

.subckt dffre \
    C=dffre_doutA[0]_clock_0_0 \
    D=dffre_doutA[0]_input_0_0 \
    E=dffre_doutA[0]_input_2_0 \
    R=dffre_doutA[0]_input_1_0 \
    Q=dffre_doutA[0]_output_0_0

.subckt dffre \
    C=dffre_doutA[29]_clock_0_0 \
    D=dffre_doutA[29]_input_0_0 \
    E=dffre_doutA[29]_input_2_0 \
    R=dffre_doutA[29]_input_1_0 \
    Q=dffre_doutA[29]_output_0_0

.subckt dffre \
    C=dffre_doutA[21]_clock_0_0 \
    D=dffre_doutA[21]_input_0_0 \
    E=dffre_doutA[21]_input_2_0 \
    R=dffre_doutA[21]_input_1_0 \
    Q=dffre_doutA[21]_output_0_0

.subckt dffre \
    C=dffre_doutA[22]_clock_0_0 \
    D=dffre_doutA[22]_input_0_0 \
    E=dffre_doutA[22]_input_2_0 \
    R=dffre_doutA[22]_input_1_0 \
    Q=dffre_doutA[22]_output_0_0

.subckt dffre \
    C=dffre_doutA[30]_clock_0_0 \
    D=dffre_doutA[30]_input_0_0 \
    E=dffre_doutA[30]_input_2_0 \
    R=dffre_doutA[30]_input_1_0 \
    Q=dffre_doutA[30]_output_0_0

.subckt dffre \
    C=dffre_doutA[31]_clock_0_0 \
    D=dffre_doutA[31]_input_0_0 \
    E=dffre_doutA[31]_input_2_0 \
    R=dffre_doutA[31]_input_1_0 \
    Q=dffre_doutA[31]_output_0_0

.subckt dffre \
    C=dffre_doutA[24]_clock_0_0 \
    D=dffre_doutA[24]_input_0_0 \
    E=dffre_doutA[24]_input_2_0 \
    R=dffre_doutA[24]_input_1_0 \
    Q=dffre_doutA[24]_output_0_0

.subckt dffre \
    C=dffre_doutA[23]_clock_0_0 \
    D=dffre_doutA[23]_input_0_0 \
    E=dffre_doutA[23]_input_2_0 \
    R=dffre_doutA[23]_input_1_0 \
    Q=dffre_doutA[23]_output_0_0

.subckt dffre \
    C=dffre_doutA[35]_clock_0_0 \
    D=dffre_doutA[35]_input_0_0 \
    E=dffre_doutA[35]_input_2_0 \
    R=dffre_doutA[35]_input_1_0 \
    Q=dffre_doutA[35]_output_0_0

.subckt dffre \
    C=dffre_doutA[34]_clock_0_0 \
    D=dffre_doutA[34]_input_0_0 \
    E=dffre_doutA[34]_input_2_0 \
    R=dffre_doutA[34]_input_1_0 \
    Q=dffre_doutA[34]_output_0_0

.subckt dffre \
    C=dffre_doutA[33]_clock_0_0 \
    D=dffre_doutA[33]_input_0_0 \
    E=dffre_doutA[33]_input_2_0 \
    R=dffre_doutA[33]_input_1_0 \
    Q=dffre_doutA[33]_output_0_0

.subckt dffre \
    C=dffre_doutA[32]_clock_0_0 \
    D=dffre_doutA[32]_input_0_0 \
    E=dffre_doutA[32]_input_2_0 \
    R=dffre_doutA[32]_input_1_0 \
    Q=dffre_doutA[32]_output_0_0

.subckt dffre \
    C=dffre_doutA[8]_clock_0_0 \
    D=dffre_doutA[8]_input_0_0 \
    E=dffre_doutA[8]_input_2_0 \
    R=dffre_doutA[8]_input_1_0 \
    Q=dffre_doutA[8]_output_0_0

.subckt dffre \
    C=dffre_doutA[9]_clock_0_0 \
    D=dffre_doutA[9]_input_0_0 \
    E=dffre_doutA[9]_input_2_0 \
    R=dffre_doutA[9]_input_1_0 \
    Q=dffre_doutA[9]_output_0_0

.subckt dffre \
    C=dffre_doutA[19]_clock_0_0 \
    D=dffre_doutA[19]_input_0_0 \
    E=dffre_doutA[19]_input_2_0 \
    R=dffre_doutA[19]_input_1_0 \
    Q=dffre_doutA[19]_output_0_0

.subckt dffre \
    C=dffre_doutA[18]_clock_0_0 \
    D=dffre_doutA[18]_input_0_0 \
    E=dffre_doutA[18]_input_2_0 \
    R=dffre_doutA[18]_input_1_0 \
    Q=dffre_doutA[18]_output_0_0

.subckt dffre \
    C=dffre_doutA[1]_clock_0_0 \
    D=dffre_doutA[1]_input_0_0 \
    E=dffre_doutA[1]_input_2_0 \
    R=dffre_doutA[1]_input_1_0 \
    Q=dffre_doutA[1]_output_0_0

.subckt dffre \
    C=dffre_doutA[20]_clock_0_0 \
    D=dffre_doutA[20]_input_0_0 \
    E=dffre_doutA[20]_input_2_0 \
    R=dffre_doutA[20]_input_1_0 \
    Q=dffre_doutA[20]_output_0_0

.subckt dffre \
    C=dffre_doutA[12]_clock_0_0 \
    D=dffre_doutA[12]_input_0_0 \
    E=dffre_doutA[12]_input_2_0 \
    R=dffre_doutA[12]_input_1_0 \
    Q=dffre_doutA[12]_output_0_0

.subckt dffre \
    C=dffre_doutA[13]_clock_0_0 \
    D=dffre_doutA[13]_input_0_0 \
    E=dffre_doutA[13]_input_2_0 \
    R=dffre_doutA[13]_input_1_0 \
    Q=dffre_doutA[13]_output_0_0

.subckt dffre \
    C=dffre_doutA[17]_clock_0_0 \
    D=dffre_doutA[17]_input_0_0 \
    E=dffre_doutA[17]_input_2_0 \
    R=dffre_doutA[17]_input_1_0 \
    Q=dffre_doutA[17]_output_0_0

.subckt dffre \
    C=dffre_doutA[16]_clock_0_0 \
    D=dffre_doutA[16]_input_0_0 \
    E=dffre_doutA[16]_input_2_0 \
    R=dffre_doutA[16]_input_1_0 \
    Q=dffre_doutA[16]_output_0_0

.subckt dffre \
    C=dffre_doutA[7]_clock_0_0 \
    D=dffre_doutA[7]_input_0_0 \
    E=dffre_doutA[7]_input_2_0 \
    R=dffre_doutA[7]_input_1_0 \
    Q=dffre_doutA[7]_output_0_0

.subckt dffre \
    C=dffre_doutA[6]_clock_0_0 \
    D=dffre_doutA[6]_input_0_0 \
    E=dffre_doutA[6]_input_2_0 \
    R=dffre_doutA[6]_input_1_0 \
    Q=dffre_doutA[6]_output_0_0

.subckt dffre \
    C=dffre_doutA[10]_clock_0_0 \
    D=dffre_doutA[10]_input_0_0 \
    E=dffre_doutA[10]_input_2_0 \
    R=dffre_doutA[10]_input_1_0 \
    Q=dffre_doutA[10]_output_0_0

.subckt dffre \
    C=dffre_doutA[11]_clock_0_0 \
    D=dffre_doutA[11]_input_0_0 \
    E=dffre_doutA[11]_input_2_0 \
    R=dffre_doutA[11]_input_1_0 \
    Q=dffre_doutA[11]_output_0_0

.subckt dffre \
    C=dffre_doutA[14]_clock_0_0 \
    D=dffre_doutA[14]_input_0_0 \
    E=dffre_doutA[14]_input_2_0 \
    R=dffre_doutA[14]_input_1_0 \
    Q=dffre_doutA[14]_output_0_0

.subckt dffre \
    C=dffre_doutA[15]_clock_0_0 \
    D=dffre_doutA[15]_input_0_0 \
    E=dffre_doutA[15]_input_2_0 \
    R=dffre_doutA[15]_input_1_0 \
    Q=dffre_doutA[15]_output_0_0

.subckt dffre \
    C=dffre_doutA[2]_clock_0_0 \
    D=dffre_doutA[2]_input_0_0 \
    E=dffre_doutA[2]_input_2_0 \
    R=dffre_doutA[2]_input_1_0 \
    Q=dffre_doutA[2]_output_0_0

.subckt dffre \
    C=dffre_doutA[5]_clock_0_0 \
    D=dffre_doutA[5]_input_0_0 \
    E=dffre_doutA[5]_input_2_0 \
    R=dffre_doutA[5]_input_1_0 \
    Q=dffre_doutA[5]_output_0_0

.subckt dffre \
    C=dffre_doutA[4]_clock_0_0 \
    D=dffre_doutA[4]_input_0_0 \
    E=dffre_doutA[4]_input_2_0 \
    R=dffre_doutA[4]_input_1_0 \
    Q=dffre_doutA[4]_output_0_0

.subckt dffre \
    C=dffre_doutA[3]_clock_0_0 \
    D=dffre_doutA[3]_input_0_0 \
    E=dffre_doutA[3]_input_2_0 \
    R=dffre_doutA[3]_input_1_0 \
    Q=dffre_doutA[3]_output_0_0

.subckt dffre \
    C=dffre_doutB[0]_clock_0_0 \
    D=dffre_doutB[0]_input_0_0 \
    E=dffre_doutB[0]_input_2_0 \
    R=dffre_doutB[0]_input_1_0 \
    Q=dffre_doutB[0]_output_0_0


.end
