#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Apr 10 02:14:14 2022
# Process ID: 19768
# Current directory: C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/impl_1\vivado.jou
# Running On: DESKTOP-IFL7HB3, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 17024 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1361.156 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/HLS_Project'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.cache/ip 
Command: link_design -top design_1_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_nnlayer_0_5/design_1_nnlayer_0_5.dcp' for cell 'design_1_i/nnlayer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1361.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 880 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1361.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 1361.156 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1361.156 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ed178976

Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1720.906 ; gain = 359.750

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/nnlayer_0/inst/control_s_axi_U/icmp_ln88_reg_10862[0]_i_1 into driver instance design_1_i/nnlayer_0/inst/control_s_axi_U/ap_CS_fsm[2]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 132bacfa9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2024.453 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 30 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17cc0c6cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2024.453 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: de805816

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2024.453 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 126 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: de805816

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2024.453 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: de805816

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2024.453 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: de805816

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2024.453 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              30  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               0  |             126  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2024.453 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16f05cec1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2024.453 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 131 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 262
Ending PowerOpt Patch Enables Task | Checksum: 16f05cec1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2280.809 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16f05cec1

Time (s): cpu = 00:00:52 ; elapsed = 00:00:31 . Memory (MB): peak = 2280.809 ; gain = 256.355

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 16f05cec1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2280.809 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2280.809 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 16f05cec1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2280.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:11 . Memory (MB): peak = 2280.809 ; gain = 919.652
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.207 . Memory (MB): peak = 2280.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2280.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 2280.809 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2280.809 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f8333818

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 2280.809 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1dfbf8bf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: defe7849

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: defe7849

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2280.809 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: defe7849

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8557c1cd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c5181e35

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c5181e35

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 3012 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1490 nets or LUTs. Breaked 0 LUT, combined 1490 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2280.809 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1490  |                  1490  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1490  |                  1490  |           0  |           9  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1d8288529

Time (s): cpu = 00:01:44 ; elapsed = 00:01:07 . Memory (MB): peak = 2280.809 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1805af694

Time (s): cpu = 00:01:48 ; elapsed = 00:01:10 . Memory (MB): peak = 2280.809 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1805af694

Time (s): cpu = 00:01:48 ; elapsed = 00:01:10 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19c64740e

Time (s): cpu = 00:01:54 ; elapsed = 00:01:14 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e4d26b14

Time (s): cpu = 00:02:03 ; elapsed = 00:01:19 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c502c849

Time (s): cpu = 00:02:04 ; elapsed = 00:01:20 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18a06f9bf

Time (s): cpu = 00:02:04 ; elapsed = 00:01:20 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b12085e2

Time (s): cpu = 00:02:13 ; elapsed = 00:01:26 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1dc42bf1e

Time (s): cpu = 00:02:28 ; elapsed = 00:01:40 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 16026f4a6

Time (s): cpu = 00:02:32 ; elapsed = 00:01:45 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1be15f010

Time (s): cpu = 00:02:32 ; elapsed = 00:01:45 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17cb5c55c

Time (s): cpu = 00:02:51 ; elapsed = 00:01:56 . Memory (MB): peak = 2280.809 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17cb5c55c

Time (s): cpu = 00:02:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12919db5e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.325 | TNS=-16.145 |
Phase 1 Physical Synthesis Initialization | Checksum: 138d43df4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2280.809 ; gain = 0.000
INFO: [Place 46-33] Processed net design_1_i/nnlayer_0/inst/ap_rst_n_inv, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 132d8a264

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2280.809 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 12919db5e

Time (s): cpu = 00:03:16 ; elapsed = 00:02:15 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.409. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e716b771

Time (s): cpu = 00:04:39 ; elapsed = 00:03:38 . Memory (MB): peak = 2280.809 ; gain = 0.000

Time (s): cpu = 00:04:39 ; elapsed = 00:03:38 . Memory (MB): peak = 2280.809 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: e716b771

Time (s): cpu = 00:04:39 ; elapsed = 00:03:38 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e716b771

Time (s): cpu = 00:04:40 ; elapsed = 00:03:39 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                2x2|                2x2|
|___________|___________________|___________________|
|       East|                8x8|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e716b771

Time (s): cpu = 00:04:40 ; elapsed = 00:03:39 . Memory (MB): peak = 2280.809 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: e716b771

Time (s): cpu = 00:04:40 ; elapsed = 00:03:39 . Memory (MB): peak = 2280.809 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2280.809 ; gain = 0.000

Time (s): cpu = 00:04:41 ; elapsed = 00:03:39 . Memory (MB): peak = 2280.809 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b38c7d59

Time (s): cpu = 00:04:41 ; elapsed = 00:03:40 . Memory (MB): peak = 2280.809 ; gain = 0.000
Ending Placer Task | Checksum: 93509bd8

Time (s): cpu = 00:04:41 ; elapsed = 00:03:40 . Memory (MB): peak = 2280.809 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:48 ; elapsed = 00:03:44 . Memory (MB): peak = 2280.809 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2280.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2280.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.196 . Memory (MB): peak = 2280.809 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 2280.809 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2280.809 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2280.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2280.809 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 71ecfe48 ConstDB: 0 ShapeSum: 21639d90 RouteDB: 0
Post Restoration Checksum: NetGraph: ba58eaec NumContArr: 91d1d805 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 14c2ac2f1

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 2283.121 ; gain = 2.312

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14c2ac2f1

Time (s): cpu = 00:01:15 ; elapsed = 00:01:01 . Memory (MB): peak = 2283.152 ; gain = 2.344

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14c2ac2f1

Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 2289.688 ; gain = 8.879

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14c2ac2f1

Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 2289.688 ; gain = 8.879
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 26d35b314

Time (s): cpu = 00:01:37 ; elapsed = 00:01:17 . Memory (MB): peak = 2330.957 ; gain = 50.148
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.344  | TNS=0.000  | WHS=-0.185 | THS=-46.991|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 27973
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 27973
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2575f940e

Time (s): cpu = 00:01:47 ; elapsed = 00:01:23 . Memory (MB): peak = 2492.945 ; gain = 212.137

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2575f940e

Time (s): cpu = 00:01:47 ; elapsed = 00:01:23 . Memory (MB): peak = 2492.945 ; gain = 212.137
Phase 3 Initial Routing | Checksum: 9f6a21be

Time (s): cpu = 00:03:43 ; elapsed = 00:02:10 . Memory (MB): peak = 2492.945 ; gain = 212.137
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+==============+===============+============================================================================================================================================+
| Launch Clock | Capture Clock | Pin                                                                                                                                        |
+==============+===============+============================================================================================================================================+
| clk_fpga_0   | clk_fpga_0    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/D |
+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8245
 Number of Nodes with overlaps = 2549
 Number of Nodes with overlaps = 952
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.082 | TNS=-0.137 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16bd9295f

Time (s): cpu = 00:10:06 ; elapsed = 00:06:57 . Memory (MB): peak = 2492.945 ; gain = 212.137

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 403
 Number of Nodes with overlaps = 160
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.146  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e67f28f3

Time (s): cpu = 00:11:23 ; elapsed = 00:07:38 . Memory (MB): peak = 2492.945 ; gain = 212.137
Phase 4 Rip-up And Reroute | Checksum: e67f28f3

Time (s): cpu = 00:11:23 ; elapsed = 00:07:38 . Memory (MB): peak = 2492.945 ; gain = 212.137

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 197d4bc75

Time (s): cpu = 00:11:27 ; elapsed = 00:07:41 . Memory (MB): peak = 2492.945 ; gain = 212.137
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.146  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 197d4bc75

Time (s): cpu = 00:11:28 ; elapsed = 00:07:41 . Memory (MB): peak = 2492.945 ; gain = 212.137

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 197d4bc75

Time (s): cpu = 00:11:28 ; elapsed = 00:07:42 . Memory (MB): peak = 2492.945 ; gain = 212.137
Phase 5 Delay and Skew Optimization | Checksum: 197d4bc75

Time (s): cpu = 00:11:28 ; elapsed = 00:07:42 . Memory (MB): peak = 2492.945 ; gain = 212.137

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 113020534

Time (s): cpu = 00:11:33 ; elapsed = 00:07:45 . Memory (MB): peak = 2492.945 ; gain = 212.137
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.146  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15f580ecf

Time (s): cpu = 00:11:34 ; elapsed = 00:07:46 . Memory (MB): peak = 2492.945 ; gain = 212.137
Phase 6 Post Hold Fix | Checksum: 15f580ecf

Time (s): cpu = 00:11:34 ; elapsed = 00:07:46 . Memory (MB): peak = 2492.945 ; gain = 212.137

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.6693 %
  Global Horizontal Routing Utilization  = 19.0711 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13275435c

Time (s): cpu = 00:11:34 ; elapsed = 00:07:46 . Memory (MB): peak = 2492.945 ; gain = 212.137

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13275435c

Time (s): cpu = 00:11:35 ; elapsed = 00:07:47 . Memory (MB): peak = 2492.945 ; gain = 212.137

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12b5b5b32

Time (s): cpu = 00:11:42 ; elapsed = 00:07:54 . Memory (MB): peak = 2492.945 ; gain = 212.137

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.146  | TNS=0.000  | WHS=0.044  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12b5b5b32

Time (s): cpu = 00:11:46 ; elapsed = 00:07:57 . Memory (MB): peak = 2492.945 ; gain = 212.137
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:11:46 ; elapsed = 00:07:57 . Memory (MB): peak = 2492.945 ; gain = 212.137

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:11:59 ; elapsed = 00:08:05 . Memory (MB): peak = 2492.945 ; gain = 212.137
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2492.945 ; gain = 0.000
report_design_analysis: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2492.945 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 2492.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 2492.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/jespe/Desktop/Uni_Civil_10_Semester/RnD/RnD_project/Vivado_project/Vivado_project.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2492.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2492.945 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U142/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U143/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U144/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U145/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U146/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U147/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U148/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U149/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U150/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U151/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U152/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U153/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U154/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U155/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U156/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U157/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U158/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U159/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U160/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U161/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U162/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U163/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U164/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U165/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U166/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U167/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U168/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U169/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U170/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U171/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U172/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U173/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U174/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U175/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U176/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U177/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U178/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U179/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U180/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U181/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U182/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U183/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U184/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U185/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U186/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U187/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U188/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U189/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U190/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U191/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U192/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U193/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U194/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U195/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U196/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U197/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U198/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U199/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U200/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U201/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U202/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U203/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U204/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U205/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U206/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U207/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U208/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U209/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U210/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U211/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U212/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U213/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U214/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U215/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U216/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U217/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U218/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U219/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U220/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U221/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U222/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U223/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U224/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U225/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U226/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U227/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U228/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U229/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U230/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U231/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U232/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U233/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U234/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U235/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U236/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U237/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U238/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U239/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U240/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg input design_1_i/nnlayer_0/inst/mac_muladd_16s_16s_24ns_24_4_1_U241/nnlayer_mac_muladd_16s_16s_24ns_24_4_1_DSP48_0_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U137/dout output design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U137/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U137/dout__0 output design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U137/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U139/dout output design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U139/dout/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U139/dout__0 output design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U139/dout__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U137/dout multiplier stage design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U137/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U137/dout__0 multiplier stage design_1_i/nnlayer_0/inst/mul_24s_26ns_50_1_1_U137/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U139/dout multiplier stage design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U139/dout/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U139/dout__0 multiplier stage design_1_i/nnlayer_0/inst/mul_32ns_26ns_42_1_1_U139/dout__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nnlayer_0/inst/tmp_130_reg_13726_reg multiplier stage design_1_i/nnlayer_0/inst/tmp_130_reg_13726_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/nnlayer_0/inst/tmp_130_reg_13726_reg__0 multiplier stage design_1_i/nnlayer_0/inst/tmp_130_reg_13726_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 138 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:35 ; elapsed = 00:01:02 . Memory (MB): peak = 2919.582 ; gain = 426.637
INFO: [Common 17-206] Exiting Vivado at Sun Apr 10 02:31:48 2022...
