0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/ALU_32Bit_20335015.vhd,1640898299,vhdl,,,,alu_32bit_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/BInputLogic_20335015.vhd,1638206055,vhdl,,,,binputlogic_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/Datapath_32Bit_20335015.vhd,1641330533,vhdl,,,,datapath_32bit_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/Datapath_32Bit_20335015_TB.vhd,1641330581,vhdl,,,,datapath_32bit_20335015_tb,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/Decoder_32Bit_5to32_20335015.vhd,1638190794,vhdl,,,,decoder_32bit_5to32_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/FullAdder_20335015.vhd,1638201306,vhdl,,,,fulladder_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/FunctionUnit_32Bit_20335015.vhd,1641146955,vhdl,,,,functionalunit_32bit_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/LogicCircuit_1Bit_20335015.vhd,1640823166,vhdl,,,,logiccircuit_1bit_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/LogicCircuit_32Bit_20335015.vhd,1640823596,vhdl,,,,logiccircuit_32bit_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/Multiplexer_1Bit_4to1_20335015.vhd,1640818260,vhdl,,,,multiplexer_1bit_4to1_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/Multiplexer_32Bit_32to1_20335015.vhd,1638192057,vhdl,,,,multiplexer_32bit_32to1_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/Mutliplexer_32Bit_2to1_20335015.vhd,1640888055,vhdl,,,,multiplexer_32bit_2to1_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/Negative_Detect_Logic _20335015.vhd,1640878484,vhdl,,,,negative_detect_logic_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/RegisterFile_32Bit_32Plus1_20335015.vhd,1641172693,vhdl,,,,registerfile_32bit_32plus1_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/Register_32Bit_20335015.vhd,1637933293,vhdl,,,,register_32bit_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/RippleCarryAdderSubtractor_32Bit_20335015.vhd,1640891402,vhdl,,,,ripplecarryaddersubtractor_32bit_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/RippleCarryAdder_32Bit_20335015.vhd,1640805894,vhdl,,,,ripplecarryadder_32bit_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/SR_SL_ShiftUnit_20335015.vhd,1640888065,vhdl,,,,sr_sl_shiftunit_20335015,,,,,,,,
C:/Users/lewis/OneDrive/Documents/Trinity/2nd Year/Semester 1/CSU22022 Computer Architechture 1/Vivado/Project 2/Project 2.srcs/sources_1/new/Zero_Detect_Logic_20335015.vhd,1640881787,vhdl,,,,zero_detect_logic_20335015,,,,,,,,
