Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object "LOCKED" differs only in case from object "locked" in the same scope File: D:/Saxion/Final_Embedded_Systems/ADC_HDMI_potmeter_met_scherm_magistraal_met_pongbars_van_beide_ADC/ADC_van_stack/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 112
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1889): object "dps_done" differs only in case from object "DPS_DONE" in the same scope File: D:/Saxion/Final_Embedded_Systems/ADC_HDMI_potmeter_met_scherm_magistraal_met_pongbars_van_beide_ADC/ADC_van_stack/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1889
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1881): object "dps_changed" differs only in case from object "DPS_CHANGED" in the same scope File: D:/Saxion/Final_Embedded_Systems/ADC_HDMI_potmeter_met_scherm_magistraal_met_pongbars_van_beide_ADC/ADC_van_stack/pll/pll_reconfig/altera_pll_reconfig_core.v Line: 1881
Info (10281): Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Saxion/Final_Embedded_Systems/ADC_HDMI_potmeter_met_scherm_magistraal_met_pongbars_van_beide_ADC/ADC_van_stack/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Saxion/Final_Embedded_Systems/ADC_HDMI_potmeter_met_scherm_magistraal_met_pongbars_van_beide_ADC/ADC_van_stack/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Saxion/Final_Embedded_Systems/ADC_HDMI_potmeter_met_scherm_magistraal_met_pongbars_van_beide_ADC/ADC_van_stack/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Saxion/Final_Embedded_Systems/ADC_HDMI_potmeter_met_scherm_magistraal_met_pongbars_van_beide_ADC/ADC_van_stack/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Saxion/Final_Embedded_Systems/ADC_HDMI_potmeter_met_scherm_magistraal_met_pongbars_van_beide_ADC/ADC_van_stack/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Saxion/Final_Embedded_Systems/ADC_HDMI_potmeter_met_scherm_magistraal_met_pongbars_van_beide_ADC/ADC_van_stack/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Saxion/Final_Embedded_Systems/ADC_HDMI_potmeter_met_scherm_magistraal_met_pongbars_van_beide_ADC/ADC_van_stack/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at DE10_NANO_QSYS_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Saxion/Final_Embedded_Systems/ADC_HDMI_potmeter_met_scherm_magistraal_met_pongbars_van_beide_ADC/ADC_van_stack/DE10_NANO_QSYS/synthesis/submodules/DE10_NANO_QSYS_mm_interconnect_0_router.sv Line: 49
