Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Aug  1 17:15:32 2017
| Host         : ENB222-PC2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.587        0.000                      0                   24        0.202        0.000                      0                   24        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.587        0.000                      0                   24        0.202        0.000                      0                   24        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.587ns  (required time - arrival time)
  Source:                 uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/baud_gen_unit/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 1.275ns (37.470%)  route 2.128ns (62.530%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     5.623 r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/Q
                         net (fo=8, routed)           0.922     6.545    uart_entity/uart_unit/baud_gen_unit/r_reg[3]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.319     6.864 r  uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_4/O
                         net (fo=1, routed)           0.452     7.316    uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_4_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.328     7.644 r  uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_3/O
                         net (fo=9, routed)           0.754     8.398    uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_3_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I2_O)        0.150     8.548 r  uart_entity/uart_unit/baud_gen_unit/r_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     8.548    uart_entity/uart_unit/baud_gen_unit/r_next[5]
    SLICE_X3Y20          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.047    15.135    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  6.587    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 1.249ns (36.934%)  route 2.133ns (63.066%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     5.623 r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/Q
                         net (fo=8, routed)           0.922     6.545    uart_entity/uart_unit/baud_gen_unit/r_reg[3]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.319     6.864 r  uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_4/O
                         net (fo=1, routed)           0.452     7.316    uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_4_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.328     7.644 r  uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_3/O
                         net (fo=9, routed)           0.759     8.403    uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_3_n_0
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     8.527 r  uart_entity/uart_unit/baud_gen_unit/r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.527    uart_entity/uart_unit/baud_gen_unit/r_reg[0]_i_1_n_0
    SLICE_X3Y20          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.031    15.119    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.608ns  (required time - arrival time)
  Source:                 uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/baud_gen_unit/r_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.410ns  (logic 1.277ns (37.452%)  route 2.133ns (62.548%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     5.623 r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/Q
                         net (fo=8, routed)           0.922     6.545    uart_entity/uart_unit/baud_gen_unit/r_reg[3]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.319     6.864 r  uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_4/O
                         net (fo=1, routed)           0.452     7.316    uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_4_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.328     7.644 r  uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_3/O
                         net (fo=9, routed)           0.759     8.403    uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_3_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I2_O)        0.152     8.555 r  uart_entity/uart_unit/baud_gen_unit/r_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.555    uart_entity/uart_unit/baud_gen_unit/r_next[6]
    SLICE_X3Y20          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y20          FDCE (Setup_fdce_C_D)        0.075    15.163    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  6.608    

Slack (MET) :             6.746ns  (required time - arrival time)
  Source:                 uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 1.249ns (37.895%)  route 2.047ns (62.105%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     5.623 r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/Q
                         net (fo=8, routed)           0.922     6.545    uart_entity/uart_unit/baud_gen_unit/r_reg[3]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.319     6.864 r  uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_4/O
                         net (fo=1, routed)           0.452     7.316    uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_4_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.328     7.644 r  uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_3/O
                         net (fo=9, routed)           0.673     8.317    uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_3_n_0
    SLICE_X2Y21          LUT4 (Prop_lut4_I3_O)        0.124     8.441 r  uart_entity/uart_unit/baud_gen_unit/r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.441    uart_entity/uart_unit/baud_gen_unit/r_next[2]
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X2Y21          FDCE (Setup_fdce_C_D)        0.077    15.187    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.746    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 uart_entity/uart_unit/baud_gen_unit/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/uart_tx_unit/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 1.027ns (31.968%)  route 2.186ns (68.032%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.624 f  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[8]/Q
                         net (fo=3, routed)           0.641     6.265    uart_entity/uart_unit/baud_gen_unit/r_reg[8]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.301     6.566 r  uart_entity/uart_unit/baud_gen_unit/s_reg[3]_i_5/O
                         net (fo=3, routed)           0.968     7.534    uart_entity/uart_unit/baud_gen_unit/n_reg_reg[2]_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I3_O)        0.124     7.658 f  uart_entity/uart_unit/baud_gen_unit/n_reg[2]_i_3__0/O
                         net (fo=2, routed)           0.577     8.235    uart_entity/uart_unit/uart_tx_unit/r_reg_reg[7]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.124     8.359 r  uart_entity/uart_unit/uart_tx_unit/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.359    uart_entity/uart_unit/uart_tx_unit/n_reg[1]_i_1_n_0
    SLICE_X1Y19          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    uart_entity/uart_unit/uart_tx_unit/Clock_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/n_reg_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)        0.029    15.117    uart_entity/uart_unit/uart_tx_unit/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.763ns  (required time - arrival time)
  Source:                 uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 1.273ns (38.344%)  route 2.047ns (61.656%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     5.623 r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/Q
                         net (fo=8, routed)           0.922     6.545    uart_entity/uart_unit/baud_gen_unit/r_reg[3]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.319     6.864 r  uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_4/O
                         net (fo=1, routed)           0.452     7.316    uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_4_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.328     7.644 r  uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_3/O
                         net (fo=9, routed)           0.673     8.317    uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_3_n_0
    SLICE_X2Y21          LUT5 (Prop_lut5_I4_O)        0.148     8.465 r  uart_entity/uart_unit/baud_gen_unit/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     8.465    uart_entity/uart_unit/baud_gen_unit/r_next[3]
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X2Y21          FDCE (Setup_fdce_C_D)        0.118    15.228    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  6.763    

Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/baud_gen_unit/r_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 1.249ns (38.356%)  route 2.007ns (61.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.624     5.145    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.478     5.623 r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/Q
                         net (fo=8, routed)           0.922     6.545    uart_entity/uart_unit/baud_gen_unit/r_reg[3]
    SLICE_X2Y20          LUT4 (Prop_lut4_I1_O)        0.319     6.864 r  uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_4/O
                         net (fo=1, routed)           0.452     7.316    uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_4_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.328     7.644 r  uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_3/O
                         net (fo=9, routed)           0.633     8.278    uart_entity/uart_unit/baud_gen_unit/r_reg[8]_i_3_n_0
    SLICE_X2Y21          LUT6 (Prop_lut6_I5_O)        0.124     8.402 r  uart_entity/uart_unit/baud_gen_unit/r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     8.402    uart_entity/uart_unit/baud_gen_unit/r_next[4]
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.507    14.848    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[4]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X2Y21          FDCE (Setup_fdce_C_D)        0.079    15.189    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 uart_entity/uart_unit/baud_gen_unit/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/uart_tx_unit/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 1.027ns (35.063%)  route 1.902ns (64.937%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[8]/Q
                         net (fo=3, routed)           0.641     6.265    uart_entity/uart_unit/baud_gen_unit/r_reg[8]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.301     6.566 f  uart_entity/uart_unit/baud_gen_unit/s_reg[3]_i_5/O
                         net (fo=3, routed)           0.451     7.017    uart_entity/uart_unit/baud_gen_unit/n_reg_reg[2]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  uart_entity/uart_unit/baud_gen_unit/s_reg[3]_i_4/O
                         net (fo=4, routed)           0.431     7.572    uart_entity/uart_unit/uart_tx_unit/tick
    SLICE_X0Y20          LUT4 (Prop_lut4_I1_O)        0.124     7.696 r  uart_entity/uart_unit/uart_tx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.379     8.075    uart_entity/uart_unit/uart_tx_unit/s_reg[3]_i_1__0_n_0
    SLICE_X0Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    uart_entity/uart_unit/uart_tx_unit/Clock_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/s_reg_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDCE (Setup_fdce_C_CE)      -0.205    14.883    uart_entity/uart_unit/uart_tx_unit/s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 uart_entity/uart_unit/baud_gen_unit/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/uart_tx_unit/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 1.027ns (35.063%)  route 1.902ns (64.937%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[8]/Q
                         net (fo=3, routed)           0.641     6.265    uart_entity/uart_unit/baud_gen_unit/r_reg[8]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.301     6.566 f  uart_entity/uart_unit/baud_gen_unit/s_reg[3]_i_5/O
                         net (fo=3, routed)           0.451     7.017    uart_entity/uart_unit/baud_gen_unit/n_reg_reg[2]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  uart_entity/uart_unit/baud_gen_unit/s_reg[3]_i_4/O
                         net (fo=4, routed)           0.431     7.572    uart_entity/uart_unit/uart_tx_unit/tick
    SLICE_X0Y20          LUT4 (Prop_lut4_I1_O)        0.124     7.696 r  uart_entity/uart_unit/uart_tx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.379     8.075    uart_entity/uart_unit/uart_tx_unit/s_reg[3]_i_1__0_n_0
    SLICE_X0Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    uart_entity/uart_unit/uart_tx_unit/Clock_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/s_reg_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDCE (Setup_fdce_C_CE)      -0.205    14.883    uart_entity/uart_unit/uart_tx_unit/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  6.808    

Slack (MET) :             6.808ns  (required time - arrival time)
  Source:                 uart_entity/uart_unit/baud_gen_unit/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/uart_tx_unit/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.929ns  (logic 1.027ns (35.063%)  route 1.902ns (64.937%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.625     5.146    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y20          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDCE (Prop_fdce_C_Q)         0.478     5.624 r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[8]/Q
                         net (fo=3, routed)           0.641     6.265    uart_entity/uart_unit/baud_gen_unit/r_reg[8]
    SLICE_X2Y21          LUT4 (Prop_lut4_I0_O)        0.301     6.566 f  uart_entity/uart_unit/baud_gen_unit/s_reg[3]_i_5/O
                         net (fo=3, routed)           0.451     7.017    uart_entity/uart_unit/baud_gen_unit/n_reg_reg[2]_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I1_O)        0.124     7.141 r  uart_entity/uart_unit/baud_gen_unit/s_reg[3]_i_4/O
                         net (fo=4, routed)           0.431     7.572    uart_entity/uart_unit/uart_tx_unit/tick
    SLICE_X0Y20          LUT4 (Prop_lut4_I1_O)        0.124     7.696 r  uart_entity/uart_unit/uart_tx_unit/s_reg[3]_i_1__0/O
                         net (fo=4, routed)           0.379     8.075    uart_entity/uart_unit/uart_tx_unit/s_reg[3]_i_1__0_n_0
    SLICE_X0Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    uart_entity/uart_unit/uart_tx_unit/Clock_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/s_reg_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDCE (Setup_fdce_C_CE)      -0.205    14.883    uart_entity/uart_unit/uart_tx_unit/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.883    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  6.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uart_entity/uart_unit/uart_tx_unit/n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/uart_tx_unit/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.587     1.470    uart_entity/uart_unit/uart_tx_unit/Clock_IBUF_BUFG
    SLICE_X0Y19          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  uart_entity/uart_unit/uart_tx_unit/n_reg_reg[0]/Q
                         net (fo=4, routed)           0.120     1.731    uart_entity/uart_unit/uart_tx_unit/sel0__0[0]
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.045     1.776 r  uart_entity/uart_unit/uart_tx_unit/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.776    uart_entity/uart_unit/uart_tx_unit/n_reg[1]_i_1_n_0
    SLICE_X1Y19          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    uart_entity/uart_unit/uart_tx_unit/Clock_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/n_reg_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X1Y19          FDCE (Hold_fdce_C_D)         0.091     1.574    uart_entity/uart_unit/uart_tx_unit/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/baud_gen_unit/r_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.585     1.468    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]/Q
                         net (fo=7, routed)           0.149     1.782    uart_entity/uart_unit/baud_gen_unit/r_reg[2]
    SLICE_X2Y21          LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  uart_entity/uart_unit/baud_gen_unit/r_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.827    uart_entity/uart_unit/baud_gen_unit/r_next[4]
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[4]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.121     1.589    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uart_entity/uart_unit/uart_tx_unit/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/uart_tx_unit/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.189ns (51.708%)  route 0.177ns (48.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    uart_entity/uart_unit/uart_tx_unit/Clock_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart_entity/uart_unit/uart_tx_unit/state_reg_reg[0]/Q
                         net (fo=11, routed)          0.177     1.787    uart_entity/uart_unit/uart_tx_unit/state_reg[0]
    SLICE_X0Y20          LUT5 (Prop_lut5_I0_O)        0.048     1.835 r  uart_entity/uart_unit/uart_tx_unit/s_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.835    uart_entity/uart_unit/uart_tx_unit/s_next[2]
    SLICE_X0Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    uart_entity/uart_unit/uart_tx_unit/Clock_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/s_reg_reg[2]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.107     1.589    uart_entity/uart_unit/uart_tx_unit/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uart_entity/uart_unit/uart_tx_unit/state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/uart_tx_unit/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.227ns (66.975%)  route 0.112ns (33.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    uart_entity/uart_unit/uart_tx_unit/Clock_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.128     1.597 r  uart_entity/uart_unit/uart_tx_unit/state_reg_reg[1]/Q
                         net (fo=12, routed)          0.112     1.709    uart_entity/uart_unit/uart_tx_unit/state_reg[1]
    SLICE_X1Y20          LUT2 (Prop_lut2_I0_O)        0.099     1.808 r  uart_entity/uart_unit/uart_tx_unit/tx_reg_i_1/O
                         net (fo=1, routed)           0.000     1.808    uart_entity/uart_unit/uart_tx_unit/tx_reg_i_1_n_0
    SLICE_X1Y20          FDPE                                         r  uart_entity/uart_unit/uart_tx_unit/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    uart_entity/uart_unit/uart_tx_unit/Clock_IBUF_BUFG
    SLICE_X1Y20          FDPE                                         r  uart_entity/uart_unit/uart_tx_unit/tx_reg_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y20          FDPE (Hold_fdpe_C_D)         0.092     1.561    uart_entity/uart_unit/uart_tx_unit/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 uart_entity/uart_unit/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.688%)  route 0.189ns (57.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    uart_entity/uart_unit/uart_tx_unit/Clock_IBUF_BUFG
    SLICE_X1Y20          FDPE                                         r  uart_entity/uart_unit/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  uart_entity/uart_unit/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           0.189     1.799    uart_entity/tx
    SLICE_X0Y21          FDRE                                         r  uart_entity/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    uart_entity/Clock_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  uart_entity/tx_out_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.070     1.552    uart_entity/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.189ns (48.024%)  route 0.205ns (51.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=11, routed)          0.205     1.815    uart_entity/uart_unit/baud_gen_unit/Q[0]
    SLICE_X2Y21          LUT5 (Prop_lut5_I2_O)        0.048     1.863 r  uart_entity/uart_unit/baud_gen_unit/r_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.863    uart_entity/uart_unit/baud_gen_unit/r_next[3]
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.131     1.613    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.625%)  route 0.205ns (52.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=11, routed)          0.205     1.815    uart_entity/uart_unit/baud_gen_unit/Q[0]
    SLICE_X2Y21          LUT4 (Prop_lut4_I2_O)        0.045     1.860 r  uart_entity/uart_unit/baud_gen_unit/r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    uart_entity/uart_unit/baud_gen_unit/r_next[2]
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.120     1.602    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart_entity/uart_unit/uart_tx_unit/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/uart_tx_unit/s_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.167%)  route 0.178ns (48.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    uart_entity/uart_unit/uart_tx_unit/Clock_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart_entity/uart_unit/uart_tx_unit/state_reg_reg[0]/Q
                         net (fo=11, routed)          0.178     1.788    uart_entity/uart_unit/uart_tx_unit/state_reg[0]
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.045     1.833 r  uart_entity/uart_unit/uart_tx_unit/s_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    uart_entity/uart_unit/uart_tx_unit/s_next[0]
    SLICE_X0Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/s_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    uart_entity/uart_unit/uart_tx_unit/Clock_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/s_reg_reg[0]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.092     1.574    uart_entity/uart_unit/uart_tx_unit/s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 uart_entity/uart_unit/uart_tx_unit/state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/uart_tx_unit/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.308%)  route 0.177ns (48.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    uart_entity/uart_unit/uart_tx_unit/Clock_IBUF_BUFG
    SLICE_X1Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart_entity/uart_unit/uart_tx_unit/state_reg_reg[0]/Q
                         net (fo=11, routed)          0.177     1.787    uart_entity/uart_unit/uart_tx_unit/state_reg[0]
    SLICE_X0Y20          LUT4 (Prop_lut4_I0_O)        0.045     1.832 r  uart_entity/uart_unit/uart_tx_unit/s_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.832    uart_entity/uart_unit/uart_tx_unit/s_next[1]
    SLICE_X0Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.855     1.982    uart_entity/uart_unit/uart_tx_unit/Clock_IBUF_BUFG
    SLICE_X0Y20          FDCE                                         r  uart_entity/uart_unit/uart_tx_unit/s_reg_reg[1]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X0Y20          FDCE (Hold_fdce_C_D)         0.091     1.573    uart_entity/uart_unit/uart_tx_unit/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_entity/uart_unit/baud_gen_unit/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.142%)  route 0.209ns (52.858%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.586     1.469    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X3Y20          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]/Q
                         net (fo=11, routed)          0.209     1.819    uart_entity/uart_unit/baud_gen_unit/Q[0]
    SLICE_X2Y21          LUT3 (Prop_lut3_I1_O)        0.045     1.864 r  uart_entity/uart_unit/baud_gen_unit/r_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.864    uart_entity/uart_unit/baud_gen_unit/r_next[1]
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.854     1.981    uart_entity/uart_unit/baud_gen_unit/Clock_IBUF_BUFG
    SLICE_X2Y21          FDCE                                         r  uart_entity/uart_unit/baud_gen_unit/r_reg_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y21          FDCE (Hold_fdce_C_D)         0.121     1.603    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    uart_entity/tx_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y20    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    uart_entity/tx_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    uart_entity/tx_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    uart_entity/tx_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    uart_entity/tx_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y21    uart_entity/uart_unit/baud_gen_unit/r_reg_reg[4]/C



