// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLDebugModuleInner(
  input         clock,
                reset,
  output        auto_tl_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_tl_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_tl_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_tl_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [11:0] auto_tl_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_tl_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_tl_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_tl_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_tl_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_tl_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_tl_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_tl_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_tl_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_tl_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmi_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmi_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_dmi_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_dmi_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_dmi_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmi_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_dmi_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [3:0]  auto_dmi_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [31:0] auto_dmi_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_dmi_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_dmi_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmi_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [2:0]  auto_dmi_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_dmi_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_dmi_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [31:0] auto_dmi_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         io_dmactive,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_innerCtrl_valid,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_innerCtrl_bits_resumereq,	// src/main/scala/devices/debug/Debug.scala:796:16
  input  [9:0]  io_innerCtrl_bits_hartsel,	// src/main/scala/devices/debug/Debug.scala:796:16
  input         io_innerCtrl_bits_ackhavereset,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_innerCtrl_bits_hasel,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_innerCtrl_bits_hamask_0,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_innerCtrl_bits_hamask_1,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_innerCtrl_bits_hrmask_0,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_innerCtrl_bits_hrmask_1,	// src/main/scala/devices/debug/Debug.scala:796:16
  output        io_hgDebugInt_0,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_hgDebugInt_1,	// src/main/scala/devices/debug/Debug.scala:796:16
  input         io_hartIsInReset_0,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_hartIsInReset_1,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_tl_clock,	// src/main/scala/devices/debug/Debug.scala:796:16
                io_tl_reset	// src/main/scala/devices/debug/Debug.scala:796:16
);

  reg  [1:0]    ctrlStateReg;	// src/main/scala/devices/debug/Debug.scala:1725:27
  wire [1:0]    out_1_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]    out_1_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]    in_1_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire          in_1_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [1:0]    out_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [6:0]    in_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire          in_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [31:0]   haltedStatus_0;	// src/main/scala/devices/debug/Debug.scala:1152:30
  wire          auto_tl_in_a_valid_0 = auto_tl_in_a_valid;
  wire [2:0]    auto_tl_in_a_bits_opcode_0 = auto_tl_in_a_bits_opcode;
  wire [2:0]    auto_tl_in_a_bits_param_0 = auto_tl_in_a_bits_param;
  wire [1:0]    auto_tl_in_a_bits_size_0 = auto_tl_in_a_bits_size;
  wire [8:0]    auto_tl_in_a_bits_source_0 = auto_tl_in_a_bits_source;
  wire [11:0]   auto_tl_in_a_bits_address_0 = auto_tl_in_a_bits_address;
  wire [7:0]    auto_tl_in_a_bits_mask_0 = auto_tl_in_a_bits_mask;
  wire [63:0]   auto_tl_in_a_bits_data_0 = auto_tl_in_a_bits_data;
  wire          auto_tl_in_a_bits_corrupt_0 = auto_tl_in_a_bits_corrupt;
  wire          auto_tl_in_d_ready_0 = auto_tl_in_d_ready;
  wire          auto_dmi_in_a_valid_0 = auto_dmi_in_a_valid;
  wire [2:0]    auto_dmi_in_a_bits_opcode_0 = auto_dmi_in_a_bits_opcode;
  wire [2:0]    auto_dmi_in_a_bits_param_0 = auto_dmi_in_a_bits_param;
  wire [1:0]    auto_dmi_in_a_bits_size_0 = auto_dmi_in_a_bits_size;
  wire          auto_dmi_in_a_bits_source_0 = auto_dmi_in_a_bits_source;
  wire [8:0]    auto_dmi_in_a_bits_address_0 = auto_dmi_in_a_bits_address;
  wire [3:0]    auto_dmi_in_a_bits_mask_0 = auto_dmi_in_a_bits_mask;
  wire [31:0]   auto_dmi_in_a_bits_data_0 = auto_dmi_in_a_bits_data;
  wire          auto_dmi_in_a_bits_corrupt_0 = auto_dmi_in_a_bits_corrupt;
  wire          auto_dmi_in_d_ready_0 = auto_dmi_in_d_ready;
  wire          io_dmactive_0 = io_dmactive;
  wire          io_innerCtrl_valid_0 = io_innerCtrl_valid;
  wire          io_innerCtrl_bits_resumereq_0 = io_innerCtrl_bits_resumereq;
  wire [9:0]    io_innerCtrl_bits_hartsel_0 = io_innerCtrl_bits_hartsel;
  wire          io_innerCtrl_bits_ackhavereset_0 = io_innerCtrl_bits_ackhavereset;
  wire          io_innerCtrl_bits_hasel_0 = io_innerCtrl_bits_hasel;
  wire          io_innerCtrl_bits_hamask_0_0 = io_innerCtrl_bits_hamask_0;
  wire          io_innerCtrl_bits_hamask_1_0 = io_innerCtrl_bits_hamask_1;
  wire          io_innerCtrl_bits_hrmask_0_0 = io_innerCtrl_bits_hrmask_0;
  wire          io_innerCtrl_bits_hrmask_1_0 = io_innerCtrl_bits_hrmask_1;
  wire          io_hartIsInReset_0_0 = io_hartIsInReset_0;
  wire          io_hartIsInReset_1_0 = io_hartIsInReset_1;
  wire          io_tl_clock_0 = io_tl_clock;
  wire          io_tl_reset_0 = io_tl_reset;
  wire [4:0]    ABSTRACTCSReset_progbufsize = 5'h10;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire [4:0]    ABSTRACTCSRdData_progbufsize = 5'h10;	// src/main/scala/devices/debug/Debug.scala:1178:39
  wire [4:0]    out_prepend_44 = 5'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [4:0]    out_prepend_68 = 5'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [4:0]    ABSTRACTCSWrData_progbufsize = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1177:39
  wire [4:0]    jalAbstract_rd = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1490:32
  wire [4:0]    jalAbstract_imm0_hi = 5'h0;	// src/main/scala/util/package.scala:37:27
  wire [4:0]    jalAbstract_imm1_lo = 5'h0;	// src/main/scala/util/package.scala:37:27
  wire [4:0]    jalAbstract_imm1_hi = 5'h0;	// src/main/scala/util/package.scala:37:27
  wire [4:0]    nop_rs1 = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1616:19
  wire [4:0]    nop_rd = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1616:19
  wire [4:0]    isa_rs1 = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1622:19
  wire [4:0]    isa_rd = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1622:19
  wire [4:0]    abstractGeneratedMem_0_inst_rs1 = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1582:22
  wire [4:0]    abstractGeneratedMem_0_inst_1_rs1 = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1594:22
  wire [4:0]    abstractGeneratedMem_0_inst_1_immlo = 5'h0;	// src/main/scala/devices/debug/Debug.scala:1594:22
  wire          io_innerCtrl_ready = 1'h1;
  wire          DMSTATUSRdData_authenticated = 1'h1;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire          DMSTATUSRdData_hasresethaltreq = 1'h1;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire          hgTrigsAllAcked_0 = 1'h1;	// src/main/scala/devices/debug/Debug.scala:1104:38
  wire          hgTrigsAllAcked_1 = 1'h1;	// src/main/scala/devices/debug/Debug.scala:1104:38
  wire          out_rifireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_32 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_33 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_34 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_35 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_36 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_37 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_38 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_39 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_40 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_41 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_42 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_43 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_44 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_45 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_46 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_47 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_48 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_49 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_50 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_51 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_52 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_53 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_54 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_55 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_56 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_57 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_58 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_59 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_60 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_61 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_62 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_63 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire          out_wifireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_32 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_33 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_34 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_35 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_36 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_37 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_38 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_39 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_40 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_41 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_42 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_43 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_44 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_45 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_46 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_47 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_48 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_49 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_50 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_51 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_52 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_53 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_54 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_55 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_56 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_57 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_58 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_59 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_60 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_61 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_62 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_63 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire          out_rofireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_32 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_33 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_34 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_35 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_36 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_37 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_38 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_39 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_40 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_41 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_42 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_43 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_44 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_45 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_46 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_47 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_48 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_49 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_50 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_51 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_52 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_53 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_54 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_55 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_56 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_57 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_58 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_59 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_60 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_61 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_62 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_63 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire          out_wofireMux_out = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_2 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_3 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_4 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_5 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_6 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_7 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_8 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_9 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_10 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_11 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_12 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_13 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_14 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_15 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_16 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_17 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_18 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_19 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_20 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_21 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_22 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_23 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_24 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_25 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_26 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_27 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_28 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_29 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_30 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_31 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_32 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_33 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_34 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_35 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_36 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_37 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_38 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_39 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_40 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_41 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_42 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_43 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_44 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_45 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_46 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_47 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_48 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_49 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_50 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_51 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_52 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_53 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_54 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_55 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_56 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_57 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_58 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_59 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_60 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_61 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_62 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_63 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire          out_iready = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_oready = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          immBits_3 = 1'h1;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_4 = 1'h1;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_5 = 1'h1;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          componentSel_1 = 1'h1;	// src/main/scala/devices/debug/Debug.scala:1516:34
  wire          out_rifireMux_out_64 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_65 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_66 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_67 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_68 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_69 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_70 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_71 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_72 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_73 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_74 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_75 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_76 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_77 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_78 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_79 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_80 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_81 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_82 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_83 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_84 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_85 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_86 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_87 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_88 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_89 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_90 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_91 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_92 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_93 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_94 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_95 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_96 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_97 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_98 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_99 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_100 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_101 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_102 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_103 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_104 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_105 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_106 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_107 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_108 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_109 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_110 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_111 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_112 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_113 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_114 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_115 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_116 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_117 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_118 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_119 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_120 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_121 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_122 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_123 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_124 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_125 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_126 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_127 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_128 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_129 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_130 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_131 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_132 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_133 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_134 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_135 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_136 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_137 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_138 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_139 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_140 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_141 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_142 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_143 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_144 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_145 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_146 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_147 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_148 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_149 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_150 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_151 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_152 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_153 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_154 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_155 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_156 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_157 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_158 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_159 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_160 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_161 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_162 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_163 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_164 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_165 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_166 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_167 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_168 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_169 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_170 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_171 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_172 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_173 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_174 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_175 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_176 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_177 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_178 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_179 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_180 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_181 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_182 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_183 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_184 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_185 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_186 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_187 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_188 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_189 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_190 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_191 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_192 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_193 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_194 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_195 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_196 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_197 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_198 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_199 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_200 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_201 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_202 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_203 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_204 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_205 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_206 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_207 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_208 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_209 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_210 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_211 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_212 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_213 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_214 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_215 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_216 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_217 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_218 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_219 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_220 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_221 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_222 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_223 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_224 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_225 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_226 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_227 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_228 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_229 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_230 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_231 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_232 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_233 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_234 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_235 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_236 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_237 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_238 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_239 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_240 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_241 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_242 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_243 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_244 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_245 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_246 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_247 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_248 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_249 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_250 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_251 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_252 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_253 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_254 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_255 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_256 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_257 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_258 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_259 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_260 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_261 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_262 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_263 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_264 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_265 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_266 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_267 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_268 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_269 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_270 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_271 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_272 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_273 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_274 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_275 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_276 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_277 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_278 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_279 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_280 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_281 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_282 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_283 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_284 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_285 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_286 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_287 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_288 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_289 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_290 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_291 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_292 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_293 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_294 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_295 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_296 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_297 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_298 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_299 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_300 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_301 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_302 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_303 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_304 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_305 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_306 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_307 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_308 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_309 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_310 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_311 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_312 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_313 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_314 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_315 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_316 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_317 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_318 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_out_319 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rifireMux_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire          out_wifireMux_out_64 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_65 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_66 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_67 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_68 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_69 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_70 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_71 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_72 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_73 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_74 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_75 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_76 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_77 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_78 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_79 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_80 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_81 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_82 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_83 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_84 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_85 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_86 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_87 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_88 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_89 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_90 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_91 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_92 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_93 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_94 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_95 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_96 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_97 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_98 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_99 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_100 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_101 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_102 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_103 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_104 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_105 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_106 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_107 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_108 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_109 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_110 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_111 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_112 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_113 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_114 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_115 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_116 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_117 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_118 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_119 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_120 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_121 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_122 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_123 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_124 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_125 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_126 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_127 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_128 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_129 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_130 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_131 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_132 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_133 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_134 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_135 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_136 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_137 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_138 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_139 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_140 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_141 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_142 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_143 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_144 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_145 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_146 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_147 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_148 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_149 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_150 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_151 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_152 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_153 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_154 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_155 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_156 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_157 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_158 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_159 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_160 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_161 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_162 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_163 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_164 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_165 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_166 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_167 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_168 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_169 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_170 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_171 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_172 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_173 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_174 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_175 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_176 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_177 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_178 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_179 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_180 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_181 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_182 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_183 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_184 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_185 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_186 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_187 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_188 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_189 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_190 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_191 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_192 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_193 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_194 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_195 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_196 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_197 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_198 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_199 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_200 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_201 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_202 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_203 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_204 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_205 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_206 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_207 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_208 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_209 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_210 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_211 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_212 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_213 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_214 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_215 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_216 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_217 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_218 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_219 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_220 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_221 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_222 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_223 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_224 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_225 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_226 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_227 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_228 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_229 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_230 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_231 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_232 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_233 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_234 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_235 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_236 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_237 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_238 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_239 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_240 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_241 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_242 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_243 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_244 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_245 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_246 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_247 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_248 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_249 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_250 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_251 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_252 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_253 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_254 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_255 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_256 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_257 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_258 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_259 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_260 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_261 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_262 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_263 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_264 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_265 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_266 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_267 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_268 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_269 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_270 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_271 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_272 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_273 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_274 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_275 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_276 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_277 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_278 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_279 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_280 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_281 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_282 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_283 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_284 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_285 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_286 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_287 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_288 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_289 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_290 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_291 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_292 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_293 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_294 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_295 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_296 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_297 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_298 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_299 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_300 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_301 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_302 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_303 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_304 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_305 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_306 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_307 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_308 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_309 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_310 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_311 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_312 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_313 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_314 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_315 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_316 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_317 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_318 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_out_319 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wifireMux_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire          out_rofireMux_out_64 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_65 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_66 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_67 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_68 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_69 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_70 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_71 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_72 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_73 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_74 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_75 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_76 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_77 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_78 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_79 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_80 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_81 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_82 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_83 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_84 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_85 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_86 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_87 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_88 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_89 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_90 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_91 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_92 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_93 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_94 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_95 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_96 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_97 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_98 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_99 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_100 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_101 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_102 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_103 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_104 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_105 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_106 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_107 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_108 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_109 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_110 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_111 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_112 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_113 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_114 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_115 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_116 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_117 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_118 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_119 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_120 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_121 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_122 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_123 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_124 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_125 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_126 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_127 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_128 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_129 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_130 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_131 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_132 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_133 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_134 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_135 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_136 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_137 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_138 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_139 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_140 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_141 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_142 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_143 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_144 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_145 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_146 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_147 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_148 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_149 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_150 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_151 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_152 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_153 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_154 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_155 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_156 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_157 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_158 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_159 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_160 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_161 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_162 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_163 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_164 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_165 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_166 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_167 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_168 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_169 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_170 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_171 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_172 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_173 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_174 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_175 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_176 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_177 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_178 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_179 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_180 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_181 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_182 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_183 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_184 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_185 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_186 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_187 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_188 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_189 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_190 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_191 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_192 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_193 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_194 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_195 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_196 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_197 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_198 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_199 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_200 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_201 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_202 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_203 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_204 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_205 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_206 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_207 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_208 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_209 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_210 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_211 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_212 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_213 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_214 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_215 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_216 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_217 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_218 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_219 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_220 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_221 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_222 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_223 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_224 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_225 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_226 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_227 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_228 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_229 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_230 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_231 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_232 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_233 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_234 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_235 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_236 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_237 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_238 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_239 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_240 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_241 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_242 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_243 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_244 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_245 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_246 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_247 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_248 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_249 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_250 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_251 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_252 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_253 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_254 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_255 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_256 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_257 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_258 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_259 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_260 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_261 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_262 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_263 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_264 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_265 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_266 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_267 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_268 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_269 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_270 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_271 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_272 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_273 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_274 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_275 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_276 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_277 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_278 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_279 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_280 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_281 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_282 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_283 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_284 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_285 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_286 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_287 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_288 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_289 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_290 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_291 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_292 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_293 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_294 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_295 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_296 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_297 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_298 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_299 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_300 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_301 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_302 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_303 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_304 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_305 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_306 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_307 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_308 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_309 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_310 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_311 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_312 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_313 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_314 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_315 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_316 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_317 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_318 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_out_319 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rofireMux_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire          out_wofireMux_out_64 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_65 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_66 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_67 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_68 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_69 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_70 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_71 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_72 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_73 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_74 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_75 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_76 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_77 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_78 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_79 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_80 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_81 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_82 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_83 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_84 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_85 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_86 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_87 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_88 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_89 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_90 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_91 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_92 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_93 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_94 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_95 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_96 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_97 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_98 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_99 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_100 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_101 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_102 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_103 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_104 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_105 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_106 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_107 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_108 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_109 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_110 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_111 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_112 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_113 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_114 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_115 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_116 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_117 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_118 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_119 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_120 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_121 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_122 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_123 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_124 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_125 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_126 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_127 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_128 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_129 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_130 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_131 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_132 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_133 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_134 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_135 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_136 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_137 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_138 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_139 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_140 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_141 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_142 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_143 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_144 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_145 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_146 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_147 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_148 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_149 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_150 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_151 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_152 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_153 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_154 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_155 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_156 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_157 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_158 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_159 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_160 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_161 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_162 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_163 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_164 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_165 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_166 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_167 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_168 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_169 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_170 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_171 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_172 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_173 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_174 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_175 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_176 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_177 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_178 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_179 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_180 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_181 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_182 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_183 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_184 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_185 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_186 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_187 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_188 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_189 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_190 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_191 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_192 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_193 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_194 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_195 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_196 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_197 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_198 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_199 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_200 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_201 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_202 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_203 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_204 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_205 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_206 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_207 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_208 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_209 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_210 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_211 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_212 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_213 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_214 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_215 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_216 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_217 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_218 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_219 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_220 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_221 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_222 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_223 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_224 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_225 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_226 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_227 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_228 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_229 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_230 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_231 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_232 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_233 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_234 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_235 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_236 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_237 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_238 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_239 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_240 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_241 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_242 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_243 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_244 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_245 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_246 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_247 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_248 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_249 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_250 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_251 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_252 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_253 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_254 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_255 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_256 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_257 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_258 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_259 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_260 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_261 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_262 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_263 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_264 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_265 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_266 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_267 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_268 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_269 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_270 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_271 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_272 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_273 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_274 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_275 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_276 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_277 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_278 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_279 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_280 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_281 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_282 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_283 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_284 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_285 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_286 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_287 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_288 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_289 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_290 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_291 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_292 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_293 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_294 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_295 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_296 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_297 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_298 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_299 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_300 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_301 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_302 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_303 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_304 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_305 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_306 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_307 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_308 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_309 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_310 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_311 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_312 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_313 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_314 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_315 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_316 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_317 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_318 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_out_319 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wofireMux_1 = 1'h1;	// src/main/scala/util/MuxLiteral.scala:49:10
  wire          out_iready_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_oready_1 = 1'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]    DMCS2RdData_exttrigger = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1018:34
  wire [3:0]    DMCS2WrData_exttrigger = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1019:34
  wire [3:0]    ABSTRACTCSReset_reserved3 = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire [3:0]    ABSTRACTCSWrData_reserved3 = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1177:39
  wire [3:0]    ABSTRACTCSWrData_datacount = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1177:39
  wire [3:0]    ABSTRACTCSRdData_reserved3 = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1178:39
  wire [3:0]    ABSTRACTAUTOReset_reserved0 = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1227:41
  wire [3:0]    ABSTRACTAUTOWrData_reserved0 = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1229:41
  wire [3:0]    ABSTRACTAUTORdData_reserved0 = 4'h0;	// src/main/scala/devices/debug/Debug.scala:1230:41
  wire [3:0]    jalAbstract_imm2_lo = 4'h0;	// src/main/scala/util/package.scala:37:27
  wire [3:0]    jalAbstract_imm2_hi = 4'h0;	// src/main/scala/util/package.scala:37:27
  wire [3:0]    DMSTATUSRdData_version = 4'h2;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire [3:0]    ABSTRACTCSReset_datacount = 4'h2;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire [3:0]    ABSTRACTCSRdData_datacount = 4'h2;	// src/main/scala/devices/debug/Debug.scala:1178:39
  wire          auto_custom_in_addr = 1'h0;
  wire          auto_custom_in_ready = 1'h0;
  wire          auto_custom_in_valid = 1'h0;
  wire          auto_tl_in_d_bits_sink = 1'h0;
  wire          auto_tl_in_d_bits_denied = 1'h0;
  wire          auto_tl_in_d_bits_corrupt = 1'h0;
  wire          auto_dmi_in_d_bits_sink = 1'h0;
  wire          auto_dmi_in_d_bits_denied = 1'h0;
  wire          auto_dmi_in_d_bits_corrupt = 1'h0;
  wire          io_debugUnavail_0 = 1'h0;
  wire          io_debugUnavail_1 = 1'h0;
  wire          dmiNodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          dmiNodeIn_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          dmiNodeIn_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          tlNodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          tlNodeIn_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          tlNodeIn_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          customNodeIn_addr = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          customNodeIn_ready = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          customNodeIn_valid = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          hamaskZero_0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:907:32
  wire          hamaskZero_1 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:907:32
  wire          hrReset_0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:938:30
  wire          hrReset_1 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:938:30
  wire          DMSTATUSRdData_impebreak = 1'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire          DMSTATUSRdData_allnonexistent = 1'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire          DMSTATUSRdData_anynonexistent = 1'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire          DMSTATUSRdData_anyunavail = 1'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire          DMSTATUSRdData_authbusy = 1'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire          DMSTATUSRdData_confstrptrvalid = 1'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire          DMCS2RdData_hgwrite = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1018:34
  wire          DMCS2RdData_hgselect = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1018:34
  wire          exttriggerWrEn = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1023:34
  wire          hgHartFiring_0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1101:38
  wire          hgTrigFiring_0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1102:38
  wire          hgTrigFiring_1 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1102:38
  wire          hgHartsAllHalted_0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1103:38
  wire          ABSTRACTCSReset_busy = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire          ABSTRACTCSReset_reserved2 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire          ABSTRACTCSWrData_busy = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1177:39
  wire          ABSTRACTCSWrData_reserved2 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1177:39
  wire          ABSTRACTCSRdData_reserved2 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1178:39
  wire          ABSTRACTCSRdEn = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1180:34
  wire          ABSTRACTAUTORdEn = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1232:36
  wire          authRdEnMaybe = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1349:33
  wire          authWrEnMaybe = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1350:33
  wire          dmiNodeIn_d_bits_d_sink = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire          dmiNodeIn_d_bits_d_denied = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire          dmiNodeIn_d_bits_d_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire          jalAbstract_imm3 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1490:32
  wire          jalAbstract_imm1 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1490:32
  wire          immBits_0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_1 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_2 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_6 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_7 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_8 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_9 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_10 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_11 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_12 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_13 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_14 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_15 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_16 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_17 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_18 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_19 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          immBits_20 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1568:31
  wire          componentSel = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1516:34
  wire          tlNodeIn_d_bits_d_sink = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire          tlNodeIn_d_bits_d_denied = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire          tlNodeIn_d_bits_d_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [10:0]   ABSTRACTCSReset_reserved1 = 11'h0;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire [10:0]   ABSTRACTCSWrData_reserved1 = 11'h0;	// src/main/scala/devices/debug/Debug.scala:1177:39
  wire [10:0]   ABSTRACTCSRdData_reserved1 = 11'h0;	// src/main/scala/devices/debug/Debug.scala:1178:39
  wire [2:0]    ABSTRACTCSReset_reserved0 = 3'h0;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire [2:0]    ABSTRACTCSReset_cmderr = 3'h0;	// src/main/scala/devices/debug/Debug.scala:1172:35
  wire [2:0]    ABSTRACTCSWrData_reserved0 = 3'h0;	// src/main/scala/devices/debug/Debug.scala:1177:39
  wire [2:0]    ABSTRACTCSRdData_reserved0 = 3'h0;	// src/main/scala/devices/debug/Debug.scala:1178:39
  wire [2:0]    dmiNodeIn_d_bits_d_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [2:0]    jalAbstract_imm0_hi_hi = 3'h0;	// src/main/scala/util/package.scala:37:27
  wire [2:0]    jalAbstract_imm1_lo_hi = 3'h0;	// src/main/scala/util/package.scala:37:27
  wire [2:0]    jalAbstract_imm1_hi_hi = 3'h0;	// src/main/scala/util/package.scala:37:27
  wire [2:0]    nop_funct3 = 3'h0;	// src/main/scala/devices/debug/Debug.scala:1616:19
  wire [2:0]    isa_funct3 = 3'h0;	// src/main/scala/devices/debug/Debug.scala:1622:19
  wire [2:0]    tlNodeIn_d_bits_d_opcode = 3'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]    auto_tl_in_d_bits_param = 2'h0;
  wire [1:0]    auto_dmi_in_d_bits_param = 2'h0;
  wire [1:0]    dmiNodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]    tlNodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]    DMSTATUSRdData_reserved1 = 2'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire [1:0]    out_prepend_15 = 2'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]    dmiNodeIn_d_bits_d_param = 2'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]    jalAbstract_imm0_lo_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]    jalAbstract_imm0_hi_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]    jalAbstract_imm0_hi_hi_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]    jalAbstract_imm1_lo_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]    jalAbstract_imm1_lo_hi_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]    jalAbstract_imm1_hi_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]    jalAbstract_imm1_hi_hi_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]    jalAbstract_imm2_lo_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]    jalAbstract_imm2_lo_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]    jalAbstract_imm2_hi_lo = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]    jalAbstract_imm2_hi_hi = 2'h0;	// src/main/scala/util/package.scala:37:27
  wire [1:0]    tlNodeIn_d_bits_d_param = 2'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [63:0]   tlNodeIn_d_bits_d_data = 64'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [63:0]   out_prepend_214 = 64'h7B20247310802423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_213 = 56'h20247310802423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_212 = 48'h247310802423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_211 = 40'h7310802423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_210 = 32'h10802423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_209 = 24'h802423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_206 = 32'h100073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_205 = 24'h100073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_195 = 64'h380006F00C0006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_194 = 56'h80006F00C0006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_193 = 48'h6F00C0006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_192 = 40'h6F00C0006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_191 = 32'hC0006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_190 = 24'hC0006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_180 = 64'hFE0408E300347413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_179 = 56'h408E300347413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_178 = 48'h8E300347413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_177 = 40'hE300347413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_176 = 32'h347413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_175 = 24'h347413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_159 = 64'h100022237B202473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_158 = 56'h22237B202473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_157 = 48'h22237B202473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_156 = 40'h237B202473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_155 = 32'h7B202473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_154 = 24'h202473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_152 = 64'hF14024737B241073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_151 = 56'h4024737B241073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_150 = 48'h24737B241073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_149 = 40'h737B241073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_148 = 32'h7B241073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_147 = 24'h241073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_138 = 64'hF140247330000067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_137 = 56'h40247330000067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_136 = 48'h247330000067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_135 = 40'h7330000067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_134 = 32'h30000067;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_133 = 24'h67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_124 = 64'h4004440310802023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_123 = 56'h4440310802023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_122 = 48'h440310802023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_121 = 40'h310802023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_120 = 32'h10802023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_119 = 24'h802023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_117 = 64'h100026237B200073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_116 = 56'h26237B200073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_115 = 48'h26237B200073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_114 = 40'h237B200073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_113 = 32'h7B200073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_112 = 24'h200073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_103 = 64'h4086300147413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_102 = 56'h4086300147413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_101 = 48'h86300147413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_100 = 40'h6300147413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_99 = 32'h147413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_98 = 24'h147413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_89 = 64'hFF0000F0440006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_88 = 56'hF0000F0440006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_87 = 48'hF0440006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_86 = 40'hF0440006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_85 = 32'h440006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_84 = 24'h40006F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]    out_maskMatch_1 = 9'h80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [11:0]   hi = 12'h38;	// src/main/scala/devices/debug/Debug.scala:1690:55
  wire [10:0]   hi_hi = 11'h1C;	// src/main/scala/devices/debug/Debug.scala:1690:55
  wire [19:0]   lo = 20'h6F;	// src/main/scala/devices/debug/Debug.scala:1690:55
  wire [12:0]   lo_hi = 13'h0;	// src/main/scala/devices/debug/Debug.scala:1690:55
  wire [19:0]   abstractGeneratedMem_0_hi_2 = 20'h0;	// src/main/scala/devices/debug/Debug.scala:1635:15
  wire [19:0]   abstractGeneratedMem_1_hi = 20'h0;	// src/main/scala/devices/debug/Debug.scala:1638:15
  wire [16:0]   abstractGeneratedMem_0_hi_hi_2 = 17'h0;	// src/main/scala/devices/debug/Debug.scala:1635:15
  wire [16:0]   abstractGeneratedMem_1_hi_hi = 17'h0;	// src/main/scala/devices/debug/Debug.scala:1638:15
  wire [11:0]   abstractGeneratedMem_0_lo_2 = 12'h13;	// src/main/scala/devices/debug/Debug.scala:1635:15
  wire [11:0]   abstractGeneratedMem_1_lo = 12'h13;	// src/main/scala/devices/debug/Debug.scala:1638:15
  wire [6:0]    abstractGeneratedMem_0_inst_1_opcode = 7'h23;	// src/main/scala/devices/debug/Debug.scala:1594:22
  wire [6:0]    abstractGeneratedMem_0_inst_1_immhi = 7'h1C;	// src/main/scala/devices/debug/Debug.scala:1594:22
  wire [16:0]   abstractGeneratedMem_0_hi_hi = 17'h7000;	// src/main/scala/devices/debug/Debug.scala:1590:12
  wire [6:0]    abstractGeneratedMem_0_inst_opcode = 7'h3;	// src/main/scala/devices/debug/Debug.scala:1582:22
  wire [11:0]   ABSTRACTAUTOReset_autoexecdata = 12'h0;	// src/main/scala/devices/debug/Debug.scala:1227:41
  wire [11:0]   nop_imm = 12'h0;	// src/main/scala/devices/debug/Debug.scala:1616:19
  wire [11:0]   isa_imm = 12'h0;	// src/main/scala/devices/debug/Debug.scala:1622:19
  wire [5:0]    flags_0_reserved = 6'h0;	// src/main/scala/devices/debug/Debug.scala:1510:25
  wire [5:0]    flags_1_reserved = 6'h0;	// src/main/scala/devices/debug/Debug.scala:1510:25
  wire [7:0]    COMMANDReset_cmdtype = 8'h0;	// src/main/scala/devices/debug/Debug.scala:1269:32
  wire [7:0]    jalAbstract_imm2 = 8'h0;	// src/main/scala/devices/debug/Debug.scala:1490:32
  wire [9:0]    jalAbstract_imm0 = 10'h1C;	// src/main/scala/devices/debug/Debug.scala:1490:32
  wire [4:0]    jalAbstract_imm0_lo = 5'h1C;	// src/main/scala/util/package.scala:37:27
  wire [2:0]    jalAbstract_imm0_lo_hi = 3'h7;	// src/main/scala/util/package.scala:37:27
  wire [1:0]    jalAbstract_imm0_lo_hi_hi = 2'h3;	// src/main/scala/util/package.scala:37:27
  wire [7:0]    out_prepend_47 = 8'hA2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [6:0]    out_prepend_46 = 7'h22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [5:0]    out_prepend_45 = 6'h22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [6:0]    out_maskMatch = 7'h40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   COMMANDReset_control = 24'h0;	// src/main/scala/devices/debug/Debug.scala:1269:32
  wire [15:0]   ABSTRACTAUTOReset_autoexecprogbuf = 16'h0;	// src/main/scala/devices/debug/Debug.scala:1227:41
  wire [15:0]   out_prepend_208 = 16'h2423;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [32:0]   out_prepend_181 = 33'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [32:0]   out_prepend_207 = 33'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_153 = 16'h2473;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_146 = 16'h1073;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_132 = 16'h67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_118 = 16'h2023;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_111 = 16'h73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_204 = 16'h73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_97 = 16'h7413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_174 = 16'h7413;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_83 = 16'h6F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_189 = 16'h6F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [11:0]   abstractGeneratedMem_0_inst_imm = 12'h380;	// src/main/scala/devices/debug/Debug.scala:1582:22
  wire [20:0]   immWire = 21'h38;	// src/main/scala/devices/debug/Debug.scala:1567:31
  wire [8:0]    DMSTATUSRdData_reserved0 = 9'h0;	// src/main/scala/devices/debug/Debug.scala:971:34
  wire [6:0]    isa_opcode = 7'h1B;	// src/main/scala/devices/debug/Debug.scala:1622:19
  wire [6:0]    nop_opcode = 7'h13;	// src/main/scala/devices/debug/Debug.scala:1616:19
  wire [6:0]    jalAbstract_opcode = 7'h6F;	// src/main/scala/devices/debug/Debug.scala:1490:32
  wire [31:0]   dmiNodeIn_d_bits_d_data = 32'h0;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [20:0]   DMCS2RdData_reserved0 = 21'h0;	// src/main/scala/devices/debug/Debug.scala:1018:34
  wire [20:0]   DMCS2WrData_reserved0 = 21'h0;	// src/main/scala/devices/debug/Debug.scala:1019:34
  wire          tlNodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          tlNodeIn_a_valid = auto_tl_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]    tlNodeIn_a_bits_opcode = auto_tl_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]    tlNodeIn_a_bits_param = auto_tl_in_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]    tlNodeIn_a_bits_size = auto_tl_in_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]    tlNodeIn_a_bits_source = auto_tl_in_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [11:0]   tlNodeIn_a_bits_address = auto_tl_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]    tlNodeIn_a_bits_mask = auto_tl_in_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]   tlNodeIn_a_bits_data = auto_tl_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          tlNodeIn_a_bits_corrupt = auto_tl_in_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          tlNodeIn_d_ready = auto_tl_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          tlNodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]    tlNodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]    tlNodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]    tlNodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]   tlNodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          dmiNodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          dmiNodeIn_a_valid = auto_dmi_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]    dmiNodeIn_a_bits_opcode = auto_dmi_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]    dmiNodeIn_a_bits_param = auto_dmi_in_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]    dmiNodeIn_a_bits_size = auto_dmi_in_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          dmiNodeIn_a_bits_source = auto_dmi_in_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]    dmiNodeIn_a_bits_address = auto_dmi_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]    dmiNodeIn_a_bits_mask = auto_dmi_in_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]   dmiNodeIn_a_bits_data = auto_dmi_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          dmiNodeIn_a_bits_corrupt = auto_dmi_in_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          dmiNodeIn_d_ready = auto_dmi_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          dmiNodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]    dmiNodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]    dmiNodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          dmiNodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]   dmiNodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          in_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire          auto_dmi_in_a_ready_0 = dmiNodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          in_valid = dmiNodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [1:0]    in_bits_extra_tlrr_extra_size = dmiNodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire          in_bits_extra_tlrr_extra_source = dmiNodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [3:0]    in_bits_mask = dmiNodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [31:0]   in_bits_data = dmiNodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire          out_ready = dmiNodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_valid;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          auto_dmi_in_d_valid_0 = dmiNodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]    auto_dmi_in_d_bits_opcode_0 = dmiNodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]    dmiNodeIn_d_bits_d_size;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]    auto_dmi_in_d_bits_size_0 = dmiNodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          dmiNodeIn_d_bits_d_source;	// src/main/scala/tilelink/Edges.scala:771:17
  wire          auto_dmi_in_d_bits_source_0 = dmiNodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]   out_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   auto_dmi_in_d_bits_data_0 = dmiNodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          in_1_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire          auto_tl_in_a_ready_0 = tlNodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire          in_1_valid = tlNodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [1:0]    in_1_bits_extra_tlrr_extra_size = tlNodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [8:0]    in_1_bits_extra_tlrr_extra_source = tlNodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [7:0]    in_1_bits_mask = tlNodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire [63:0]   in_1_bits_data = tlNodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire          out_1_ready = tlNodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_1_valid;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          auto_tl_in_d_valid_0 = tlNodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]    auto_tl_in_d_bits_opcode_0 = tlNodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]    tlNodeIn_d_bits_d_size;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [1:0]    auto_tl_in_d_bits_size_0 = tlNodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]    tlNodeIn_d_bits_d_source;	// src/main/scala/tilelink/Edges.scala:771:17
  wire [8:0]    auto_tl_in_d_bits_source_0 = tlNodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]   out_1_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   auto_tl_in_d_bits_data_0 = tlNodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  reg  [1:0]    haltedBitRegs;	// src/main/scala/devices/debug/Debug.scala:854:31
  reg  [1:0]    resumeReqRegs;	// src/main/scala/devices/debug/Debug.scala:856:31
  reg  [1:0]    haveResetBitRegs;	// src/main/scala/devices/debug/Debug.scala:858:31
  wire          out_f_woready_253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          dmiProgramBufferAccessLegal = ~(|ctrlStateReg);	// src/main/scala/devices/debug/Debug.scala:881:47, :1725:27, :1735:44
  wire          out_f_woready_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          dmiAbstractDataAccessLegal = ~(|ctrlStateReg);	// src/main/scala/devices/debug/Debug.scala:885:46, :1725:27, :1735:44
  wire          out_f_woready_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  reg           selectedHartReg;	// src/main/scala/devices/debug/Debug.scala:894:30
  reg           hamaskReg_0;	// src/main/scala/devices/debug/Debug.scala:908:26
  reg           hamaskReg_1;	// src/main/scala/devices/debug/Debug.scala:908:26
  wire          hamaskFull_0 = ~selectedHartReg | hamaskReg_0;	// src/main/scala/devices/debug/Debug.scala:894:30, :896:30, :908:26, :914:18, :919:35
  wire          hamaskFull_1 = selectedHartReg | hamaskReg_1;	// src/main/scala/devices/debug/Debug.scala:894:30, :896:30, :908:26, :914:18, :919:35
  wire          hamaskWrSel_0 =
    io_innerCtrl_bits_hartsel_0 == 10'h0 | io_innerCtrl_bits_hasel_0
    & io_innerCtrl_bits_hamask_0_0;	// src/main/scala/devices/debug/Debug.scala:926:31, :928:{61,78}, :929:56
  wire          hamaskWrSel_1 =
    io_innerCtrl_bits_hartsel_0 == 10'h1 | io_innerCtrl_bits_hasel_0
    & io_innerCtrl_bits_hamask_1_0;	// src/main/scala/devices/debug/Debug.scala:926:31, :928:{61,78}, :929:56
  reg           hrmaskReg_0;	// src/main/scala/devices/debug/Debug.scala:940:29
  reg           hrmaskReg_1;	// src/main/scala/devices/debug/Debug.scala:940:29
  reg           hrDebugIntReg_0;	// src/main/scala/devices/debug/Debug.scala:954:34
  wire          hrDebugInt_0 = hrDebugIntReg_0;	// src/main/scala/devices/debug/Debug.scala:939:26, :954:34
  reg           hrDebugIntReg_1;	// src/main/scala/devices/debug/Debug.scala:954:34
  wire          hrDebugInt_1 = hrDebugIntReg_1;	// src/main/scala/devices/debug/Debug.scala:939:26, :954:34
  wire          resumereq = io_innerCtrl_valid_0 & io_innerCtrl_bits_resumereq_0;	// src/main/scala/devices/debug/Debug.scala:976:39
  wire          DMSTATUSRdData_anyhalted =
    haltedBitRegs[0] & hamaskFull_0 | haltedBitRegs[1] & hamaskFull_1;	// src/main/scala/devices/debug/Debug.scala:854:31, :896:30, :971:34, :988:{77,111}, src/main/scala/util/package.scala:66:72
  wire          DMSTATUSRdData_anyrunning =
    ~(haltedBitRegs[0]) & hamaskFull_0 | ~(haltedBitRegs[1]) & hamaskFull_1;	// src/main/scala/devices/debug/Debug.scala:854:31, :896:30, :971:34, :988:77, :989:111, src/main/scala/util/package.scala:66:72, :71:37
  wire [1:0]    resumeAcks;	// src/main/scala/devices/debug/Debug.scala:862:32
  wire          DMSTATUSRdData_anyhavereset =
    haveResetBitRegs[0] & hamaskFull_0 | haveResetBitRegs[1] & hamaskFull_1;	// src/main/scala/devices/debug/Debug.scala:858:31, :896:30, :971:34, :990:{58,90}, src/main/scala/util/package.scala:66:72
  wire          DMSTATUSRdData_anyresumeack =
    resumeAcks[0] & hamaskFull_0 | resumeAcks[1] & hamaskFull_1;	// src/main/scala/devices/debug/Debug.scala:862:32, :896:30, :971:34, :991:{52,84}, src/main/scala/util/package.scala:66:72
  wire          DMSTATUSRdData_allunavail = ~hamaskFull_0 & ~hamaskFull_1;	// src/main/scala/devices/debug/Debug.scala:896:30, :971:34, :993:83, src/main/scala/util/package.scala:71:37
  wire          DMSTATUSRdData_allhalted =
    (haltedBitRegs[0] | ~hamaskFull_0) & (haltedBitRegs[1] | ~hamaskFull_1);	// src/main/scala/devices/debug/Debug.scala:854:31, :896:30, :971:34, :988:77, :994:113, src/main/scala/util/package.scala:67:75, :71:37
  wire          DMSTATUSRdData_allrunning =
    (~(haltedBitRegs[0]) | ~hamaskFull_0) & (~(haltedBitRegs[1]) | ~hamaskFull_1);	// src/main/scala/devices/debug/Debug.scala:854:31, :896:30, :971:34, :988:77, :995:113, src/main/scala/util/package.scala:67:75, :71:37
  wire          DMSTATUSRdData_allhavereset =
    (haveResetBitRegs[0] | ~hamaskFull_0) & (haveResetBitRegs[1] | ~hamaskFull_1);	// src/main/scala/devices/debug/Debug.scala:858:31, :896:30, :971:34, :990:58, :996:92, src/main/scala/util/package.scala:67:75, :71:37
  wire          DMSTATUSRdData_allresumeack =
    (resumeAcks[0] | ~hamaskFull_0) & (resumeAcks[1] | ~hamaskFull_1);	// src/main/scala/devices/debug/Debug.scala:862:32, :896:30, :971:34, :991:52, :997:86, src/main/scala/util/package.scala:67:75, :71:37
  wire          out_f_woready_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  reg           hgParticipateHart_0;	// src/main/scala/devices/debug/Debug.scala:1029:38
  reg           hgParticipateHart_1;	// src/main/scala/devices/debug/Debug.scala:1029:38
  wire [4:0]    DMCS2RdData_haltgroup =
    {4'h0, selectedHartReg ? hgParticipateHart_1 : hgParticipateHart_0};	// src/main/scala/devices/debug/Debug.scala:894:30, :1018:34, :1029:38, :1043:29
  reg           hgFired_1;	// src/main/scala/devices/debug/Debug.scala:1100:38
  wire [9:0]    hartHaltedId;	// src/main/scala/devices/debug/Debug.scala:869:36
  wire [9:0]    _hgHartFiring_1_T = {8'h0, haltedBitRegs} >> hartHaltedId;	// src/main/scala/devices/debug/Debug.scala:854:31, :869:36, :1121:60
  wire          hartHaltedWrEn;	// src/main/scala/devices/debug/Debug.scala:868:36
  wire          hgHartFiring_1 =
    hartHaltedWrEn & ~(_hgHartFiring_1_T[0])
    & (hartHaltedId[0] ? hgParticipateHart_1 : hgParticipateHart_0);	// src/main/scala/devices/debug/Debug.scala:868:36, :869:36, :1029:38, :1101:38, :1121:{44,46,60,75,140}
  wire          hgHartsAllHalted_1 =
    (haltedBitRegs[0] | ~hgParticipateHart_0) & (haltedBitRegs[1] | ~hgParticipateHart_1);	// src/main/scala/devices/debug/Debug.scala:854:31, :1029:38, :1103:38, :1122:{48,82,102}, src/main/scala/util/package.scala:67:75
  wire          hgDebugInt_0 = hgParticipateHart_0 & hgFired_1;	// src/main/scala/devices/debug/Debug.scala:1024:34, :1029:38, :1100:38, :1135:31
  wire          hgDebugInt_1 = hgParticipateHart_1 & hgFired_1;	// src/main/scala/devices/debug/Debug.scala:1024:34, :1029:38, :1100:38, :1135:31
  wire          io_hgDebugInt_0_0 = hgDebugInt_0 | hrDebugInt_0;	// src/main/scala/devices/debug/Debug.scala:939:26, :1024:34, src/main/scala/util/package.scala:67:75
  wire          io_hgDebugInt_1_0 = hgDebugInt_1 | hrDebugInt_1;	// src/main/scala/devices/debug/Debug.scala:939:26, :1024:34, src/main/scala/util/package.scala:67:75
  wire [31:0]   selectedHaltedStatus = haltedStatus_0;	// src/main/scala/devices/debug/Debug.scala:1152:30, :1165:35
  assign haltedStatus_0 = {30'h0, haltedBitRegs};	// src/main/scala/devices/debug/Debug.scala:854:31, :1152:30, :1156:26
  wire          haltedSummary = |haltedStatus_0;	// src/main/scala/devices/debug/Debug.scala:1152:30, :1162:48
  wire [31:0]   HALTSUM1RdData_haltsum1 = {31'h0, haltedSummary};	// src/main/scala/devices/debug/Debug.scala:1162:48, :1163:48
  wire [31:0]   HALTSUM0RdData_haltsum0 = selectedHaltedStatus;	// src/main/scala/devices/debug/Debug.scala:1165:35, :1166:55
  reg  [2:0]    ABSTRACTCSReg_cmderr;	// src/main/scala/devices/debug/Debug.scala:1176:34
  wire [2:0]    ABSTRACTCSRdData_cmderr = ABSTRACTCSReg_cmderr;	// src/main/scala/devices/debug/Debug.scala:1176:34, :1178:39
  wire          abstractCommandBusy;	// src/main/scala/devices/debug/Debug.scala:1213:39
  wire          out_f_woready_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          ABSTRACTCSWrEnLegal = ~(|ctrlStateReg);	// src/main/scala/devices/debug/Debug.scala:1183:39, :1725:27, :1735:44
  wire          ABSTRACTCSWrEnMaybe;	// src/main/scala/devices/debug/Debug.scala:1181:39
  wire          ABSTRACTCSWrEn = ABSTRACTCSWrEnMaybe & ABSTRACTCSWrEnLegal;	// src/main/scala/devices/debug/Debug.scala:1181:39, :1183:39, :1184:51
  wire          ABSTRACTCSRdData_busy = abstractCommandBusy;	// src/main/scala/devices/debug/Debug.scala:1178:39, :1213:39
  reg  [15:0]   ABSTRACTAUTOReg_autoexecprogbuf;	// src/main/scala/devices/debug/Debug.scala:1228:36
  wire [15:0]   ABSTRACTAUTORdData_autoexecprogbuf = ABSTRACTAUTOReg_autoexecprogbuf;	// src/main/scala/devices/debug/Debug.scala:1228:36, :1230:41
  reg  [11:0]   ABSTRACTAUTOReg_autoexecdata;	// src/main/scala/devices/debug/Debug.scala:1228:36
  wire [11:0]   ABSTRACTAUTORdData_autoexecdata = ABSTRACTAUTOReg_autoexecdata;	// src/main/scala/devices/debug/Debug.scala:1228:36, :1230:41
  wire          out_f_woready_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          ABSTRACTAUTOWrEnLegal = ~(|ctrlStateReg);	// src/main/scala/devices/debug/Debug.scala:1236:41, :1725:27, :1735:44
  wire          dmiAbstractDataRdEn_0;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire          dmiAbstractDataWrEnMaybe_0;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire          dmiAbstractDataRdEn_1;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire          dmiAbstractDataWrEnMaybe_1;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire          dmiAbstractDataAccessVec_0 =
    dmiAbstractDataWrEnMaybe_0 | dmiAbstractDataRdEn_0;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire          dmiAbstractDataRdEn_2;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire          dmiAbstractDataWrEnMaybe_2;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire          dmiAbstractDataAccessVec_1 =
    dmiAbstractDataWrEnMaybe_1 | dmiAbstractDataRdEn_1;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire          dmiAbstractDataRdEn_3;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire          dmiAbstractDataWrEnMaybe_3;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire          dmiAbstractDataAccessVec_2 =
    dmiAbstractDataWrEnMaybe_2 | dmiAbstractDataRdEn_2;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire          dmiAbstractDataRdEn_4;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire          dmiAbstractDataWrEnMaybe_4;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire          dmiAbstractDataAccessVec_3 =
    dmiAbstractDataWrEnMaybe_3 | dmiAbstractDataRdEn_3;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire          dmiAbstractDataRdEn_5;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire          dmiAbstractDataWrEnMaybe_5;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire          dmiAbstractDataAccessVec_4 =
    dmiAbstractDataWrEnMaybe_4 | dmiAbstractDataRdEn_4;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire          dmiAbstractDataRdEn_6;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire          dmiAbstractDataWrEnMaybe_6;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire          dmiAbstractDataAccessVec_5 =
    dmiAbstractDataWrEnMaybe_5 | dmiAbstractDataRdEn_5;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire          dmiAbstractDataRdEn_7;	// src/main/scala/devices/debug/Debug.scala:884:39
  wire          dmiAbstractDataWrEnMaybe_7;	// src/main/scala/devices/debug/Debug.scala:886:44
  wire          dmiAbstractDataAccessVec_6 =
    dmiAbstractDataWrEnMaybe_6 | dmiAbstractDataRdEn_6;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire          dmiAbstractDataAccessVec_7 =
    dmiAbstractDataWrEnMaybe_7 | dmiAbstractDataRdEn_7;	// src/main/scala/devices/debug/Debug.scala:884:39, :886:44, :1250:45, :1251:105
  wire          dmiProgramBufferRdEn_0;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_0;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferRdEn_1;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_1;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_0 =
    dmiProgramBufferWrEnMaybe_0 | dmiProgramBufferRdEn_0;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_2;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_2;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_1 =
    dmiProgramBufferWrEnMaybe_1 | dmiProgramBufferRdEn_1;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_3;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_3;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_2 =
    dmiProgramBufferWrEnMaybe_2 | dmiProgramBufferRdEn_2;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_4;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_4;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_3 =
    dmiProgramBufferWrEnMaybe_3 | dmiProgramBufferRdEn_3;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_5;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_5;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_4 =
    dmiProgramBufferWrEnMaybe_4 | dmiProgramBufferRdEn_4;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_6;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_6;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_5 =
    dmiProgramBufferWrEnMaybe_5 | dmiProgramBufferRdEn_5;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_7;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_7;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_6 =
    dmiProgramBufferWrEnMaybe_6 | dmiProgramBufferRdEn_6;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_8;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_8;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_7 =
    dmiProgramBufferWrEnMaybe_7 | dmiProgramBufferRdEn_7;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_9;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_9;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_8 =
    dmiProgramBufferWrEnMaybe_8 | dmiProgramBufferRdEn_8;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_10;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_10;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_9 =
    dmiProgramBufferWrEnMaybe_9 | dmiProgramBufferRdEn_9;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_11;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_11;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_10 =
    dmiProgramBufferWrEnMaybe_10 | dmiProgramBufferRdEn_10;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_12;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_12;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_11 =
    dmiProgramBufferWrEnMaybe_11 | dmiProgramBufferRdEn_11;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_13;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_13;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_12 =
    dmiProgramBufferWrEnMaybe_12 | dmiProgramBufferRdEn_12;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_14;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_14;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_13 =
    dmiProgramBufferWrEnMaybe_13 | dmiProgramBufferRdEn_13;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_15;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_15;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_14 =
    dmiProgramBufferWrEnMaybe_14 | dmiProgramBufferRdEn_14;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_16;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_16;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_15 =
    dmiProgramBufferWrEnMaybe_15 | dmiProgramBufferRdEn_15;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_17;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_17;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_16 =
    dmiProgramBufferWrEnMaybe_16 | dmiProgramBufferRdEn_16;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_18;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_18;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_17 =
    dmiProgramBufferWrEnMaybe_17 | dmiProgramBufferRdEn_17;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_19;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_19;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_18 =
    dmiProgramBufferWrEnMaybe_18 | dmiProgramBufferRdEn_18;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_20;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_20;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_19 =
    dmiProgramBufferWrEnMaybe_19 | dmiProgramBufferRdEn_19;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_21;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_21;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_20 =
    dmiProgramBufferWrEnMaybe_20 | dmiProgramBufferRdEn_20;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_22;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_22;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_21 =
    dmiProgramBufferWrEnMaybe_21 | dmiProgramBufferRdEn_21;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_23;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_23;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_22 =
    dmiProgramBufferWrEnMaybe_22 | dmiProgramBufferRdEn_22;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_24;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_24;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_23 =
    dmiProgramBufferWrEnMaybe_23 | dmiProgramBufferRdEn_23;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_25;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_25;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_24 =
    dmiProgramBufferWrEnMaybe_24 | dmiProgramBufferRdEn_24;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_26;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_26;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_25 =
    dmiProgramBufferWrEnMaybe_25 | dmiProgramBufferRdEn_25;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_27;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_27;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_26 =
    dmiProgramBufferWrEnMaybe_26 | dmiProgramBufferRdEn_26;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_28;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_28;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_27 =
    dmiProgramBufferWrEnMaybe_27 | dmiProgramBufferRdEn_27;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_29;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_29;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_28 =
    dmiProgramBufferWrEnMaybe_28 | dmiProgramBufferRdEn_28;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_30;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_30;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_29 =
    dmiProgramBufferWrEnMaybe_29 | dmiProgramBufferRdEn_29;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_31;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_31;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_30 =
    dmiProgramBufferWrEnMaybe_30 | dmiProgramBufferRdEn_30;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_32;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_32;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_31 =
    dmiProgramBufferWrEnMaybe_31 | dmiProgramBufferRdEn_31;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_33;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_33;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_32 =
    dmiProgramBufferWrEnMaybe_32 | dmiProgramBufferRdEn_32;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_34;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_34;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_33 =
    dmiProgramBufferWrEnMaybe_33 | dmiProgramBufferRdEn_33;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_35;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_35;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_34 =
    dmiProgramBufferWrEnMaybe_34 | dmiProgramBufferRdEn_34;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_36;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_36;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_35 =
    dmiProgramBufferWrEnMaybe_35 | dmiProgramBufferRdEn_35;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_37;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_37;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_36 =
    dmiProgramBufferWrEnMaybe_36 | dmiProgramBufferRdEn_36;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_38;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_38;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_37 =
    dmiProgramBufferWrEnMaybe_37 | dmiProgramBufferRdEn_37;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_39;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_39;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_38 =
    dmiProgramBufferWrEnMaybe_38 | dmiProgramBufferRdEn_38;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_40;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_40;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_39 =
    dmiProgramBufferWrEnMaybe_39 | dmiProgramBufferRdEn_39;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_41;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_41;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_40 =
    dmiProgramBufferWrEnMaybe_40 | dmiProgramBufferRdEn_40;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_42;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_42;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_41 =
    dmiProgramBufferWrEnMaybe_41 | dmiProgramBufferRdEn_41;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_43;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_43;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_42 =
    dmiProgramBufferWrEnMaybe_42 | dmiProgramBufferRdEn_42;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_44;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_44;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_43 =
    dmiProgramBufferWrEnMaybe_43 | dmiProgramBufferRdEn_43;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_45;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_45;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_44 =
    dmiProgramBufferWrEnMaybe_44 | dmiProgramBufferRdEn_44;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_46;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_46;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_45 =
    dmiProgramBufferWrEnMaybe_45 | dmiProgramBufferRdEn_45;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_47;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_47;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_46 =
    dmiProgramBufferWrEnMaybe_46 | dmiProgramBufferRdEn_46;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_48;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_48;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_47 =
    dmiProgramBufferWrEnMaybe_47 | dmiProgramBufferRdEn_47;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_49;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_49;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_48 =
    dmiProgramBufferWrEnMaybe_48 | dmiProgramBufferRdEn_48;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_50;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_50;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_49 =
    dmiProgramBufferWrEnMaybe_49 | dmiProgramBufferRdEn_49;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_51;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_51;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_50 =
    dmiProgramBufferWrEnMaybe_50 | dmiProgramBufferRdEn_50;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_52;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_52;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_51 =
    dmiProgramBufferWrEnMaybe_51 | dmiProgramBufferRdEn_51;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_53;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_53;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_52 =
    dmiProgramBufferWrEnMaybe_52 | dmiProgramBufferRdEn_52;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_54;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_54;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_53 =
    dmiProgramBufferWrEnMaybe_53 | dmiProgramBufferRdEn_53;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_55;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_55;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_54 =
    dmiProgramBufferWrEnMaybe_54 | dmiProgramBufferRdEn_54;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_56;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_56;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_55 =
    dmiProgramBufferWrEnMaybe_55 | dmiProgramBufferRdEn_55;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_57;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_57;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_56 =
    dmiProgramBufferWrEnMaybe_56 | dmiProgramBufferRdEn_56;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_58;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_58;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_57 =
    dmiProgramBufferWrEnMaybe_57 | dmiProgramBufferRdEn_57;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_59;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_59;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_58 =
    dmiProgramBufferWrEnMaybe_58 | dmiProgramBufferRdEn_58;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_60;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_60;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_59 =
    dmiProgramBufferWrEnMaybe_59 | dmiProgramBufferRdEn_59;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_61;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_61;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_60 =
    dmiProgramBufferWrEnMaybe_60 | dmiProgramBufferRdEn_60;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_62;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_62;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_61 =
    dmiProgramBufferWrEnMaybe_61 | dmiProgramBufferRdEn_61;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferRdEn_63;	// src/main/scala/devices/debug/Debug.scala:880:40
  wire          dmiProgramBufferWrEnMaybe_63;	// src/main/scala/devices/debug/Debug.scala:882:45
  wire          dmiProgramBufferAccessVec_62 =
    dmiProgramBufferWrEnMaybe_62 | dmiProgramBufferRdEn_62;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiProgramBufferAccessVec_63 =
    dmiProgramBufferWrEnMaybe_63 | dmiProgramBufferRdEn_63;	// src/main/scala/devices/debug/Debug.scala:880:40, :882:45, :1253:46, :1254:108
  wire          dmiAbstractDataAccess =
    dmiAbstractDataAccessVec_0 | dmiAbstractDataAccessVec_1 | dmiAbstractDataAccessVec_2
    | dmiAbstractDataAccessVec_3 | dmiAbstractDataAccessVec_4 | dmiAbstractDataAccessVec_5
    | dmiAbstractDataAccessVec_6 | dmiAbstractDataAccessVec_7;	// src/main/scala/devices/debug/Debug.scala:1250:45, :1256:68
  wire          dmiProgramBufferAccess =
    dmiProgramBufferAccessVec_0 | dmiProgramBufferAccessVec_1
    | dmiProgramBufferAccessVec_2 | dmiProgramBufferAccessVec_3
    | dmiProgramBufferAccessVec_4 | dmiProgramBufferAccessVec_5
    | dmiProgramBufferAccessVec_6 | dmiProgramBufferAccessVec_7
    | dmiProgramBufferAccessVec_8 | dmiProgramBufferAccessVec_9
    | dmiProgramBufferAccessVec_10 | dmiProgramBufferAccessVec_11
    | dmiProgramBufferAccessVec_12 | dmiProgramBufferAccessVec_13
    | dmiProgramBufferAccessVec_14 | dmiProgramBufferAccessVec_15
    | dmiProgramBufferAccessVec_16 | dmiProgramBufferAccessVec_17
    | dmiProgramBufferAccessVec_18 | dmiProgramBufferAccessVec_19
    | dmiProgramBufferAccessVec_20 | dmiProgramBufferAccessVec_21
    | dmiProgramBufferAccessVec_22 | dmiProgramBufferAccessVec_23
    | dmiProgramBufferAccessVec_24 | dmiProgramBufferAccessVec_25
    | dmiProgramBufferAccessVec_26 | dmiProgramBufferAccessVec_27
    | dmiProgramBufferAccessVec_28 | dmiProgramBufferAccessVec_29
    | dmiProgramBufferAccessVec_30 | dmiProgramBufferAccessVec_31
    | dmiProgramBufferAccessVec_32 | dmiProgramBufferAccessVec_33
    | dmiProgramBufferAccessVec_34 | dmiProgramBufferAccessVec_35
    | dmiProgramBufferAccessVec_36 | dmiProgramBufferAccessVec_37
    | dmiProgramBufferAccessVec_38 | dmiProgramBufferAccessVec_39
    | dmiProgramBufferAccessVec_40 | dmiProgramBufferAccessVec_41
    | dmiProgramBufferAccessVec_42 | dmiProgramBufferAccessVec_43
    | dmiProgramBufferAccessVec_44 | dmiProgramBufferAccessVec_45
    | dmiProgramBufferAccessVec_46 | dmiProgramBufferAccessVec_47
    | dmiProgramBufferAccessVec_48 | dmiProgramBufferAccessVec_49
    | dmiProgramBufferAccessVec_50 | dmiProgramBufferAccessVec_51
    | dmiProgramBufferAccessVec_52 | dmiProgramBufferAccessVec_53
    | dmiProgramBufferAccessVec_54 | dmiProgramBufferAccessVec_55
    | dmiProgramBufferAccessVec_56 | dmiProgramBufferAccessVec_57
    | dmiProgramBufferAccessVec_58 | dmiProgramBufferAccessVec_59
    | dmiProgramBufferAccessVec_60 | dmiProgramBufferAccessVec_61
    | dmiProgramBufferAccessVec_62 | dmiProgramBufferAccessVec_63;	// src/main/scala/devices/debug/Debug.scala:1253:46, :1257:69
  wire          autoexecData_0 =
    dmiAbstractDataAccessVec_0 & ABSTRACTAUTOReg_autoexecdata[0];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1250:45, :1260:33, :1262:{54,140}
  wire          autoexecData_1 =
    dmiAbstractDataAccessVec_4 & ABSTRACTAUTOReg_autoexecdata[1];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1250:45, :1260:33, :1262:{54,140}
  wire          autoexecProg_0 =
    dmiProgramBufferAccessVec_0 & ABSTRACTAUTOReg_autoexecprogbuf[0];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexecProg_1 =
    dmiProgramBufferAccessVec_4 & ABSTRACTAUTOReg_autoexecprogbuf[1];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexecProg_2 =
    dmiProgramBufferAccessVec_8 & ABSTRACTAUTOReg_autoexecprogbuf[2];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexecProg_3 =
    dmiProgramBufferAccessVec_12 & ABSTRACTAUTOReg_autoexecprogbuf[3];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexecProg_4 =
    dmiProgramBufferAccessVec_16 & ABSTRACTAUTOReg_autoexecprogbuf[4];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexecProg_5 =
    dmiProgramBufferAccessVec_20 & ABSTRACTAUTOReg_autoexecprogbuf[5];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexecProg_6 =
    dmiProgramBufferAccessVec_24 & ABSTRACTAUTOReg_autoexecprogbuf[6];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexecProg_7 =
    dmiProgramBufferAccessVec_28 & ABSTRACTAUTOReg_autoexecprogbuf[7];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexecProg_8 =
    dmiProgramBufferAccessVec_32 & ABSTRACTAUTOReg_autoexecprogbuf[8];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexecProg_9 =
    dmiProgramBufferAccessVec_36 & ABSTRACTAUTOReg_autoexecprogbuf[9];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexecProg_10 =
    dmiProgramBufferAccessVec_40 & ABSTRACTAUTOReg_autoexecprogbuf[10];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexecProg_11 =
    dmiProgramBufferAccessVec_44 & ABSTRACTAUTOReg_autoexecprogbuf[11];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexecProg_12 =
    dmiProgramBufferAccessVec_48 & ABSTRACTAUTOReg_autoexecprogbuf[12];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexecProg_13 =
    dmiProgramBufferAccessVec_52 & ABSTRACTAUTOReg_autoexecprogbuf[13];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexecProg_14 =
    dmiProgramBufferAccessVec_56 & ABSTRACTAUTOReg_autoexecprogbuf[14];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexecProg_15 =
    dmiProgramBufferAccessVec_60 & ABSTRACTAUTOReg_autoexecprogbuf[15];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1253:46, :1261:33, :1263:{57,144}
  wire          autoexec =
    autoexecData_0 | autoexecData_1 | autoexecProg_0 | autoexecProg_1 | autoexecProg_2
    | autoexecProg_3 | autoexecProg_4 | autoexecProg_5 | autoexecProg_6 | autoexecProg_7
    | autoexecProg_8 | autoexecProg_9 | autoexecProg_10 | autoexecProg_11
    | autoexecProg_12 | autoexecProg_13 | autoexecProg_14 | autoexecProg_15;	// src/main/scala/devices/debug/Debug.scala:1260:33, :1261:33, :1265:{42,48,73}
  reg  [7:0]    COMMANDReg_cmdtype;	// src/main/scala/devices/debug/Debug.scala:1270:25
  wire [7:0]    accessRegisterCommandReg_cmdtype = COMMANDReg_cmdtype;	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:44
  reg  [23:0]   COMMANDReg_control;	// src/main/scala/devices/debug/Debug.scala:1270:25
  wire [31:0]   COMMANDWrDataVal;	// src/main/scala/devices/debug/Debug.scala:1272:39
  wire [23:0]   COMMANDWrData_control = COMMANDWrDataVal[23:0];	// src/main/scala/devices/debug/Debug.scala:1272:39, :1273:{39,65}
  wire [7:0]    COMMANDWrData_cmdtype = COMMANDWrDataVal[31:24];	// src/main/scala/devices/debug/Debug.scala:1272:39, :1273:{39,65}
  wire [7:0]    accessRegisterCommandWr_cmdtype = COMMANDWrData_cmdtype;	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:44
  wire          out_f_woready_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          COMMANDWrEnLegal = ~(|ctrlStateReg);	// src/main/scala/devices/debug/Debug.scala:1275:39, :1725:27, :1735:44
  wire          out_f_roready_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          COMMANDWrEnMaybe;	// src/main/scala/devices/debug/Debug.scala:1274:39
  wire          COMMANDWrEn = COMMANDWrEnMaybe & COMMANDWrEnLegal;	// src/main/scala/devices/debug/Debug.scala:1274:39, :1275:39, :1278:40
  reg  [7:0]    abstractDataMem_0;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]    abstractDataMem_1;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]    abstractDataMem_2;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]    abstractDataMem_3;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]    abstractDataMem_4;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]    abstractDataMem_5;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]    abstractDataMem_6;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]    abstractDataMem_7;	// src/main/scala/devices/debug/Debug.scala:1293:36
  reg  [7:0]    programBufferMem_0;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_1;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_2;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_3;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_4;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_5;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_6;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_7;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_8;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_9;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_10;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_11;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_12;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_13;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_14;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_15;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_16;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_17;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_18;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_19;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_20;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_21;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_22;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_23;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_24;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_25;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_26;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_27;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_28;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_29;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_30;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_31;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_32;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_33;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_34;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_35;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_36;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_37;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_38;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_39;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_40;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_41;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_42;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_43;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_44;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_45;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_46;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_47;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_48;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_49;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_50;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_51;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_52;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_53;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_54;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_55;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_56;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_57;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_58;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_59;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_60;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_61;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_62;	// src/main/scala/devices/debug/Debug.scala:1299:34
  reg  [7:0]    programBufferMem_63;	// src/main/scala/devices/debug/Debug.scala:1299:34
  wire [1023:0] hartHaltedIdIndex = 1024'h1 << hartHaltedId;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/devices/debug/Debug.scala:869:36
  wire [9:0]    hartResumingId;	// src/main/scala/devices/debug/Debug.scala:873:36
  wire [1023:0] hartResumingIdIndex = 1024'h1 << hartResumingId;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/devices/debug/Debug.scala:873:36
  wire [1023:0] hartselIndex = 1024'h1 << io_innerCtrl_bits_hartsel_0;	// src/main/scala/chisel3/util/OneHot.scala:58:35
  assign resumeAcks =
    resumereq ? ~resumeReqRegs & ~{hamaskWrSel_1, hamaskWrSel_0} : ~resumeReqRegs;	// src/main/scala/devices/debug/Debug.scala:856:31, :862:32, :926:31, :976:39, :1340:24, :1342:{20,24,39,41,55}, :1344:{20,23}
  wire          out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiNodeIn_a_ready = in_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire          out_front_valid = in_valid;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire          out_front_bits_read = in_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [6:0]    out_front_bits_index = in_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [31:0]   out_front_bits_data = in_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [3:0]    out_front_bits_mask = in_bits_mask;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire          out_front_bits_extra_tlrr_extra_source = in_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [1:0]    out_front_bits_extra_tlrr_extra_size = in_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  assign in_bits_read = dmiNodeIn_a_bits_opcode == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18, :69:36
  assign in_bits_index = dmiNodeIn_a_bits_address[8:2];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:68:18
  assign out_front_ready = out_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiNodeIn_d_valid = out_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiNodeIn_d_bits_data = out_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiNodeIn_d_bits_d_source = out_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/Edges.scala:771:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiNodeIn_d_bits_d_size = out_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/Edges.scala:771:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign in_ready = out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  assign out_valid = out_front_valid;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_bits_read = out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_bits_extra_tlrr_extra_source = out_front_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_bits_extra_tlrr_extra_size = out_front_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [6:0]    _GEN = out_front_bits_index & 7'h40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [6:0]    out_findex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_findex = _GEN;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [6:0]    out_bindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_bindex = _GEN;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_T_48 = out_findex == 7'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_T_49 = out_bindex == 7'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_T_30 = out_findex == 7'h40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_T_31 = out_bindex == 7'h40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_frontMask_lo =
    {{8{out_front_bits_mask[1]}}, {8{out_front_bits_mask[0]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_frontMask_hi =
    {{8{out_front_bits_mask[3]}}, {8{out_front_bits_mask[2]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_frontMask = {out_frontMask_hi, out_frontMask_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_backMask_lo =
    {{8{out_front_bits_mask[1]}}, {8{out_front_bits_mask[0]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_backMask_hi =
    {{8{out_front_bits_mask[3]}}, {8{out_front_bits_mask[2]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_backMask = {out_backMask_hi, out_backMask_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid = out_rivalid_0 & out_rimask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready = out_roready_0 & out_romask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_4 = out_f_roready;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid = out_wivalid_0 & out_wimask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready = out_woready_0 & out_womask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_4 = out_f_woready;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    abstractDataNxt_4 =
    out_f_woready ? out_front_bits_data[7:0] : abstractDataMem_4;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_1 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_1 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_1 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_1 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_1 = out_rivalid_1 & out_rimask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_1 = out_roready_1 & out_romask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_5 = out_f_roready_1;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_1 = out_wivalid_1 & out_wimask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_1 = out_woready_1 & out_womask_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_5 = out_f_woready_1;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    abstractDataNxt_5 =
    out_f_woready_1 ? out_front_bits_data[15:8] : abstractDataMem_5;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend = {abstractDataMem_5, abstractDataMem_4};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_2 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_2 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_2 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_2 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_2 = out_rivalid_2 & out_rimask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_2 = out_roready_2 & out_romask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_6 = out_f_roready_2;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_2 = out_wivalid_2 & out_wimask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_2 = out_woready_2 & out_womask_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_6 = out_f_woready_2;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    abstractDataNxt_6 =
    out_f_woready_2 ? out_front_bits_data[23:16] : abstractDataMem_6;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_1 = {abstractDataMem_6, out_prepend};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_3 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_3 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_3 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_3 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_3 = out_rivalid_3 & out_rimask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_3 = out_roready_3 & out_romask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_7 = out_f_roready_3;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_3 = out_wivalid_3 & out_wimask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_3 = out_woready_3 & out_womask_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_7 = out_f_woready_3;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    abstractDataNxt_7 =
    out_f_woready_3 ? out_front_bits_data[31:24] : abstractDataMem_7;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_2 = {abstractDataMem_7, out_prepend_1};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_4 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_4 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_4 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_4 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_4 = out_rivalid_4 & out_rimask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_4 = out_roready_4 & out_romask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_56 = out_f_roready_4;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_4 = out_wivalid_4 & out_wimask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_4 = out_woready_4 & out_womask_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_56 = out_f_woready_4;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_56 =
    out_f_woready_4 ? out_front_bits_data[7:0] : programBufferMem_56;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_5 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_5 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_5 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_5 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_5 = out_rivalid_5 & out_rimask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_5 = out_roready_5 & out_romask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_57 = out_f_roready_5;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_5 = out_wivalid_5 & out_wimask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_5 = out_woready_5 & out_womask_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_57 = out_f_woready_5;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_57 =
    out_f_woready_5 ? out_front_bits_data[15:8] : programBufferMem_57;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   _GEN_0 = {programBufferMem_57, programBufferMem_56};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_3 = _GEN_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_167 = _GEN_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_6 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_6 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_6 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_6 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_6 = out_rivalid_6 & out_rimask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_6 = out_roready_6 & out_romask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_58 = out_f_roready_6;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_6 = out_wivalid_6 & out_wimask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_6 = out_woready_6 & out_womask_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_58 = out_f_woready_6;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_58 =
    out_f_woready_6 ? out_front_bits_data[23:16] : programBufferMem_58;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_4 = {programBufferMem_58, out_prepend_3};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_7 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_7 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_7 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_7 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_7 = out_rivalid_7 & out_rimask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_7 = out_roready_7 & out_romask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_59 = out_f_roready_7;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_7 = out_wivalid_7 & out_wimask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_7 = out_woready_7 & out_womask_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_59 = out_f_woready_7;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_59 =
    out_f_woready_7 ? out_front_bits_data[31:24] : programBufferMem_59;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_5 = {programBufferMem_59, out_prepend_4};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_8 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_8 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_8 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_8 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_8 = out_rivalid_8 & out_rimask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_8 = out_roready_8 & out_romask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_36 = out_f_roready_8;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_8 = out_wivalid_8 & out_wimask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_8 = out_woready_8 & out_womask_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_36 = out_f_woready_8;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_36 =
    out_f_woready_8 ? out_front_bits_data[7:0] : programBufferMem_36;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_9 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_9 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_9 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_9 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_9 = out_rivalid_9 & out_rimask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_9 = out_roready_9 & out_romask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_37 = out_f_roready_9;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_9 = out_wivalid_9 & out_wimask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_9 = out_woready_9 & out_womask_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_37 = out_f_woready_9;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_37 =
    out_f_woready_9 ? out_front_bits_data[15:8] : programBufferMem_37;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_6 = {programBufferMem_37, programBufferMem_36};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_10 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_10 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_10 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_10 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_10 = out_rivalid_10 & out_rimask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_10 = out_roready_10 & out_romask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_38 = out_f_roready_10;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_10 = out_wivalid_10 & out_wimask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_10 = out_woready_10 & out_womask_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_38 = out_f_woready_10;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_38 =
    out_f_woready_10 ? out_front_bits_data[23:16] : programBufferMem_38;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_7 = {programBufferMem_38, out_prepend_6};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_11 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_11 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_11 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_11 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_11 = out_rivalid_11 & out_rimask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_11 = out_roready_11 & out_romask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_39 = out_f_roready_11;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_11 = out_wivalid_11 & out_wimask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_11 = out_woready_11 & out_womask_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_39 = out_f_woready_11;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_39 =
    out_f_woready_11 ? out_front_bits_data[31:24] : programBufferMem_39;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_8 = {programBufferMem_39, out_prepend_7};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_12 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_12 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_12 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_12 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_12 = out_rivalid_12 & out_rimask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_12 = out_roready_12 & out_romask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_28 = out_f_roready_12;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_12 = out_wivalid_12 & out_wimask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_12 = out_woready_12 & out_womask_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_28 = out_f_woready_12;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_28 =
    out_f_woready_12 ? out_front_bits_data[7:0] : programBufferMem_28;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_13 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_13 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_13 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_13 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_13 = out_rivalid_13 & out_rimask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_13 = out_roready_13 & out_romask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_29 = out_f_roready_13;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_13 = out_wivalid_13 & out_wimask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_13 = out_woready_13 & out_womask_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_29 = out_f_woready_13;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_29 =
    out_f_woready_13 ? out_front_bits_data[15:8] : programBufferMem_29;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_9 = {programBufferMem_29, programBufferMem_28};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_14 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_14 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_14 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_14 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_14 = out_rivalid_14 & out_rimask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_14 = out_roready_14 & out_romask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_30 = out_f_roready_14;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_14 = out_wivalid_14 & out_wimask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_14 = out_woready_14 & out_womask_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_30 = out_f_woready_14;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_30 =
    out_f_woready_14 ? out_front_bits_data[23:16] : programBufferMem_30;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_10 = {programBufferMem_30, out_prepend_9};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_15 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_15 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_15 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_15 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_15 = out_rivalid_15 & out_rimask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_15 = out_roready_15 & out_romask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_31 = out_f_roready_15;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_15 = out_wivalid_15 & out_wimask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_15 = out_woready_15 & out_womask_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_31 = out_f_woready_15;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_31 =
    out_f_woready_15 ? out_front_bits_data[31:24] : programBufferMem_31;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_11 = {programBufferMem_31, out_prepend_10};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_16 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_16 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_16 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_16 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_16 = out_rivalid_16 & out_rimask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_16 = out_roready_16 & out_romask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_12 = out_f_roready_16;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_16 = out_wivalid_16 & out_wimask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_16 = out_woready_16 & out_womask_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_12 = out_f_woready_16;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_12 =
    out_f_woready_16 ? out_front_bits_data[7:0] : programBufferMem_12;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_17 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_17 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_17 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_17 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_17 = out_rivalid_17 & out_rimask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_17 = out_roready_17 & out_romask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_13 = out_f_roready_17;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_17 = out_wivalid_17 & out_wimask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_17 = out_woready_17 & out_womask_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_13 = out_f_woready_17;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_13 =
    out_f_woready_17 ? out_front_bits_data[15:8] : programBufferMem_13;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_12 = {programBufferMem_13, programBufferMem_12};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_18 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_18 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_18 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_18 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_18 = out_rivalid_18 & out_rimask_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_18 = out_roready_18 & out_romask_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_14 = out_f_roready_18;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_18 = out_wivalid_18 & out_wimask_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_18 = out_woready_18 & out_womask_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_14 = out_f_woready_18;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_14 =
    out_f_woready_18 ? out_front_bits_data[23:16] : programBufferMem_14;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_13 = {programBufferMem_14, out_prepend_12};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_19 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_19 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_19 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_19 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_19 = out_rivalid_19 & out_rimask_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_19 = out_roready_19 & out_romask_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_15 = out_f_roready_19;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_19 = out_wivalid_19 & out_wimask_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_19 = out_woready_19 & out_womask_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_15 = out_f_woready_19;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_15 =
    out_f_woready_19 ? out_front_bits_data[31:24] : programBufferMem_15;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_14 = {programBufferMem_15, out_prepend_13};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_20 = out_frontMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_20 = out_frontMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_20 = out_backMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_20 = out_backMask[0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_20 = out_rivalid_20 & out_rimask_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_20 = out_roready_20 & out_romask_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_20 = out_wivalid_20 & out_wimask_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_20 = out_woready_20 & out_womask_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          hgselectWrEn = out_f_woready_20;	// src/main/scala/devices/debug/Debug.scala:1020:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          DMCS2WrData_hgselect = out_front_bits_data[0];	// src/main/scala/devices/debug/Debug.scala:1019:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_21 = out_frontMask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_21 = out_frontMask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_21 = out_backMask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_21 = out_backMask[1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_21 = out_rivalid_21 & out_rimask_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_21 = out_roready_21 & out_romask_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_21 = out_wivalid_21 & out_wimask_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_21 = out_woready_21 & out_womask_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          hgwriteWrEn = out_f_woready_21;	// src/main/scala/devices/debug/Debug.scala:1021:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          DMCS2WrData_hgwrite = out_front_bits_data[1];	// src/main/scala/devices/debug/Debug.scala:1019:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_22 = |(out_frontMask[6:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_22 = &(out_frontMask[6:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_22 = |(out_backMask[6:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_22 = &(out_backMask[6:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_22 = out_rivalid_22 & out_rimask_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_22 = out_roready_22 & out_romask_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_22 = out_wivalid_22 & out_wimask_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_22 = out_woready_22 & out_womask_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          haltgroupWrEn = out_f_woready_22;	// src/main/scala/devices/debug/Debug.scala:1022:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [4:0]    DMCS2WrData_haltgroup = out_front_bits_data[6:2];	// src/main/scala/devices/debug/Debug.scala:1019:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [6:0]    out_prepend_16 = {DMCS2RdData_haltgroup, 2'h0};	// src/main/scala/devices/debug/Debug.scala:1018:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_23 = |(out_frontMask[10:7]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_23 = &(out_frontMask[10:7]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_23 = |(out_backMask[10:7]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_23 = &(out_backMask[10:7]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_23 = out_rivalid_23 & out_rimask_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_23 = out_roready_23 & out_romask_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_23 = out_wivalid_23 & out_wimask_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_23 = out_woready_23 & out_womask_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    out_prepend_17 = {1'h0, out_prepend_16};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_24 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_24 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_24 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_24 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_24 = out_rivalid_24 & out_rimask_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_24 = out_roready_24 & out_romask_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_44 = out_f_roready_24;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_24 = out_wivalid_24 & out_wimask_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_24 = out_woready_24 & out_womask_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_44 = out_f_woready_24;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_44 =
    out_f_woready_24 ? out_front_bits_data[7:0] : programBufferMem_44;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_25 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_25 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_25 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_25 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_25 = out_rivalid_25 & out_rimask_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_25 = out_roready_25 & out_romask_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_45 = out_f_roready_25;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_25 = out_wivalid_25 & out_wimask_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_25 = out_woready_25 & out_womask_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_45 = out_f_woready_25;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_45 =
    out_f_woready_25 ? out_front_bits_data[15:8] : programBufferMem_45;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_18 = {programBufferMem_45, programBufferMem_44};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_26 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_26 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_26 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_26 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_26 = out_rivalid_26 & out_rimask_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_26 = out_roready_26 & out_romask_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_46 = out_f_roready_26;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_26 = out_wivalid_26 & out_wimask_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_26 = out_woready_26 & out_womask_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_46 = out_f_woready_26;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_46 =
    out_f_woready_26 ? out_front_bits_data[23:16] : programBufferMem_46;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_19 = {programBufferMem_46, out_prepend_18};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_27 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_27 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_27 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_27 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_27 = out_rivalid_27 & out_rimask_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_27 = out_roready_27 & out_romask_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_47 = out_f_roready_27;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_27 = out_wivalid_27 & out_wimask_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_27 = out_woready_27 & out_womask_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_47 = out_f_woready_27;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_47 =
    out_f_woready_27 ? out_front_bits_data[31:24] : programBufferMem_47;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_20 = {programBufferMem_47, out_prepend_19};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_28 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_28 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_28 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_28 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_28 = out_rivalid_28 & out_rimask_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_28 = out_roready_28 & out_romask_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_0 = out_f_roready_28;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_28 = out_wivalid_28 & out_wimask_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_28 = out_woready_28 & out_womask_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_0 = out_f_woready_28;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    abstractDataNxt_0 =
    out_f_woready_28 ? out_front_bits_data[7:0] : abstractDataMem_0;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_29 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_29 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_29 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_29 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_29 = out_rivalid_29 & out_rimask_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_29 = out_roready_29 & out_romask_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_1 = out_f_roready_29;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_29 = out_wivalid_29 & out_wimask_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_29 = out_woready_29 & out_womask_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_1 = out_f_woready_29;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    abstractDataNxt_1 =
    out_f_woready_29 ? out_front_bits_data[15:8] : abstractDataMem_1;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   _GEN_1 = {abstractDataMem_1, abstractDataMem_0};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_21 = _GEN_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_125 = _GEN_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_30 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_30 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_30 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_30 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_30 = out_rivalid_30 & out_rimask_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_30 = out_roready_30 & out_romask_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_2 = out_f_roready_30;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_30 = out_wivalid_30 & out_wimask_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_30 = out_woready_30 & out_womask_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_2 = out_f_woready_30;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    abstractDataNxt_2 =
    out_f_woready_30 ? out_front_bits_data[23:16] : abstractDataMem_2;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_22 = {abstractDataMem_2, out_prepend_21};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_31 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_31 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_31 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_31 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_31 = out_rivalid_31 & out_rimask_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_31 = out_roready_31 & out_romask_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataRdEn_3 = out_f_roready_31;	// src/main/scala/devices/debug/Debug.scala:884:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_31 = out_wivalid_31 & out_wimask_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_31 = out_woready_31 & out_womask_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiAbstractDataWrEnMaybe_3 = out_f_woready_31;	// src/main/scala/devices/debug/Debug.scala:886:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    abstractDataNxt_3 =
    out_f_woready_31 ? out_front_bits_data[31:24] : abstractDataMem_3;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1293:36, :1294:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_23 = {abstractDataMem_3, out_prepend_22};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_32 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_32 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_32 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_32 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_32 = out_rivalid_32 & out_rimask_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_32 = out_roready_32 & out_romask_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_60 = out_f_roready_32;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_32 = out_wivalid_32 & out_wimask_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_32 = out_woready_32 & out_womask_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_60 = out_f_woready_32;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_60 =
    out_f_woready_32 ? out_front_bits_data[7:0] : programBufferMem_60;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_33 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_33 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_33 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_33 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_33 = out_rivalid_33 & out_rimask_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_33 = out_roready_33 & out_romask_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_61 = out_f_roready_33;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_33 = out_wivalid_33 & out_wimask_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_33 = out_woready_33 & out_womask_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_61 = out_f_woready_33;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_61 =
    out_f_woready_33 ? out_front_bits_data[15:8] : programBufferMem_61;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_24 = {programBufferMem_61, programBufferMem_60};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_34 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_34 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_34 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_34 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_34 = out_rivalid_34 & out_rimask_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_34 = out_roready_34 & out_romask_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_62 = out_f_roready_34;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_34 = out_wivalid_34 & out_wimask_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_34 = out_woready_34 & out_womask_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_62 = out_f_woready_34;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_62 =
    out_f_woready_34 ? out_front_bits_data[23:16] : programBufferMem_62;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_25 = {programBufferMem_62, out_prepend_24};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_35 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_35 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_35 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_35 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_35 = out_rivalid_35 & out_rimask_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_35 = out_roready_35 & out_romask_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_63 = out_f_roready_35;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_35 = out_wivalid_35 & out_wimask_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_35 = out_woready_35 & out_womask_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_63 = out_f_woready_35;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_63 =
    out_f_woready_35 ? out_front_bits_data[31:24] : programBufferMem_63;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_26 = {programBufferMem_63, out_prepend_25};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_36 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_36 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_36 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_36 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_36 = out_rivalid_36 & out_rimask_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_36 = out_roready_36 & out_romask_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_40 = out_f_roready_36;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_36 = out_wivalid_36 & out_wimask_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_36 = out_woready_36 & out_womask_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_40 = out_f_woready_36;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_40 =
    out_f_woready_36 ? out_front_bits_data[7:0] : programBufferMem_40;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_37 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_37 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_37 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_37 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_37 = out_rivalid_37 & out_rimask_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_37 = out_roready_37 & out_romask_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_41 = out_f_roready_37;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_37 = out_wivalid_37 & out_wimask_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_37 = out_woready_37 & out_womask_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_41 = out_f_woready_37;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_41 =
    out_f_woready_37 ? out_front_bits_data[15:8] : programBufferMem_41;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   _GEN_2 = {programBufferMem_41, programBufferMem_40};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_27 = _GEN_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_182 = _GEN_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_38 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_38 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_38 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_38 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_38 = out_rivalid_38 & out_rimask_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_38 = out_roready_38 & out_romask_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_42 = out_f_roready_38;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_38 = out_wivalid_38 & out_wimask_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_38 = out_woready_38 & out_womask_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_42 = out_f_woready_38;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_42 =
    out_f_woready_38 ? out_front_bits_data[23:16] : programBufferMem_42;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_28 = {programBufferMem_42, out_prepend_27};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_39 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_39 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_39 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_39 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_39 = out_rivalid_39 & out_rimask_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_39 = out_roready_39 & out_romask_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_43 = out_f_roready_39;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_39 = out_wivalid_39 & out_wimask_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_39 = out_woready_39 & out_womask_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_43 = out_f_woready_39;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_43 =
    out_f_woready_39 ? out_front_bits_data[31:24] : programBufferMem_43;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_29 = {programBufferMem_43, out_prepend_28};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_40 = |(out_frontMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_40 = &(out_frontMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_40 = |(out_backMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_40 = &(out_backMask[1:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_40 = out_rivalid_40 & out_rimask_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_40 = out_roready_40 & out_romask_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_40 = out_wivalid_40 & out_wimask_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_40 = out_woready_40 & out_womask_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          autoexecdataWrEnMaybe = out_f_woready_40;	// src/main/scala/devices/debug/Debug.scala:1233:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [11:0]   ABSTRACTAUTOWrData_autoexecdata = {10'h0, out_front_bits_data[1:0]};	// src/main/scala/devices/debug/Debug.scala:305:12, :1229:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_41 = |(out_frontMask[15:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_41 = &(out_frontMask[15:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_41 = |(out_backMask[15:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_41 = &(out_backMask[15:2]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_41 = out_rivalid_41 & out_rimask_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_41 = out_roready_41 & out_romask_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_41 = out_wivalid_41 & out_wimask_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_41 = out_woready_41 & out_womask_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]    out_prepend_30 = {1'h0, ABSTRACTAUTORdData_autoexecdata[1:0]};	// src/main/scala/devices/debug/Debug.scala:1230:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_42 = |(out_frontMask[31:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_42 = &(out_frontMask[31:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_42 = |(out_backMask[31:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_42 = &(out_backMask[31:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_42 = out_rivalid_42 & out_rimask_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_42 = out_roready_42 & out_romask_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_42 = out_wivalid_42 & out_wimask_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_42 = out_woready_42 & out_womask_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          autoexecprogbufWrEnMaybe = out_f_woready_42;	// src/main/scala/devices/debug/Debug.scala:1234:44, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   ABSTRACTAUTOWrData_autoexecprogbuf = out_front_bits_data[31:16];	// src/main/scala/devices/debug/Debug.scala:1229:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_31 =
    {ABSTRACTAUTORdData_autoexecprogbuf, 13'h0, out_prepend_30};	// src/main/scala/devices/debug/Debug.scala:1230:41, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_43 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_43 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_43 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_43 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_43 = out_rivalid_43 & out_rimask_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_43 = out_roready_43 & out_romask_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_20 = out_f_roready_43;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_43 = out_wivalid_43 & out_wimask_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_43 = out_woready_43 & out_womask_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_20 = out_f_woready_43;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_20 =
    out_f_woready_43 ? out_front_bits_data[7:0] : programBufferMem_20;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_44 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_44 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_44 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_44 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_44 = out_rivalid_44 & out_rimask_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_44 = out_roready_44 & out_romask_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_21 = out_f_roready_44;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_44 = out_wivalid_44 & out_wimask_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_44 = out_woready_44 & out_womask_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_21 = out_f_woready_44;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_21 =
    out_f_woready_44 ? out_front_bits_data[15:8] : programBufferMem_21;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_32 = {programBufferMem_21, programBufferMem_20};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_45 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_45 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_45 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_45 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_45 = out_rivalid_45 & out_rimask_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_45 = out_roready_45 & out_romask_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_22 = out_f_roready_45;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_45 = out_wivalid_45 & out_wimask_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_45 = out_woready_45 & out_womask_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_22 = out_f_woready_45;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_22 =
    out_f_woready_45 ? out_front_bits_data[23:16] : programBufferMem_22;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_33 = {programBufferMem_22, out_prepend_32};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_46 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_46 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_46 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_46 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_46 = out_rivalid_46 & out_rimask_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_46 = out_roready_46 & out_romask_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_23 = out_f_roready_46;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_46 = out_wivalid_46 & out_wimask_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_46 = out_woready_46 & out_womask_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_23 = out_f_woready_46;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_23 =
    out_f_woready_46 ? out_front_bits_data[31:24] : programBufferMem_23;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_34 = {programBufferMem_23, out_prepend_33};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_47 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_47 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_47 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_47 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_47 = out_rivalid_47 & out_rimask_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_47 = out_roready_47 & out_romask_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_24 = out_f_roready_47;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_47 = out_wivalid_47 & out_wimask_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_47 = out_woready_47 & out_womask_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_24 = out_f_woready_47;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_24 =
    out_f_woready_47 ? out_front_bits_data[7:0] : programBufferMem_24;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_48 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_48 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_48 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_48 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_48 = out_rivalid_48 & out_rimask_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_48 = out_roready_48 & out_romask_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_25 = out_f_roready_48;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_48 = out_wivalid_48 & out_wimask_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_48 = out_woready_48 & out_womask_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_25 = out_f_woready_48;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_25 =
    out_f_woready_48 ? out_front_bits_data[15:8] : programBufferMem_25;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   _GEN_3 = {programBufferMem_25, programBufferMem_24};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_35 = _GEN_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_160 = _GEN_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_49 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_49 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_49 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_49 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_49 = out_rivalid_49 & out_rimask_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_49 = out_roready_49 & out_romask_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_26 = out_f_roready_49;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_49 = out_wivalid_49 & out_wimask_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_49 = out_woready_49 & out_womask_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_26 = out_f_woready_49;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_26 =
    out_f_woready_49 ? out_front_bits_data[23:16] : programBufferMem_26;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_36 = {programBufferMem_26, out_prepend_35};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_50 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_50 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_50 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_50 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_50 = out_rivalid_50 & out_rimask_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_50 = out_roready_50 & out_romask_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_27 = out_f_roready_50;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_50 = out_wivalid_50 & out_wimask_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_50 = out_woready_50 & out_womask_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_27 = out_f_woready_50;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_27 =
    out_f_woready_50 ? out_front_bits_data[31:24] : programBufferMem_27;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_37 = {programBufferMem_27, out_prepend_36};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_51 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_51 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_51 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_51 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_51 = out_rivalid_51 & out_rimask_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_51 = out_roready_51 & out_romask_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_4 = out_f_roready_51;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_51 = out_wivalid_51 & out_wimask_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_51 = out_woready_51 & out_womask_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_4 = out_f_woready_51;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_4 =
    out_f_woready_51 ? out_front_bits_data[7:0] : programBufferMem_4;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_52 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_52 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_52 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_52 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_52 = out_rivalid_52 & out_rimask_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_52 = out_roready_52 & out_romask_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_5 = out_f_roready_52;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_52 = out_wivalid_52 & out_wimask_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_52 = out_woready_52 & out_womask_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_5 = out_f_woready_52;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_5 =
    out_f_woready_52 ? out_front_bits_data[15:8] : programBufferMem_5;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_38 = {programBufferMem_5, programBufferMem_4};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_53 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_53 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_53 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_53 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_53 = out_rivalid_53 & out_rimask_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_53 = out_roready_53 & out_romask_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_6 = out_f_roready_53;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_53 = out_wivalid_53 & out_wimask_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_53 = out_woready_53 & out_womask_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_6 = out_f_woready_53;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_6 =
    out_f_woready_53 ? out_front_bits_data[23:16] : programBufferMem_6;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_39 = {programBufferMem_6, out_prepend_38};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_54 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_54 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_54 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_54 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_54 = out_rivalid_54 & out_rimask_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_54 = out_roready_54 & out_romask_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_7 = out_f_roready_54;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_54 = out_wivalid_54 & out_wimask_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_54 = out_woready_54 & out_womask_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_7 = out_f_woready_54;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_7 =
    out_f_woready_54 ? out_front_bits_data[31:24] : programBufferMem_7;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_40 = {programBufferMem_7, out_prepend_39};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_55 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_55 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_55 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_55 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_55 = out_rivalid_55 & out_rimask_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_55 = out_roready_55 & out_romask_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_52 = out_f_roready_55;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_55 = out_wivalid_55 & out_wimask_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_55 = out_woready_55 & out_womask_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_52 = out_f_woready_55;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_52 =
    out_f_woready_55 ? out_front_bits_data[7:0] : programBufferMem_52;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_56 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_56 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_56 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_56 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_56 = out_rivalid_56 & out_rimask_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_56 = out_roready_56 & out_romask_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_53 = out_f_roready_56;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_56 = out_wivalid_56 & out_wimask_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_56 = out_woready_56 & out_womask_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_53 = out_f_woready_56;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_53 =
    out_f_woready_56 ? out_front_bits_data[15:8] : programBufferMem_53;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_41 = {programBufferMem_53, programBufferMem_52};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_57 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_57 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_57 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_57 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_57 = out_rivalid_57 & out_rimask_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_57 = out_roready_57 & out_romask_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_54 = out_f_roready_57;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_57 = out_wivalid_57 & out_wimask_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_57 = out_woready_57 & out_womask_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_54 = out_f_woready_57;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_54 =
    out_f_woready_57 ? out_front_bits_data[23:16] : programBufferMem_54;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_42 = {programBufferMem_54, out_prepend_41};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_58 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_58 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_58 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_58 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_58 = out_rivalid_58 & out_rimask_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_58 = out_roready_58 & out_romask_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_55 = out_f_roready_58;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_58 = out_wivalid_58 & out_wimask_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_58 = out_woready_58 & out_womask_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_55 = out_f_woready_58;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_55 =
    out_f_woready_58 ? out_front_bits_data[31:24] : programBufferMem_55;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_43 = {programBufferMem_55, out_prepend_42};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_59 = |out_frontMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_59 = &out_frontMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_59 = |out_backMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_59 = &out_backMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_59 = out_rivalid_59 & out_rimask_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_59 = out_roready_59 & out_romask_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_59 = out_wivalid_59 & out_wimask_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_59 = out_woready_59 & out_womask_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_60 = |(out_frontMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_60 = &(out_frontMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_60 = |(out_backMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_60 = &(out_backMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_60 = out_rivalid_60 & out_rimask_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_60 = out_roready_60 & out_romask_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_60 = out_wivalid_60 & out_wimask_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_60 = out_woready_60 & out_womask_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_61 = out_frontMask[4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_61 = out_frontMask[4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_61 = out_backMask[4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_61 = out_backMask[4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_61 = out_rivalid_61 & out_rimask_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_61 = out_roready_61 & out_romask_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_61 = out_wivalid_61 & out_wimask_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_61 = out_woready_61 & out_womask_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_62 = out_frontMask[5];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_62 = out_frontMask[5];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_62 = out_backMask[5];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_62 = out_backMask[5];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_62 = out_rivalid_62 & out_rimask_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_62 = out_roready_62 & out_romask_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_62 = out_wivalid_62 & out_wimask_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_62 = out_woready_62 & out_womask_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_63 = out_frontMask[6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_63 = out_frontMask[6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_63 = out_backMask[6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_63 = out_backMask[6];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_63 = out_rivalid_63 & out_rimask_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_63 = out_roready_63 & out_romask_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_63 = out_wivalid_63 & out_wimask_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_63 = out_woready_63 & out_womask_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_64 = out_frontMask[7];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_64 = out_frontMask[7];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_64 = out_backMask[7];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_64 = out_backMask[7];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_64 = out_rivalid_64 & out_rimask_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_64 = out_roready_64 & out_romask_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_64 = out_wivalid_64 & out_wimask_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_64 = out_woready_64 & out_womask_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_65 = out_frontMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_65 = out_frontMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_65 = out_backMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_65 = out_backMask[8];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_65 = out_rivalid_65 & out_rimask_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_65 = out_roready_65 & out_romask_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_65 = out_wivalid_65 & out_wimask_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_65 = out_woready_65 & out_womask_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]    out_prepend_48 = {DMSTATUSRdData_anyhalted, 8'hA2};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_66 = out_frontMask[9];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_66 = out_frontMask[9];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_66 = out_backMask[9];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_66 = out_backMask[9];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_66 = out_rivalid_66 & out_rimask_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_66 = out_roready_66 & out_romask_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_66 = out_wivalid_66 & out_wimask_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_66 = out_woready_66 & out_womask_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [9:0]    out_prepend_49 = {DMSTATUSRdData_allhalted, out_prepend_48};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_67 = out_frontMask[10];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_67 = out_frontMask[10];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_67 = out_backMask[10];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_67 = out_backMask[10];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_67 = out_rivalid_67 & out_rimask_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_67 = out_roready_67 & out_romask_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_67 = out_wivalid_67 & out_wimask_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_67 = out_woready_67 & out_womask_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [10:0]   out_prepend_50 = {DMSTATUSRdData_anyrunning, out_prepend_49};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_68 = out_frontMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_68 = out_frontMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_90 = out_frontMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_90 = out_frontMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_68 = out_backMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_68 = out_backMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_90 = out_backMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_90 = out_backMask[11];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_68 = out_rivalid_68 & out_rimask_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_68 = out_roready_68 & out_romask_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_68 = out_wivalid_68 & out_wimask_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_68 = out_woready_68 & out_womask_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [11:0]   out_prepend_51 = {DMSTATUSRdData_allrunning, out_prepend_50};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_69 = out_frontMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_69 = out_frontMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_91 = out_frontMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_91 = out_frontMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_69 = out_backMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_69 = out_backMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_91 = out_backMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_91 = out_backMask[12];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_69 = out_rivalid_69 & out_rimask_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_69 = out_roready_69 & out_romask_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_69 = out_wivalid_69 & out_wimask_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_69 = out_woready_69 & out_womask_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [12:0]   out_prepend_52 = {1'h0, out_prepend_51};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_70 = out_frontMask[13];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_70 = out_frontMask[13];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_70 = out_backMask[13];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_70 = out_backMask[13];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_70 = out_rivalid_70 & out_rimask_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_70 = out_roready_70 & out_romask_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_70 = out_wivalid_70 & out_wimask_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_70 = out_woready_70 & out_womask_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [13:0]   out_prepend_53 = {DMSTATUSRdData_allunavail, out_prepend_52};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_71 = out_frontMask[14];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_71 = out_frontMask[14];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_71 = out_backMask[14];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_71 = out_backMask[14];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_71 = out_rivalid_71 & out_rimask_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_71 = out_roready_71 & out_romask_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_71 = out_wivalid_71 & out_wimask_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_71 = out_woready_71 & out_womask_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [14:0]   out_prepend_54 = {1'h0, out_prepend_53};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_72 = out_frontMask[15];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_72 = out_frontMask[15];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_72 = out_backMask[15];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_72 = out_backMask[15];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_72 = out_rivalid_72 & out_rimask_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_72 = out_roready_72 & out_romask_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_72 = out_wivalid_72 & out_wimask_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_72 = out_woready_72 & out_womask_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_55 = {1'h0, out_prepend_54};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_73 = out_frontMask[16];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_73 = out_frontMask[16];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_73 = out_backMask[16];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_73 = out_backMask[16];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_73 = out_rivalid_73 & out_rimask_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_73 = out_roready_73 & out_romask_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_73 = out_wivalid_73 & out_wimask_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_73 = out_woready_73 & out_womask_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [16:0]   out_prepend_56 = {DMSTATUSRdData_anyresumeack, out_prepend_55};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_74 = out_frontMask[17];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_74 = out_frontMask[17];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_74 = out_backMask[17];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_74 = out_backMask[17];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_74 = out_rivalid_74 & out_rimask_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_74 = out_roready_74 & out_romask_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_74 = out_wivalid_74 & out_wimask_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_74 = out_woready_74 & out_womask_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [17:0]   out_prepend_57 = {DMSTATUSRdData_allresumeack, out_prepend_56};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_75 = out_frontMask[18];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_75 = out_frontMask[18];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_75 = out_backMask[18];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_75 = out_backMask[18];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_75 = out_rivalid_75 & out_rimask_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_75 = out_roready_75 & out_romask_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_75 = out_wivalid_75 & out_wimask_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_75 = out_woready_75 & out_womask_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [18:0]   out_prepend_58 = {DMSTATUSRdData_anyhavereset, out_prepend_57};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_76 = out_frontMask[19];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_76 = out_frontMask[19];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_76 = out_backMask[19];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_76 = out_backMask[19];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_76 = out_rivalid_76 & out_rimask_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_76 = out_roready_76 & out_romask_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_76 = out_wivalid_76 & out_wimask_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_76 = out_woready_76 & out_womask_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [19:0]   out_prepend_59 = {DMSTATUSRdData_allhavereset, out_prepend_58};	// src/main/scala/devices/debug/Debug.scala:971:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_77 = |(out_frontMask[21:20]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_77 = &(out_frontMask[21:20]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_77 = |(out_backMask[21:20]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_77 = &(out_backMask[21:20]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_77 = out_rivalid_77 & out_rimask_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_77 = out_roready_77 & out_romask_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_77 = out_wivalid_77 & out_wimask_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_77 = out_woready_77 & out_womask_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [20:0]   out_prepend_60 = {1'h0, out_prepend_59};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_78 = out_frontMask[22];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_78 = out_frontMask[22];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_78 = out_backMask[22];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_78 = out_backMask[22];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_78 = out_rivalid_78 & out_rimask_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_78 = out_roready_78 & out_romask_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_78 = out_wivalid_78 & out_wimask_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_78 = out_woready_78 & out_womask_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [22:0]   out_prepend_61 = {2'h0, out_prepend_60};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_79 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_79 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_79 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_79 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_79 = out_rivalid_79 & out_rimask_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_79 = out_roready_79 & out_romask_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_0 = out_f_roready_79;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_79 = out_wivalid_79 & out_wimask_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_79 = out_woready_79 & out_womask_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_0 = out_f_woready_79;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_0 =
    out_f_woready_79 ? out_front_bits_data[7:0] : programBufferMem_0;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_80 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_80 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_80 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_80 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_80 = out_rivalid_80 & out_rimask_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_80 = out_roready_80 & out_romask_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_1 = out_f_roready_80;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_80 = out_wivalid_80 & out_wimask_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_80 = out_woready_80 & out_womask_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_1 = out_f_woready_80;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_1 =
    out_f_woready_80 ? out_front_bits_data[15:8] : programBufferMem_1;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   _GEN_4 = {programBufferMem_1, programBufferMem_0};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_62 = _GEN_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_139 = _GEN_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_81 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_81 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_81 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_81 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_81 = out_rivalid_81 & out_rimask_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_81 = out_roready_81 & out_romask_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_2 = out_f_roready_81;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_81 = out_wivalid_81 & out_wimask_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_81 = out_woready_81 & out_womask_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_2 = out_f_woready_81;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_2 =
    out_f_woready_81 ? out_front_bits_data[23:16] : programBufferMem_2;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_63 = {programBufferMem_2, out_prepend_62};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_82 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_82 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_82 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_82 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_82 = out_rivalid_82 & out_rimask_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_82 = out_roready_82 & out_romask_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_3 = out_f_roready_82;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_82 = out_wivalid_82 & out_wimask_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_82 = out_woready_82 & out_womask_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_3 = out_f_woready_82;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_3 =
    out_f_woready_82 ? out_front_bits_data[31:24] : programBufferMem_3;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_64 = {programBufferMem_3, out_prepend_63};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_83 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_83 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_83 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_83 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_83 = out_rivalid_83 & out_rimask_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_83 = out_roready_83 & out_romask_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_8 = out_f_roready_83;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_83 = out_wivalid_83 & out_wimask_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_83 = out_woready_83 & out_womask_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_8 = out_f_woready_83;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_8 =
    out_f_woready_83 ? out_front_bits_data[7:0] : programBufferMem_8;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_84 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_84 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_84 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_84 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_84 = out_rivalid_84 & out_rimask_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_84 = out_roready_84 & out_romask_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_9 = out_f_roready_84;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_84 = out_wivalid_84 & out_wimask_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_84 = out_woready_84 & out_womask_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_9 = out_f_woready_84;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_9 =
    out_f_woready_84 ? out_front_bits_data[15:8] : programBufferMem_9;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   _GEN_5 = {programBufferMem_9, programBufferMem_8};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_65 = _GEN_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_197 = _GEN_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_85 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_85 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_85 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_85 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_85 = out_rivalid_85 & out_rimask_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_85 = out_roready_85 & out_romask_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_10 = out_f_roready_85;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_85 = out_wivalid_85 & out_wimask_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_85 = out_woready_85 & out_womask_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_10 = out_f_woready_85;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_10 =
    out_f_woready_85 ? out_front_bits_data[23:16] : programBufferMem_10;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_66 = {programBufferMem_10, out_prepend_65};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_86 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_86 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_86 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_86 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_86 = out_rivalid_86 & out_rimask_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_86 = out_roready_86 & out_romask_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_11 = out_f_roready_86;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_86 = out_wivalid_86 & out_wimask_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_86 = out_woready_86 & out_womask_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_11 = out_f_woready_86;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_11 =
    out_f_woready_86 ? out_front_bits_data[31:24] : programBufferMem_11;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_67 = {programBufferMem_11, out_prepend_66};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_87 = |(out_frontMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_87 = &(out_frontMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_87 = |(out_backMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_87 = &(out_backMask[3:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_87 = out_rivalid_87 & out_rimask_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_87 = out_roready_87 & out_romask_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_87 = out_wivalid_87 & out_wimask_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_87 = out_woready_87 & out_womask_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_88 = |(out_frontMask[7:4]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_88 = &(out_frontMask[7:4]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_88 = |(out_backMask[7:4]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_88 = &(out_backMask[7:4]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_88 = out_rivalid_88 & out_rimask_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_88 = out_roready_88 & out_romask_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_88 = out_wivalid_88 & out_wimask_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_88 = out_woready_88 & out_womask_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_89 = |(out_frontMask[10:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_89 = &(out_frontMask[10:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_89 = |(out_backMask[10:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_89 = &(out_backMask[10:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_89 = out_rivalid_89 & out_rimask_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_89 = out_roready_89 & out_romask_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_89 = out_wivalid_89 & out_wimask_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_89 = out_woready_89 & out_womask_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign ABSTRACTCSWrEnMaybe = out_f_woready_89;	// src/main/scala/devices/debug/Debug.scala:1181:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]    ABSTRACTCSWrData_cmderr = out_front_bits_data[10:8];	// src/main/scala/devices/debug/Debug.scala:1177:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [10:0]   out_prepend_69 = {ABSTRACTCSRdData_cmderr, 8'h2};	// src/main/scala/devices/debug/Debug.scala:1178:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_90 = out_rivalid_90 & out_rimask_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_90 = out_roready_90 & out_romask_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_90 = out_wivalid_90 & out_wimask_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_90 = out_woready_90 & out_womask_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [11:0]   out_prepend_70 = {1'h0, out_prepend_69};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_91 = out_rivalid_91 & out_rimask_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_91 = out_roready_91 & out_romask_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_91 = out_wivalid_91 & out_wimask_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_91 = out_woready_91 & out_womask_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [12:0]   out_prepend_71 = {ABSTRACTCSRdData_busy, out_prepend_70};	// src/main/scala/devices/debug/Debug.scala:1178:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_92 = |(out_frontMask[23:13]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_92 = &(out_frontMask[23:13]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_92 = |(out_backMask[23:13]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_92 = &(out_backMask[23:13]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_92 = out_rivalid_92 & out_rimask_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_92 = out_roready_92 & out_romask_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_92 = out_wivalid_92 & out_wimask_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_92 = out_woready_92 & out_womask_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [13:0]   out_prepend_72 = {1'h0, out_prepend_71};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_93 = |(out_frontMask[28:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_93 = &(out_frontMask[28:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_93 = |(out_backMask[28:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_93 = &(out_backMask[28:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_93 = out_rivalid_93 & out_rimask_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_93 = out_roready_93 & out_romask_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_93 = out_wivalid_93 & out_wimask_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_93 = out_woready_93 & out_womask_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [28:0]   out_prepend_73 = {15'h4000, out_prepend_72};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_94 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_94 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_94 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_94 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_94 = out_rivalid_94 & out_rimask_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_94 = out_roready_94 & out_romask_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_48 = out_f_roready_94;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_94 = out_wivalid_94 & out_wimask_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_94 = out_woready_94 & out_womask_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_48 = out_f_woready_94;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_48 =
    out_f_woready_94 ? out_front_bits_data[7:0] : programBufferMem_48;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_95 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_95 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_95 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_95 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_95 = out_rivalid_95 & out_rimask_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_95 = out_roready_95 & out_romask_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_49 = out_f_roready_95;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_95 = out_wivalid_95 & out_wimask_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_95 = out_woready_95 & out_womask_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_49 = out_f_woready_95;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_49 =
    out_f_woready_95 ? out_front_bits_data[15:8] : programBufferMem_49;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   _GEN_6 = {programBufferMem_49, programBufferMem_48};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_74 = _GEN_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_90 = _GEN_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_96 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_96 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_96 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_96 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_96 = out_rivalid_96 & out_rimask_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_96 = out_roready_96 & out_romask_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_50 = out_f_roready_96;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_96 = out_wivalid_96 & out_wimask_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_96 = out_woready_96 & out_womask_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_50 = out_f_woready_96;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_50 =
    out_f_woready_96 ? out_front_bits_data[23:16] : programBufferMem_50;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_75 = {programBufferMem_50, out_prepend_74};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_97 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_97 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_97 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_97 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_97 = out_rivalid_97 & out_rimask_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_97 = out_roready_97 & out_romask_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_51 = out_f_roready_97;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_97 = out_wivalid_97 & out_wimask_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_97 = out_woready_97 & out_womask_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_51 = out_f_woready_97;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_51 =
    out_f_woready_97 ? out_front_bits_data[31:24] : programBufferMem_51;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_76 = {programBufferMem_51, out_prepend_75};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_98 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_98 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_98 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_98 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_98 = out_rivalid_98 & out_rimask_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_98 = out_roready_98 & out_romask_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_32 = out_f_roready_98;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_98 = out_wivalid_98 & out_wimask_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_98 = out_woready_98 & out_womask_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_32 = out_f_woready_98;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_32 =
    out_f_woready_98 ? out_front_bits_data[7:0] : programBufferMem_32;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_99 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_99 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_99 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_99 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_99 = out_rivalid_99 & out_rimask_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_99 = out_roready_99 & out_romask_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_33 = out_f_roready_99;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_99 = out_wivalid_99 & out_wimask_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_99 = out_woready_99 & out_womask_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_33 = out_f_woready_99;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_33 =
    out_f_woready_99 ? out_front_bits_data[15:8] : programBufferMem_33;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   _GEN_7 = {programBufferMem_33, programBufferMem_32};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_77 = _GEN_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_216 = _GEN_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_100 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_100 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_100 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_100 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_100 = out_rivalid_100 & out_rimask_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_100 = out_roready_100 & out_romask_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_34 = out_f_roready_100;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_100 = out_wivalid_100 & out_wimask_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_100 = out_woready_100 & out_womask_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_34 = out_f_woready_100;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_34 =
    out_f_woready_100 ? out_front_bits_data[23:16] : programBufferMem_34;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_78 = {programBufferMem_34, out_prepend_77};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_101 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_101 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_101 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_101 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_101 = out_rivalid_101 & out_rimask_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_101 = out_roready_101 & out_romask_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_35 = out_f_roready_101;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_101 = out_wivalid_101 & out_wimask_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_101 = out_woready_101 & out_womask_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_35 = out_f_woready_101;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_35 =
    out_f_woready_101 ? out_front_bits_data[31:24] : programBufferMem_35;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_79 = {programBufferMem_35, out_prepend_78};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_102 = |out_frontMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_102 = &out_frontMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_102 = |out_backMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_102 = &out_backMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_102 = out_rivalid_102 & out_rimask_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_102 = out_roready_102 & out_romask_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          COMMANDRdEn = out_f_roready_102;	// src/main/scala/devices/debug/Debug.scala:1276:32, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_102 = out_wivalid_102 & out_wimask_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_102 = out_woready_102 & out_womask_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign COMMANDWrEnMaybe = out_f_woready_102;	// src/main/scala/devices/debug/Debug.scala:1274:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign COMMANDWrDataVal = out_f_woready_102 ? out_front_bits_data : 32'h0;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1272:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_103 = |(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_103 = &(out_frontMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_103 = |(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_103 = &(out_backMask[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_103 = out_rivalid_103 & out_rimask_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_103 = out_roready_103 & out_romask_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_16 = out_f_roready_103;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_103 = out_wivalid_103 & out_wimask_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_103 = out_woready_103 & out_womask_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_16 = out_f_woready_103;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_16 =
    out_f_woready_103 ? out_front_bits_data[7:0] : programBufferMem_16;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_104 = |(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_104 = &(out_frontMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_104 = |(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_104 = &(out_backMask[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_104 = out_rivalid_104 & out_rimask_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_104 = out_roready_104 & out_romask_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_17 = out_f_roready_104;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_104 = out_wivalid_104 & out_wimask_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_104 = out_woready_104 & out_womask_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_17 = out_f_woready_104;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_17 =
    out_f_woready_104 ? out_front_bits_data[15:8] : programBufferMem_17;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   _GEN_8 = {programBufferMem_17, programBufferMem_16};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_80 = _GEN_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_prepend_104 = _GEN_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_105 = |(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_105 = &(out_frontMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_105 = |(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_105 = &(out_backMask[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_105 = out_rivalid_105 & out_rimask_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_105 = out_roready_105 & out_romask_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_18 = out_f_roready_105;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_105 = out_wivalid_105 & out_wimask_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_105 = out_woready_105 & out_womask_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_18 = out_f_woready_105;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_18 =
    out_f_woready_105 ? out_front_bits_data[23:16] : programBufferMem_18;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_81 = {programBufferMem_18, out_prepend_80};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_106 = |(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_106 = &(out_frontMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_106 = |(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_106 = &(out_backMask[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_106 = out_rivalid_106 & out_rimask_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_roready_106 = out_roready_106 & out_romask_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferRdEn_19 = out_f_roready_106;	// src/main/scala/devices/debug/Debug.scala:880:40, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_106 = out_wivalid_106 & out_wimask_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_106 = out_woready_106 & out_womask_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign dmiProgramBufferWrEnMaybe_19 = out_f_woready_106;	// src/main/scala/devices/debug/Debug.scala:882:45, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    programBufferNxt_19 =
    out_f_woready_106 ? out_front_bits_data[31:24] : programBufferMem_19;	// src/main/scala/devices/debug/Debug.scala:292:{24,30}, :1299:34, :1300:39, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_82 = {programBufferMem_19, out_prepend_81};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_107 = |out_frontMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_107 = &out_frontMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_107 = |out_backMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_107 = &out_backMask;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_107 = out_rivalid_107 & out_rimask_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_107 = out_roready_107 & out_romask_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_107 = out_wivalid_107 & out_wimask_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_107 = out_woready_107 & out_womask_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]    out_iindex_lo_hi = out_front_bits_index[2:1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]    out_oindex_lo_hi = out_front_bits_index[2:1];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]    out_iindex_lo = {out_iindex_lo_hi, out_front_bits_index[0]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]    out_iindex_hi_hi = out_front_bits_index[5:4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]    out_oindex_hi_hi = out_front_bits_index[5:4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]    out_iindex_hi = {out_iindex_hi_hi, out_front_bits_index[3]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [5:0]    out_iindex = {out_iindex_hi, out_iindex_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]    out_oindex_lo = {out_oindex_lo_hi, out_front_bits_index[0]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [2:0]    out_oindex_hi = {out_oindex_hi_hi, out_front_bits_index[3]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [5:0]    out_oindex = {out_oindex_hi, out_oindex_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_0 = out_iindex == 6'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_1 = out_iindex == 6'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_2 = out_iindex == 6'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_3 = out_iindex == 6'h3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_4 = out_iindex == 6'h4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_5 = out_iindex == 6'h5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_6 = out_iindex == 6'h6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_7 = out_iindex == 6'h7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_8 = out_iindex == 6'h8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_9 = out_iindex == 6'h9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_10 = out_iindex == 6'hA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_11 = out_iindex == 6'hB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_12 = out_iindex == 6'hC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_13 = out_iindex == 6'hD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_14 = out_iindex == 6'hE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_15 = out_iindex == 6'hF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_16 = out_iindex == 6'h10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_17 = out_iindex == 6'h11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_18 = out_iindex == 6'h12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_19 = out_iindex == 6'h13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_20 = out_iindex == 6'h14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_21 = out_iindex == 6'h15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_22 = out_iindex == 6'h16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_23 = out_iindex == 6'h17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_24 = out_iindex == 6'h18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_25 = out_iindex == 6'h19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_26 = out_iindex == 6'h1A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_27 = out_iindex == 6'h1B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_28 = out_iindex == 6'h1C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_29 = out_iindex == 6'h1D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_30 = out_iindex == 6'h1E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_31 = out_iindex == 6'h1F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_32 = out_iindex == 6'h20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_33 = out_iindex == 6'h21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_34 = out_iindex == 6'h22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_35 = out_iindex == 6'h23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_36 = out_iindex == 6'h24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_37 = out_iindex == 6'h25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_38 = out_iindex == 6'h26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_39 = out_iindex == 6'h27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_40 = out_iindex == 6'h28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_41 = out_iindex == 6'h29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_42 = out_iindex == 6'h2A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_43 = out_iindex == 6'h2B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_44 = out_iindex == 6'h2C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_45 = out_iindex == 6'h2D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_46 = out_iindex == 6'h2E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_47 = out_iindex == 6'h2F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_48 = out_iindex == 6'h30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_49 = out_iindex == 6'h31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_50 = out_iindex == 6'h32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_51 = out_iindex == 6'h33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_52 = out_iindex == 6'h34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_53 = out_iindex == 6'h35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_54 = out_iindex == 6'h36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_55 = out_iindex == 6'h37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_56 = out_iindex == 6'h38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_57 = out_iindex == 6'h39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_58 = out_iindex == 6'h3A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_59 = out_iindex == 6'h3B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_60 = out_iindex == 6'h3C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_61 = out_iindex == 6'h3D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_62 = out_iindex == 6'h3E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_63 = &out_iindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_0 = out_oindex == 6'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_1 = out_oindex == 6'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_2 = out_oindex == 6'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_3 = out_oindex == 6'h3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_4 = out_oindex == 6'h4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_5 = out_oindex == 6'h5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_6 = out_oindex == 6'h6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_7 = out_oindex == 6'h7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_8 = out_oindex == 6'h8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_9 = out_oindex == 6'h9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_10 = out_oindex == 6'hA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_11 = out_oindex == 6'hB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_12 = out_oindex == 6'hC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_13 = out_oindex == 6'hD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_14 = out_oindex == 6'hE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_15 = out_oindex == 6'hF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_16 = out_oindex == 6'h10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_17 = out_oindex == 6'h11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_18 = out_oindex == 6'h12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_19 = out_oindex == 6'h13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_20 = out_oindex == 6'h14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_21 = out_oindex == 6'h15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_22 = out_oindex == 6'h16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_23 = out_oindex == 6'h17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_24 = out_oindex == 6'h18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_25 = out_oindex == 6'h19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_26 = out_oindex == 6'h1A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_27 = out_oindex == 6'h1B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_28 = out_oindex == 6'h1C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_29 = out_oindex == 6'h1D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_30 = out_oindex == 6'h1E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_31 = out_oindex == 6'h1F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_32 = out_oindex == 6'h20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_33 = out_oindex == 6'h21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_34 = out_oindex == 6'h22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_35 = out_oindex == 6'h23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_36 = out_oindex == 6'h24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_37 = out_oindex == 6'h25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_38 = out_oindex == 6'h26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_39 = out_oindex == 6'h27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_40 = out_oindex == 6'h28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_41 = out_oindex == 6'h29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_42 = out_oindex == 6'h2A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_43 = out_oindex == 6'h2B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_44 = out_oindex == 6'h2C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_45 = out_oindex == 6'h2D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_46 = out_oindex == 6'h2E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_47 = out_oindex == 6'h2F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_48 = out_oindex == 6'h30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_49 = out_oindex == 6'h31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_50 = out_oindex == 6'h32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_51 = out_oindex == 6'h33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_52 = out_oindex == 6'h34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_53 = out_oindex == 6'h35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_54 = out_oindex == 6'h36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_55 = out_oindex == 6'h37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_56 = out_oindex == 6'h38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_57 = out_oindex == 6'h39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_58 = out_oindex == 6'h3A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_59 = out_oindex == 6'h3B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_60 = out_oindex == 6'h3C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_61 = out_oindex == 6'h3D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_62 = out_oindex == 6'h3E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_63 = &out_oindex;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T = in_valid & out_front_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire          _out_rifireMux_T_1 = _out_wifireMux_T & out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_59 = _out_rifireMux_T_1 & out_frontSel_0 & _out_T_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_19 = _out_rifireMux_T_1 & out_frontSel_4 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_28 = _out_rifireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_29 = _out_rifireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_30 = _out_rifireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_31 = _out_rifireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_23 = _out_rifireMux_T_1 & out_frontSel_5 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_0 = _out_rifireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1 = _out_rifireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_2 = _out_rifireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_3 = _out_rifireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_71 = _out_rifireMux_T_1 & out_frontSel_17 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_60 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_61 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_62 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_63 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_64 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_65 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_66 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_67 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_68 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_69 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_70 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_71 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_72 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_73 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_74 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_75 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_76 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_77 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_78 = _out_rifireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_107 = _out_rifireMux_T_1 & out_frontSel_19 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_91 = _out_rifireMux_T_1 & out_frontSel_22 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_87 = _out_rifireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_88 = _out_rifireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_89 = _out_rifireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_90 = _out_rifireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_91 = _out_rifireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_92 = _out_rifireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_93 = _out_rifireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_102 = _out_rifireMux_T_1 & out_frontSel_23 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_99 = _out_rifireMux_T_1 & out_frontSel_24 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_40 = _out_rifireMux_T_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_41 = _out_rifireMux_T_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_42 = _out_rifireMux_T_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_131 = _out_rifireMux_T_1 & out_frontSel_32 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_79 = _out_rifireMux_T_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_80 = _out_rifireMux_T_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_81 = _out_rifireMux_T_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_82 = _out_rifireMux_T_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_135 = _out_rifireMux_T_1 & out_frontSel_33 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_51 = _out_rifireMux_T_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_52 = _out_rifireMux_T_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_53 = _out_rifireMux_T_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_54 = _out_rifireMux_T_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_139 = _out_rifireMux_T_1 & out_frontSel_34 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_83 = _out_rifireMux_T_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_84 = _out_rifireMux_T_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_85 = _out_rifireMux_T_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_86 = _out_rifireMux_T_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_143 = _out_rifireMux_T_1 & out_frontSel_35 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_16 = _out_rifireMux_T_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_17 = _out_rifireMux_T_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_18 = _out_rifireMux_T_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_19 = _out_rifireMux_T_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_147 = _out_rifireMux_T_1 & out_frontSel_36 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_103 = _out_rifireMux_T_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_104 = _out_rifireMux_T_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_105 = _out_rifireMux_T_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_106 = _out_rifireMux_T_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_151 = _out_rifireMux_T_1 & out_frontSel_37 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_43 = _out_rifireMux_T_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_44 = _out_rifireMux_T_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_45 = _out_rifireMux_T_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_46 = _out_rifireMux_T_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_155 = _out_rifireMux_T_1 & out_frontSel_38 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_47 = _out_rifireMux_T_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_48 = _out_rifireMux_T_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_49 = _out_rifireMux_T_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_50 = _out_rifireMux_T_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_159 = _out_rifireMux_T_1 & out_frontSel_39 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_12 = _out_rifireMux_T_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_13 = _out_rifireMux_T_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_14 = _out_rifireMux_T_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_15 = _out_rifireMux_T_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_163 = _out_rifireMux_T_1 & out_frontSel_40 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_98 = _out_rifireMux_T_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_99 = _out_rifireMux_T_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_100 = _out_rifireMux_T_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_101 = _out_rifireMux_T_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_167 = _out_rifireMux_T_1 & out_frontSel_41 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_8 = _out_rifireMux_T_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_9 = _out_rifireMux_T_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_10 = _out_rifireMux_T_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_11 = _out_rifireMux_T_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_171 = _out_rifireMux_T_1 & out_frontSel_42 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_36 = _out_rifireMux_T_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_37 = _out_rifireMux_T_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_38 = _out_rifireMux_T_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_39 = _out_rifireMux_T_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_175 = _out_rifireMux_T_1 & out_frontSel_43 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_24 = _out_rifireMux_T_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_25 = _out_rifireMux_T_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_26 = _out_rifireMux_T_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_27 = _out_rifireMux_T_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_179 = _out_rifireMux_T_1 & out_frontSel_44 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_94 = _out_rifireMux_T_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_95 = _out_rifireMux_T_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_96 = _out_rifireMux_T_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_97 = _out_rifireMux_T_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_183 = _out_rifireMux_T_1 & out_frontSel_45 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_55 = _out_rifireMux_T_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_56 = _out_rifireMux_T_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_57 = _out_rifireMux_T_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_58 = _out_rifireMux_T_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_187 = _out_rifireMux_T_1 & out_frontSel_46 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_4 = _out_rifireMux_T_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_5 = _out_rifireMux_T_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_6 = _out_rifireMux_T_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_7 = _out_rifireMux_T_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_191 = _out_rifireMux_T_1 & out_frontSel_47 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_32 = _out_rifireMux_T_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_33 = _out_rifireMux_T_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_34 = _out_rifireMux_T_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_35 = _out_rifireMux_T_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_203 = _out_rifireMux_T_1 & out_frontSel_50 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_20 = _out_rifireMux_T_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_21 = _out_rifireMux_T_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_22 = _out_rifireMux_T_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_23 = _out_rifireMux_T_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_2 = _out_wifireMux_T & ~out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_59 = _out_wifireMux_T_2 & out_frontSel_0 & _out_T_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_20 = _out_wifireMux_T_2 & out_frontSel_4 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_28 = _out_wifireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_29 = _out_wifireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_30 = _out_wifireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_31 = _out_wifireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_24 = _out_wifireMux_T_2 & out_frontSel_5 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_0 = _out_wifireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1 = _out_wifireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_2 = _out_wifireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_3 = _out_wifireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_72 = _out_wifireMux_T_2 & out_frontSel_17 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_60 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_61 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_62 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_63 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_64 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_65 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_66 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_67 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_68 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_69 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_70 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_71 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_72 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_73 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_74 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_75 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_76 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_77 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_78 = _out_wifireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_107 = _out_wifireMux_T_2 & out_frontSel_19 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_92 = _out_wifireMux_T_2 & out_frontSel_22 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_87 = _out_wifireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_88 = _out_wifireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_89 = _out_wifireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_90 = _out_wifireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_91 = _out_wifireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_92 = _out_wifireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_93 = _out_wifireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_102 = _out_wifireMux_T_2 & out_frontSel_23 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_100 = _out_wifireMux_T_2 & out_frontSel_24 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_40 = _out_wifireMux_T_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_41 = _out_wifireMux_T_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_42 = _out_wifireMux_T_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_132 = _out_wifireMux_T_2 & out_frontSel_32 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_79 = _out_wifireMux_T_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_80 = _out_wifireMux_T_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_81 = _out_wifireMux_T_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_82 = _out_wifireMux_T_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_136 = _out_wifireMux_T_2 & out_frontSel_33 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_51 = _out_wifireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_52 = _out_wifireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_53 = _out_wifireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_54 = _out_wifireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_140 = _out_wifireMux_T_2 & out_frontSel_34 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_83 = _out_wifireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_84 = _out_wifireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_85 = _out_wifireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_86 = _out_wifireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_144 = _out_wifireMux_T_2 & out_frontSel_35 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_16 = _out_wifireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_17 = _out_wifireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_18 = _out_wifireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_19 = _out_wifireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_148 = _out_wifireMux_T_2 & out_frontSel_36 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_103 = _out_wifireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_104 = _out_wifireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_105 = _out_wifireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_106 = _out_wifireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_152 = _out_wifireMux_T_2 & out_frontSel_37 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_43 = _out_wifireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_44 = _out_wifireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_45 = _out_wifireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_46 = _out_wifireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_156 = _out_wifireMux_T_2 & out_frontSel_38 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_47 = _out_wifireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_48 = _out_wifireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_49 = _out_wifireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_50 = _out_wifireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_160 = _out_wifireMux_T_2 & out_frontSel_39 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_12 = _out_wifireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_13 = _out_wifireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_14 = _out_wifireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_15 = _out_wifireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_164 = _out_wifireMux_T_2 & out_frontSel_40 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_98 = _out_wifireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_99 = _out_wifireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_100 = _out_wifireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_101 = _out_wifireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_168 = _out_wifireMux_T_2 & out_frontSel_41 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_8 = _out_wifireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_9 = _out_wifireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_10 = _out_wifireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_11 = _out_wifireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_172 = _out_wifireMux_T_2 & out_frontSel_42 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_36 = _out_wifireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_37 = _out_wifireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_38 = _out_wifireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_39 = _out_wifireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_176 = _out_wifireMux_T_2 & out_frontSel_43 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_24 = _out_wifireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_25 = _out_wifireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_26 = _out_wifireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_27 = _out_wifireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_180 = _out_wifireMux_T_2 & out_frontSel_44 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_94 = _out_wifireMux_T_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_95 = _out_wifireMux_T_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_96 = _out_wifireMux_T_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_97 = _out_wifireMux_T_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_184 = _out_wifireMux_T_2 & out_frontSel_45 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_55 = _out_wifireMux_T_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_56 = _out_wifireMux_T_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_57 = _out_wifireMux_T_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_58 = _out_wifireMux_T_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_188 = _out_wifireMux_T_2 & out_frontSel_46 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_4 = _out_wifireMux_T_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_5 = _out_wifireMux_T_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_6 = _out_wifireMux_T_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_7 = _out_wifireMux_T_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_192 = _out_wifireMux_T_2 & out_frontSel_47 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_32 = _out_wifireMux_T_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_33 = _out_wifireMux_T_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_34 = _out_wifireMux_T_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_35 = _out_wifireMux_T_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_204 = _out_wifireMux_T_2 & out_frontSel_50 & _out_T_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_20 = _out_wifireMux_T_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_21 = _out_wifireMux_T_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_22 = _out_wifireMux_T_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_23 = _out_wifireMux_T_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T = out_front_valid & out_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_1 = _out_wofireMux_T & out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_59 = _out_rofireMux_T_1 & out_backSel_0 & _out_T_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_19 = _out_rofireMux_T_1 & out_backSel_4 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_28 = _out_rofireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_29 = _out_rofireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_30 = _out_rofireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_31 = _out_rofireMux_T_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_23 = _out_rofireMux_T_1 & out_backSel_5 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_0 = _out_rofireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1 = _out_rofireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_2 = _out_rofireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_3 = _out_rofireMux_T_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_71 = _out_rofireMux_T_1 & out_backSel_17 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_60 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_61 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_62 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_63 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_64 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_65 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_66 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_67 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_68 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_69 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_70 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_71 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_72 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_73 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_74 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_75 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_76 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_77 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_78 = _out_rofireMux_T_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_107 = _out_rofireMux_T_1 & out_backSel_19 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_91 = _out_rofireMux_T_1 & out_backSel_22 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_87 = _out_rofireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_88 = _out_rofireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_89 = _out_rofireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_90 = _out_rofireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_91 = _out_rofireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_92 = _out_rofireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_93 = _out_rofireMux_T_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_102 = _out_rofireMux_T_1 & out_backSel_23 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_99 = _out_rofireMux_T_1 & out_backSel_24 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_40 = _out_rofireMux_T_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_41 = _out_rofireMux_T_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_42 = _out_rofireMux_T_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_131 = _out_rofireMux_T_1 & out_backSel_32 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_79 = _out_rofireMux_T_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_80 = _out_rofireMux_T_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_81 = _out_rofireMux_T_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_82 = _out_rofireMux_T_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_135 = _out_rofireMux_T_1 & out_backSel_33 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_51 = _out_rofireMux_T_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_52 = _out_rofireMux_T_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_53 = _out_rofireMux_T_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_54 = _out_rofireMux_T_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_139 = _out_rofireMux_T_1 & out_backSel_34 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_83 = _out_rofireMux_T_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_84 = _out_rofireMux_T_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_85 = _out_rofireMux_T_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_86 = _out_rofireMux_T_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_143 = _out_rofireMux_T_1 & out_backSel_35 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_16 = _out_rofireMux_T_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_17 = _out_rofireMux_T_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_18 = _out_rofireMux_T_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_19 = _out_rofireMux_T_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_147 = _out_rofireMux_T_1 & out_backSel_36 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_103 = _out_rofireMux_T_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_104 = _out_rofireMux_T_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_105 = _out_rofireMux_T_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_106 = _out_rofireMux_T_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_151 = _out_rofireMux_T_1 & out_backSel_37 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_43 = _out_rofireMux_T_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_44 = _out_rofireMux_T_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_45 = _out_rofireMux_T_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_46 = _out_rofireMux_T_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_155 = _out_rofireMux_T_1 & out_backSel_38 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_47 = _out_rofireMux_T_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_48 = _out_rofireMux_T_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_49 = _out_rofireMux_T_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_50 = _out_rofireMux_T_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_159 = _out_rofireMux_T_1 & out_backSel_39 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_12 = _out_rofireMux_T_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_13 = _out_rofireMux_T_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_14 = _out_rofireMux_T_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_15 = _out_rofireMux_T_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_163 = _out_rofireMux_T_1 & out_backSel_40 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_98 = _out_rofireMux_T_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_99 = _out_rofireMux_T_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_100 = _out_rofireMux_T_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_101 = _out_rofireMux_T_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_167 = _out_rofireMux_T_1 & out_backSel_41 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_8 = _out_rofireMux_T_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_9 = _out_rofireMux_T_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_10 = _out_rofireMux_T_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_11 = _out_rofireMux_T_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_171 = _out_rofireMux_T_1 & out_backSel_42 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_36 = _out_rofireMux_T_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_37 = _out_rofireMux_T_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_38 = _out_rofireMux_T_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_39 = _out_rofireMux_T_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_175 = _out_rofireMux_T_1 & out_backSel_43 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_24 = _out_rofireMux_T_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_25 = _out_rofireMux_T_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_26 = _out_rofireMux_T_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_27 = _out_rofireMux_T_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_179 = _out_rofireMux_T_1 & out_backSel_44 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_94 = _out_rofireMux_T_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_95 = _out_rofireMux_T_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_96 = _out_rofireMux_T_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_97 = _out_rofireMux_T_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_183 = _out_rofireMux_T_1 & out_backSel_45 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_55 = _out_rofireMux_T_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_56 = _out_rofireMux_T_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_57 = _out_rofireMux_T_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_58 = _out_rofireMux_T_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_187 = _out_rofireMux_T_1 & out_backSel_46 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_4 = _out_rofireMux_T_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_5 = _out_rofireMux_T_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_6 = _out_rofireMux_T_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_7 = _out_rofireMux_T_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_191 = _out_rofireMux_T_1 & out_backSel_47 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_32 = _out_rofireMux_T_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_33 = _out_rofireMux_T_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_34 = _out_rofireMux_T_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_35 = _out_rofireMux_T_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_203 = _out_rofireMux_T_1 & out_backSel_50 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_20 = _out_rofireMux_T_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_21 = _out_rofireMux_T_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_22 = _out_rofireMux_T_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_23 = _out_rofireMux_T_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_2 = _out_wofireMux_T & ~out_front_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_59 = _out_wofireMux_T_2 & out_backSel_0 & _out_T_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_20 = _out_wofireMux_T_2 & out_backSel_4 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_28 = _out_wofireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_29 = _out_wofireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_30 = _out_wofireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_31 = _out_wofireMux_T_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_24 = _out_wofireMux_T_2 & out_backSel_5 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_0 = _out_wofireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1 = _out_wofireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_2 = _out_wofireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_3 = _out_wofireMux_T_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_72 = _out_wofireMux_T_2 & out_backSel_17 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_60 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_61 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_62 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_63 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_64 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_65 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_66 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_67 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_68 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_69 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_70 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_71 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_72 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_73 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_74 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_75 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_76 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_77 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_78 = _out_wofireMux_T_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_107 = _out_wofireMux_T_2 & out_backSel_19 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_92 = _out_wofireMux_T_2 & out_backSel_22 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_87 = _out_wofireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_88 = _out_wofireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_89 = _out_wofireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_90 = _out_wofireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_91 = _out_wofireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_92 = _out_wofireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_93 = _out_wofireMux_T_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_102 = _out_wofireMux_T_2 & out_backSel_23 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_100 = _out_wofireMux_T_2 & out_backSel_24 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_40 = _out_wofireMux_T_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_41 = _out_wofireMux_T_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_42 = _out_wofireMux_T_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_132 = _out_wofireMux_T_2 & out_backSel_32 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_79 = _out_wofireMux_T_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_80 = _out_wofireMux_T_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_81 = _out_wofireMux_T_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_82 = _out_wofireMux_T_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_136 = _out_wofireMux_T_2 & out_backSel_33 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_51 = _out_wofireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_52 = _out_wofireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_53 = _out_wofireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_54 = _out_wofireMux_T_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_140 = _out_wofireMux_T_2 & out_backSel_34 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_83 = _out_wofireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_84 = _out_wofireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_85 = _out_wofireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_86 = _out_wofireMux_T_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_144 = _out_wofireMux_T_2 & out_backSel_35 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_16 = _out_wofireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_17 = _out_wofireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_18 = _out_wofireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_19 = _out_wofireMux_T_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_148 = _out_wofireMux_T_2 & out_backSel_36 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_103 = _out_wofireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_104 = _out_wofireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_105 = _out_wofireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_106 = _out_wofireMux_T_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_152 = _out_wofireMux_T_2 & out_backSel_37 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_43 = _out_wofireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_44 = _out_wofireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_45 = _out_wofireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_46 = _out_wofireMux_T_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_156 = _out_wofireMux_T_2 & out_backSel_38 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_47 = _out_wofireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_48 = _out_wofireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_49 = _out_wofireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_50 = _out_wofireMux_T_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_160 = _out_wofireMux_T_2 & out_backSel_39 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_12 = _out_wofireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_13 = _out_wofireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_14 = _out_wofireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_15 = _out_wofireMux_T_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_164 = _out_wofireMux_T_2 & out_backSel_40 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_98 = _out_wofireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_99 = _out_wofireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_100 = _out_wofireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_101 = _out_wofireMux_T_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_168 = _out_wofireMux_T_2 & out_backSel_41 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_8 = _out_wofireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_9 = _out_wofireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_10 = _out_wofireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_11 = _out_wofireMux_T_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_172 = _out_wofireMux_T_2 & out_backSel_42 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_36 = _out_wofireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_37 = _out_wofireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_38 = _out_wofireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_39 = _out_wofireMux_T_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_176 = _out_wofireMux_T_2 & out_backSel_43 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_24 = _out_wofireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_25 = _out_wofireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_26 = _out_wofireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_27 = _out_wofireMux_T_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_180 = _out_wofireMux_T_2 & out_backSel_44 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_94 = _out_wofireMux_T_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_95 = _out_wofireMux_T_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_96 = _out_wofireMux_T_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_97 = _out_wofireMux_T_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_184 = _out_wofireMux_T_2 & out_backSel_45 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_55 = _out_wofireMux_T_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_56 = _out_wofireMux_T_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_57 = _out_wofireMux_T_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_58 = _out_wofireMux_T_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_188 = _out_wofireMux_T_2 & out_backSel_46 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_4 = _out_wofireMux_T_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_5 = _out_wofireMux_T_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_6 = _out_wofireMux_T_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_7 = _out_wofireMux_T_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_192 = _out_wofireMux_T_2 & out_backSel_47 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_32 = _out_wofireMux_T_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_33 = _out_wofireMux_T_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_34 = _out_wofireMux_T_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_35 = _out_wofireMux_T_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_204 = _out_wofireMux_T_2 & out_backSel_50 & _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_20 = _out_wofireMux_T_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_21 = _out_wofireMux_T_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_22 = _out_wofireMux_T_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_23 = _out_wofireMux_T_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_out_bits_data_T_25 = out_oindex == 6'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:54:22
  wire          out_out_bits_data_out =
    _out_out_bits_data_T_25
      ? _out_T_31
      : ~(out_oindex == 6'h4 | out_oindex == 6'h5 | out_oindex == 6'h11
          | out_oindex == 6'h13 | out_oindex == 6'h16 | out_oindex == 6'h17
          | out_oindex == 6'h18 | out_oindex == 6'h20 | out_oindex == 6'h21
          | out_oindex == 6'h22 | out_oindex == 6'h23 | out_oindex == 6'h24
          | out_oindex == 6'h25 | out_oindex == 6'h26 | out_oindex == 6'h27
          | out_oindex == 6'h28 | out_oindex == 6'h29 | out_oindex == 6'h2A
          | out_oindex == 6'h2B | out_oindex == 6'h2C | out_oindex == 6'h2D
          | out_oindex == 6'h2E | out_oindex == 6'h2F | out_oindex == 6'h32) | _out_T_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:52:28, :54:{22,28}
  wire [31:0]   out_out_bits_data_out_1 =
    _out_out_bits_data_T_25
      ? HALTSUM0RdData_haltsum0
      : out_oindex == 6'h4
          ? out_prepend_23
          : out_oindex == 6'h5
              ? out_prepend_2
              : out_oindex == 6'h11
                  ? {9'h0, out_prepend_61}
                  : out_oindex == 6'h13
                      ? HALTSUM1RdData_haltsum1
                      : out_oindex == 6'h16
                          ? {3'h0, out_prepend_73}
                          : out_oindex == 6'h17
                              ? {COMMANDReg_cmdtype, COMMANDReg_control}
                              : out_oindex == 6'h18
                                  ? out_prepend_31
                                  : out_oindex == 6'h20
                                      ? out_prepend_64
                                      : out_oindex == 6'h21
                                          ? out_prepend_40
                                          : out_oindex == 6'h22
                                              ? out_prepend_67
                                              : out_oindex == 6'h23
                                                  ? out_prepend_14
                                                  : out_oindex == 6'h24
                                                      ? out_prepend_82
                                                      : out_oindex == 6'h25
                                                          ? out_prepend_34
                                                          : out_oindex == 6'h26
                                                              ? out_prepend_37
                                                              : out_oindex == 6'h27
                                                                  ? out_prepend_11
                                                                  : out_oindex == 6'h28
                                                                      ? out_prepend_79
                                                                      : out_oindex == 6'h29
                                                                          ? out_prepend_8
                                                                          : out_oindex == 6'h2A
                                                                              ? out_prepend_29
                                                                              : out_oindex == 6'h2B
                                                                                  ? out_prepend_20
                                                                                  : out_oindex == 6'h2C
                                                                                      ? out_prepend_76
                                                                                      : out_oindex == 6'h2D
                                                                                          ? out_prepend_43
                                                                                          : out_oindex == 6'h2E
                                                                                              ? out_prepend_5
                                                                                              : out_oindex == 6'h2F
                                                                                                  ? out_prepend_26
                                                                                                  : {21'h0,
                                                                                                     out_oindex == 6'h32
                                                                                                       ? {3'h0,
                                                                                                          out_prepend_17}
                                                                                                       : 11'h0};	// src/main/scala/devices/debug/Debug.scala:1163:48, :1166:55, :1270:25, :1428:40, src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:52:28, :54:{22,28}
  assign out_bits_data = out_out_bits_data_out ? out_out_bits_data_out_1 : 32'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:52:28
  assign dmiNodeIn_d_bits_size = dmiNodeIn_d_bits_d_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17
  assign dmiNodeIn_d_bits_source = dmiNodeIn_d_bits_d_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17
  assign dmiNodeIn_d_bits_opcode = {2'h0, out_bits_read};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24, :100:19
  reg           goReg;	// src/main/scala/devices/debug/Debug.scala:1487:27
  wire          flags_0_go = ~selectedHartReg & goReg;	// src/main/scala/devices/debug/Debug.scala:894:30, :919:35, :1487:27, :1510:25, :1513:61
  wire          flags_1_go = selectedHartReg & goReg;	// src/main/scala/devices/debug/Debug.scala:894:30, :1487:27, :1510:25, :1513:61
  wire          flags_0_resume = resumeReqRegs[0];	// src/main/scala/devices/debug/Debug.scala:856:31, :1510:25, :1517:80
  wire          flags_1_resume = resumeReqRegs[1];	// src/main/scala/devices/debug/Debug.scala:856:31, :1510:25, :1517:80
  wire [15:0]   accessRegisterCommandWr_regno = COMMANDWrData_control[15:0];	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:{44,74}
  wire          accessRegisterCommandWr_write = COMMANDWrData_control[16];	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:{44,74}
  wire          accessRegisterCommandWr_transfer = COMMANDWrData_control[17];	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:{44,74}
  wire          accessRegisterCommandWr_postexec = COMMANDWrData_control[18];	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:{44,74}
  wire          accessRegisterCommandWr_reserved1 = COMMANDWrData_control[19];	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:{44,74}
  wire [2:0]    accessRegisterCommandWr_size = COMMANDWrData_control[22:20];	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:{44,74}
  wire          accessRegisterCommandWr_reserved0 = COMMANDWrData_control[23];	// src/main/scala/devices/debug/Debug.scala:1273:39, :1524:{44,74}
  wire [15:0]   accessRegisterCommandReg_regno = COMMANDReg_control[15:0];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:{44,71}
  wire          accessRegisterCommandReg_write = COMMANDReg_control[16];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:{44,71}
  wire          accessRegisterCommandReg_transfer = COMMANDReg_control[17];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:{44,71}
  wire          accessRegisterCommandReg_postexec = COMMANDReg_control[18];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:{44,71}
  wire          accessRegisterCommandReg_reserved1 = COMMANDReg_control[19];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:{44,71}
  wire [2:0]    accessRegisterCommandReg_size = COMMANDReg_control[22:20];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:{44,71}
  wire          accessRegisterCommandReg_reserved0 = COMMANDReg_control[23];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1526:{44,71}
  wire [2:0]    abstractGeneratedMem_0_inst_funct3 = accessRegisterCommandReg_size;	// src/main/scala/devices/debug/Debug.scala:1526:44, :1582:22
  wire [2:0]    abstractGeneratedMem_0_inst_1_funct3 = accessRegisterCommandReg_size;	// src/main/scala/devices/debug/Debug.scala:1526:44, :1594:22
  reg  [31:0]   abstractGeneratedMem_0;	// src/main/scala/devices/debug/Debug.scala:1579:35
  reg  [31:0]   abstractGeneratedMem_1;	// src/main/scala/devices/debug/Debug.scala:1579:35
  wire [4:0]    abstractGeneratedMem_0_inst_rd = accessRegisterCommandReg_regno[4:0];	// src/main/scala/devices/debug/Debug.scala:1526:44, :1582:22, :1586:54
  wire [4:0]    abstractGeneratedMem_0_inst_1_rs2 = accessRegisterCommandReg_regno[4:0];	// src/main/scala/devices/debug/Debug.scala:1526:44, :1586:54, :1594:22
  wire [11:0]   abstractGeneratedMem_0_lo = {abstractGeneratedMem_0_inst_rd, 7'h3};	// src/main/scala/devices/debug/Debug.scala:1582:22, :1590:12
  wire [19:0]   abstractGeneratedMem_0_hi =
    {17'h7000, abstractGeneratedMem_0_inst_funct3};	// src/main/scala/devices/debug/Debug.scala:1582:22, :1590:12
  wire [7:0]    abstractGeneratedMem_0_lo_hi =
    {abstractGeneratedMem_0_inst_1_funct3, 5'h0};	// src/main/scala/devices/debug/Debug.scala:1594:22, :1603:12
  wire [14:0]   abstractGeneratedMem_0_lo_1 = {abstractGeneratedMem_0_lo_hi, 7'h23};	// src/main/scala/devices/debug/Debug.scala:1603:12
  wire [11:0]   abstractGeneratedMem_0_hi_hi_1 =
    {7'h1C, abstractGeneratedMem_0_inst_1_rs2};	// src/main/scala/devices/debug/Debug.scala:1594:22, :1603:12
  wire [16:0]   abstractGeneratedMem_0_hi_1 = {abstractGeneratedMem_0_hi_hi_1, 5'h0};	// src/main/scala/devices/debug/Debug.scala:1603:12
  wire [6:0]    hi_1 = {6'h0, flags_0_resume};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1697:64
  wire [6:0]    hi_2 = {6'h0, flags_1_resume};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1697:64
  wire          out_front_1_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign tlNodeIn_a_ready = in_1_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18
  wire          out_front_1_valid = in_1_valid;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire          out_front_1_bits_read = in_1_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [8:0]    out_front_1_bits_index = in_1_bits_index;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [63:0]   out_front_1_bits_data = in_1_bits_data;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [7:0]    out_front_1_bits_mask = in_1_bits_mask;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [8:0]    out_front_1_bits_extra_tlrr_extra_source =
    in_1_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire [1:0]    out_front_1_bits_extra_tlrr_extra_size = in_1_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  assign in_1_bits_read = tlNodeIn_a_bits_opcode == 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:68:18, :69:36
  assign in_1_bits_index = tlNodeIn_a_bits_address[11:3];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:193:34, src/main/scala/tilelink/RegisterRouter.scala:68:18
  assign out_front_1_ready = out_1_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign tlNodeIn_d_valid = out_1_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign tlNodeIn_d_bits_data = out_1_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign tlNodeIn_d_bits_d_source = out_1_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/Edges.scala:771:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign tlNodeIn_d_bits_d_size = out_1_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/Edges.scala:771:17, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign in_1_ready = out_front_1_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  assign out_1_valid = out_front_1_valid;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_1_bits_read = out_front_1_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_1_bits_extra_tlrr_extra_source = out_front_1_bits_extra_tlrr_extra_source;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_1_bits_extra_tlrr_extra_size = out_front_1_bits_extra_tlrr_extra_size;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]    _GEN_9 = out_front_1_bits_index & 9'h80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]    out_findex_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_findex_1 = _GEN_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [8:0]    out_bindex_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_bindex_1 = _GEN_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_T_1226 = out_findex_1 == 9'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_T_1227 = out_bindex_1 == 9'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_T_1214 = out_findex_1 == 9'h80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_T_1215 = out_bindex_1 == 9'h80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_frontMask_lo_lo =
    {{8{out_front_1_bits_mask[1]}}, {8{out_front_1_bits_mask[0]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_frontMask_lo_hi =
    {{8{out_front_1_bits_mask[3]}}, {8{out_front_1_bits_mask[2]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_frontMask_lo_1 = {out_frontMask_lo_hi, out_frontMask_lo_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_frontMask_hi_lo =
    {{8{out_front_1_bits_mask[5]}}, {8{out_front_1_bits_mask[4]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_frontMask_hi_hi =
    {{8{out_front_1_bits_mask[7]}}, {8{out_front_1_bits_mask[6]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_frontMask_hi_1 = {out_frontMask_hi_hi, out_frontMask_hi_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_frontMask_1 = {out_frontMask_hi_1, out_frontMask_lo_1};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_backMask_lo_lo =
    {{8{out_front_1_bits_mask[1]}}, {8{out_front_1_bits_mask[0]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_backMask_lo_hi =
    {{8{out_front_1_bits_mask[3]}}, {8{out_front_1_bits_mask[2]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_backMask_lo_1 = {out_backMask_lo_hi, out_backMask_lo_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_backMask_hi_lo =
    {{8{out_front_1_bits_mask[5]}}, {8{out_front_1_bits_mask[4]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_backMask_hi_hi =
    {{8{out_front_1_bits_mask[7]}}, {8{out_front_1_bits_mask[6]}}};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_backMask_hi_1 = {out_backMask_hi_hi, out_backMask_hi_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_backMask_1 = {out_backMask_hi_1, out_backMask_lo_1};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_108 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_108 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_108 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_108 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_108 = out_rivalid_1_0 & out_rimask_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_108 = out_roready_1_0 & out_romask_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_108 = out_wivalid_1_0 & out_wimask_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_108 = out_woready_1_0 & out_womask_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_109 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_109 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_109 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_109 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_109 = out_rivalid_1_1 & out_rimask_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_109 = out_roready_1_1 & out_romask_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_109 = out_wivalid_1_1 & out_wimask_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_109 = out_woready_1_1 & out_womask_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_110 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_110 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_110 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_110 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_110 = out_rivalid_1_2 & out_rimask_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_110 = out_roready_1_2 & out_romask_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_110 = out_wivalid_1_2 & out_wimask_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_110 = out_woready_1_2 & out_womask_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_111 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_111 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_111 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_111 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_111 = out_rivalid_1_3 & out_rimask_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_111 = out_roready_1_3 & out_romask_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_111 = out_wivalid_1_3 & out_wimask_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_111 = out_woready_1_3 & out_womask_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_112 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_112 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_112 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_112 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_112 = out_rivalid_1_4 & out_rimask_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_112 = out_roready_1_4 & out_romask_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_112 = out_wivalid_1_4 & out_wimask_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_112 = out_woready_1_4 & out_womask_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_113 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_113 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_113 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_113 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_113 = out_rivalid_1_5 & out_rimask_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_113 = out_roready_1_5 & out_romask_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_113 = out_wivalid_1_5 & out_wimask_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_113 = out_woready_1_5 & out_womask_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_114 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_114 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_114 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_114 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_114 = out_rivalid_1_6 & out_rimask_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_114 = out_roready_1_6 & out_romask_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_114 = out_wivalid_1_6 & out_wimask_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_114 = out_woready_1_6 & out_womask_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_115 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_115 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_115 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_115 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_115 = out_rivalid_1_7 & out_rimask_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_115 = out_roready_1_7 & out_romask_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_115 = out_wivalid_1_7 & out_wimask_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_115 = out_woready_1_7 & out_womask_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_116 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_116 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_116 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_116 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_116 = out_rivalid_1_8 & out_rimask_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_116 = out_roready_1_8 & out_romask_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_116 = out_wivalid_1_8 & out_wimask_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_116 = out_woready_1_8 & out_womask_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_117 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_117 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_117 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_117 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_117 = out_rivalid_1_9 & out_rimask_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_117 = out_roready_1_9 & out_romask_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_117 = out_wivalid_1_9 & out_wimask_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_117 = out_woready_1_9 & out_womask_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_118 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_118 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_118 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_118 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_118 = out_rivalid_1_10 & out_rimask_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_118 = out_roready_1_10 & out_romask_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_118 = out_wivalid_1_10 & out_wimask_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_118 = out_woready_1_10 & out_womask_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_91 = {programBufferMem_50, out_prepend_90};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_119 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_119 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_119 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_119 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_119 = out_rivalid_1_11 & out_rimask_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_119 = out_roready_1_11 & out_romask_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_119 = out_wivalid_1_11 & out_wimask_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_119 = out_woready_1_11 & out_womask_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_92 = {programBufferMem_51, out_prepend_91};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_120 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_120 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_120 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_120 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_120 = out_rivalid_1_12 & out_rimask_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_120 = out_roready_1_12 & out_romask_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_120 = out_wivalid_1_12 & out_wimask_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_120 = out_woready_1_12 & out_womask_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_93 = {programBufferMem_52, out_prepend_92};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_121 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_121 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_121 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_121 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_121 = out_rivalid_1_13 & out_rimask_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_121 = out_roready_1_13 & out_romask_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_121 = out_wivalid_1_13 & out_wimask_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_121 = out_woready_1_13 & out_womask_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_94 = {programBufferMem_53, out_prepend_93};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_122 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_122 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_122 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_122 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_122 = out_rivalid_1_14 & out_rimask_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_122 = out_roready_1_14 & out_romask_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_122 = out_wivalid_1_14 & out_wimask_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_122 = out_woready_1_14 & out_womask_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_95 = {programBufferMem_54, out_prepend_94};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_123 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_123 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_123 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_123 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_123 = out_rivalid_1_15 & out_rimask_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_123 = out_roready_1_15 & out_romask_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_123 = out_wivalid_1_15 & out_wimask_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_123 = out_woready_1_15 & out_womask_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_96 = {programBufferMem_55, out_prepend_95};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_124 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_124 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_124 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_124 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_124 = out_rivalid_1_16 & out_rimask_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_124 = out_roready_1_16 & out_romask_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_124 = out_wivalid_1_16 & out_wimask_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_124 = out_woready_1_16 & out_womask_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_125 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_125 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_125 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_125 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_125 = out_rivalid_1_17 & out_rimask_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_125 = out_roready_1_17 & out_romask_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_125 = out_wivalid_1_17 & out_wimask_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_125 = out_woready_1_17 & out_womask_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_126 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_126 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_126 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_126 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_126 = out_rivalid_1_18 & out_rimask_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_126 = out_roready_1_18 & out_romask_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_126 = out_wivalid_1_18 & out_wimask_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_126 = out_woready_1_18 & out_womask_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_127 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_127 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_127 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_127 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_127 = out_rivalid_1_19 & out_rimask_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_127 = out_roready_1_19 & out_romask_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_127 = out_wivalid_1_19 & out_wimask_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_127 = out_woready_1_19 & out_womask_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_128 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_128 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_128 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_128 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_128 = out_rivalid_1_20 & out_rimask_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_128 = out_roready_1_20 & out_romask_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_128 = out_wivalid_1_20 & out_wimask_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_128 = out_woready_1_20 & out_womask_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_129 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_129 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_129 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_129 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_129 = out_rivalid_1_21 & out_rimask_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_129 = out_roready_1_21 & out_romask_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_129 = out_wivalid_1_21 & out_wimask_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_129 = out_woready_1_21 & out_womask_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_130 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_130 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_130 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_130 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_130 = out_rivalid_1_22 & out_rimask_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_130 = out_roready_1_22 & out_romask_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_130 = out_wivalid_1_22 & out_wimask_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_130 = out_woready_1_22 & out_womask_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_131 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_131 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_131 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_131 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_131 = out_rivalid_1_23 & out_rimask_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_131 = out_roready_1_23 & out_romask_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_131 = out_wivalid_1_23 & out_wimask_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_131 = out_woready_1_23 & out_womask_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_132 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_132 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_132 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_132 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_132 = out_rivalid_1_24 & out_rimask_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_132 = out_roready_1_24 & out_romask_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_132 = out_wivalid_1_24 & out_wimask_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_132 = out_woready_1_24 & out_womask_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_133 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_133 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_133 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_133 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_133 = out_rivalid_1_25 & out_rimask_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_133 = out_roready_1_25 & out_romask_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_133 = out_wivalid_1_25 & out_wimask_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_133 = out_woready_1_25 & out_womask_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_134 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_134 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_134 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_134 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_134 = out_rivalid_1_26 & out_rimask_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_134 = out_roready_1_26 & out_romask_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_134 = out_wivalid_1_26 & out_wimask_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_134 = out_woready_1_26 & out_womask_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_105 = {programBufferMem_18, out_prepend_104};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_135 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_135 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_135 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_135 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_135 = out_rivalid_1_27 & out_rimask_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_135 = out_roready_1_27 & out_romask_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_135 = out_wivalid_1_27 & out_wimask_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_135 = out_woready_1_27 & out_womask_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_106 = {programBufferMem_19, out_prepend_105};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_136 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_136 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_136 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_136 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_136 = out_rivalid_1_28 & out_rimask_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_136 = out_roready_1_28 & out_romask_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_136 = out_wivalid_1_28 & out_wimask_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_136 = out_woready_1_28 & out_womask_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_107 = {programBufferMem_20, out_prepend_106};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_137 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_137 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_137 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_137 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_137 = out_rivalid_1_29 & out_rimask_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_137 = out_roready_1_29 & out_romask_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_137 = out_wivalid_1_29 & out_wimask_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_137 = out_woready_1_29 & out_womask_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_108 = {programBufferMem_21, out_prepend_107};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_138 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_138 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_138 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_138 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_138 = out_rivalid_1_30 & out_rimask_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_138 = out_roready_1_30 & out_romask_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_138 = out_wivalid_1_30 & out_wimask_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_138 = out_woready_1_30 & out_womask_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_109 = {programBufferMem_22, out_prepend_108};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_139 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_139 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_139 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_139 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_139 = out_rivalid_1_31 & out_rimask_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_139 = out_roready_1_31 & out_romask_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_139 = out_wivalid_1_31 & out_wimask_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_139 = out_woready_1_31 & out_womask_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_110 = {programBufferMem_23, out_prepend_109};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_140 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_140 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_140 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_140 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_140 = out_rivalid_1_32 & out_rimask_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_140 = out_roready_1_32 & out_romask_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_140 = out_wivalid_1_32 & out_wimask_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_140 = out_woready_1_32 & out_womask_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_141 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_141 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_141 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_141 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_141 = out_rivalid_1_33 & out_rimask_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_141 = out_roready_1_33 & out_romask_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_141 = out_wivalid_1_33 & out_wimask_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_141 = out_woready_1_33 & out_womask_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_142 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_142 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_142 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_142 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_142 = out_rivalid_1_34 & out_rimask_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_142 = out_roready_1_34 & out_romask_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_142 = out_wivalid_1_34 & out_wimask_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_142 = out_woready_1_34 & out_womask_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_143 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_143 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_143 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_143 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_143 = out_rivalid_1_35 & out_rimask_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_143 = out_roready_1_35 & out_romask_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_143 = out_wivalid_1_35 & out_wimask_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_143 = out_woready_1_35 & out_womask_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_144 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_144 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_144 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_144 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_144 = out_rivalid_1_36 & out_rimask_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_144 = out_roready_1_36 & out_romask_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_144 = out_wivalid_1_36 & out_wimask_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_144 = out_woready_1_36 & out_womask_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_145 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_145 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_145 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_145 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_145 = out_rivalid_1_37 & out_rimask_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_145 = out_roready_1_37 & out_romask_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_145 = out_wivalid_1_37 & out_wimask_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_145 = out_woready_1_37 & out_womask_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_146 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_146 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_146 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_146 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_146 = out_rivalid_1_38 & out_rimask_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_146 = out_roready_1_38 & out_romask_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_146 = out_wivalid_1_38 & out_wimask_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_146 = out_woready_1_38 & out_womask_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_147 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_147 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_147 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_147 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_147 = out_rivalid_1_39 & out_rimask_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_147 = out_roready_1_39 & out_romask_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_147 = out_wivalid_1_39 & out_wimask_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_147 = out_woready_1_39 & out_womask_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_148 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_148 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_148 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_148 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_148 = out_rivalid_1_40 & out_rimask_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_148 = out_roready_1_40 & out_romask_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_148 = out_wivalid_1_40 & out_wimask_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_148 = out_woready_1_40 & out_womask_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_149 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_149 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_149 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_149 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_149 = out_rivalid_1_41 & out_rimask_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_149 = out_roready_1_41 & out_romask_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_149 = out_wivalid_1_41 & out_wimask_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_149 = out_woready_1_41 & out_womask_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_150 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_150 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_150 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_150 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_150 = out_rivalid_1_42 & out_rimask_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_150 = out_roready_1_42 & out_romask_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_150 = out_wivalid_1_42 & out_wimask_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_150 = out_woready_1_42 & out_womask_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_151 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_151 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_151 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_151 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_151 = out_rivalid_1_43 & out_rimask_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_151 = out_roready_1_43 & out_romask_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_151 = out_wivalid_1_43 & out_wimask_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_151 = out_woready_1_43 & out_womask_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_152 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_152 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_152 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_152 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_152 = out_rivalid_1_44 & out_rimask_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_152 = out_roready_1_44 & out_romask_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_152 = out_wivalid_1_44 & out_wimask_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_152 = out_woready_1_44 & out_womask_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_153 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_153 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_153 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_153 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_153 = out_rivalid_1_45 & out_rimask_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_153 = out_roready_1_45 & out_romask_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_153 = out_wivalid_1_45 & out_wimask_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_153 = out_woready_1_45 & out_womask_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_154 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_154 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_154 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_154 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_154 = out_rivalid_1_46 & out_rimask_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_154 = out_roready_1_46 & out_romask_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_154 = out_wivalid_1_46 & out_wimask_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_154 = out_woready_1_46 & out_womask_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_155 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_155 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_155 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_155 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_155 = out_rivalid_1_47 & out_rimask_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_155 = out_roready_1_47 & out_romask_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_155 = out_wivalid_1_47 & out_wimask_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_155 = out_woready_1_47 & out_womask_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_156 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_156 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_156 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_156 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_156 = out_rivalid_1_48 & out_rimask_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_156 = out_roready_1_48 & out_romask_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_156 = out_wivalid_1_48 & out_wimask_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_156 = out_woready_1_48 & out_womask_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_157 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_157 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_157 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_157 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_157 = out_rivalid_1_49 & out_rimask_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_157 = out_roready_1_49 & out_romask_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_157 = out_wivalid_1_49 & out_wimask_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_157 = out_woready_1_49 & out_womask_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_158 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_158 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_158 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_158 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_158 = out_rivalid_1_50 & out_rimask_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_158 = out_roready_1_50 & out_romask_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_158 = out_wivalid_1_50 & out_wimask_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_158 = out_woready_1_50 & out_womask_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_126 = {abstractDataMem_2, out_prepend_125};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_159 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_159 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_159 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_159 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_159 = out_rivalid_1_51 & out_rimask_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_159 = out_roready_1_51 & out_romask_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_159 = out_wivalid_1_51 & out_wimask_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_159 = out_woready_1_51 & out_womask_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_127 = {abstractDataMem_3, out_prepend_126};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_160 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_160 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_160 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_160 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_160 = out_rivalid_1_52 & out_rimask_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_160 = out_roready_1_52 & out_romask_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_160 = out_wivalid_1_52 & out_wimask_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_160 = out_woready_1_52 & out_womask_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_128 = {abstractDataMem_4, out_prepend_127};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_161 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_161 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_161 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_161 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_161 = out_rivalid_1_53 & out_rimask_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_161 = out_roready_1_53 & out_romask_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_161 = out_wivalid_1_53 & out_wimask_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_161 = out_woready_1_53 & out_womask_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_129 = {abstractDataMem_5, out_prepend_128};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_162 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_162 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_162 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_162 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_162 = out_rivalid_1_54 & out_rimask_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_162 = out_roready_1_54 & out_romask_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_162 = out_wivalid_1_54 & out_wimask_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_162 = out_woready_1_54 & out_womask_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_130 = {abstractDataMem_6, out_prepend_129};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_163 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_163 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_163 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_163 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_163 = out_rivalid_1_55 & out_rimask_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_163 = out_roready_1_55 & out_romask_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_163 = out_wivalid_1_55 & out_wimask_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_163 = out_woready_1_55 & out_womask_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_131 = {abstractDataMem_7, out_prepend_130};	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_164 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_164 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_164 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_164 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_164 = out_rivalid_1_56 & out_rimask_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_164 = out_roready_1_56 & out_romask_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_164 = out_wivalid_1_56 & out_wimask_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_164 = out_woready_1_56 & out_womask_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_165 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_165 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_165 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_165 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_165 = out_rivalid_1_57 & out_rimask_165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_165 = out_roready_1_57 & out_romask_165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_165 = out_wivalid_1_57 & out_wimask_165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_165 = out_woready_1_57 & out_womask_165;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_166 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_166 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_166 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_166 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_166 = out_rivalid_1_58 & out_rimask_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_166 = out_roready_1_58 & out_romask_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_166 = out_wivalid_1_58 & out_wimask_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_166 = out_woready_1_58 & out_womask_166;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_167 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_167 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_167 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_167 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_167 = out_rivalid_1_59 & out_rimask_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_167 = out_roready_1_59 & out_romask_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_167 = out_wivalid_1_59 & out_wimask_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_167 = out_woready_1_59 & out_womask_167;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_168 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_168 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_168 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_168 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_168 = out_rivalid_1_60 & out_rimask_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_168 = out_roready_1_60 & out_romask_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_168 = out_wivalid_1_60 & out_wimask_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_168 = out_woready_1_60 & out_womask_168;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_169 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_169 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_169 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_169 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_169 = out_rivalid_1_61 & out_rimask_169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_169 = out_roready_1_61 & out_romask_169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_169 = out_wivalid_1_61 & out_wimask_169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_169 = out_woready_1_61 & out_womask_169;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_170 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_170 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_170 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_170 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_170 = out_rivalid_1_62 & out_rimask_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_170 = out_roready_1_62 & out_romask_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_170 = out_wivalid_1_62 & out_wimask_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_170 = out_woready_1_62 & out_womask_170;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_171 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_171 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_171 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_171 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_171 = out_rivalid_1_63 & out_rimask_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_171 = out_roready_1_63 & out_romask_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_171 = out_wivalid_1_63 & out_wimask_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_171 = out_woready_1_63 & out_womask_171;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_172 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_172 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_172 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_172 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_172 = out_rivalid_1_64 & out_rimask_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_172 = out_roready_1_64 & out_romask_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_172 = out_wivalid_1_64 & out_wimask_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_172 = out_woready_1_64 & out_womask_172;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_173 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_173 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_173 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_173 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_173 = out_rivalid_1_65 & out_rimask_173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_173 = out_roready_1_65 & out_romask_173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_173 = out_wivalid_1_65 & out_wimask_173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_173 = out_woready_1_65 & out_womask_173;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_174 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_174 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_174 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_174 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_174 = out_rivalid_1_66 & out_rimask_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_174 = out_roready_1_66 & out_romask_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_174 = out_wivalid_1_66 & out_wimask_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_174 = out_woready_1_66 & out_womask_174;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_140 = {programBufferMem_2, out_prepend_139};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_175 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_175 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_175 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_175 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_175 = out_rivalid_1_67 & out_rimask_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_175 = out_roready_1_67 & out_romask_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_175 = out_wivalid_1_67 & out_wimask_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_175 = out_woready_1_67 & out_womask_175;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_141 = {programBufferMem_3, out_prepend_140};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_176 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_176 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_176 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_176 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_176 = out_rivalid_1_68 & out_rimask_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_176 = out_roready_1_68 & out_romask_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_176 = out_wivalid_1_68 & out_wimask_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_176 = out_woready_1_68 & out_womask_176;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_142 = {programBufferMem_4, out_prepend_141};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_177 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_177 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_177 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_177 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_177 = out_rivalid_1_69 & out_rimask_177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_177 = out_roready_1_69 & out_romask_177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_177 = out_wivalid_1_69 & out_wimask_177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_177 = out_woready_1_69 & out_womask_177;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_143 = {programBufferMem_5, out_prepend_142};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_178 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_178 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_178 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_178 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_178 = out_rivalid_1_70 & out_rimask_178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_178 = out_roready_1_70 & out_romask_178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_178 = out_wivalid_1_70 & out_wimask_178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_178 = out_woready_1_70 & out_womask_178;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_144 = {programBufferMem_6, out_prepend_143};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_179 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_179 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_179 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_179 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_179 = out_rivalid_1_71 & out_rimask_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_179 = out_roready_1_71 & out_romask_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_179 = out_wivalid_1_71 & out_wimask_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_179 = out_woready_1_71 & out_womask_179;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_145 = {programBufferMem_7, out_prepend_144};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_180 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_180 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_180 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_180 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_180 = out_rivalid_1_72 & out_rimask_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_180 = out_roready_1_72 & out_romask_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_180 = out_wivalid_1_72 & out_wimask_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_180 = out_woready_1_72 & out_womask_180;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_181 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_181 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_181 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_181 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_181 = out_rivalid_1_73 & out_rimask_181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_181 = out_roready_1_73 & out_romask_181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_181 = out_wivalid_1_73 & out_wimask_181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_181 = out_woready_1_73 & out_womask_181;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_182 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_182 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_182 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_182 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_182 = out_rivalid_1_74 & out_rimask_182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_182 = out_roready_1_74 & out_romask_182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_182 = out_wivalid_1_74 & out_wimask_182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_182 = out_woready_1_74 & out_womask_182;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_183 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_183 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_183 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_183 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_183 = out_rivalid_1_75 & out_rimask_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_183 = out_roready_1_75 & out_romask_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_183 = out_wivalid_1_75 & out_wimask_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_183 = out_woready_1_75 & out_womask_183;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_184 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_184 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_184 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_184 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_184 = out_rivalid_1_76 & out_rimask_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_184 = out_roready_1_76 & out_romask_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_184 = out_wivalid_1_76 & out_wimask_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_184 = out_woready_1_76 & out_womask_184;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_185 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_185 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_185 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_185 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_185 = out_rivalid_1_77 & out_rimask_185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_185 = out_roready_1_77 & out_romask_185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_185 = out_wivalid_1_77 & out_wimask_185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_185 = out_woready_1_77 & out_womask_185;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_186 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_186 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_186 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_186 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_186 = out_rivalid_1_78 & out_rimask_186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_186 = out_roready_1_78 & out_romask_186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_186 = out_wivalid_1_78 & out_wimask_186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_186 = out_woready_1_78 & out_womask_186;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_187 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_187 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_187 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_187 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_187 = out_rivalid_1_79 & out_rimask_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_187 = out_roready_1_79 & out_romask_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_187 = out_wivalid_1_79 & out_wimask_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_187 = out_woready_1_79 & out_womask_187;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_188 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_188 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_188 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_188 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_188 = out_rivalid_1_80 & out_rimask_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_188 = out_roready_1_80 & out_romask_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_188 = out_wivalid_1_80 & out_wimask_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_188 = out_woready_1_80 & out_womask_188;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_189 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_189 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_189 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_189 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_189 = out_rivalid_1_81 & out_rimask_189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_189 = out_roready_1_81 & out_romask_189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_189 = out_wivalid_1_81 & out_wimask_189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_189 = out_woready_1_81 & out_womask_189;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_190 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_190 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_190 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_190 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_190 = out_rivalid_1_82 & out_rimask_190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_190 = out_roready_1_82 & out_romask_190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_190 = out_wivalid_1_82 & out_wimask_190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_190 = out_woready_1_82 & out_womask_190;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_191 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_191 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_191 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_191 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_191 = out_rivalid_1_83 & out_rimask_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_191 = out_roready_1_83 & out_romask_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_191 = out_wivalid_1_83 & out_wimask_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_191 = out_woready_1_83 & out_womask_191;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_192 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_192 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_192 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_192 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_192 = out_rivalid_1_84 & out_rimask_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_192 = out_roready_1_84 & out_romask_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_192 = out_wivalid_1_84 & out_wimask_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_192 = out_woready_1_84 & out_womask_192;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_193 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_193 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_193 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_193 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_193 = out_rivalid_1_85 & out_rimask_193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_193 = out_roready_1_85 & out_romask_193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_193 = out_wivalid_1_85 & out_wimask_193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_193 = out_woready_1_85 & out_womask_193;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_194 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_194 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_194 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_194 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_194 = out_rivalid_1_86 & out_rimask_194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_194 = out_roready_1_86 & out_romask_194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_194 = out_wivalid_1_86 & out_wimask_194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_194 = out_woready_1_86 & out_womask_194;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_195 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_195 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_195 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_195 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_195 = out_rivalid_1_87 & out_rimask_195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_195 = out_roready_1_87 & out_romask_195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_195 = out_wivalid_1_87 & out_wimask_195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_195 = out_woready_1_87 & out_womask_195;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_196 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_196 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_196 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_196 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_196 = out_rivalid_1_88 & out_rimask_196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_196 = out_roready_1_88 & out_romask_196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_196 = out_wivalid_1_88 & out_wimask_196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_196 = out_woready_1_88 & out_womask_196;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_197 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_197 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_197 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_197 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_197 = out_rivalid_1_89 & out_rimask_197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_197 = out_roready_1_89 & out_romask_197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_197 = out_wivalid_1_89 & out_wimask_197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_197 = out_woready_1_89 & out_womask_197;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_198 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_198 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_198 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_198 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_198 = out_rivalid_1_90 & out_rimask_198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_198 = out_roready_1_90 & out_romask_198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_198 = out_wivalid_1_90 & out_wimask_198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_198 = out_woready_1_90 & out_womask_198;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_161 = {programBufferMem_26, out_prepend_160};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_199 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_199 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_199 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_199 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_199 = out_rivalid_1_91 & out_rimask_199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_199 = out_roready_1_91 & out_romask_199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_199 = out_wivalid_1_91 & out_wimask_199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_199 = out_woready_1_91 & out_womask_199;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_162 = {programBufferMem_27, out_prepend_161};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_200 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_200 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_200 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_200 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_200 = out_rivalid_1_92 & out_rimask_200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_200 = out_roready_1_92 & out_romask_200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_200 = out_wivalid_1_92 & out_wimask_200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_200 = out_woready_1_92 & out_womask_200;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_163 = {programBufferMem_28, out_prepend_162};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_201 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_201 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_201 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_201 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_201 = out_rivalid_1_93 & out_rimask_201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_201 = out_roready_1_93 & out_romask_201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_201 = out_wivalid_1_93 & out_wimask_201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_201 = out_woready_1_93 & out_womask_201;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_164 = {programBufferMem_29, out_prepend_163};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_202 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_202 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_202 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_202 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_202 = out_rivalid_1_94 & out_rimask_202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_202 = out_roready_1_94 & out_romask_202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_202 = out_wivalid_1_94 & out_wimask_202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_202 = out_woready_1_94 & out_womask_202;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_165 = {programBufferMem_30, out_prepend_164};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_203 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_203 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_203 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_203 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_203 = out_rivalid_1_95 & out_rimask_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_203 = out_roready_1_95 & out_romask_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_203 = out_wivalid_1_95 & out_wimask_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_203 = out_woready_1_95 & out_womask_203;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_166 = {programBufferMem_31, out_prepend_165};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_204 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_204 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_204 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_204 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_204 = out_rivalid_1_96 & out_rimask_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_204 = out_roready_1_96 & out_romask_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_204 = out_wivalid_1_96 & out_wimask_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_204 = out_woready_1_96 & out_womask_204;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_205 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_205 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_205 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_205 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_205 = out_rivalid_1_97 & out_rimask_205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_205 = out_roready_1_97 & out_romask_205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_205 = out_wivalid_1_97 & out_wimask_205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_205 = out_woready_1_97 & out_womask_205;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_206 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_206 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_206 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_206 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_206 = out_rivalid_1_98 & out_rimask_206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_206 = out_roready_1_98 & out_romask_206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_206 = out_wivalid_1_98 & out_wimask_206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_206 = out_woready_1_98 & out_womask_206;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_168 = {programBufferMem_58, out_prepend_167};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_207 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_207 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_207 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_207 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_207 = out_rivalid_1_99 & out_rimask_207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_207 = out_roready_1_99 & out_romask_207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_207 = out_wivalid_1_99 & out_wimask_207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_207 = out_woready_1_99 & out_womask_207;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_169 = {programBufferMem_59, out_prepend_168};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_208 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_208 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_208 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_208 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_208 = out_rivalid_1_100 & out_rimask_208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_208 = out_roready_1_100 & out_romask_208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_208 = out_wivalid_1_100 & out_wimask_208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_100;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_208 = out_woready_1_100 & out_womask_208;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_170 = {programBufferMem_60, out_prepend_169};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_209 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_209 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_209 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_209 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_209 = out_rivalid_1_101 & out_rimask_209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_209 = out_roready_1_101 & out_romask_209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_209 = out_wivalid_1_101 & out_wimask_209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_101;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_209 = out_woready_1_101 & out_womask_209;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_171 = {programBufferMem_61, out_prepend_170};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_210 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_210 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_210 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_210 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_210 = out_rivalid_1_102 & out_rimask_210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_210 = out_roready_1_102 & out_romask_210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_210 = out_wivalid_1_102 & out_wimask_210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_102;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_210 = out_woready_1_102 & out_womask_210;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_172 = {programBufferMem_62, out_prepend_171};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_211 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_211 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_211 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_211 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_211 = out_rivalid_1_103 & out_rimask_211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_211 = out_roready_1_103 & out_romask_211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_211 = out_wivalid_1_103 & out_wimask_211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_103;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_211 = out_woready_1_103 & out_womask_211;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_173 = {programBufferMem_63, out_prepend_172};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_212 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_212 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_212 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_212 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_212 = out_rivalid_1_104 & out_rimask_212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_212 = out_roready_1_104 & out_romask_212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_212 = out_wivalid_1_104 & out_wimask_212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_104;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_212 = out_woready_1_104 & out_womask_212;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_213 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_213 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_213 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_213 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_213 = out_rivalid_1_105 & out_rimask_213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_213 = out_roready_1_105 & out_romask_213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_213 = out_wivalid_1_105 & out_wimask_213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_105;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_213 = out_woready_1_105 & out_womask_213;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_214 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_214 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_214 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_214 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_214 = out_rivalid_1_106 & out_rimask_214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_214 = out_roready_1_106 & out_romask_214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_214 = out_wivalid_1_106 & out_wimask_214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_106;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_214 = out_woready_1_106 & out_womask_214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_215 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_215 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_215 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_215 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_215 = out_rivalid_1_107 & out_rimask_215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_215 = out_roready_1_107 & out_romask_215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_215 = out_wivalid_1_107 & out_wimask_215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_107;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_215 = out_woready_1_107 & out_womask_215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_216 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_216 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_216 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_216 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_216 = out_rivalid_1_108 & out_rimask_216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_216 = out_roready_1_108 & out_romask_216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_216 = out_wivalid_1_108 & out_wimask_216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_108;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_216 = out_woready_1_108 & out_womask_216;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_217 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_217 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_217 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_217 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_217 = out_rivalid_1_109 & out_rimask_217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_217 = out_roready_1_109 & out_romask_217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_217 = out_wivalid_1_109 & out_wimask_217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_109;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_217 = out_woready_1_109 & out_womask_217;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_218 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_218 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_218 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_218 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_218 = out_rivalid_1_110 & out_rimask_218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_218 = out_roready_1_110 & out_romask_218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_218 = out_wivalid_1_110 & out_wimask_218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_110;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_218 = out_woready_1_110 & out_womask_218;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_219 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_219 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_219 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_219 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_219 = out_rivalid_1_111 & out_rimask_219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_219 = out_roready_1_111 & out_romask_219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_219 = out_wivalid_1_111 & out_wimask_219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_111;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_219 = out_woready_1_111 & out_womask_219;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_220 = |(out_frontMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_220 = &(out_frontMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_220 = |(out_backMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_220 = &(out_backMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_220 = out_rivalid_1_112 & out_rimask_220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_220 = out_roready_1_112 & out_romask_220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_220 = out_wivalid_1_112 & out_wimask_220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_112;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_220 = out_woready_1_112 & out_womask_220;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          hartResumingWrEn = out_f_woready_220;	// src/main/scala/devices/debug/Debug.scala:872:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign hartHaltedId = out_front_1_bits_data[9:0];	// src/main/scala/devices/debug/Debug.scala:869:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign hartResumingId = out_front_1_bits_data[9:0];	// src/main/scala/devices/debug/Debug.scala:873:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_221 = |(out_frontMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_221 = &(out_frontMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_221 = |(out_backMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_221 = &(out_backMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_221 = out_rivalid_1_113 & out_rimask_221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_221 = out_roready_1_113 & out_romask_221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_221 = out_wivalid_1_113 & out_wimask_221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_113;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_221 = out_woready_1_113 & out_womask_221;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          hartExceptionWrEn = out_f_woready_221;	// src/main/scala/devices/debug/Debug.scala:874:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [9:0]    hartGoingId = out_front_1_bits_data[41:32];	// src/main/scala/devices/debug/Debug.scala:871:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [9:0]    hartExceptionId = out_front_1_bits_data[41:32];	// src/main/scala/devices/debug/Debug.scala:875:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_222 = |(out_frontMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_222 = &(out_frontMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_222 = |(out_backMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_222 = &(out_backMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_222 = out_rivalid_1_114 & out_rimask_222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_222 = out_roready_1_114 & out_romask_222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_222 = out_wivalid_1_114 & out_wimask_222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_114;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_222 = out_woready_1_114 & out_womask_222;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_223 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_223 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_223 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_223 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_223 = out_rivalid_1_115 & out_rimask_223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_223 = out_roready_1_115 & out_romask_223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_223 = out_wivalid_1_115 & out_wimask_223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_115;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_223 = out_woready_1_115 & out_womask_223;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_224 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_224 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_224 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_224 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_224 = out_rivalid_1_116 & out_rimask_224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_224 = out_roready_1_116 & out_romask_224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_224 = out_wivalid_1_116 & out_wimask_224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_116;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_224 = out_woready_1_116 & out_womask_224;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_225 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_225 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_225 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_225 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_225 = out_rivalid_1_117 & out_rimask_225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_225 = out_roready_1_117 & out_romask_225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_225 = out_wivalid_1_117 & out_wimask_225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_117;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_225 = out_woready_1_117 & out_womask_225;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_183 = {programBufferMem_42, out_prepend_182};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_226 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_226 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_226 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_226 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_226 = out_rivalid_1_118 & out_rimask_226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_226 = out_roready_1_118 & out_romask_226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_226 = out_wivalid_1_118 & out_wimask_226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_118;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_226 = out_woready_1_118 & out_womask_226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_184 = {programBufferMem_43, out_prepend_183};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_227 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_227 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_227 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_227 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_227 = out_rivalid_1_119 & out_rimask_227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_227 = out_roready_1_119 & out_romask_227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_227 = out_wivalid_1_119 & out_wimask_227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_119;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_227 = out_woready_1_119 & out_womask_227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_185 = {programBufferMem_44, out_prepend_184};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_228 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_228 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_228 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_228 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_228 = out_rivalid_1_120 & out_rimask_228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_228 = out_roready_1_120 & out_romask_228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_228 = out_wivalid_1_120 & out_wimask_228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_120;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_228 = out_woready_1_120 & out_womask_228;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_186 = {programBufferMem_45, out_prepend_185};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_229 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_229 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_229 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_229 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_229 = out_rivalid_1_121 & out_rimask_229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_229 = out_roready_1_121 & out_romask_229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_229 = out_wivalid_1_121 & out_wimask_229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_121;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_229 = out_woready_1_121 & out_womask_229;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_187 = {programBufferMem_46, out_prepend_186};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_230 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_230 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_230 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_230 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_230 = out_rivalid_1_122 & out_rimask_230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_230 = out_roready_1_122 & out_romask_230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_230 = out_wivalid_1_122 & out_wimask_230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_122;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_230 = out_woready_1_122 & out_womask_230;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_188 = {programBufferMem_47, out_prepend_187};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_231 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_231 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_231 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_231 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_231 = out_rivalid_1_123 & out_rimask_231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_231 = out_roready_1_123 & out_romask_231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_231 = out_wivalid_1_123 & out_wimask_231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_123;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_231 = out_woready_1_123 & out_womask_231;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_232 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_232 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_232 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_232 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_232 = out_rivalid_1_124 & out_rimask_232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_232 = out_roready_1_124 & out_romask_232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_232 = out_wivalid_1_124 & out_wimask_232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_124;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_232 = out_woready_1_124 & out_womask_232;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_233 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_233 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_233 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_233 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_233 = out_rivalid_1_125 & out_rimask_233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_233 = out_roready_1_125 & out_romask_233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_233 = out_wivalid_1_125 & out_wimask_233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_125;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_233 = out_woready_1_125 & out_womask_233;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_234 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_234 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_234 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_234 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_234 = out_rivalid_1_126 & out_rimask_234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_234 = out_roready_1_126 & out_romask_234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_234 = out_wivalid_1_126 & out_wimask_234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_126;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_234 = out_woready_1_126 & out_womask_234;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_235 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_235 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_235 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_235 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_235 = out_rivalid_1_127 & out_rimask_235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_235 = out_roready_1_127 & out_romask_235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_235 = out_wivalid_1_127 & out_wimask_235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_127;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_235 = out_woready_1_127 & out_womask_235;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_236 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_236 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_236 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_236 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_236 = out_rivalid_1_128 & out_rimask_236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_236 = out_roready_1_128 & out_romask_236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_236 = out_wivalid_1_128 & out_wimask_236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_128;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_236 = out_woready_1_128 & out_womask_236;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_237 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_237 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_237 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_237 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_237 = out_rivalid_1_129 & out_rimask_237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_237 = out_roready_1_129 & out_romask_237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_237 = out_wivalid_1_129 & out_wimask_237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_129;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_237 = out_woready_1_129 & out_womask_237;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_238 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_238 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_238 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_238 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_238 = out_rivalid_1_130 & out_rimask_238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_238 = out_roready_1_130 & out_romask_238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_238 = out_wivalid_1_130 & out_wimask_238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_130;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_238 = out_woready_1_130 & out_womask_238;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_239 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_239 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_239 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_239 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_239 = out_rivalid_1_131 & out_rimask_239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_239 = out_roready_1_131 & out_romask_239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_239 = out_wivalid_1_131 & out_wimask_239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_131;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_239 = out_woready_1_131 & out_womask_239;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_240 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_240 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_240 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_240 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_240 = out_rivalid_1_132 & out_rimask_240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_240 = out_roready_1_132 & out_romask_240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_240 = out_wivalid_1_132 & out_wimask_240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_132;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_240 = out_woready_1_132 & out_womask_240;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [15:0]   out_prepend_196 = {hi_2, flags_1_go, hi_1, flags_0_go};	// src/main/scala/devices/debug/Debug.scala:1510:25, :1697:64, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_241 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_241 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_241 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_241 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_241 = out_rivalid_1_133 & out_rimask_241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_241 = out_roready_1_133 & out_romask_241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_241 = out_wivalid_1_133 & out_wimask_241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_133;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_241 = out_woready_1_133 & out_womask_241;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_242 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_242 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_242 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_242 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_242 = out_rivalid_1_134 & out_rimask_242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_242 = out_roready_1_134 & out_romask_242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_242 = out_wivalid_1_134 & out_wimask_242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_134;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_242 = out_woready_1_134 & out_womask_242;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_243 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_243 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_243 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_243 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_243 = out_rivalid_1_135 & out_rimask_243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_243 = out_roready_1_135 & out_romask_243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_243 = out_wivalid_1_135 & out_wimask_243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_135;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_243 = out_woready_1_135 & out_womask_243;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_198 = {programBufferMem_10, out_prepend_197};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_244 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_244 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_244 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_244 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_244 = out_rivalid_1_136 & out_rimask_244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_244 = out_roready_1_136 & out_romask_244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_244 = out_wivalid_1_136 & out_wimask_244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_136;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_244 = out_woready_1_136 & out_womask_244;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_199 = {programBufferMem_11, out_prepend_198};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_245 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_245 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_245 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_245 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_245 = out_rivalid_1_137 & out_rimask_245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_245 = out_roready_1_137 & out_romask_245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_245 = out_wivalid_1_137 & out_wimask_245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_137;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_245 = out_woready_1_137 & out_womask_245;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_200 = {programBufferMem_12, out_prepend_199};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_246 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_246 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_246 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_246 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_246 = out_rivalid_1_138 & out_rimask_246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_246 = out_roready_1_138 & out_romask_246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_246 = out_wivalid_1_138 & out_wimask_246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_138;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_246 = out_woready_1_138 & out_womask_246;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_201 = {programBufferMem_13, out_prepend_200};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_247 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_247 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_247 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_247 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_247 = out_rivalid_1_139 & out_rimask_247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_247 = out_roready_1_139 & out_romask_247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_247 = out_wivalid_1_139 & out_wimask_247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_139;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_247 = out_woready_1_139 & out_womask_247;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_202 = {programBufferMem_14, out_prepend_201};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_248 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_248 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_248 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_248 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_248 = out_rivalid_1_140 & out_rimask_248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_248 = out_roready_1_140 & out_romask_248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_248 = out_wivalid_1_140 & out_wimask_248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_140;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_248 = out_woready_1_140 & out_womask_248;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_203 = {programBufferMem_15, out_prepend_202};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_249 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_249 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_249 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_249 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_249 = out_rivalid_1_141 & out_rimask_249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_249 = out_roready_1_141 & out_romask_249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_249 = out_wivalid_1_141 & out_wimask_249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_141;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_249 = out_woready_1_141 & out_womask_249;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_250 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_250 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_250 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_250 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_250 = out_rivalid_1_142 & out_rimask_250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_250 = out_roready_1_142 & out_romask_250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_250 = out_wivalid_1_142 & out_wimask_250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_142;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_250 = out_woready_1_142 & out_womask_250;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_251 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_251 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_251 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_251 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_251 = out_rivalid_1_143 & out_rimask_251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_251 = out_roready_1_143 & out_romask_251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_251 = out_wivalid_1_143 & out_wimask_251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_143;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_251 = out_woready_1_143 & out_womask_251;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_252 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_252 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_252 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_252 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_252 = out_rivalid_1_144 & out_rimask_252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_252 = out_roready_1_144 & out_romask_252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_252 = out_wivalid_1_144 & out_wimask_252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_144;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_252 = out_woready_1_144 & out_womask_252;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_253 = |(out_frontMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_253 = &(out_frontMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_253 = |(out_backMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_253 = &(out_backMask_1[9:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_253 = out_rivalid_1_145 & out_rimask_253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_253 = out_roready_1_145 & out_romask_253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_253 = out_wivalid_1_145 & out_wimask_253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_145;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_253 = out_woready_1_145 & out_womask_253;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign hartHaltedWrEn = out_f_woready_253;	// src/main/scala/devices/debug/Debug.scala:868:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_254 = |(out_frontMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_254 = &(out_frontMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_254 = |(out_backMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_254 = &(out_backMask_1[41:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_254 = out_rivalid_1_146 & out_rimask_254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_254 = out_roready_1_146 & out_romask_254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_254 = out_wivalid_1_146 & out_wimask_254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_146;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_f_woready_254 = out_woready_1_146 & out_womask_254;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          hartGoingWrEn = out_f_woready_254;	// src/main/scala/devices/debug/Debug.scala:870:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_255 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_255 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_255 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_255 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_255 = out_rivalid_1_147 & out_rimask_255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_255 = out_roready_1_147 & out_romask_255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_255 = out_wivalid_1_147 & out_wimask_255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_147;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_255 = out_woready_1_147 & out_womask_255;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_256 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_256 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_256 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_256 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_256 = out_rivalid_1_148 & out_rimask_256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_256 = out_roready_1_148 & out_romask_256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_256 = out_wivalid_1_148 & out_wimask_256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_148;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_256 = out_woready_1_148 & out_womask_256;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_257 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_257 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_257 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_257 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_257 = out_rivalid_1_149 & out_rimask_257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_257 = out_roready_1_149 & out_romask_257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_257 = out_wivalid_1_149 & out_wimask_257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_149;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_257 = out_woready_1_149 & out_womask_257;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_258 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_258 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_258 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_258 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_258 = out_rivalid_1_150 & out_rimask_258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_258 = out_roready_1_150 & out_romask_258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_258 = out_wivalid_1_150 & out_wimask_258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_150;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_258 = out_woready_1_150 & out_womask_258;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_259 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_259 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_259 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_259 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_259 = out_rivalid_1_151 & out_rimask_259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_259 = out_roready_1_151 & out_romask_259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_259 = out_wivalid_1_151 & out_wimask_259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_151;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_259 = out_woready_1_151 & out_womask_259;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_260 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_260 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_260 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_260 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_260 = out_rivalid_1_152 & out_rimask_260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_260 = out_roready_1_152 & out_romask_260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_260 = out_wivalid_1_152 & out_wimask_260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_152;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_260 = out_woready_1_152 & out_womask_260;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_261 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_261 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_261 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_261 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_261 = out_rivalid_1_153 & out_rimask_261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_261 = out_roready_1_153 & out_romask_261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_261 = out_wivalid_1_153 & out_wimask_261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_153;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_261 = out_woready_1_153 & out_womask_261;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_262 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_262 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_262 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_262 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_262 = out_rivalid_1_154 & out_rimask_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_262 = out_roready_1_154 & out_romask_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_262 = out_wivalid_1_154 & out_wimask_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_154;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_262 = out_woready_1_154 & out_womask_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_263 = |(out_frontMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_263 = &(out_frontMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_263 = |(out_backMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_263 = &(out_backMask_1[31:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_263 = out_rivalid_1_155 & out_rimask_263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_263 = out_roready_1_155 & out_romask_263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_263 = out_wivalid_1_155 & out_wimask_263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_155;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_263 = out_woready_1_155 & out_womask_263;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_264 = |(out_frontMask_1[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_264 = &(out_frontMask_1[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_264 = |(out_backMask_1[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_264 = &(out_backMask_1[63:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_264 = out_rivalid_1_156 & out_rimask_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_264 = out_roready_1_156 & out_romask_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_264 = out_wivalid_1_156 & out_wimask_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_156;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_264 = out_woready_1_156 & out_womask_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_215 = {abstractGeneratedMem_1, abstractGeneratedMem_0};	// src/main/scala/devices/debug/Debug.scala:1579:35, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_265 = |(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_265 = &(out_frontMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_265 = |(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_265 = &(out_backMask_1[7:0]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_265 = out_rivalid_1_157 & out_rimask_265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_265 = out_roready_1_157 & out_romask_265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_265 = out_wivalid_1_157 & out_wimask_265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_157;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_265 = out_woready_1_157 & out_womask_265;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_266 = |(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_266 = &(out_frontMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_266 = |(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_266 = &(out_backMask_1[15:8]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_266 = out_rivalid_1_158 & out_rimask_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_266 = out_roready_1_158 & out_romask_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_266 = out_wivalid_1_158 & out_wimask_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_158;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_266 = out_woready_1_158 & out_womask_266;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_267 = |(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_267 = &(out_frontMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_267 = |(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_267 = &(out_backMask_1[23:16]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_267 = out_rivalid_1_159 & out_rimask_267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_267 = out_roready_1_159 & out_romask_267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_267 = out_wivalid_1_159 & out_wimask_267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_159;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_267 = out_woready_1_159 & out_womask_267;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [23:0]   out_prepend_217 = {programBufferMem_34, out_prepend_216};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_268 = |(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_268 = &(out_frontMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_268 = |(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_268 = &(out_backMask_1[31:24]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_268 = out_rivalid_1_160 & out_rimask_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_268 = out_roready_1_160 & out_romask_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_268 = out_wivalid_1_160 & out_wimask_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_160;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_268 = out_woready_1_160 & out_womask_268;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [31:0]   out_prepend_218 = {programBufferMem_35, out_prepend_217};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_269 = |(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_269 = &(out_frontMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_269 = |(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_269 = &(out_backMask_1[39:32]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_269 = out_rivalid_1_161 & out_rimask_269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_269 = out_roready_1_161 & out_romask_269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_269 = out_wivalid_1_161 & out_wimask_269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_161;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_269 = out_woready_1_161 & out_womask_269;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [39:0]   out_prepend_219 = {programBufferMem_36, out_prepend_218};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_270 = |(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_270 = &(out_frontMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_270 = |(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_270 = &(out_backMask_1[47:40]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_270 = out_rivalid_1_162 & out_rimask_270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_270 = out_roready_1_162 & out_romask_270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_270 = out_wivalid_1_162 & out_wimask_270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_162;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_270 = out_woready_1_162 & out_womask_270;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [47:0]   out_prepend_220 = {programBufferMem_37, out_prepend_219};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_271 = |(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_271 = &(out_frontMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_271 = |(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_271 = &(out_backMask_1[55:48]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_271 = out_rivalid_1_163 & out_rimask_271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_271 = out_roready_1_163 & out_romask_271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_271 = out_wivalid_1_163 & out_wimask_271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_163;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_271 = out_woready_1_163 & out_womask_271;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [55:0]   out_prepend_221 = {programBufferMem_38, out_prepend_220};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rimask_272 = |(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wimask_272 = &(out_frontMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_romask_272 = |(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_womask_272 = &(out_backMask_1[63:56]);	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_rivalid_1_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_rivalid_272 = out_rivalid_1_164 & out_rimask_272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_roready_1_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_roready_272 = out_roready_1_164 & out_romask_272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_wivalid_1_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_wivalid_272 = out_wivalid_1_164 & out_wimask_272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_woready_1_164;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_f_woready_272 = out_woready_1_164 & out_womask_272;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [63:0]   out_prepend_222 = {programBufferMem_39, out_prepend_221};	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]    out_iindex_lo_lo = out_front_1_bits_index[1:0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]    out_oindex_lo_lo = out_front_1_bits_index[1:0];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]    out_iindex_lo_hi_1 = out_front_1_bits_index[3:2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]    out_oindex_lo_hi_1 = out_front_1_bits_index[3:2];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]    out_iindex_lo_1 = {out_iindex_lo_hi_1, out_iindex_lo_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]    out_iindex_hi_lo = out_front_1_bits_index[5:4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]    out_oindex_hi_lo = out_front_1_bits_index[5:4];	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]    _GEN_10 = {out_front_1_bits_index[8], out_front_1_bits_index[6]};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]    out_iindex_hi_hi_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_iindex_hi_hi_1 = _GEN_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [1:0]    out_oindex_hi_hi_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_oindex_hi_hi_1 = _GEN_10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]    out_iindex_hi_1 = {out_iindex_hi_hi_1, out_iindex_hi_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    out_iindex_1 = {out_iindex_hi_1, out_iindex_lo_1};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]    out_oindex_lo_1 = {out_oindex_lo_hi_1, out_oindex_lo_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [3:0]    out_oindex_hi_1 = {out_oindex_hi_hi_1, out_oindex_hi_lo};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire [7:0]    out_oindex_1 = {out_oindex_hi_1, out_oindex_lo_1};	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_0_1 = out_iindex_1 == 8'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_1_1 = out_iindex_1 == 8'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_2_1 = out_iindex_1 == 8'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_3_1 = out_iindex_1 == 8'h3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_4_1 = out_iindex_1 == 8'h4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_5_1 = out_iindex_1 == 8'h5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_6_1 = out_iindex_1 == 8'h6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_7_1 = out_iindex_1 == 8'h7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_8_1 = out_iindex_1 == 8'h8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_9_1 = out_iindex_1 == 8'h9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_10_1 = out_iindex_1 == 8'hA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_11_1 = out_iindex_1 == 8'hB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_12_1 = out_iindex_1 == 8'hC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_13_1 = out_iindex_1 == 8'hD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_14_1 = out_iindex_1 == 8'hE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_15_1 = out_iindex_1 == 8'hF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_16_1 = out_iindex_1 == 8'h10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_17_1 = out_iindex_1 == 8'h11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_18_1 = out_iindex_1 == 8'h12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_19_1 = out_iindex_1 == 8'h13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_20_1 = out_iindex_1 == 8'h14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_21_1 = out_iindex_1 == 8'h15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_22_1 = out_iindex_1 == 8'h16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_23_1 = out_iindex_1 == 8'h17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_24_1 = out_iindex_1 == 8'h18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_25_1 = out_iindex_1 == 8'h19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_26_1 = out_iindex_1 == 8'h1A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_27_1 = out_iindex_1 == 8'h1B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_28_1 = out_iindex_1 == 8'h1C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_29_1 = out_iindex_1 == 8'h1D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_30_1 = out_iindex_1 == 8'h1E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_31_1 = out_iindex_1 == 8'h1F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_32_1 = out_iindex_1 == 8'h20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_33_1 = out_iindex_1 == 8'h21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_34_1 = out_iindex_1 == 8'h22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_35_1 = out_iindex_1 == 8'h23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_36_1 = out_iindex_1 == 8'h24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_37_1 = out_iindex_1 == 8'h25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_38_1 = out_iindex_1 == 8'h26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_39_1 = out_iindex_1 == 8'h27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_40_1 = out_iindex_1 == 8'h28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_41_1 = out_iindex_1 == 8'h29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_42_1 = out_iindex_1 == 8'h2A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_43_1 = out_iindex_1 == 8'h2B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_44_1 = out_iindex_1 == 8'h2C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_45_1 = out_iindex_1 == 8'h2D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_46_1 = out_iindex_1 == 8'h2E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_47_1 = out_iindex_1 == 8'h2F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_48_1 = out_iindex_1 == 8'h30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_49_1 = out_iindex_1 == 8'h31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_50_1 = out_iindex_1 == 8'h32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_51_1 = out_iindex_1 == 8'h33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_52_1 = out_iindex_1 == 8'h34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_53_1 = out_iindex_1 == 8'h35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_54_1 = out_iindex_1 == 8'h36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_55_1 = out_iindex_1 == 8'h37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_56_1 = out_iindex_1 == 8'h38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_57_1 = out_iindex_1 == 8'h39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_58_1 = out_iindex_1 == 8'h3A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_59_1 = out_iindex_1 == 8'h3B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_60_1 = out_iindex_1 == 8'h3C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_61_1 = out_iindex_1 == 8'h3D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_62_1 = out_iindex_1 == 8'h3E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_63_1 = out_iindex_1 == 8'h3F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_64 = out_iindex_1 == 8'h40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_65 = out_iindex_1 == 8'h41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_66 = out_iindex_1 == 8'h42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_67 = out_iindex_1 == 8'h43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_68 = out_iindex_1 == 8'h44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_69 = out_iindex_1 == 8'h45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_70 = out_iindex_1 == 8'h46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_71 = out_iindex_1 == 8'h47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_72 = out_iindex_1 == 8'h48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_73 = out_iindex_1 == 8'h49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_74 = out_iindex_1 == 8'h4A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_75 = out_iindex_1 == 8'h4B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_76 = out_iindex_1 == 8'h4C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_77 = out_iindex_1 == 8'h4D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_78 = out_iindex_1 == 8'h4E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_79 = out_iindex_1 == 8'h4F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_80 = out_iindex_1 == 8'h50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_81 = out_iindex_1 == 8'h51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_82 = out_iindex_1 == 8'h52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_83 = out_iindex_1 == 8'h53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_84 = out_iindex_1 == 8'h54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_85 = out_iindex_1 == 8'h55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_86 = out_iindex_1 == 8'h56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_87 = out_iindex_1 == 8'h57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_88 = out_iindex_1 == 8'h58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_89 = out_iindex_1 == 8'h59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_90 = out_iindex_1 == 8'h5A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_91 = out_iindex_1 == 8'h5B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_92 = out_iindex_1 == 8'h5C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_93 = out_iindex_1 == 8'h5D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_94 = out_iindex_1 == 8'h5E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_95 = out_iindex_1 == 8'h5F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_96 = out_iindex_1 == 8'h60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_97 = out_iindex_1 == 8'h61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_98 = out_iindex_1 == 8'h62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_99 = out_iindex_1 == 8'h63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_100 = out_iindex_1 == 8'h64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_101 = out_iindex_1 == 8'h65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_102 = out_iindex_1 == 8'h66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_103 = out_iindex_1 == 8'h67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_104 = out_iindex_1 == 8'h68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_105 = out_iindex_1 == 8'h69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_106 = out_iindex_1 == 8'h6A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_107 = out_iindex_1 == 8'h6B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_108 = out_iindex_1 == 8'h6C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_109 = out_iindex_1 == 8'h6D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_110 = out_iindex_1 == 8'h6E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_111 = out_iindex_1 == 8'h6F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_112 = out_iindex_1 == 8'h70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_113 = out_iindex_1 == 8'h71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_114 = out_iindex_1 == 8'h72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_115 = out_iindex_1 == 8'h73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_116 = out_iindex_1 == 8'h74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_117 = out_iindex_1 == 8'h75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_118 = out_iindex_1 == 8'h76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_119 = out_iindex_1 == 8'h77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_120 = out_iindex_1 == 8'h78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_121 = out_iindex_1 == 8'h79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_122 = out_iindex_1 == 8'h7A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_123 = out_iindex_1 == 8'h7B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_124 = out_iindex_1 == 8'h7C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_125 = out_iindex_1 == 8'h7D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_126 = out_iindex_1 == 8'h7E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_127 = out_iindex_1 == 8'h7F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_128 = out_iindex_1 == 8'h80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_129 = out_iindex_1 == 8'h81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_130 = out_iindex_1 == 8'h82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_131 = out_iindex_1 == 8'h83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_132 = out_iindex_1 == 8'h84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_133 = out_iindex_1 == 8'h85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_134 = out_iindex_1 == 8'h86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_135 = out_iindex_1 == 8'h87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_136 = out_iindex_1 == 8'h88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_137 = out_iindex_1 == 8'h89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_138 = out_iindex_1 == 8'h8A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_139 = out_iindex_1 == 8'h8B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_140 = out_iindex_1 == 8'h8C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_141 = out_iindex_1 == 8'h8D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_142 = out_iindex_1 == 8'h8E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_143 = out_iindex_1 == 8'h8F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_144 = out_iindex_1 == 8'h90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_145 = out_iindex_1 == 8'h91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_146 = out_iindex_1 == 8'h92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_147 = out_iindex_1 == 8'h93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_148 = out_iindex_1 == 8'h94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_149 = out_iindex_1 == 8'h95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_150 = out_iindex_1 == 8'h96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_151 = out_iindex_1 == 8'h97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_152 = out_iindex_1 == 8'h98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_153 = out_iindex_1 == 8'h99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_154 = out_iindex_1 == 8'h9A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_155 = out_iindex_1 == 8'h9B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_156 = out_iindex_1 == 8'h9C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_157 = out_iindex_1 == 8'h9D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_158 = out_iindex_1 == 8'h9E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_159 = out_iindex_1 == 8'h9F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_160 = out_iindex_1 == 8'hA0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_161 = out_iindex_1 == 8'hA1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_162 = out_iindex_1 == 8'hA2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_163 = out_iindex_1 == 8'hA3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_164 = out_iindex_1 == 8'hA4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_165 = out_iindex_1 == 8'hA5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_166 = out_iindex_1 == 8'hA6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_167 = out_iindex_1 == 8'hA7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_168 = out_iindex_1 == 8'hA8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_169 = out_iindex_1 == 8'hA9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_170 = out_iindex_1 == 8'hAA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_171 = out_iindex_1 == 8'hAB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_172 = out_iindex_1 == 8'hAC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_173 = out_iindex_1 == 8'hAD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_174 = out_iindex_1 == 8'hAE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_175 = out_iindex_1 == 8'hAF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_176 = out_iindex_1 == 8'hB0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_177 = out_iindex_1 == 8'hB1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_178 = out_iindex_1 == 8'hB2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_179 = out_iindex_1 == 8'hB3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_180 = out_iindex_1 == 8'hB4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_181 = out_iindex_1 == 8'hB5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_182 = out_iindex_1 == 8'hB6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_183 = out_iindex_1 == 8'hB7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_184 = out_iindex_1 == 8'hB8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_185 = out_iindex_1 == 8'hB9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_186 = out_iindex_1 == 8'hBA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_187 = out_iindex_1 == 8'hBB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_188 = out_iindex_1 == 8'hBC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_189 = out_iindex_1 == 8'hBD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_190 = out_iindex_1 == 8'hBE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_191 = out_iindex_1 == 8'hBF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_192 = out_iindex_1 == 8'hC0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_193 = out_iindex_1 == 8'hC1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_194 = out_iindex_1 == 8'hC2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_195 = out_iindex_1 == 8'hC3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_196 = out_iindex_1 == 8'hC4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_197 = out_iindex_1 == 8'hC5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_198 = out_iindex_1 == 8'hC6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_199 = out_iindex_1 == 8'hC7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_200 = out_iindex_1 == 8'hC8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_201 = out_iindex_1 == 8'hC9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_202 = out_iindex_1 == 8'hCA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_203 = out_iindex_1 == 8'hCB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_204 = out_iindex_1 == 8'hCC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_205 = out_iindex_1 == 8'hCD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_206 = out_iindex_1 == 8'hCE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_207 = out_iindex_1 == 8'hCF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_208 = out_iindex_1 == 8'hD0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_209 = out_iindex_1 == 8'hD1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_210 = out_iindex_1 == 8'hD2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_211 = out_iindex_1 == 8'hD3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_212 = out_iindex_1 == 8'hD4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_213 = out_iindex_1 == 8'hD5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_214 = out_iindex_1 == 8'hD6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_215 = out_iindex_1 == 8'hD7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_216 = out_iindex_1 == 8'hD8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_217 = out_iindex_1 == 8'hD9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_218 = out_iindex_1 == 8'hDA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_219 = out_iindex_1 == 8'hDB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_220 = out_iindex_1 == 8'hDC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_221 = out_iindex_1 == 8'hDD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_222 = out_iindex_1 == 8'hDE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_223 = out_iindex_1 == 8'hDF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_224 = out_iindex_1 == 8'hE0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_225 = out_iindex_1 == 8'hE1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_226 = out_iindex_1 == 8'hE2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_227 = out_iindex_1 == 8'hE3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_228 = out_iindex_1 == 8'hE4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_229 = out_iindex_1 == 8'hE5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_230 = out_iindex_1 == 8'hE6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_231 = out_iindex_1 == 8'hE7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_232 = out_iindex_1 == 8'hE8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_233 = out_iindex_1 == 8'hE9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_234 = out_iindex_1 == 8'hEA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_235 = out_iindex_1 == 8'hEB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_236 = out_iindex_1 == 8'hEC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_237 = out_iindex_1 == 8'hED;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_238 = out_iindex_1 == 8'hEE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_239 = out_iindex_1 == 8'hEF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_240 = out_iindex_1 == 8'hF0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_241 = out_iindex_1 == 8'hF1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_242 = out_iindex_1 == 8'hF2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_243 = out_iindex_1 == 8'hF3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_244 = out_iindex_1 == 8'hF4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_245 = out_iindex_1 == 8'hF5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_246 = out_iindex_1 == 8'hF6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_247 = out_iindex_1 == 8'hF7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_248 = out_iindex_1 == 8'hF8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_249 = out_iindex_1 == 8'hF9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_250 = out_iindex_1 == 8'hFA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_251 = out_iindex_1 == 8'hFB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_252 = out_iindex_1 == 8'hFC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_253 = out_iindex_1 == 8'hFD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_254 = out_iindex_1 == 8'hFE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_frontSel_255 = &out_iindex_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_0_1 = out_oindex_1 == 8'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_1_1 = out_oindex_1 == 8'h1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_2_1 = out_oindex_1 == 8'h2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_3_1 = out_oindex_1 == 8'h3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_4_1 = out_oindex_1 == 8'h4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_5_1 = out_oindex_1 == 8'h5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_6_1 = out_oindex_1 == 8'h6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_7_1 = out_oindex_1 == 8'h7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_8_1 = out_oindex_1 == 8'h8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_9_1 = out_oindex_1 == 8'h9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_10_1 = out_oindex_1 == 8'hA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_11_1 = out_oindex_1 == 8'hB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_12_1 = out_oindex_1 == 8'hC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_13_1 = out_oindex_1 == 8'hD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_14_1 = out_oindex_1 == 8'hE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_15_1 = out_oindex_1 == 8'hF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_16_1 = out_oindex_1 == 8'h10;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_17_1 = out_oindex_1 == 8'h11;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_18_1 = out_oindex_1 == 8'h12;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_19_1 = out_oindex_1 == 8'h13;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_20_1 = out_oindex_1 == 8'h14;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_21_1 = out_oindex_1 == 8'h15;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_22_1 = out_oindex_1 == 8'h16;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_23_1 = out_oindex_1 == 8'h17;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_24_1 = out_oindex_1 == 8'h18;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_25_1 = out_oindex_1 == 8'h19;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_26_1 = out_oindex_1 == 8'h1A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_27_1 = out_oindex_1 == 8'h1B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_28_1 = out_oindex_1 == 8'h1C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_29_1 = out_oindex_1 == 8'h1D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_30_1 = out_oindex_1 == 8'h1E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_31_1 = out_oindex_1 == 8'h1F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_32_1 = out_oindex_1 == 8'h20;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_33_1 = out_oindex_1 == 8'h21;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_34_1 = out_oindex_1 == 8'h22;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_35_1 = out_oindex_1 == 8'h23;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_36_1 = out_oindex_1 == 8'h24;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_37_1 = out_oindex_1 == 8'h25;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_38_1 = out_oindex_1 == 8'h26;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_39_1 = out_oindex_1 == 8'h27;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_40_1 = out_oindex_1 == 8'h28;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_41_1 = out_oindex_1 == 8'h29;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_42_1 = out_oindex_1 == 8'h2A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_43_1 = out_oindex_1 == 8'h2B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_44_1 = out_oindex_1 == 8'h2C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_45_1 = out_oindex_1 == 8'h2D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_46_1 = out_oindex_1 == 8'h2E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_47_1 = out_oindex_1 == 8'h2F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_48_1 = out_oindex_1 == 8'h30;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_49_1 = out_oindex_1 == 8'h31;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_50_1 = out_oindex_1 == 8'h32;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_51_1 = out_oindex_1 == 8'h33;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_52_1 = out_oindex_1 == 8'h34;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_53_1 = out_oindex_1 == 8'h35;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_54_1 = out_oindex_1 == 8'h36;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_55_1 = out_oindex_1 == 8'h37;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_56_1 = out_oindex_1 == 8'h38;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_57_1 = out_oindex_1 == 8'h39;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_58_1 = out_oindex_1 == 8'h3A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_59_1 = out_oindex_1 == 8'h3B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_60_1 = out_oindex_1 == 8'h3C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_61_1 = out_oindex_1 == 8'h3D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_62_1 = out_oindex_1 == 8'h3E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_63_1 = out_oindex_1 == 8'h3F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_64 = out_oindex_1 == 8'h40;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_65 = out_oindex_1 == 8'h41;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_66 = out_oindex_1 == 8'h42;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_67 = out_oindex_1 == 8'h43;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_68 = out_oindex_1 == 8'h44;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_69 = out_oindex_1 == 8'h45;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_70 = out_oindex_1 == 8'h46;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_71 = out_oindex_1 == 8'h47;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_72 = out_oindex_1 == 8'h48;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_73 = out_oindex_1 == 8'h49;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_74 = out_oindex_1 == 8'h4A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_75 = out_oindex_1 == 8'h4B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_76 = out_oindex_1 == 8'h4C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_77 = out_oindex_1 == 8'h4D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_78 = out_oindex_1 == 8'h4E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_79 = out_oindex_1 == 8'h4F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_80 = out_oindex_1 == 8'h50;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_81 = out_oindex_1 == 8'h51;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_82 = out_oindex_1 == 8'h52;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_83 = out_oindex_1 == 8'h53;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_84 = out_oindex_1 == 8'h54;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_85 = out_oindex_1 == 8'h55;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_86 = out_oindex_1 == 8'h56;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_87 = out_oindex_1 == 8'h57;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_88 = out_oindex_1 == 8'h58;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_89 = out_oindex_1 == 8'h59;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_90 = out_oindex_1 == 8'h5A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_91 = out_oindex_1 == 8'h5B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_92 = out_oindex_1 == 8'h5C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_93 = out_oindex_1 == 8'h5D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_94 = out_oindex_1 == 8'h5E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_95 = out_oindex_1 == 8'h5F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_96 = out_oindex_1 == 8'h60;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_97 = out_oindex_1 == 8'h61;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_98 = out_oindex_1 == 8'h62;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_99 = out_oindex_1 == 8'h63;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_100 = out_oindex_1 == 8'h64;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_101 = out_oindex_1 == 8'h65;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_102 = out_oindex_1 == 8'h66;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_103 = out_oindex_1 == 8'h67;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_104 = out_oindex_1 == 8'h68;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_105 = out_oindex_1 == 8'h69;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_106 = out_oindex_1 == 8'h6A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_107 = out_oindex_1 == 8'h6B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_108 = out_oindex_1 == 8'h6C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_109 = out_oindex_1 == 8'h6D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_110 = out_oindex_1 == 8'h6E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_111 = out_oindex_1 == 8'h6F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_112 = out_oindex_1 == 8'h70;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_113 = out_oindex_1 == 8'h71;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_114 = out_oindex_1 == 8'h72;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_115 = out_oindex_1 == 8'h73;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_116 = out_oindex_1 == 8'h74;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_117 = out_oindex_1 == 8'h75;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_118 = out_oindex_1 == 8'h76;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_119 = out_oindex_1 == 8'h77;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_120 = out_oindex_1 == 8'h78;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_121 = out_oindex_1 == 8'h79;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_122 = out_oindex_1 == 8'h7A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_123 = out_oindex_1 == 8'h7B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_124 = out_oindex_1 == 8'h7C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_125 = out_oindex_1 == 8'h7D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_126 = out_oindex_1 == 8'h7E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_127 = out_oindex_1 == 8'h7F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_128 = out_oindex_1 == 8'h80;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_129 = out_oindex_1 == 8'h81;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_130 = out_oindex_1 == 8'h82;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_131 = out_oindex_1 == 8'h83;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_132 = out_oindex_1 == 8'h84;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_133 = out_oindex_1 == 8'h85;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_134 = out_oindex_1 == 8'h86;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_135 = out_oindex_1 == 8'h87;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_136 = out_oindex_1 == 8'h88;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_137 = out_oindex_1 == 8'h89;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_138 = out_oindex_1 == 8'h8A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_139 = out_oindex_1 == 8'h8B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_140 = out_oindex_1 == 8'h8C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_141 = out_oindex_1 == 8'h8D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_142 = out_oindex_1 == 8'h8E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_143 = out_oindex_1 == 8'h8F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_144 = out_oindex_1 == 8'h90;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_145 = out_oindex_1 == 8'h91;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_146 = out_oindex_1 == 8'h92;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_147 = out_oindex_1 == 8'h93;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_148 = out_oindex_1 == 8'h94;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_149 = out_oindex_1 == 8'h95;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_150 = out_oindex_1 == 8'h96;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_151 = out_oindex_1 == 8'h97;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_152 = out_oindex_1 == 8'h98;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_153 = out_oindex_1 == 8'h99;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_154 = out_oindex_1 == 8'h9A;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_155 = out_oindex_1 == 8'h9B;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_156 = out_oindex_1 == 8'h9C;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_157 = out_oindex_1 == 8'h9D;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_158 = out_oindex_1 == 8'h9E;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_159 = out_oindex_1 == 8'h9F;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_160 = out_oindex_1 == 8'hA0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_161 = out_oindex_1 == 8'hA1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_162 = out_oindex_1 == 8'hA2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_163 = out_oindex_1 == 8'hA3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_164 = out_oindex_1 == 8'hA4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_165 = out_oindex_1 == 8'hA5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_166 = out_oindex_1 == 8'hA6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_167 = out_oindex_1 == 8'hA7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_168 = out_oindex_1 == 8'hA8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_169 = out_oindex_1 == 8'hA9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_170 = out_oindex_1 == 8'hAA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_171 = out_oindex_1 == 8'hAB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_172 = out_oindex_1 == 8'hAC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_173 = out_oindex_1 == 8'hAD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_174 = out_oindex_1 == 8'hAE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_175 = out_oindex_1 == 8'hAF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_176 = out_oindex_1 == 8'hB0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_177 = out_oindex_1 == 8'hB1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_178 = out_oindex_1 == 8'hB2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_179 = out_oindex_1 == 8'hB3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_180 = out_oindex_1 == 8'hB4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_181 = out_oindex_1 == 8'hB5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_182 = out_oindex_1 == 8'hB6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_183 = out_oindex_1 == 8'hB7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_184 = out_oindex_1 == 8'hB8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_185 = out_oindex_1 == 8'hB9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_186 = out_oindex_1 == 8'hBA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_187 = out_oindex_1 == 8'hBB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_188 = out_oindex_1 == 8'hBC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_189 = out_oindex_1 == 8'hBD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_190 = out_oindex_1 == 8'hBE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_191 = out_oindex_1 == 8'hBF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_192 = out_oindex_1 == 8'hC0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_193 = out_oindex_1 == 8'hC1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_194 = out_oindex_1 == 8'hC2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_195 = out_oindex_1 == 8'hC3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_196 = out_oindex_1 == 8'hC4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_197 = out_oindex_1 == 8'hC5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_198 = out_oindex_1 == 8'hC6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_199 = out_oindex_1 == 8'hC7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_200 = out_oindex_1 == 8'hC8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_201 = out_oindex_1 == 8'hC9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_202 = out_oindex_1 == 8'hCA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_203 = out_oindex_1 == 8'hCB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_204 = out_oindex_1 == 8'hCC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_205 = out_oindex_1 == 8'hCD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_206 = out_oindex_1 == 8'hCE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_207 = out_oindex_1 == 8'hCF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_208 = out_oindex_1 == 8'hD0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_209 = out_oindex_1 == 8'hD1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_210 = out_oindex_1 == 8'hD2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_211 = out_oindex_1 == 8'hD3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_212 = out_oindex_1 == 8'hD4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_213 = out_oindex_1 == 8'hD5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_214 = out_oindex_1 == 8'hD6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_215 = out_oindex_1 == 8'hD7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_216 = out_oindex_1 == 8'hD8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_217 = out_oindex_1 == 8'hD9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_218 = out_oindex_1 == 8'hDA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_219 = out_oindex_1 == 8'hDB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_220 = out_oindex_1 == 8'hDC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_221 = out_oindex_1 == 8'hDD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_222 = out_oindex_1 == 8'hDE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_223 = out_oindex_1 == 8'hDF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_224 = out_oindex_1 == 8'hE0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_225 = out_oindex_1 == 8'hE1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_226 = out_oindex_1 == 8'hE2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_227 = out_oindex_1 == 8'hE3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_228 = out_oindex_1 == 8'hE4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_229 = out_oindex_1 == 8'hE5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_230 = out_oindex_1 == 8'hE6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_231 = out_oindex_1 == 8'hE7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_232 = out_oindex_1 == 8'hE8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_233 = out_oindex_1 == 8'hE9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_234 = out_oindex_1 == 8'hEA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_235 = out_oindex_1 == 8'hEB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_236 = out_oindex_1 == 8'hEC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_237 = out_oindex_1 == 8'hED;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_238 = out_oindex_1 == 8'hEE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_239 = out_oindex_1 == 8'hEF;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_240 = out_oindex_1 == 8'hF0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_241 = out_oindex_1 == 8'hF1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_242 = out_oindex_1 == 8'hF2;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_243 = out_oindex_1 == 8'hF3;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_244 = out_oindex_1 == 8'hF4;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_245 = out_oindex_1 == 8'hF5;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_246 = out_oindex_1 == 8'hF6;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_247 = out_oindex_1 == 8'hF7;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_248 = out_oindex_1 == 8'hF8;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_249 = out_oindex_1 == 8'hF9;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_250 = out_oindex_1 == 8'hFA;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_251 = out_oindex_1 == 8'hFB;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_252 = out_oindex_1 == 8'hFC;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_253 = out_oindex_1 == 8'hFD;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_254 = out_oindex_1 == 8'hFE;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          out_backSel_255 = &out_oindex_1;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_260 = in_1_valid & out_front_1_ready;	// src/main/scala/tilelink/RegisterRouter.scala:68:18, :82:24
  wire          _out_rifireMux_T_260 = _out_wifireMux_T_260 & out_front_1_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_262 =
    _out_rifireMux_T_260 & out_frontSel_0_1 & _out_T_1214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_131 = _out_rifireMux_T_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_132 = _out_rifireMux_T_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_390 =
    _out_rifireMux_T_260 & out_frontSel_32_1 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_145 = _out_rifireMux_T_390;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_146 = _out_rifireMux_T_390;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_394 =
    _out_rifireMux_T_260 & out_frontSel_33_1 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_112 = _out_rifireMux_T_394;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_113 = _out_rifireMux_T_394;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_114 = _out_rifireMux_T_260 & out_frontSel_96 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_674 =
    _out_rifireMux_T_260 & out_frontSel_103 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_155 = _out_rifireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_156 = _out_rifireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_678 =
    _out_rifireMux_T_260 & out_frontSel_104 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_64 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_65 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_66 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_67 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_68 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_69 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_70 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_71 = _out_rifireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_682 =
    _out_rifireMux_T_260 & out_frontSel_105 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_133 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_134 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_135 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_136 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_137 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_138 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_139 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_140 = _out_rifireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_686 =
    _out_rifireMux_T_260 & out_frontSel_106 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_24 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_25 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_26 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_27 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_28 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_29 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_30 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_31 = _out_rifireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_690 =
    _out_rifireMux_T_260 & out_frontSel_107 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_88 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_89 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_90 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_91 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_92 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_93 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_94 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_95 = _out_rifireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_694 =
    _out_rifireMux_T_260 & out_frontSel_108 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_157 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_158 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_159 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_160 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_161 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_162 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_163 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_164 = _out_rifireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_698 =
    _out_rifireMux_T_260 & out_frontSel_109 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_115 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_116 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_117 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_118 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_119 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_120 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_121 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_122 = _out_rifireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_702 =
    _out_rifireMux_T_260 & out_frontSel_110 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_8 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_9 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_10 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_11 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_12 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_13 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_14 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_15 = _out_rifireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_706 =
    _out_rifireMux_T_260 & out_frontSel_111 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_96 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_97 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_98 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_99 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_100 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_101 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_102 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_103 = _out_rifireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_710 =
    _out_rifireMux_T_260 & out_frontSel_112 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_48 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_49 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_50 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_51 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_52 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_53 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_54 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_55 = _out_rifireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_774 =
    _out_rifireMux_T_260 & out_frontSel_128 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_123 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_124 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_125 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_126 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_127 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_128 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_129 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_130 = _out_rifireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_778 =
    _out_rifireMux_T_260 & out_frontSel_129 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_0 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_1 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_2 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_3 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_4 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_5 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_6 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_7 = _out_rifireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_782 =
    _out_rifireMux_T_260 & out_frontSel_130 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_72 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_73 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_74 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_75 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_76 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_77 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_78 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_79 = _out_rifireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_786 =
    _out_rifireMux_T_260 & out_frontSel_131 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_40 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_41 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_42 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_43 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_44 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_45 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_46 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_47 = _out_rifireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_790 =
    _out_rifireMux_T_260 & out_frontSel_132 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_104 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_105 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_106 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_107 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_108 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_109 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_110 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_111 = _out_rifireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_794 =
    _out_rifireMux_T_260 & out_frontSel_133 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_16 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_17 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_18 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_19 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_20 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_21 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_22 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_23 = _out_rifireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_798 =
    _out_rifireMux_T_260 & out_frontSel_134 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_80 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_81 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_82 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_83 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_84 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_85 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_86 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_87 = _out_rifireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_802 =
    _out_rifireMux_T_260 & out_frontSel_135 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_56 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_57 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_58 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_59 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_60 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_61 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_62 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_63 = _out_rifireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_806 =
    _out_rifireMux_T_260 & out_frontSel_136 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_147 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_148 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_149 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_150 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_151 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_152 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_153 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_154 = _out_rifireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_810 =
    _out_rifireMux_T_260 & out_frontSel_137 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_32 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_33 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_34 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_35 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_36 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_37 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_38 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_39 = _out_rifireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rifireMux_T_814 =
    _out_rifireMux_T_260 & out_frontSel_138 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_141 = _out_rifireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_142 = _out_rifireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_143 = _out_rifireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_rivalid_1_144 = _out_rifireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_262 = _out_wifireMux_T_260 & ~out_front_1_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_264 =
    _out_wifireMux_T_262 & out_frontSel_0_1 & _out_T_1214;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_131 = _out_wifireMux_T_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_132 = _out_wifireMux_T_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_392 =
    _out_wifireMux_T_262 & out_frontSel_32_1 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_145 = _out_wifireMux_T_392;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_146 = _out_wifireMux_T_392;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_396 =
    _out_wifireMux_T_262 & out_frontSel_33_1 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_112 = _out_wifireMux_T_396;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_113 = _out_wifireMux_T_396;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_114 = _out_wifireMux_T_262 & out_frontSel_96 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_676 =
    _out_wifireMux_T_262 & out_frontSel_103 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_155 = _out_wifireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_156 = _out_wifireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_680 =
    _out_wifireMux_T_262 & out_frontSel_104 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_64 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_65 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_66 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_67 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_68 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_69 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_70 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_71 = _out_wifireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_684 =
    _out_wifireMux_T_262 & out_frontSel_105 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_133 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_134 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_135 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_136 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_137 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_138 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_139 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_140 = _out_wifireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_688 =
    _out_wifireMux_T_262 & out_frontSel_106 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_24 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_25 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_26 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_27 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_28 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_29 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_30 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_31 = _out_wifireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_692 =
    _out_wifireMux_T_262 & out_frontSel_107 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_88 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_89 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_90 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_91 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_92 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_93 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_94 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_95 = _out_wifireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_696 =
    _out_wifireMux_T_262 & out_frontSel_108 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_157 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_158 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_159 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_160 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_161 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_162 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_163 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_164 = _out_wifireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_700 =
    _out_wifireMux_T_262 & out_frontSel_109 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_115 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_116 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_117 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_118 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_119 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_120 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_121 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_122 = _out_wifireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_704 =
    _out_wifireMux_T_262 & out_frontSel_110 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_8 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_9 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_10 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_11 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_12 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_13 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_14 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_15 = _out_wifireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_708 =
    _out_wifireMux_T_262 & out_frontSel_111 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_96 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_97 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_98 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_99 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_100 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_101 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_102 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_103 = _out_wifireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_712 =
    _out_wifireMux_T_262 & out_frontSel_112 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_48 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_49 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_50 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_51 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_52 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_53 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_54 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_55 = _out_wifireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_776 =
    _out_wifireMux_T_262 & out_frontSel_128 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_123 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_124 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_125 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_126 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_127 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_128 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_129 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_130 = _out_wifireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_780 =
    _out_wifireMux_T_262 & out_frontSel_129 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_0 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_1 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_2 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_3 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_4 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_5 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_6 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_7 = _out_wifireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_784 =
    _out_wifireMux_T_262 & out_frontSel_130 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_72 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_73 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_74 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_75 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_76 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_77 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_78 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_79 = _out_wifireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_788 =
    _out_wifireMux_T_262 & out_frontSel_131 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_40 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_41 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_42 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_43 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_44 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_45 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_46 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_47 = _out_wifireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_792 =
    _out_wifireMux_T_262 & out_frontSel_132 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_104 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_105 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_106 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_107 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_108 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_109 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_110 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_111 = _out_wifireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_796 =
    _out_wifireMux_T_262 & out_frontSel_133 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_16 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_17 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_18 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_19 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_20 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_21 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_22 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_23 = _out_wifireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_800 =
    _out_wifireMux_T_262 & out_frontSel_134 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_80 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_81 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_82 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_83 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_84 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_85 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_86 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_87 = _out_wifireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_804 =
    _out_wifireMux_T_262 & out_frontSel_135 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_56 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_57 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_58 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_59 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_60 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_61 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_62 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_63 = _out_wifireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_808 =
    _out_wifireMux_T_262 & out_frontSel_136 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_147 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_148 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_149 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_150 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_151 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_152 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_153 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_154 = _out_wifireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_812 =
    _out_wifireMux_T_262 & out_frontSel_137 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_32 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_33 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_34 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_35 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_36 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_37 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_38 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_39 = _out_wifireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wifireMux_T_816 =
    _out_wifireMux_T_262 & out_frontSel_138 & _out_T_1226;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_141 = _out_wifireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_142 = _out_wifireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_143 = _out_wifireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_wivalid_1_144 = _out_wifireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_260 = out_front_1_valid & out_1_ready;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_260 = _out_wofireMux_T_260 & out_front_1_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_262 =
    _out_rofireMux_T_260 & out_backSel_0_1 & _out_T_1215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_131 = _out_rofireMux_T_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_132 = _out_rofireMux_T_262;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_390 =
    _out_rofireMux_T_260 & out_backSel_32_1 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_145 = _out_rofireMux_T_390;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_146 = _out_rofireMux_T_390;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_394 =
    _out_rofireMux_T_260 & out_backSel_33_1 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_112 = _out_rofireMux_T_394;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_113 = _out_rofireMux_T_394;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_114 = _out_rofireMux_T_260 & out_backSel_96 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_674 =
    _out_rofireMux_T_260 & out_backSel_103 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_155 = _out_rofireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_156 = _out_rofireMux_T_674;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_678 =
    _out_rofireMux_T_260 & out_backSel_104 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_64 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_65 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_66 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_67 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_68 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_69 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_70 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_71 = _out_rofireMux_T_678;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_682 =
    _out_rofireMux_T_260 & out_backSel_105 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_133 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_134 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_135 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_136 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_137 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_138 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_139 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_140 = _out_rofireMux_T_682;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_686 =
    _out_rofireMux_T_260 & out_backSel_106 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_24 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_25 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_26 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_27 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_28 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_29 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_30 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_31 = _out_rofireMux_T_686;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_690 =
    _out_rofireMux_T_260 & out_backSel_107 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_88 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_89 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_90 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_91 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_92 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_93 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_94 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_95 = _out_rofireMux_T_690;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_694 =
    _out_rofireMux_T_260 & out_backSel_108 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_157 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_158 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_159 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_160 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_161 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_162 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_163 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_164 = _out_rofireMux_T_694;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_698 =
    _out_rofireMux_T_260 & out_backSel_109 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_115 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_116 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_117 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_118 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_119 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_120 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_121 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_122 = _out_rofireMux_T_698;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_702 =
    _out_rofireMux_T_260 & out_backSel_110 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_8 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_9 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_10 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_11 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_12 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_13 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_14 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_15 = _out_rofireMux_T_702;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_706 =
    _out_rofireMux_T_260 & out_backSel_111 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_96 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_97 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_98 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_99 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_100 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_101 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_102 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_103 = _out_rofireMux_T_706;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_710 =
    _out_rofireMux_T_260 & out_backSel_112 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_48 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_49 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_50 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_51 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_52 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_53 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_54 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_55 = _out_rofireMux_T_710;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_774 =
    _out_rofireMux_T_260 & out_backSel_128 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_123 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_124 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_125 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_126 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_127 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_128 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_129 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_130 = _out_rofireMux_T_774;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_778 =
    _out_rofireMux_T_260 & out_backSel_129 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_0 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_1 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_2 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_3 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_4 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_5 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_6 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_7 = _out_rofireMux_T_778;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_782 =
    _out_rofireMux_T_260 & out_backSel_130 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_72 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_73 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_74 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_75 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_76 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_77 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_78 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_79 = _out_rofireMux_T_782;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_786 =
    _out_rofireMux_T_260 & out_backSel_131 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_40 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_41 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_42 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_43 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_44 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_45 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_46 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_47 = _out_rofireMux_T_786;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_790 =
    _out_rofireMux_T_260 & out_backSel_132 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_104 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_105 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_106 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_107 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_108 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_109 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_110 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_111 = _out_rofireMux_T_790;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_794 =
    _out_rofireMux_T_260 & out_backSel_133 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_16 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_17 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_18 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_19 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_20 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_21 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_22 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_23 = _out_rofireMux_T_794;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_798 =
    _out_rofireMux_T_260 & out_backSel_134 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_80 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_81 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_82 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_83 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_84 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_85 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_86 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_87 = _out_rofireMux_T_798;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_802 =
    _out_rofireMux_T_260 & out_backSel_135 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_56 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_57 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_58 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_59 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_60 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_61 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_62 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_63 = _out_rofireMux_T_802;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_806 =
    _out_rofireMux_T_260 & out_backSel_136 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_147 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_148 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_149 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_150 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_151 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_152 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_153 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_154 = _out_rofireMux_T_806;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_810 =
    _out_rofireMux_T_260 & out_backSel_137 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_32 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_33 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_34 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_35 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_36 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_37 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_38 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_39 = _out_rofireMux_T_810;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_rofireMux_T_814 =
    _out_rofireMux_T_260 & out_backSel_138 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_141 = _out_rofireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_142 = _out_rofireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_143 = _out_rofireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_roready_1_144 = _out_rofireMux_T_814;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_262 = _out_wofireMux_T_260 & ~out_front_1_bits_read;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_264 =
    _out_wofireMux_T_262 & out_backSel_0_1 & _out_T_1215;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_131 = _out_wofireMux_T_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_132 = _out_wofireMux_T_264;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_392 =
    _out_wofireMux_T_262 & out_backSel_32_1 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_145 = _out_wofireMux_T_392;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_146 = _out_wofireMux_T_392;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_396 =
    _out_wofireMux_T_262 & out_backSel_33_1 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_112 = _out_wofireMux_T_396;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_113 = _out_wofireMux_T_396;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_114 = _out_wofireMux_T_262 & out_backSel_96 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_676 =
    _out_wofireMux_T_262 & out_backSel_103 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_155 = _out_wofireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_156 = _out_wofireMux_T_676;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_680 =
    _out_wofireMux_T_262 & out_backSel_104 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_64 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_65 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_66 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_67 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_68 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_69 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_70 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_71 = _out_wofireMux_T_680;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_684 =
    _out_wofireMux_T_262 & out_backSel_105 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_133 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_134 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_135 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_136 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_137 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_138 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_139 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_140 = _out_wofireMux_T_684;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_688 =
    _out_wofireMux_T_262 & out_backSel_106 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_24 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_25 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_26 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_27 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_28 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_29 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_30 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_31 = _out_wofireMux_T_688;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_692 =
    _out_wofireMux_T_262 & out_backSel_107 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_88 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_89 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_90 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_91 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_92 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_93 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_94 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_95 = _out_wofireMux_T_692;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_696 =
    _out_wofireMux_T_262 & out_backSel_108 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_157 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_158 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_159 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_160 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_161 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_162 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_163 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_164 = _out_wofireMux_T_696;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_700 =
    _out_wofireMux_T_262 & out_backSel_109 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_115 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_116 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_117 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_118 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_119 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_120 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_121 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_122 = _out_wofireMux_T_700;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_704 =
    _out_wofireMux_T_262 & out_backSel_110 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_8 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_9 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_10 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_11 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_12 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_13 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_14 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_15 = _out_wofireMux_T_704;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_708 =
    _out_wofireMux_T_262 & out_backSel_111 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_96 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_97 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_98 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_99 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_100 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_101 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_102 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_103 = _out_wofireMux_T_708;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_712 =
    _out_wofireMux_T_262 & out_backSel_112 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_48 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_49 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_50 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_51 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_52 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_53 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_54 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_55 = _out_wofireMux_T_712;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_776 =
    _out_wofireMux_T_262 & out_backSel_128 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_123 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_124 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_125 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_126 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_127 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_128 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_129 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_130 = _out_wofireMux_T_776;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_780 =
    _out_wofireMux_T_262 & out_backSel_129 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_0 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_1 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_2 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_3 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_4 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_5 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_6 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_7 = _out_wofireMux_T_780;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_784 =
    _out_wofireMux_T_262 & out_backSel_130 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_72 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_73 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_74 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_75 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_76 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_77 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_78 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_79 = _out_wofireMux_T_784;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_788 =
    _out_wofireMux_T_262 & out_backSel_131 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_40 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_41 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_42 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_43 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_44 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_45 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_46 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_47 = _out_wofireMux_T_788;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_792 =
    _out_wofireMux_T_262 & out_backSel_132 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_104 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_105 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_106 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_107 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_108 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_109 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_110 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_111 = _out_wofireMux_T_792;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_796 =
    _out_wofireMux_T_262 & out_backSel_133 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_16 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_17 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_18 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_19 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_20 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_21 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_22 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_23 = _out_wofireMux_T_796;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_800 =
    _out_wofireMux_T_262 & out_backSel_134 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_80 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_81 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_82 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_83 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_84 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_85 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_86 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_87 = _out_wofireMux_T_800;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_804 =
    _out_wofireMux_T_262 & out_backSel_135 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_56 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_57 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_58 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_59 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_60 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_61 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_62 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_63 = _out_wofireMux_T_804;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_808 =
    _out_wofireMux_T_262 & out_backSel_136 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_147 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_148 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_149 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_150 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_151 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_152 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_153 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_154 = _out_wofireMux_T_808;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_812 =
    _out_wofireMux_T_262 & out_backSel_137 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_32 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_33 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_34 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_35 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_36 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_37 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_38 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_39 = _out_wofireMux_T_812;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_wofireMux_T_816 =
    _out_wofireMux_T_262 & out_backSel_138 & _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_141 = _out_wofireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_142 = _out_wofireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_143 = _out_wofireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  assign out_woready_1_144 = _out_wofireMux_T_816;	// src/main/scala/tilelink/RegisterRouter.scala:82:24
  wire          _out_out_bits_data_T_76 = out_oindex_1 == 8'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:54:22
  wire          out_out_bits_data_out_2 =
    _out_out_bits_data_T_76
      ? _out_T_1215
      : ~(out_oindex_1 == 8'h20 | out_oindex_1 == 8'h21 | out_oindex_1 == 8'h60
          | out_oindex_1 == 8'h67 | out_oindex_1 == 8'h68 | out_oindex_1 == 8'h69
          | out_oindex_1 == 8'h6A | out_oindex_1 == 8'h6B | out_oindex_1 == 8'h6C
          | out_oindex_1 == 8'h6D | out_oindex_1 == 8'h6E | out_oindex_1 == 8'h6F
          | out_oindex_1 == 8'h70 | out_oindex_1 == 8'h80 | out_oindex_1 == 8'h81
          | out_oindex_1 == 8'h82 | out_oindex_1 == 8'h83 | out_oindex_1 == 8'h84
          | out_oindex_1 == 8'h85 | out_oindex_1 == 8'h86 | out_oindex_1 == 8'h87
          | out_oindex_1 == 8'h88 | out_oindex_1 == 8'h89 | out_oindex_1 == 8'h8A)
        | _out_T_1227;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:52:28, :54:{22,28}
  wire [63:0]   out_out_bits_data_out_3 =
    _out_out_bits_data_T_76
      ? {48'h0, out_prepend_196}
      : out_oindex_1 == 8'h20 | out_oindex_1 == 8'h21
          ? 64'h0
          : out_oindex_1 == 8'h60
              ? 64'h380006F
              : out_oindex_1 == 8'h67
                  ? out_prepend_215
                  : out_oindex_1 == 8'h68
                      ? out_prepend_145
                      : out_oindex_1 == 8'h69
                          ? out_prepend_203
                          : out_oindex_1 == 8'h6A
                              ? out_prepend_110
                              : out_oindex_1 == 8'h6B
                                  ? out_prepend_166
                                  : out_oindex_1 == 8'h6C
                                      ? out_prepend_222
                                      : out_oindex_1 == 8'h6D
                                          ? out_prepend_188
                                          : out_oindex_1 == 8'h6E
                                              ? out_prepend_96
                                              : out_oindex_1 == 8'h6F
                                                  ? out_prepend_173
                                                  : out_oindex_1 == 8'h70
                                                      ? out_prepend_131
                                                      : out_oindex_1 == 8'h80
                                                          ? 64'h380006F00C0006F
                                                          : out_oindex_1 == 8'h81
                                                              ? 64'hFF0000F0440006F
                                                              : out_oindex_1 == 8'h82
                                                                  ? 64'hF14024737B241073
                                                                  : out_oindex_1 == 8'h83
                                                                      ? 64'h4004440310802023
                                                                      : out_oindex_1 == 8'h84
                                                                          ? 64'hFE0408E300347413
                                                                          : out_oindex_1 == 8'h85
                                                                              ? 64'h4086300147413
                                                                              : out_oindex_1 == 8'h86
                                                                                  ? 64'h100022237B202473
                                                                                  : out_oindex_1 == 8'h87
                                                                                      ? 64'hF140247330000067
                                                                                      : out_oindex_1 == 8'h88
                                                                                          ? 64'h7B20247310802423
                                                                                          : out_oindex_1 == 8'h89
                                                                                              ? 64'h100026237B200073
                                                                                              : {32'h0,
                                                                                                 out_oindex_1 == 8'h8A
                                                                                                   ? 32'h100073
                                                                                                   : 32'h0};	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:52:28, :54:{22,28}
  assign out_1_bits_data = out_out_bits_data_out_2 ? out_out_bits_data_out_3 : 64'h0;	// src/main/scala/tilelink/RegisterRouter.scala:82:24, src/main/scala/util/MuxLiteral.scala:52:28
  assign tlNodeIn_d_bits_size = tlNodeIn_d_bits_d_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17
  assign tlNodeIn_d_bits_source = tlNodeIn_d_bits_d_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:771:17
  assign tlNodeIn_d_bits_opcode = {2'h0, out_1_bits_read};	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/RegisterRouter.scala:82:24, :100:19
  wire [1:0]    _hartHalted_T = haltedBitRegs >> selectedHartReg;	// src/main/scala/devices/debug/Debug.scala:854:31, :894:30, :1727:37
  wire          hartHalted = _hartHalted_T[0];	// src/main/scala/devices/debug/Debug.scala:1727:37
  assign abstractCommandBusy = |ctrlStateReg;	// src/main/scala/devices/debug/Debug.scala:1213:39, :1725:27, :1733:42
  wire          errorBusy =
    ABSTRACTCSWrEnMaybe & ~ABSTRACTCSWrEnLegal | autoexecdataWrEnMaybe
    & ~ABSTRACTAUTOWrEnLegal | autoexecprogbufWrEnMaybe & ~ABSTRACTAUTOWrEnLegal
    | COMMANDWrEnMaybe & ~COMMANDWrEnLegal | dmiAbstractDataAccess
    & ~dmiAbstractDataAccessLegal | dmiProgramBufferAccess & ~dmiProgramBufferAccessLegal;	// src/main/scala/devices/debug/Debug.scala:881:47, :885:46, :1181:39, :1183:39, :1188:36, :1233:41, :1234:44, :1236:41, :1256:68, :1257:69, :1274:39, :1275:39, :1741:{42,45,74}, :1742:{42,45,74}, :1743:{44,74}, :1744:{42,45,74}, :1745:{42,45,74}, :1746:{42,45}
  wire          commandWrIsAccessRegister = COMMANDWrData_cmdtype == 8'h0;	// src/main/scala/devices/debug/Debug.scala:1273:39, :1749:60
  wire          commandRegIsAccessRegister = COMMANDReg_cmdtype == 8'h0;	// src/main/scala/devices/debug/Debug.scala:1270:25, :1750:58
  wire          commandWrIsUnsupported = COMMANDWrEn & ~commandWrIsAccessRegister;	// src/main/scala/devices/debug/Debug.scala:1278:40, :1749:60, :1752:{46,49}
  wire          accessRegIsLegalSize =
    accessRegisterCommandReg_size == 3'h2 | accessRegisterCommandReg_size == 3'h3;	// src/main/scala/devices/debug/Debug.scala:1526:44, :1758:{63,72,106}
  wire          accessRegIsGPR =
    (|(accessRegisterCommandReg_regno[15:12])) & accessRegisterCommandReg_regno < 16'h1020
    & accessRegIsLegalSize;	// src/main/scala/devices/debug/Debug.scala:1526:44, :1758:72, :1759:{58,70,104,117}
  wire          _GEN_11 = ~accessRegisterCommandReg_transfer | accessRegIsGPR;	// src/main/scala/devices/debug/Debug.scala:1526:44, :1759:117, :1769:{19,54}
  wire          commandRegIsUnsupported = ~commandRegIsAccessRegister | ~_GEN_11;	// src/main/scala/devices/debug/Debug.scala:1750:58, :1754:43, :1766:39, :1767:115, :1768:33, :1769:{54,73}, :1770:33
  wire          commandRegBadHaltResume =
    commandRegIsAccessRegister & _GEN_11 & ~hartHalted;	// src/main/scala/devices/debug/Debug.scala:1727:37, :1750:58, :1755:43, :1766:39, :1767:115, :1769:{54,73}, :1771:{33,36}
  wire          _regAccessRegisterCommand_T_1 = ABSTRACTCSReg_cmderr == 3'h0;	// src/main/scala/devices/debug/Debug.scala:1176:34, :1775:103
  wire          wrAccessRegisterCommand =
    COMMANDWrEn & commandWrIsAccessRegister & _regAccessRegisterCommand_T_1;	// src/main/scala/devices/debug/Debug.scala:1278:40, :1749:60, :1775:{48,78,103}
  wire          regAccessRegisterCommand =
    autoexec & commandRegIsAccessRegister & _regAccessRegisterCommand_T_1;	// src/main/scala/devices/debug/Debug.scala:1265:48, :1750:58, :1775:103, :1776:{48,78}
  wire          _GEN_12 = wrAccessRegisterCommand | regAccessRegisterCommand;	// src/main/scala/devices/debug/Debug.scala:1775:78, :1776:78, :1783:37
  wire          _GEN_13 = ctrlStateReg == 2'h1;	// src/main/scala/devices/debug/Debug.scala:1725:27, :1790:30
  wire          errorUnsupported =
    (|ctrlStateReg)
      ? _GEN_13 & commandRegIsUnsupported
      : ~_GEN_12 & (commandWrIsUnsupported | autoexec & commandRegIsUnsupported);	// src/main/scala/devices/debug/Debug.scala:1190:36, :1265:48, :1725:27, :1735:44, :1752:46, :1754:43, :1782:47, :1783:{37,66}, :1785:43, :1786:26, :1787:{28,56}, :1790:{30,59}, :1797:38
  wire          errorHaltResume =
    (|ctrlStateReg) & _GEN_13 & ~commandRegIsUnsupported & commandRegBadHaltResume;	// src/main/scala/devices/debug/Debug.scala:1191:36, :1725:27, :1735:44, :1754:43, :1755:43, :1782:47, :1790:{30,59}, :1797:38, :1800:43
  wire          _GEN_14 = commandRegIsUnsupported | commandRegBadHaltResume;	// src/main/scala/devices/debug/Debug.scala:1754:43, :1755:43, :1797:38, :1799:22, :1800:43, :1802:22, :1804:33
  wire          goAbstract = (|ctrlStateReg) & _GEN_13 & ~_GEN_14;	// src/main/scala/devices/debug/Debug.scala:1488:32, :1725:27, :1735:44, :1782:47, :1790:{30,59}, :1797:38, :1799:22, :1800:43, :1802:22, :1804:33
  wire          _GEN_15 = ctrlStateReg == 2'h2;	// src/main/scala/devices/debug/Debug.scala:1725:27, :1811:30
  wire          _GEN_16 = ~(|ctrlStateReg) | _GEN_13;	// src/main/scala/devices/debug/Debug.scala:1189:36, :1725:27, :1735:44, :1782:47, :1790:{30,59}, :1811:51
  wire          errorException = ~_GEN_16 & _GEN_15 & hartExceptionWrEn;	// src/main/scala/devices/debug/Debug.scala:874:36, :1189:36, :1782:47, :1790:59, :1811:{30,51}, :1819:31
  wire          goCustom = ~(_GEN_16 | _GEN_15) & (&ctrlStateReg);	// src/main/scala/devices/debug/Debug.scala:1189:36, :1489:32, :1725:27, :1782:47, :1790:59, :1811:{30,51}, :1824:{30,53}
  wire [1:0]    ctrlStateNxt =
    (|ctrlStateReg)
      ? (_GEN_13
           ? {~_GEN_14, 1'h0}
           : _GEN_15
             & (hartExceptionWrEn | ~goReg & hartHaltedWrEn
                & hartHaltedId == {9'h0, selectedHartReg})
               ? 2'h0
               : ctrlStateReg)
      : _GEN_12 ? 2'h1 : ctrlStateReg;	// src/main/scala/devices/debug/Debug.scala:868:36, :869:36, :874:36, :894:30, :1487:27, :1725:27, :1728:32, :1735:44, :1782:47, :1783:{37,66}, :1784:22, :1790:{30,59}, :1797:38, :1799:22, :1800:43, :1802:22, :1804:33, :1811:{30,51}, :1816:{18,30,48,95,116}, :1817:22, :1819:31, :1821:24, :1824:53
  `ifndef SYNTHESIS	// src/main/scala/devices/debug/Debug.scala:1499:15
    always @(posedge clock) begin	// src/main/scala/devices/debug/Debug.scala:1499:15
      automatic logic _GEN_17;	// src/main/scala/devices/debug/Debug.scala:1790:59
      _GEN_17 = (|ctrlStateReg) & ~_GEN_13;	// src/main/scala/devices/debug/Debug.scala:1725:27, :1735:44, :1790:{30,59}
      if (io_dmactive_0 & ~goAbstract & hartGoingWrEn & ~reset & (|hartGoingId)) begin	// src/main/scala/devices/debug/Debug.scala:870:36, :871:36, :1488:32, :1496:25, :1498:33, :1499:{15,28}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/devices/debug/Debug.scala:1499:15
          $error("Assertion failed: Unexpected 'GOING' hart.\n    at Debug.scala:1499 assert(hartGoingId === 0.U, \"Unexpected 'GOING' hart.\")//Chisel3 #540 %%%%x, expected %%%%x\", hartGoingId, 0.U)\n");	// src/main/scala/devices/debug/Debug.scala:1499:15
        if (`STOP_COND_)	// src/main/scala/devices/debug/Debug.scala:1499:15
          $fatal;	// src/main/scala/devices/debug/Debug.scala:1499:15
      end
      if (_GEN_17 & _GEN_15 & hartExceptionWrEn & ~reset & (|hartExceptionId)) begin	// src/main/scala/devices/debug/Debug.scala:874:36, :875:36, :1499:15, :1790:59, :1811:{30,51}, :1819:31, :1820:{15,32}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/devices/debug/Debug.scala:1820:15
          $error("Assertion failed: Unexpected 'EXCEPTION' hart\n    at Debug.scala:1820 assert(hartExceptionId === 0.U, \"Unexpected 'EXCEPTION' hart\")//Chisel3 #540, %%%%x, expected %%%%x\", hartExceptionId, 0.U)\n");	// src/main/scala/devices/debug/Debug.scala:1820:15
        if (`STOP_COND_)	// src/main/scala/devices/debug/Debug.scala:1820:15
          $fatal;	// src/main/scala/devices/debug/Debug.scala:1820:15
      end
      if (_GEN_17 & ~_GEN_15 & (&ctrlStateReg) & ~reset) begin	// src/main/scala/devices/debug/Debug.scala:1499:15, :1725:27, :1790:59, :1811:{30,51}, :1824:{30,53}, :1825:13
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/devices/debug/Debug.scala:1825:13
          $error("Assertion failed: Should not be in custom state unless we need it.\n    at Debug.scala:1825 assert(needCustom.B, \"Should not be in custom state unless we need it.\")\n");	// src/main/scala/devices/debug/Debug.scala:1825:13
        if (`STOP_COND_)	// src/main/scala/devices/debug/Debug.scala:1825:13
          $fatal;	// src/main/scala/devices/debug/Debug.scala:1825:13
      end
      if (~reset & ~(~io_dmactive_0 | ~hartExceptionWrEn | _GEN_15)) begin	// src/main/scala/devices/debug/Debug.scala:874:36, :899:13, :1499:15, :1811:30, :1838:{12,27,30,49}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/devices/debug/Debug.scala:1838:12
          $error("Assertion failed: Unexpected EXCEPTION write: should only get it in Debug Module EXEC state\n    at Debug.scala:1838 assert ((!io.dmactive || !hartExceptionWrEn || ctrlStateReg === CtrlState(Exec)),\n");	// src/main/scala/devices/debug/Debug.scala:1838:12
        if (`STOP_COND_)	// src/main/scala/devices/debug/Debug.scala:1838:12
          $fatal;	// src/main/scala/devices/debug/Debug.scala:1838:12
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire          hartIsInResetSync_0;	// src/main/scala/devices/debug/Debug.scala:941:33
  wire          hartIsInResetSync_1;	// src/main/scala/devices/debug/Debug.scala:941:33
  always @(posedge clock) begin
    if (io_dmactive_0) begin
      automatic logic [1:0] _resumeReqRegs_T_10;	// src/main/scala/devices/debug/Debug.scala:1313:62
      _resumeReqRegs_T_10 = {hartIsInResetSync_1, hartIsInResetSync_0};	// src/main/scala/devices/debug/Debug.scala:941:33, :1313:62
      if (hartHaltedWrEn)	// src/main/scala/devices/debug/Debug.scala:868:36
        haltedBitRegs <= (haltedBitRegs | hartHaltedIdIndex[1:0]) & ~_resumeReqRegs_T_10;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/devices/debug/Debug.scala:854:31, :1313:62, :1320:{43,64,66}
      else if (hartResumingWrEn)	// src/main/scala/devices/debug/Debug.scala:872:36
        haltedBitRegs <=
          ~(hartResumingIdIndex[1:0]) & haltedBitRegs & ~_resumeReqRegs_T_10;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/devices/debug/Debug.scala:854:31, :1313:62, :1323:{43,45,69,71}
      else	// src/main/scala/devices/debug/Debug.scala:872:36
        haltedBitRegs <= haltedBitRegs & ~_resumeReqRegs_T_10;	// src/main/scala/devices/debug/Debug.scala:854:31, :1313:62, :1326:{42,44}
      if (resumereq)	// src/main/scala/devices/debug/Debug.scala:976:39
        resumeReqRegs <=
          (resumeReqRegs | {hamaskWrSel_1, hamaskWrSel_0}) & ~_resumeReqRegs_T_10;	// src/main/scala/devices/debug/Debug.scala:856:31, :926:31, :1313:62, :1335:{43,57,65,67}
      else if (hartResumingWrEn)	// src/main/scala/devices/debug/Debug.scala:872:36
        resumeReqRegs <=
          ~(hartResumingIdIndex[1:0]) & resumeReqRegs & ~_resumeReqRegs_T_10;	// src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/devices/debug/Debug.scala:856:31, :1313:62, :1331:{43,45,69,71}
      else	// src/main/scala/devices/debug/Debug.scala:872:36
        resumeReqRegs <= resumeReqRegs & ~_resumeReqRegs_T_10;	// src/main/scala/devices/debug/Debug.scala:856:31, :1313:{40,42,62}
      if (io_innerCtrl_valid_0 & io_innerCtrl_bits_ackhavereset_0)	// src/main/scala/devices/debug/Debug.scala:1009:31
        haveResetBitRegs <=
          haveResetBitRegs & ~{hamaskWrSel_1, hamaskWrSel_0}
          | {hartIsInResetSync_1, hartIsInResetSync_0};	// src/main/scala/devices/debug/Debug.scala:858:31, :926:31, :941:33, :1010:{47,50,64,74,94}
      else	// src/main/scala/devices/debug/Debug.scala:1009:31
        haveResetBitRegs <= haveResetBitRegs | {hartIsInResetSync_1, hartIsInResetSync_0};	// src/main/scala/devices/debug/Debug.scala:858:31, :941:33, :1012:{46,66}
      if (errorBusy)	// src/main/scala/devices/debug/Debug.scala:1188:36
        ABSTRACTCSReg_cmderr <= 3'h1;	// src/main/scala/devices/debug/Debug.scala:1176:34
      else if (errorException)	// src/main/scala/devices/debug/Debug.scala:1189:36
        ABSTRACTCSReg_cmderr <= 3'h3;	// src/main/scala/devices/debug/Debug.scala:1176:34
      else if (errorUnsupported)	// src/main/scala/devices/debug/Debug.scala:1190:36
        ABSTRACTCSReg_cmderr <= 3'h2;	// src/main/scala/devices/debug/Debug.scala:1176:34
      else if (errorHaltResume)	// src/main/scala/devices/debug/Debug.scala:1191:36
        ABSTRACTCSReg_cmderr <= 3'h4;	// src/main/scala/devices/debug/Debug.scala:1176:34
      else	// src/main/scala/devices/debug/Debug.scala:1191:36
        ABSTRACTCSReg_cmderr <=
          ({3{~ABSTRACTCSWrEn}} | ~ABSTRACTCSWrData_cmderr) & ABSTRACTCSReg_cmderr;	// src/main/scala/devices/debug/Debug.scala:1176:34, :1177:39, :1184:51, :1206:30, :1207:{32,58}
      if (autoexecprogbufWrEnMaybe & ABSTRACTAUTOWrEnLegal)	// src/main/scala/devices/debug/Debug.scala:1234:44, :1236:41, :1241:38
        ABSTRACTAUTOReg_autoexecprogbuf <= ABSTRACTAUTOWrData_autoexecprogbuf;	// src/main/scala/devices/debug/Debug.scala:1228:36, :1229:41
      if (autoexecdataWrEnMaybe & ABSTRACTAUTOWrEnLegal)	// src/main/scala/devices/debug/Debug.scala:1233:41, :1236:41, :1244:35
        ABSTRACTAUTOReg_autoexecdata <= {10'h0, ABSTRACTAUTOWrData_autoexecdata[1:0]};	// src/main/scala/devices/debug/Debug.scala:1228:36, :1229:41, :1245:73
      if (COMMANDWrEn) begin	// src/main/scala/devices/debug/Debug.scala:1278:40
        COMMANDReg_cmdtype <= COMMANDWrData_cmdtype;	// src/main/scala/devices/debug/Debug.scala:1270:25, :1273:39
        COMMANDReg_control <= COMMANDWrData_control;	// src/main/scala/devices/debug/Debug.scala:1270:25, :1273:39
      end
      if (out_f_woready_156)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_0 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_0 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_0 <= abstractDataNxt_0;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_157)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_1 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_1 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_1 <= abstractDataNxt_1;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_158)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_2 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_2 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_2 <= abstractDataNxt_2;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_159)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_3 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_3 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_3 <= abstractDataNxt_3;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_160)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_4 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_4 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_4 <= abstractDataNxt_4;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_161)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_5 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_5 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_5 <= abstractDataNxt_5;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_162)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_6 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_6 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_6 <= abstractDataNxt_6;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_163)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        abstractDataMem_7 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1293:36, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiAbstractDataWrEnMaybe_7 & dmiAbstractDataAccessLegal)	// src/main/scala/devices/debug/Debug.scala:885:46, :886:44, :1456:60
        abstractDataMem_7 <= abstractDataNxt_7;	// src/main/scala/devices/debug/Debug.scala:1293:36, :1294:41
      if (out_f_woready_172)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_0 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_0 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_0 <= programBufferNxt_0;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_173)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_1 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_1 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_1 <= programBufferNxt_1;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_174)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_2 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_2 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_2 <= programBufferNxt_2;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_175)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_3 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_3 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_3 <= programBufferNxt_3;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_176)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_4 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_4 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_4 <= programBufferNxt_4;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_177)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_5 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_5 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_5 <= programBufferNxt_5;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_178)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_6 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_6 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_6 <= programBufferNxt_6;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_179)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_7 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_7 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_7 <= programBufferNxt_7;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_241)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_8 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_8 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_8 <= programBufferNxt_8;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_242)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_9 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_9 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_9 <= programBufferNxt_9;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_243)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_10 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_10 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_10 <= programBufferNxt_10;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_244)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_11 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_11 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_11 <= programBufferNxt_11;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_245)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_12 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_12 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_12 <= programBufferNxt_12;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_246)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_13 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_13 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_13 <= programBufferNxt_13;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_247)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_14 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_14 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_14 <= programBufferNxt_14;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_248)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_15 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_15 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_15 <= programBufferNxt_15;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_132)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_16 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_16 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_16 <= programBufferNxt_16;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_133)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_17 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_17 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_17 <= programBufferNxt_17;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_134)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_18 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_18 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_18 <= programBufferNxt_18;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_135)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_19 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_19 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_19 <= programBufferNxt_19;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_136)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_20 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_20 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_20 <= programBufferNxt_20;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_137)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_21 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_21 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_21 <= programBufferNxt_21;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_138)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_22 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_22 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_22 <= programBufferNxt_22;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_139)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_23 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_23 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_23 <= programBufferNxt_23;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_196)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_24 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_24 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_24 <= programBufferNxt_24;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_197)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_25 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_25 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_25 <= programBufferNxt_25;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_198)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_26 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_26 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_26 <= programBufferNxt_26;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_199)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_27 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_27 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_27 <= programBufferNxt_27;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_200)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_28 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_28 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_28 <= programBufferNxt_28;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_201)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_29 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_29 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_29 <= programBufferNxt_29;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_202)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_30 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_30 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_30 <= programBufferNxt_30;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_203)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_31 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_31 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_31 <= programBufferNxt_31;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_265)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_32 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_32 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_32 <= programBufferNxt_32;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_266)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_33 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_33 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_33 <= programBufferNxt_33;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_267)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_34 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_34 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_34 <= programBufferNxt_34;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_268)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_35 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_35 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_35 <= programBufferNxt_35;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_269)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_36 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_36 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_36 <= programBufferNxt_36;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_270)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_37 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_37 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_37 <= programBufferNxt_37;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_271)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_38 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_38 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_38 <= programBufferNxt_38;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_272)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_39 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_39 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_39 <= programBufferNxt_39;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_223)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_40 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_40 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_40 <= programBufferNxt_40;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_224)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_41 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_41 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_41 <= programBufferNxt_41;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_225)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_42 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_42 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_42 <= programBufferNxt_42;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_226)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_43 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_43 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_43 <= programBufferNxt_43;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_227)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_44 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_44 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_44 <= programBufferNxt_44;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_228)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_45 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_45 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_45 <= programBufferNxt_45;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_229)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_46 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_46 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_46 <= programBufferNxt_46;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_230)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_47 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_47 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_47 <= programBufferNxt_47;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_116)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_48 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_48 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_48 <= programBufferNxt_48;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_117)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_49 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_49 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_49 <= programBufferNxt_49;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_118)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_50 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_50 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_50 <= programBufferNxt_50;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_119)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_51 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_51 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_51 <= programBufferNxt_51;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_120)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_52 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_52 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_52 <= programBufferNxt_52;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_121)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_53 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_53 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_53 <= programBufferNxt_53;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_122)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_54 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_54 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_54 <= programBufferNxt_54;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_123)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_55 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_55 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_55 <= programBufferNxt_55;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_204)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_56 <= out_front_1_bits_data[7:0];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_56 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_56 <= programBufferNxt_56;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_205)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_57 <= out_front_1_bits_data[15:8];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_57 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_57 <= programBufferNxt_57;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_206)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_58 <= out_front_1_bits_data[23:16];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_58 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_58 <= programBufferNxt_58;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_207)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_59 <= out_front_1_bits_data[31:24];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_59 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_59 <= programBufferNxt_59;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_208)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_60 <= out_front_1_bits_data[39:32];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_60 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_60 <= programBufferNxt_60;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_209)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_61 <= out_front_1_bits_data[47:40];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_61 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_61 <= programBufferNxt_61;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_210)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_62 <= out_front_1_bits_data[55:48];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_62 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_62 <= programBufferNxt_62;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      if (out_f_woready_211)	// src/main/scala/tilelink/RegisterRouter.scala:82:24
        programBufferMem_63 <= out_front_1_bits_data[63:56];	// src/main/scala/devices/debug/Debug.scala:1299:34, src/main/scala/tilelink/RegisterRouter.scala:82:24
      else if (dmiProgramBufferWrEnMaybe_63 & dmiProgramBufferAccessLegal)	// src/main/scala/devices/debug/Debug.scala:881:47, :882:45, :1478:61
        programBufferMem_63 <= programBufferNxt_63;	// src/main/scala/devices/debug/Debug.scala:1299:34, :1300:39
      ctrlStateReg <= ctrlStateNxt;	// src/main/scala/devices/debug/Debug.scala:1725:27, :1728:32
    end
    else begin
      haltedBitRegs <= 2'h0;	// src/main/scala/devices/debug/Debug.scala:854:31
      resumeReqRegs <= 2'h0;	// src/main/scala/devices/debug/Debug.scala:856:31
      haveResetBitRegs <= 2'h0;	// src/main/scala/devices/debug/Debug.scala:858:31
      ABSTRACTCSReg_cmderr <= 3'h0;	// src/main/scala/devices/debug/Debug.scala:1176:34
      ABSTRACTAUTOReg_autoexecprogbuf <= 16'h0;	// src/main/scala/devices/debug/Debug.scala:1228:36
      ABSTRACTAUTOReg_autoexecdata <= 12'h0;	// src/main/scala/devices/debug/Debug.scala:1228:36
      COMMANDReg_cmdtype <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1270:25
      COMMANDReg_control <= 24'h0;	// src/main/scala/devices/debug/Debug.scala:1270:25
      abstractDataMem_0 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_1 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_2 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_3 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_4 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_5 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_6 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      abstractDataMem_7 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1293:36
      programBufferMem_0 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_1 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_2 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_3 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_4 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_5 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_6 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_7 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_8 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_9 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_10 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_11 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_12 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_13 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_14 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_15 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_16 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_17 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_18 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_19 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_20 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_21 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_22 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_23 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_24 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_25 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_26 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_27 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_28 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_29 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_30 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_31 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_32 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_33 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_34 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_35 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_36 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_37 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_38 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_39 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_40 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_41 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_42 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_43 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_44 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_45 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_46 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_47 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_48 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_49 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_50 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_51 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_52 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_53 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_54 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_55 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_56 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_57 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_58 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_59 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_60 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_61 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_62 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      programBufferMem_63 <= 8'h0;	// src/main/scala/devices/debug/Debug.scala:1299:34
      ctrlStateReg <= 2'h0;	// src/main/scala/devices/debug/Debug.scala:1725:27
    end
    selectedHartReg <=
      io_dmactive_0
      & (io_innerCtrl_valid_0 ? io_innerCtrl_bits_hartsel_0[0] : selectedHartReg);	// src/main/scala/devices/debug/Debug.scala:894:30, :899:27, :900:25, :901:37, :902:25
    hamaskReg_0 <=
      io_dmactive_0
      & (io_innerCtrl_valid_0
           ? io_innerCtrl_bits_hasel_0 & io_innerCtrl_bits_hamask_0_0
           : hamaskReg_0);	// src/main/scala/devices/debug/Debug.scala:908:26, :909:47, :910:19, :911:37, :912:{19,25}
    hamaskReg_1 <=
      io_dmactive_0
      & (io_innerCtrl_valid_0
           ? io_innerCtrl_bits_hasel_0 & io_innerCtrl_bits_hamask_1_0
           : hamaskReg_1);	// src/main/scala/devices/debug/Debug.scala:908:26, :909:47, :910:19, :911:37, :912:{19,25}
    goReg <= io_dmactive_0 & (goAbstract | ~hartGoingWrEn & goReg);	// src/main/scala/devices/debug/Debug.scala:870:36, :1487:27, :1488:32, :1493:24, :1494:13, :1496:25, :1497:15, :1498:33, :1500:15
    if (goAbstract) begin	// src/main/scala/devices/debug/Debug.scala:1488:32
      abstractGeneratedMem_0 <=
        accessRegisterCommandReg_transfer
          ? (accessRegisterCommandReg_write
               ? {abstractGeneratedMem_0_hi, abstractGeneratedMem_0_lo}
               : {abstractGeneratedMem_0_hi_1, abstractGeneratedMem_0_lo_1})
          : 32'h13;	// src/main/scala/devices/debug/Debug.scala:1526:44, :1579:35, :1590:12, :1603:12, :1633:39, :1634:14
      abstractGeneratedMem_1 <= accessRegisterCommandReg_postexec ? 32'h13 : 32'h100073;	// src/main/scala/devices/debug/Debug.scala:1526:44, :1579:35, :1637:39
    end
    if (reset) begin
      hrmaskReg_0 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:940:29
      hrmaskReg_1 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:940:29
    end
    else begin
      hrmaskReg_0 <=
        io_dmactive_0
        & (io_innerCtrl_valid_0 ? io_innerCtrl_bits_hrmask_0_0 : hrmaskReg_0);	// src/main/scala/devices/debug/Debug.scala:940:29, :947:45, :948:17, :949:35, :950:17
      hrmaskReg_1 <=
        io_dmactive_0
        & (io_innerCtrl_valid_0 ? io_innerCtrl_bits_hrmask_1_0 : hrmaskReg_1);	// src/main/scala/devices/debug/Debug.scala:940:29, :947:45, :948:17, :949:35, :950:17
    end
  end // always @(posedge)
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      hrDebugIntReg_0 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:954:34
      hrDebugIntReg_1 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:954:34
      hgParticipateHart_0 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:1029:38
      hgParticipateHart_1 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:1029:38
      hgFired_1 <= 1'h0;	// src/main/scala/devices/debug/Debug.scala:1100:38
    end
    else begin
      automatic logic _GEN_18 =
        haltgroupWrEn & DMCS2WrData_hgwrite & ~DMCS2WrData_hgselect;	// src/main/scala/devices/debug/Debug.scala:1019:34, :1022:34, :1037:{31,53,55}
      automatic logic _GEN_19 = DMCS2WrData_haltgroup < 5'h2;	// src/main/scala/devices/debug/Debug.scala:1019:34, :1038:62
      hrDebugIntReg_0 <=
        io_dmactive_0 & hrmaskReg_0
        & (hartIsInResetSync_0 | hrDebugIntReg_0 & ~(haltedBitRegs[0]));	// src/main/scala/devices/debug/Debug.scala:854:31, :940:29, :941:33, :954:34, :955:47, :956:23, :958:23, :960:44, src/main/scala/util/package.scala:66:72, :67:75, :71:37
      hrDebugIntReg_1 <=
        io_dmactive_0 & hrmaskReg_1
        & (hartIsInResetSync_1 | hrDebugIntReg_1 & ~(haltedBitRegs[1]));	// src/main/scala/devices/debug/Debug.scala:854:31, :940:29, :941:33, :954:34, :955:47, :956:23, :958:23, :960:44, src/main/scala/util/package.scala:66:72, :67:75, :71:37
      hgParticipateHart_0 <=
        io_dmactive_0
        & (_GEN_18 & hamaskFull_0 & _GEN_19
             ? DMCS2WrData_haltgroup[0]
             : hgParticipateHart_0);	// src/main/scala/devices/debug/Debug.scala:896:30, :1019:34, :1029:38, :1034:49, :1035:40, :1037:{31,53,77}, :1038:{37,62,81}, :1039:42
      hgParticipateHart_1 <=
        io_dmactive_0
        & (_GEN_18 & hamaskFull_1 & _GEN_19
             ? DMCS2WrData_haltgroup[0]
             : hgParticipateHart_1);	// src/main/scala/devices/debug/Debug.scala:896:30, :1019:34, :1029:38, :1034:49, :1035:40, :1037:{31,53,77}, :1038:{37,62,81}, :1039:42
      hgFired_1 <=
        io_dmactive_0
        & (~hgFired_1 & hgHartFiring_1 | ~(hgFired_1 & hgHartsAllHalted_1) & hgFired_1);	// src/main/scala/devices/debug/Debug.scala:1100:38, :1101:38, :1103:38, :1124:49, :1125:23, :1126:{21,34,75}, :1127:23, :1128:{34,80}, :1129:23
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:23];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h18; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        haltedBitRegs = _RANDOM[5'h0][1:0];	// src/main/scala/devices/debug/Debug.scala:854:31
        resumeReqRegs = _RANDOM[5'h0][3:2];	// src/main/scala/devices/debug/Debug.scala:854:31, :856:31
        haveResetBitRegs = _RANDOM[5'h0][5:4];	// src/main/scala/devices/debug/Debug.scala:854:31, :858:31
        selectedHartReg = _RANDOM[5'h0][6];	// src/main/scala/devices/debug/Debug.scala:854:31, :894:30
        hamaskReg_0 = _RANDOM[5'h0][7];	// src/main/scala/devices/debug/Debug.scala:854:31, :908:26
        hamaskReg_1 = _RANDOM[5'h0][8];	// src/main/scala/devices/debug/Debug.scala:854:31, :908:26
        hrmaskReg_0 = _RANDOM[5'h0][9];	// src/main/scala/devices/debug/Debug.scala:854:31, :940:29
        hrmaskReg_1 = _RANDOM[5'h0][10];	// src/main/scala/devices/debug/Debug.scala:854:31, :940:29
        hrDebugIntReg_0 = _RANDOM[5'h0][11];	// src/main/scala/devices/debug/Debug.scala:854:31, :954:34
        hrDebugIntReg_1 = _RANDOM[5'h0][12];	// src/main/scala/devices/debug/Debug.scala:854:31, :954:34
        hgParticipateHart_0 = _RANDOM[5'h0][13];	// src/main/scala/devices/debug/Debug.scala:854:31, :1029:38
        hgParticipateHart_1 = _RANDOM[5'h0][14];	// src/main/scala/devices/debug/Debug.scala:854:31, :1029:38
        hgFired_1 = _RANDOM[5'h0][16];	// src/main/scala/devices/debug/Debug.scala:854:31, :1100:38
        ABSTRACTCSReg_cmderr = _RANDOM[5'h1][8:6];	// src/main/scala/devices/debug/Debug.scala:1176:34
        ABSTRACTAUTOReg_autoexecprogbuf = {_RANDOM[5'h1][31:17], _RANDOM[5'h2][0]};	// src/main/scala/devices/debug/Debug.scala:1176:34, :1228:36
        ABSTRACTAUTOReg_autoexecdata = _RANDOM[5'h2][16:5];	// src/main/scala/devices/debug/Debug.scala:1228:36
        COMMANDReg_cmdtype = _RANDOM[5'h2][24:17];	// src/main/scala/devices/debug/Debug.scala:1228:36, :1270:25
        COMMANDReg_control = {_RANDOM[5'h2][31:25], _RANDOM[5'h3][16:0]};	// src/main/scala/devices/debug/Debug.scala:1228:36, :1270:25
        abstractDataMem_0 = _RANDOM[5'h3][24:17];	// src/main/scala/devices/debug/Debug.scala:1270:25, :1293:36
        abstractDataMem_1 = {_RANDOM[5'h3][31:25], _RANDOM[5'h4][0]};	// src/main/scala/devices/debug/Debug.scala:1270:25, :1293:36
        abstractDataMem_2 = _RANDOM[5'h4][8:1];	// src/main/scala/devices/debug/Debug.scala:1293:36
        abstractDataMem_3 = _RANDOM[5'h4][16:9];	// src/main/scala/devices/debug/Debug.scala:1293:36
        abstractDataMem_4 = _RANDOM[5'h4][24:17];	// src/main/scala/devices/debug/Debug.scala:1293:36
        abstractDataMem_5 = {_RANDOM[5'h4][31:25], _RANDOM[5'h5][0]};	// src/main/scala/devices/debug/Debug.scala:1293:36
        abstractDataMem_6 = _RANDOM[5'h5][8:1];	// src/main/scala/devices/debug/Debug.scala:1293:36
        abstractDataMem_7 = _RANDOM[5'h5][16:9];	// src/main/scala/devices/debug/Debug.scala:1293:36
        programBufferMem_0 = _RANDOM[5'h5][24:17];	// src/main/scala/devices/debug/Debug.scala:1293:36, :1299:34
        programBufferMem_1 = {_RANDOM[5'h5][31:25], _RANDOM[5'h6][0]};	// src/main/scala/devices/debug/Debug.scala:1293:36, :1299:34
        programBufferMem_2 = _RANDOM[5'h6][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_3 = _RANDOM[5'h6][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_4 = _RANDOM[5'h6][24:17];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_5 = {_RANDOM[5'h6][31:25], _RANDOM[5'h7][0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_6 = _RANDOM[5'h7][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_7 = _RANDOM[5'h7][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_8 = _RANDOM[5'h7][24:17];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_9 = {_RANDOM[5'h7][31:25], _RANDOM[5'h8][0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_10 = _RANDOM[5'h8][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_11 = _RANDOM[5'h8][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_12 = _RANDOM[5'h8][24:17];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_13 = {_RANDOM[5'h8][31:25], _RANDOM[5'h9][0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_14 = _RANDOM[5'h9][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_15 = _RANDOM[5'h9][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_16 = _RANDOM[5'h9][24:17];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_17 = {_RANDOM[5'h9][31:25], _RANDOM[5'hA][0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_18 = _RANDOM[5'hA][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_19 = _RANDOM[5'hA][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_20 = _RANDOM[5'hA][24:17];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_21 = {_RANDOM[5'hA][31:25], _RANDOM[5'hB][0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_22 = _RANDOM[5'hB][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_23 = _RANDOM[5'hB][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_24 = _RANDOM[5'hB][24:17];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_25 = {_RANDOM[5'hB][31:25], _RANDOM[5'hC][0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_26 = _RANDOM[5'hC][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_27 = _RANDOM[5'hC][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_28 = _RANDOM[5'hC][24:17];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_29 = {_RANDOM[5'hC][31:25], _RANDOM[5'hD][0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_30 = _RANDOM[5'hD][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_31 = _RANDOM[5'hD][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_32 = _RANDOM[5'hD][24:17];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_33 = {_RANDOM[5'hD][31:25], _RANDOM[5'hE][0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_34 = _RANDOM[5'hE][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_35 = _RANDOM[5'hE][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_36 = _RANDOM[5'hE][24:17];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_37 = {_RANDOM[5'hE][31:25], _RANDOM[5'hF][0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_38 = _RANDOM[5'hF][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_39 = _RANDOM[5'hF][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_40 = _RANDOM[5'hF][24:17];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_41 = {_RANDOM[5'hF][31:25], _RANDOM[5'h10][0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_42 = _RANDOM[5'h10][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_43 = _RANDOM[5'h10][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_44 = _RANDOM[5'h10][24:17];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_45 = {_RANDOM[5'h10][31:25], _RANDOM[5'h11][0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_46 = _RANDOM[5'h11][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_47 = _RANDOM[5'h11][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_48 = _RANDOM[5'h11][24:17];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_49 = {_RANDOM[5'h11][31:25], _RANDOM[5'h12][0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_50 = _RANDOM[5'h12][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_51 = _RANDOM[5'h12][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_52 = _RANDOM[5'h12][24:17];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_53 = {_RANDOM[5'h12][31:25], _RANDOM[5'h13][0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_54 = _RANDOM[5'h13][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_55 = _RANDOM[5'h13][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_56 = _RANDOM[5'h13][24:17];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_57 = {_RANDOM[5'h13][31:25], _RANDOM[5'h14][0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_58 = _RANDOM[5'h14][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_59 = _RANDOM[5'h14][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_60 = _RANDOM[5'h14][24:17];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_61 = {_RANDOM[5'h14][31:25], _RANDOM[5'h15][0]};	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_62 = _RANDOM[5'h15][8:1];	// src/main/scala/devices/debug/Debug.scala:1299:34
        programBufferMem_63 = _RANDOM[5'h15][16:9];	// src/main/scala/devices/debug/Debug.scala:1299:34
        goReg = _RANDOM[5'h15][17];	// src/main/scala/devices/debug/Debug.scala:1299:34, :1487:27
        abstractGeneratedMem_0 = {_RANDOM[5'h15][31:18], _RANDOM[5'h16][17:0]};	// src/main/scala/devices/debug/Debug.scala:1299:34, :1579:35
        abstractGeneratedMem_1 = {_RANDOM[5'h16][31:18], _RANDOM[5'h17][17:0]};	// src/main/scala/devices/debug/Debug.scala:1579:35
        ctrlStateReg = _RANDOM[5'h17][19:18];	// src/main/scala/devices/debug/Debug.scala:1579:35, :1725:27
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        hrDebugIntReg_0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:954:34
        hrDebugIntReg_1 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:954:34
        hgParticipateHart_0 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1029:38
        hgParticipateHart_1 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1029:38
        hgFired_1 = 1'h0;	// src/main/scala/devices/debug/Debug.scala:1100:38
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor_43 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (dmiNodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (dmiNodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (dmiNodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (dmiNodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (dmiNodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (dmiNodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (dmiNodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (dmiNodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (dmiNodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (dmiNodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (dmiNodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (dmiNodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (dmiNodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (dmiNodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (dmiNodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (dmiNodeIn_d_bits_data)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  TLMonitor_44 monitor_1 (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (tlNodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (tlNodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (tlNodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (tlNodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (tlNodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (tlNodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (tlNodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (tlNodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (tlNodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (tlNodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (tlNodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (tlNodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (tlNodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (tlNodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (tlNodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (tlNodeIn_d_bits_data)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );	// src/main/scala/tilelink/Nodes.scala:24:25
  AsyncResetSynchronizerShiftReg_w1_d3_i0 hartIsInResetSync_0_debug_hartReset_0 (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (reset),
    .io_d  (io_hartIsInReset_0_0),
    .io_q  (hartIsInResetSync_0)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  AsyncResetSynchronizerShiftReg_w1_d3_i0 hartIsInResetSync_1_debug_hartReset_1 (	// src/main/scala/util/ShiftReg.scala:45:23
    .clock (clock),
    .reset (reset),
    .io_d  (io_hartIsInReset_1_0),
    .io_q  (hartIsInResetSync_1)
  );	// src/main/scala/util/ShiftReg.scala:45:23
  assign auto_tl_in_a_ready = auto_tl_in_a_ready_0;
  assign auto_tl_in_d_valid = auto_tl_in_d_valid_0;
  assign auto_tl_in_d_bits_opcode = auto_tl_in_d_bits_opcode_0;
  assign auto_tl_in_d_bits_size = auto_tl_in_d_bits_size_0;
  assign auto_tl_in_d_bits_source = auto_tl_in_d_bits_source_0;
  assign auto_tl_in_d_bits_data = auto_tl_in_d_bits_data_0;
  assign auto_dmi_in_a_ready = auto_dmi_in_a_ready_0;
  assign auto_dmi_in_d_valid = auto_dmi_in_d_valid_0;
  assign auto_dmi_in_d_bits_opcode = auto_dmi_in_d_bits_opcode_0;
  assign auto_dmi_in_d_bits_size = auto_dmi_in_d_bits_size_0;
  assign auto_dmi_in_d_bits_source = auto_dmi_in_d_bits_source_0;
  assign auto_dmi_in_d_bits_data = auto_dmi_in_d_bits_data_0;
  assign io_hgDebugInt_0 = io_hgDebugInt_0_0;
  assign io_hgDebugInt_1 = io_hgDebugInt_1_0;
endmodule

