/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* SW1 */
#define SW1__0__INTTYPE CYREG_PICU1_INTTYPE2
#define SW1__0__MASK 0x04u
#define SW1__0__PC CYREG_PRT1_PC2
#define SW1__0__PORT 1u
#define SW1__0__SHIFT 2u
#define SW1__AG CYREG_PRT1_AG
#define SW1__AMUX CYREG_PRT1_AMUX
#define SW1__BIE CYREG_PRT1_BIE
#define SW1__BIT_MASK CYREG_PRT1_BIT_MASK
#define SW1__BYP CYREG_PRT1_BYP
#define SW1__CTL CYREG_PRT1_CTL
#define SW1__DM0 CYREG_PRT1_DM0
#define SW1__DM1 CYREG_PRT1_DM1
#define SW1__DM2 CYREG_PRT1_DM2
#define SW1__DR CYREG_PRT1_DR
#define SW1__INP_DIS CYREG_PRT1_INP_DIS
#define SW1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define SW1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SW1__LCD_EN CYREG_PRT1_LCD_EN
#define SW1__MASK 0x04u
#define SW1__PORT 1u
#define SW1__PRT CYREG_PRT1_PRT
#define SW1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SW1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SW1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SW1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SW1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SW1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SW1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SW1__PS CYREG_PRT1_PS
#define SW1__SHIFT 2u
#define SW1__SLW CYREG_PRT1_SLW

/* SF2F */
#define SF2F__0__INTTYPE CYREG_PICU12_INTTYPE7
#define SF2F__0__MASK 0x80u
#define SF2F__0__PC CYREG_PRT12_PC7
#define SF2F__0__PORT 12u
#define SF2F__0__SHIFT 7u
#define SF2F__AG CYREG_PRT12_AG
#define SF2F__BIE CYREG_PRT12_BIE
#define SF2F__BIT_MASK CYREG_PRT12_BIT_MASK
#define SF2F__BYP CYREG_PRT12_BYP
#define SF2F__DM0 CYREG_PRT12_DM0
#define SF2F__DM1 CYREG_PRT12_DM1
#define SF2F__DM2 CYREG_PRT12_DM2
#define SF2F__DR CYREG_PRT12_DR
#define SF2F__INP_DIS CYREG_PRT12_INP_DIS
#define SF2F__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SF2F__MASK 0x80u
#define SF2F__PORT 12u
#define SF2F__PRT CYREG_PRT12_PRT
#define SF2F__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SF2F__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SF2F__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SF2F__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SF2F__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SF2F__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SF2F__PS CYREG_PRT12_PS
#define SF2F__SHIFT 7u
#define SF2F__SIO_CFG CYREG_PRT12_SIO_CFG
#define SF2F__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SF2F__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SF2F__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SF2F__SLW CYREG_PRT12_SLW

/* CR_DE */
#define CR_DE__0__INTTYPE CYREG_PICU3_INTTYPE5
#define CR_DE__0__MASK 0x20u
#define CR_DE__0__PC CYREG_PRT3_PC5
#define CR_DE__0__PORT 3u
#define CR_DE__0__SHIFT 5u
#define CR_DE__AG CYREG_PRT3_AG
#define CR_DE__AMUX CYREG_PRT3_AMUX
#define CR_DE__BIE CYREG_PRT3_BIE
#define CR_DE__BIT_MASK CYREG_PRT3_BIT_MASK
#define CR_DE__BYP CYREG_PRT3_BYP
#define CR_DE__CTL CYREG_PRT3_CTL
#define CR_DE__DM0 CYREG_PRT3_DM0
#define CR_DE__DM1 CYREG_PRT3_DM1
#define CR_DE__DM2 CYREG_PRT3_DM2
#define CR_DE__DR CYREG_PRT3_DR
#define CR_DE__INP_DIS CYREG_PRT3_INP_DIS
#define CR_DE__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CR_DE__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CR_DE__LCD_EN CYREG_PRT3_LCD_EN
#define CR_DE__MASK 0x20u
#define CR_DE__PORT 3u
#define CR_DE__PRT CYREG_PRT3_PRT
#define CR_DE__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CR_DE__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CR_DE__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CR_DE__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CR_DE__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CR_DE__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CR_DE__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CR_DE__PS CYREG_PRT3_PS
#define CR_DE__SHIFT 5u
#define CR_DE__SLW CYREG_PRT3_SLW

/* CR_Rx */
#define CR_Rx__0__INTTYPE CYREG_PICU3_INTTYPE3
#define CR_Rx__0__MASK 0x08u
#define CR_Rx__0__PC CYREG_PRT3_PC3
#define CR_Rx__0__PORT 3u
#define CR_Rx__0__SHIFT 3u
#define CR_Rx__AG CYREG_PRT3_AG
#define CR_Rx__AMUX CYREG_PRT3_AMUX
#define CR_Rx__BIE CYREG_PRT3_BIE
#define CR_Rx__BIT_MASK CYREG_PRT3_BIT_MASK
#define CR_Rx__BYP CYREG_PRT3_BYP
#define CR_Rx__CTL CYREG_PRT3_CTL
#define CR_Rx__DM0 CYREG_PRT3_DM0
#define CR_Rx__DM1 CYREG_PRT3_DM1
#define CR_Rx__DM2 CYREG_PRT3_DM2
#define CR_Rx__DR CYREG_PRT3_DR
#define CR_Rx__INP_DIS CYREG_PRT3_INP_DIS
#define CR_Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CR_Rx__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CR_Rx__LCD_EN CYREG_PRT3_LCD_EN
#define CR_Rx__MASK 0x08u
#define CR_Rx__PORT 3u
#define CR_Rx__PRT CYREG_PRT3_PRT
#define CR_Rx__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CR_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CR_Rx__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CR_Rx__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CR_Rx__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CR_Rx__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CR_Rx__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CR_Rx__PS CYREG_PRT3_PS
#define CR_Rx__SHIFT 3u
#define CR_Rx__SLW CYREG_PRT3_SLW

/* CR_Tx */
#define CR_Tx__0__INTTYPE CYREG_PICU3_INTTYPE1
#define CR_Tx__0__MASK 0x02u
#define CR_Tx__0__PC CYREG_PRT3_PC1
#define CR_Tx__0__PORT 3u
#define CR_Tx__0__SHIFT 1u
#define CR_Tx__AG CYREG_PRT3_AG
#define CR_Tx__AMUX CYREG_PRT3_AMUX
#define CR_Tx__BIE CYREG_PRT3_BIE
#define CR_Tx__BIT_MASK CYREG_PRT3_BIT_MASK
#define CR_Tx__BYP CYREG_PRT3_BYP
#define CR_Tx__CTL CYREG_PRT3_CTL
#define CR_Tx__DM0 CYREG_PRT3_DM0
#define CR_Tx__DM1 CYREG_PRT3_DM1
#define CR_Tx__DM2 CYREG_PRT3_DM2
#define CR_Tx__DR CYREG_PRT3_DR
#define CR_Tx__INP_DIS CYREG_PRT3_INP_DIS
#define CR_Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CR_Tx__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CR_Tx__LCD_EN CYREG_PRT3_LCD_EN
#define CR_Tx__MASK 0x02u
#define CR_Tx__PORT 3u
#define CR_Tx__PRT CYREG_PRT3_PRT
#define CR_Tx__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CR_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CR_Tx__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CR_Tx__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CR_Tx__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CR_Tx__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CR_Tx__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CR_Tx__PS CYREG_PRT3_PS
#define CR_Tx__SHIFT 1u
#define CR_Tx__SLW CYREG_PRT3_SLW

/* PS_D0 */
#define PS_D0__0__INTTYPE CYREG_PICU0_INTTYPE0
#define PS_D0__0__MASK 0x01u
#define PS_D0__0__PC CYREG_PRT0_PC0
#define PS_D0__0__PORT 0u
#define PS_D0__0__SHIFT 0u
#define PS_D0__AG CYREG_PRT0_AG
#define PS_D0__AMUX CYREG_PRT0_AMUX
#define PS_D0__BIE CYREG_PRT0_BIE
#define PS_D0__BIT_MASK CYREG_PRT0_BIT_MASK
#define PS_D0__BYP CYREG_PRT0_BYP
#define PS_D0__CTL CYREG_PRT0_CTL
#define PS_D0__DM0 CYREG_PRT0_DM0
#define PS_D0__DM1 CYREG_PRT0_DM1
#define PS_D0__DM2 CYREG_PRT0_DM2
#define PS_D0__DR CYREG_PRT0_DR
#define PS_D0__INP_DIS CYREG_PRT0_INP_DIS
#define PS_D0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PS_D0__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PS_D0__LCD_EN CYREG_PRT0_LCD_EN
#define PS_D0__MASK 0x01u
#define PS_D0__PORT 0u
#define PS_D0__PRT CYREG_PRT0_PRT
#define PS_D0__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PS_D0__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PS_D0__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PS_D0__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PS_D0__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PS_D0__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PS_D0__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PS_D0__PS CYREG_PRT0_PS
#define PS_D0__SHIFT 0u
#define PS_D0__SLW CYREG_PRT0_SLW

/* PS_D1 */
#define PS_D1__0__INTTYPE CYREG_PICU0_INTTYPE1
#define PS_D1__0__MASK 0x02u
#define PS_D1__0__PC CYREG_PRT0_PC1
#define PS_D1__0__PORT 0u
#define PS_D1__0__SHIFT 1u
#define PS_D1__AG CYREG_PRT0_AG
#define PS_D1__AMUX CYREG_PRT0_AMUX
#define PS_D1__BIE CYREG_PRT0_BIE
#define PS_D1__BIT_MASK CYREG_PRT0_BIT_MASK
#define PS_D1__BYP CYREG_PRT0_BYP
#define PS_D1__CTL CYREG_PRT0_CTL
#define PS_D1__DM0 CYREG_PRT0_DM0
#define PS_D1__DM1 CYREG_PRT0_DM1
#define PS_D1__DM2 CYREG_PRT0_DM2
#define PS_D1__DR CYREG_PRT0_DR
#define PS_D1__INP_DIS CYREG_PRT0_INP_DIS
#define PS_D1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define PS_D1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define PS_D1__LCD_EN CYREG_PRT0_LCD_EN
#define PS_D1__MASK 0x02u
#define PS_D1__PORT 0u
#define PS_D1__PRT CYREG_PRT0_PRT
#define PS_D1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define PS_D1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define PS_D1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define PS_D1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define PS_D1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define PS_D1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define PS_D1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define PS_D1__PS CYREG_PRT0_PS
#define PS_D1__SHIFT 1u
#define PS_D1__SLW CYREG_PRT0_SLW

/* TX_EN */
#define TX_EN__0__INTTYPE CYREG_PICU3_INTTYPE2
#define TX_EN__0__MASK 0x04u
#define TX_EN__0__PC CYREG_PRT3_PC2
#define TX_EN__0__PORT 3u
#define TX_EN__0__SHIFT 2u
#define TX_EN__AG CYREG_PRT3_AG
#define TX_EN__AMUX CYREG_PRT3_AMUX
#define TX_EN__BIE CYREG_PRT3_BIE
#define TX_EN__BIT_MASK CYREG_PRT3_BIT_MASK
#define TX_EN__BYP CYREG_PRT3_BYP
#define TX_EN__CTL CYREG_PRT3_CTL
#define TX_EN__DM0 CYREG_PRT3_DM0
#define TX_EN__DM1 CYREG_PRT3_DM1
#define TX_EN__DM2 CYREG_PRT3_DM2
#define TX_EN__DR CYREG_PRT3_DR
#define TX_EN__INP_DIS CYREG_PRT3_INP_DIS
#define TX_EN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define TX_EN__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define TX_EN__LCD_EN CYREG_PRT3_LCD_EN
#define TX_EN__MASK 0x04u
#define TX_EN__PORT 3u
#define TX_EN__PRT CYREG_PRT3_PRT
#define TX_EN__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define TX_EN__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define TX_EN__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define TX_EN__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define TX_EN__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define TX_EN__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define TX_EN__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define TX_EN__PS CYREG_PRT3_PS
#define TX_EN__SHIFT 2u
#define TX_EN__SLW CYREG_PRT3_SLW

/* ACS_Rx */
#define ACS_Rx__0__INTTYPE CYREG_PICU3_INTTYPE0
#define ACS_Rx__0__MASK 0x01u
#define ACS_Rx__0__PC CYREG_PRT3_PC0
#define ACS_Rx__0__PORT 3u
#define ACS_Rx__0__SHIFT 0u
#define ACS_Rx__AG CYREG_PRT3_AG
#define ACS_Rx__AMUX CYREG_PRT3_AMUX
#define ACS_Rx__BIE CYREG_PRT3_BIE
#define ACS_Rx__BIT_MASK CYREG_PRT3_BIT_MASK
#define ACS_Rx__BYP CYREG_PRT3_BYP
#define ACS_Rx__CTL CYREG_PRT3_CTL
#define ACS_Rx__DM0 CYREG_PRT3_DM0
#define ACS_Rx__DM1 CYREG_PRT3_DM1
#define ACS_Rx__DM2 CYREG_PRT3_DM2
#define ACS_Rx__DR CYREG_PRT3_DR
#define ACS_Rx__INP_DIS CYREG_PRT3_INP_DIS
#define ACS_Rx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ACS_Rx__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ACS_Rx__LCD_EN CYREG_PRT3_LCD_EN
#define ACS_Rx__MASK 0x01u
#define ACS_Rx__PORT 3u
#define ACS_Rx__PRT CYREG_PRT3_PRT
#define ACS_Rx__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ACS_Rx__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ACS_Rx__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ACS_Rx__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ACS_Rx__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ACS_Rx__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ACS_Rx__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ACS_Rx__PS CYREG_PRT3_PS
#define ACS_Rx__SHIFT 0u
#define ACS_Rx__SLW CYREG_PRT3_SLW

/* ACS_Tx */
#define ACS_Tx__0__INTTYPE CYREG_PICU3_INTTYPE4
#define ACS_Tx__0__MASK 0x10u
#define ACS_Tx__0__PC CYREG_PRT3_PC4
#define ACS_Tx__0__PORT 3u
#define ACS_Tx__0__SHIFT 4u
#define ACS_Tx__AG CYREG_PRT3_AG
#define ACS_Tx__AMUX CYREG_PRT3_AMUX
#define ACS_Tx__BIE CYREG_PRT3_BIE
#define ACS_Tx__BIT_MASK CYREG_PRT3_BIT_MASK
#define ACS_Tx__BYP CYREG_PRT3_BYP
#define ACS_Tx__CTL CYREG_PRT3_CTL
#define ACS_Tx__DM0 CYREG_PRT3_DM0
#define ACS_Tx__DM1 CYREG_PRT3_DM1
#define ACS_Tx__DM2 CYREG_PRT3_DM2
#define ACS_Tx__DR CYREG_PRT3_DR
#define ACS_Tx__INP_DIS CYREG_PRT3_INP_DIS
#define ACS_Tx__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define ACS_Tx__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define ACS_Tx__LCD_EN CYREG_PRT3_LCD_EN
#define ACS_Tx__MASK 0x10u
#define ACS_Tx__PORT 3u
#define ACS_Tx__PRT CYREG_PRT3_PRT
#define ACS_Tx__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define ACS_Tx__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define ACS_Tx__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define ACS_Tx__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define ACS_Tx__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define ACS_Tx__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define ACS_Tx__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define ACS_Tx__PS CYREG_PRT3_PS
#define ACS_Tx__SHIFT 4u
#define ACS_Tx__SLW CYREG_PRT3_SLW

/* EZI2Cs */
#define EZI2Cs_I2C_Prim__ADR CYREG_I2C_ADR
#define EZI2Cs_I2C_Prim__CFG CYREG_I2C_CFG
#define EZI2Cs_I2C_Prim__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define EZI2Cs_I2C_Prim__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define EZI2Cs_I2C_Prim__CSR CYREG_I2C_CSR
#define EZI2Cs_I2C_Prim__D CYREG_I2C_D
#define EZI2Cs_I2C_Prim__MCSR CYREG_I2C_MCSR
#define EZI2Cs_I2C_Prim__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define EZI2Cs_I2C_Prim__PM_ACT_MSK 0x04u
#define EZI2Cs_I2C_Prim__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define EZI2Cs_I2C_Prim__PM_STBY_MSK 0x04u
#define EZI2Cs_I2C_Prim__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define EZI2Cs_I2C_Prim__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define EZI2Cs_I2C_Prim__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define EZI2Cs_I2C_Prim__TMOUT_SR CYREG_I2C_TMOUT_SR
#define EZI2Cs_I2C_Prim__XCFG CYREG_I2C_XCFG
#define EZI2Cs_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define EZI2Cs_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define EZI2Cs_isr__INTC_MASK 0x8000u
#define EZI2Cs_isr__INTC_NUMBER 15u
#define EZI2Cs_isr__INTC_PRIOR_NUM 7u
#define EZI2Cs_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define EZI2Cs_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define EZI2Cs_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* REED_1 */
#define REED_1__0__INTTYPE CYREG_PICU1_INTTYPE4
#define REED_1__0__MASK 0x10u
#define REED_1__0__PC CYREG_PRT1_PC4
#define REED_1__0__PORT 1u
#define REED_1__0__SHIFT 4u
#define REED_1__AG CYREG_PRT1_AG
#define REED_1__AMUX CYREG_PRT1_AMUX
#define REED_1__BIE CYREG_PRT1_BIE
#define REED_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define REED_1__BYP CYREG_PRT1_BYP
#define REED_1__CTL CYREG_PRT1_CTL
#define REED_1__DM0 CYREG_PRT1_DM0
#define REED_1__DM1 CYREG_PRT1_DM1
#define REED_1__DM2 CYREG_PRT1_DM2
#define REED_1__DR CYREG_PRT1_DR
#define REED_1__INP_DIS CYREG_PRT1_INP_DIS
#define REED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define REED_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define REED_1__LCD_EN CYREG_PRT1_LCD_EN
#define REED_1__MASK 0x10u
#define REED_1__PORT 1u
#define REED_1__PRT CYREG_PRT1_PRT
#define REED_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define REED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define REED_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define REED_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define REED_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define REED_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define REED_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define REED_1__PS CYREG_PRT1_PS
#define REED_1__SHIFT 4u
#define REED_1__SLW CYREG_PRT1_SLW

/* REED_2 */
#define REED_2__0__INTTYPE CYREG_PICU1_INTTYPE3
#define REED_2__0__MASK 0x08u
#define REED_2__0__PC CYREG_PRT1_PC3
#define REED_2__0__PORT 1u
#define REED_2__0__SHIFT 3u
#define REED_2__AG CYREG_PRT1_AG
#define REED_2__AMUX CYREG_PRT1_AMUX
#define REED_2__BIE CYREG_PRT1_BIE
#define REED_2__BIT_MASK CYREG_PRT1_BIT_MASK
#define REED_2__BYP CYREG_PRT1_BYP
#define REED_2__CTL CYREG_PRT1_CTL
#define REED_2__DM0 CYREG_PRT1_DM0
#define REED_2__DM1 CYREG_PRT1_DM1
#define REED_2__DM2 CYREG_PRT1_DM2
#define REED_2__DR CYREG_PRT1_DR
#define REED_2__INP_DIS CYREG_PRT1_INP_DIS
#define REED_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define REED_2__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define REED_2__LCD_EN CYREG_PRT1_LCD_EN
#define REED_2__MASK 0x08u
#define REED_2__PORT 1u
#define REED_2__PRT CYREG_PRT1_PRT
#define REED_2__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define REED_2__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define REED_2__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define REED_2__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define REED_2__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define REED_2__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define REED_2__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define REED_2__PS CYREG_PRT1_PS
#define REED_2__SHIFT 3u
#define REED_2__SLW CYREG_PRT1_SLW

/* SW_Rst */
#define SW_Rst__0__INTTYPE CYREG_PICU2_INTTYPE5
#define SW_Rst__0__MASK 0x20u
#define SW_Rst__0__PC CYREG_PRT2_PC5
#define SW_Rst__0__PORT 2u
#define SW_Rst__0__SHIFT 5u
#define SW_Rst__AG CYREG_PRT2_AG
#define SW_Rst__AMUX CYREG_PRT2_AMUX
#define SW_Rst__BIE CYREG_PRT2_BIE
#define SW_Rst__BIT_MASK CYREG_PRT2_BIT_MASK
#define SW_Rst__BYP CYREG_PRT2_BYP
#define SW_Rst__CTL CYREG_PRT2_CTL
#define SW_Rst__DM0 CYREG_PRT2_DM0
#define SW_Rst__DM1 CYREG_PRT2_DM1
#define SW_Rst__DM2 CYREG_PRT2_DM2
#define SW_Rst__DR CYREG_PRT2_DR
#define SW_Rst__INP_DIS CYREG_PRT2_INP_DIS
#define SW_Rst__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SW_Rst__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SW_Rst__LCD_EN CYREG_PRT2_LCD_EN
#define SW_Rst__MASK 0x20u
#define SW_Rst__PORT 2u
#define SW_Rst__PRT CYREG_PRT2_PRT
#define SW_Rst__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SW_Rst__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SW_Rst__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SW_Rst__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SW_Rst__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SW_Rst__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SW_Rst__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SW_Rst__PS CYREG_PRT2_PS
#define SW_Rst__SHIFT 5u
#define SW_Rst__SLW CYREG_PRT2_SLW

/* UART_1 */
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__2__MASK 0x04u
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__2__POS 2
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__3__MASK 0x08u
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__3__POS 3
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__4__MASK 0x10u
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__4__POS 4
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB11_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB11_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK 0x1Cu
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_1_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB11_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB01_02_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB01_02_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB01_02_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB01_02_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB01_02_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB01_02_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB01_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB01_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB01_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB01_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB01_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB01_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB01_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB01_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB01_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB05_06_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB05_06_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB05_06_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB05_06_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB05_06_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB05_06_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB05_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB05_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB05_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB05_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB05_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB05_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB05_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB05_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB05_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_1_BUART_sRX_RxSts__2__MASK 0x04u
#define UART_1_BUART_sRX_RxSts__2__POS 2
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x3Cu
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB05_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB05_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB14_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB14_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB14_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB14_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB14_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB14_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB14_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB14_ST

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG6_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG6_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG6_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x06u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x40u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x40u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x00u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x01u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x01u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x05u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x20u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x20u

/* Clock_5 */
#define Clock_5__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clock_5__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clock_5__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clock_5__CFG2_SRC_SEL_MASK 0x07u
#define Clock_5__INDEX 0x04u
#define Clock_5__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_5__PM_ACT_MSK 0x10u
#define Clock_5__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_5__PM_STBY_MSK 0x10u

/* Clock_6 */
#define Clock_6__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define Clock_6__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define Clock_6__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define Clock_6__CFG2_SRC_SEL_MASK 0x07u
#define Clock_6__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define Clock_6__CFG3_PHASE_DLY_MASK 0x0Fu
#define Clock_6__INDEX 0x00u
#define Clock_6__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define Clock_6__PM_ACT_MSK 0x01u
#define Clock_6__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define Clock_6__PM_STBY_MSK 0x01u

/* FltrReg */
#define FltrReg_sts_sts_reg__0__MASK 0x01u
#define FltrReg_sts_sts_reg__0__POS 0
#define FltrReg_sts_sts_reg__1__MASK 0x02u
#define FltrReg_sts_sts_reg__1__POS 1
#define FltrReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define FltrReg_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define FltrReg_sts_sts_reg__MASK 0x03u
#define FltrReg_sts_sts_reg__MASK_REG CYREG_B1_UDB08_MSK
#define FltrReg_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define FltrReg_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define FltrReg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define FltrReg_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define FltrReg_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define FltrReg_sts_sts_reg__STATUS_REG CYREG_B1_UDB08_ST

/* LEDG_IN */
#define LEDG_IN__0__INTTYPE CYREG_PICU0_INTTYPE6
#define LEDG_IN__0__MASK 0x40u
#define LEDG_IN__0__PC CYREG_PRT0_PC6
#define LEDG_IN__0__PORT 0u
#define LEDG_IN__0__SHIFT 6u
#define LEDG_IN__AG CYREG_PRT0_AG
#define LEDG_IN__AMUX CYREG_PRT0_AMUX
#define LEDG_IN__BIE CYREG_PRT0_BIE
#define LEDG_IN__BIT_MASK CYREG_PRT0_BIT_MASK
#define LEDG_IN__BYP CYREG_PRT0_BYP
#define LEDG_IN__CTL CYREG_PRT0_CTL
#define LEDG_IN__DM0 CYREG_PRT0_DM0
#define LEDG_IN__DM1 CYREG_PRT0_DM1
#define LEDG_IN__DM2 CYREG_PRT0_DM2
#define LEDG_IN__DR CYREG_PRT0_DR
#define LEDG_IN__INP_DIS CYREG_PRT0_INP_DIS
#define LEDG_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LEDG_IN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LEDG_IN__LCD_EN CYREG_PRT0_LCD_EN
#define LEDG_IN__MASK 0x40u
#define LEDG_IN__PORT 0u
#define LEDG_IN__PRT CYREG_PRT0_PRT
#define LEDG_IN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LEDG_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LEDG_IN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LEDG_IN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LEDG_IN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LEDG_IN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LEDG_IN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LEDG_IN__PS CYREG_PRT0_PS
#define LEDG_IN__SHIFT 6u
#define LEDG_IN__SLW CYREG_PRT0_SLW

/* LEDR_IN */
#define LEDR_IN__0__INTTYPE CYREG_PICU15_INTTYPE4
#define LEDR_IN__0__MASK 0x10u
#define LEDR_IN__0__PC CYREG_IO_PC_PRT15_PC4
#define LEDR_IN__0__PORT 15u
#define LEDR_IN__0__SHIFT 4u
#define LEDR_IN__AG CYREG_PRT15_AG
#define LEDR_IN__AMUX CYREG_PRT15_AMUX
#define LEDR_IN__BIE CYREG_PRT15_BIE
#define LEDR_IN__BIT_MASK CYREG_PRT15_BIT_MASK
#define LEDR_IN__BYP CYREG_PRT15_BYP
#define LEDR_IN__CTL CYREG_PRT15_CTL
#define LEDR_IN__DM0 CYREG_PRT15_DM0
#define LEDR_IN__DM1 CYREG_PRT15_DM1
#define LEDR_IN__DM2 CYREG_PRT15_DM2
#define LEDR_IN__DR CYREG_PRT15_DR
#define LEDR_IN__INP_DIS CYREG_PRT15_INP_DIS
#define LEDR_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LEDR_IN__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LEDR_IN__LCD_EN CYREG_PRT15_LCD_EN
#define LEDR_IN__MASK 0x10u
#define LEDR_IN__PORT 15u
#define LEDR_IN__PRT CYREG_PRT15_PRT
#define LEDR_IN__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LEDR_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LEDR_IN__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LEDR_IN__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LEDR_IN__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LEDR_IN__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LEDR_IN__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LEDR_IN__PS CYREG_PRT15_PS
#define LEDR_IN__SHIFT 4u
#define LEDR_IN__SLW CYREG_PRT15_SLW

/* LED_GRN */
#define LED_GRN__0__INTTYPE CYREG_PICU1_INTTYPE6
#define LED_GRN__0__MASK 0x40u
#define LED_GRN__0__PC CYREG_PRT1_PC6
#define LED_GRN__0__PORT 1u
#define LED_GRN__0__SHIFT 6u
#define LED_GRN__AG CYREG_PRT1_AG
#define LED_GRN__AMUX CYREG_PRT1_AMUX
#define LED_GRN__BIE CYREG_PRT1_BIE
#define LED_GRN__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED_GRN__BYP CYREG_PRT1_BYP
#define LED_GRN__CTL CYREG_PRT1_CTL
#define LED_GRN__DM0 CYREG_PRT1_DM0
#define LED_GRN__DM1 CYREG_PRT1_DM1
#define LED_GRN__DM2 CYREG_PRT1_DM2
#define LED_GRN__DR CYREG_PRT1_DR
#define LED_GRN__INP_DIS CYREG_PRT1_INP_DIS
#define LED_GRN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED_GRN__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED_GRN__LCD_EN CYREG_PRT1_LCD_EN
#define LED_GRN__MASK 0x40u
#define LED_GRN__PORT 1u
#define LED_GRN__PRT CYREG_PRT1_PRT
#define LED_GRN__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED_GRN__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED_GRN__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED_GRN__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED_GRN__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED_GRN__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED_GRN__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED_GRN__PS CYREG_PRT1_PS
#define LED_GRN__SHIFT 6u
#define LED_GRN__SLW CYREG_PRT1_SLW

/* LED_RED */
#define LED_RED__0__INTTYPE CYREG_PICU2_INTTYPE4
#define LED_RED__0__MASK 0x10u
#define LED_RED__0__PC CYREG_PRT2_PC4
#define LED_RED__0__PORT 2u
#define LED_RED__0__SHIFT 4u
#define LED_RED__AG CYREG_PRT2_AG
#define LED_RED__AMUX CYREG_PRT2_AMUX
#define LED_RED__BIE CYREG_PRT2_BIE
#define LED_RED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_RED__BYP CYREG_PRT2_BYP
#define LED_RED__CTL CYREG_PRT2_CTL
#define LED_RED__DM0 CYREG_PRT2_DM0
#define LED_RED__DM1 CYREG_PRT2_DM1
#define LED_RED__DM2 CYREG_PRT2_DM2
#define LED_RED__DR CYREG_PRT2_DR
#define LED_RED__INP_DIS CYREG_PRT2_INP_DIS
#define LED_RED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_RED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_RED__LCD_EN CYREG_PRT2_LCD_EN
#define LED_RED__MASK 0x10u
#define LED_RED__PORT 2u
#define LED_RED__PRT CYREG_PRT2_PRT
#define LED_RED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_RED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_RED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_RED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_RED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_RED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_RED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_RED__PS CYREG_PRT2_PS
#define LED_RED__SHIFT 4u
#define LED_RED__SLW CYREG_PRT2_SLW

/* LED_YEL */
#define LED_YEL__0__INTTYPE CYREG_PICU1_INTTYPE7
#define LED_YEL__0__MASK 0x80u
#define LED_YEL__0__PC CYREG_PRT1_PC7
#define LED_YEL__0__PORT 1u
#define LED_YEL__0__SHIFT 7u
#define LED_YEL__AG CYREG_PRT1_AG
#define LED_YEL__AMUX CYREG_PRT1_AMUX
#define LED_YEL__BIE CYREG_PRT1_BIE
#define LED_YEL__BIT_MASK CYREG_PRT1_BIT_MASK
#define LED_YEL__BYP CYREG_PRT1_BYP
#define LED_YEL__CTL CYREG_PRT1_CTL
#define LED_YEL__DM0 CYREG_PRT1_DM0
#define LED_YEL__DM1 CYREG_PRT1_DM1
#define LED_YEL__DM2 CYREG_PRT1_DM2
#define LED_YEL__DR CYREG_PRT1_DR
#define LED_YEL__INP_DIS CYREG_PRT1_INP_DIS
#define LED_YEL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define LED_YEL__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define LED_YEL__LCD_EN CYREG_PRT1_LCD_EN
#define LED_YEL__MASK 0x80u
#define LED_YEL__PORT 1u
#define LED_YEL__PRT CYREG_PRT1_PRT
#define LED_YEL__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define LED_YEL__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define LED_YEL__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define LED_YEL__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define LED_YEL__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define LED_YEL__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define LED_YEL__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define LED_YEL__PS CYREG_PRT1_PS
#define LED_YEL__SHIFT 7u
#define LED_YEL__SLW CYREG_PRT1_SLW

/* POE_RST */
#define POE_RST__0__INTTYPE CYREG_PICU2_INTTYPE7
#define POE_RST__0__MASK 0x80u
#define POE_RST__0__PC CYREG_PRT2_PC7
#define POE_RST__0__PORT 2u
#define POE_RST__0__SHIFT 7u
#define POE_RST__AG CYREG_PRT2_AG
#define POE_RST__AMUX CYREG_PRT2_AMUX
#define POE_RST__BIE CYREG_PRT2_BIE
#define POE_RST__BIT_MASK CYREG_PRT2_BIT_MASK
#define POE_RST__BYP CYREG_PRT2_BYP
#define POE_RST__CTL CYREG_PRT2_CTL
#define POE_RST__DM0 CYREG_PRT2_DM0
#define POE_RST__DM1 CYREG_PRT2_DM1
#define POE_RST__DM2 CYREG_PRT2_DM2
#define POE_RST__DR CYREG_PRT2_DR
#define POE_RST__INP_DIS CYREG_PRT2_INP_DIS
#define POE_RST__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define POE_RST__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define POE_RST__LCD_EN CYREG_PRT2_LCD_EN
#define POE_RST__MASK 0x80u
#define POE_RST__PORT 2u
#define POE_RST__PRT CYREG_PRT2_PRT
#define POE_RST__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define POE_RST__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define POE_RST__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define POE_RST__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define POE_RST__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define POE_RST__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define POE_RST__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define POE_RST__PS CYREG_PRT2_PS
#define POE_RST__SHIFT 7u
#define POE_RST__SLW CYREG_PRT2_SLW

/* Pin_WD0 */
#define Pin_WD0__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Pin_WD0__0__MASK 0x02u
#define Pin_WD0__0__PC CYREG_PRT2_PC1
#define Pin_WD0__0__PORT 2u
#define Pin_WD0__0__SHIFT 1u
#define Pin_WD0__AG CYREG_PRT2_AG
#define Pin_WD0__AMUX CYREG_PRT2_AMUX
#define Pin_WD0__BIE CYREG_PRT2_BIE
#define Pin_WD0__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_WD0__BYP CYREG_PRT2_BYP
#define Pin_WD0__CTL CYREG_PRT2_CTL
#define Pin_WD0__DM0 CYREG_PRT2_DM0
#define Pin_WD0__DM1 CYREG_PRT2_DM1
#define Pin_WD0__DM2 CYREG_PRT2_DM2
#define Pin_WD0__DR CYREG_PRT2_DR
#define Pin_WD0__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_WD0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_WD0__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_WD0__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_WD0__MASK 0x02u
#define Pin_WD0__PORT 2u
#define Pin_WD0__PRT CYREG_PRT2_PRT
#define Pin_WD0__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_WD0__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_WD0__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_WD0__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_WD0__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_WD0__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_WD0__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_WD0__PS CYREG_PRT2_PS
#define Pin_WD0__SHIFT 1u
#define Pin_WD0__SLW CYREG_PRT2_SLW

/* Pin_WD1 */
#define Pin_WD1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Pin_WD1__0__MASK 0x01u
#define Pin_WD1__0__PC CYREG_PRT2_PC0
#define Pin_WD1__0__PORT 2u
#define Pin_WD1__0__SHIFT 0u
#define Pin_WD1__AG CYREG_PRT2_AG
#define Pin_WD1__AMUX CYREG_PRT2_AMUX
#define Pin_WD1__BIE CYREG_PRT2_BIE
#define Pin_WD1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_WD1__BYP CYREG_PRT2_BYP
#define Pin_WD1__CTL CYREG_PRT2_CTL
#define Pin_WD1__DM0 CYREG_PRT2_DM0
#define Pin_WD1__DM1 CYREG_PRT2_DM1
#define Pin_WD1__DM2 CYREG_PRT2_DM2
#define Pin_WD1__DR CYREG_PRT2_DR
#define Pin_WD1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_WD1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_WD1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_WD1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_WD1__MASK 0x01u
#define Pin_WD1__PORT 2u
#define Pin_WD1__PRT CYREG_PRT2_PRT
#define Pin_WD1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_WD1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_WD1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_WD1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_WD1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_WD1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_WD1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_WD1__PS CYREG_PRT2_PS
#define Pin_WD1__SHIFT 0u
#define Pin_WD1__SLW CYREG_PRT2_SLW

/* RELAY_A */
#define RELAY_A__0__INTTYPE CYREG_PICU2_INTTYPE2
#define RELAY_A__0__MASK 0x04u
#define RELAY_A__0__PC CYREG_PRT2_PC2
#define RELAY_A__0__PORT 2u
#define RELAY_A__0__SHIFT 2u
#define RELAY_A__AG CYREG_PRT2_AG
#define RELAY_A__AMUX CYREG_PRT2_AMUX
#define RELAY_A__BIE CYREG_PRT2_BIE
#define RELAY_A__BIT_MASK CYREG_PRT2_BIT_MASK
#define RELAY_A__BYP CYREG_PRT2_BYP
#define RELAY_A__CTL CYREG_PRT2_CTL
#define RELAY_A__DM0 CYREG_PRT2_DM0
#define RELAY_A__DM1 CYREG_PRT2_DM1
#define RELAY_A__DM2 CYREG_PRT2_DM2
#define RELAY_A__DR CYREG_PRT2_DR
#define RELAY_A__INP_DIS CYREG_PRT2_INP_DIS
#define RELAY_A__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RELAY_A__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RELAY_A__LCD_EN CYREG_PRT2_LCD_EN
#define RELAY_A__MASK 0x04u
#define RELAY_A__PORT 2u
#define RELAY_A__PRT CYREG_PRT2_PRT
#define RELAY_A__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RELAY_A__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RELAY_A__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RELAY_A__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RELAY_A__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RELAY_A__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RELAY_A__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RELAY_A__PS CYREG_PRT2_PS
#define RELAY_A__SHIFT 2u
#define RELAY_A__SLW CYREG_PRT2_SLW

/* RELAY_B */
#define RELAY_B__0__INTTYPE CYREG_PICU2_INTTYPE3
#define RELAY_B__0__MASK 0x08u
#define RELAY_B__0__PC CYREG_PRT2_PC3
#define RELAY_B__0__PORT 2u
#define RELAY_B__0__SHIFT 3u
#define RELAY_B__AG CYREG_PRT2_AG
#define RELAY_B__AMUX CYREG_PRT2_AMUX
#define RELAY_B__BIE CYREG_PRT2_BIE
#define RELAY_B__BIT_MASK CYREG_PRT2_BIT_MASK
#define RELAY_B__BYP CYREG_PRT2_BYP
#define RELAY_B__CTL CYREG_PRT2_CTL
#define RELAY_B__DM0 CYREG_PRT2_DM0
#define RELAY_B__DM1 CYREG_PRT2_DM1
#define RELAY_B__DM2 CYREG_PRT2_DM2
#define RELAY_B__DR CYREG_PRT2_DR
#define RELAY_B__INP_DIS CYREG_PRT2_INP_DIS
#define RELAY_B__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RELAY_B__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RELAY_B__LCD_EN CYREG_PRT2_LCD_EN
#define RELAY_B__MASK 0x08u
#define RELAY_B__PORT 2u
#define RELAY_B__PRT CYREG_PRT2_PRT
#define RELAY_B__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RELAY_B__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RELAY_B__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RELAY_B__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RELAY_B__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RELAY_B__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RELAY_B__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RELAY_B__PS CYREG_PRT2_PS
#define RELAY_B__SHIFT 3u
#define RELAY_B__SLW CYREG_PRT2_SLW

/* SCL_RTC */
#define SCL_RTC__0__INTTYPE CYREG_PICU12_INTTYPE0
#define SCL_RTC__0__MASK 0x01u
#define SCL_RTC__0__PC CYREG_PRT12_PC0
#define SCL_RTC__0__PORT 12u
#define SCL_RTC__0__SHIFT 0u
#define SCL_RTC__AG CYREG_PRT12_AG
#define SCL_RTC__BIE CYREG_PRT12_BIE
#define SCL_RTC__BIT_MASK CYREG_PRT12_BIT_MASK
#define SCL_RTC__BYP CYREG_PRT12_BYP
#define SCL_RTC__DM0 CYREG_PRT12_DM0
#define SCL_RTC__DM1 CYREG_PRT12_DM1
#define SCL_RTC__DM2 CYREG_PRT12_DM2
#define SCL_RTC__DR CYREG_PRT12_DR
#define SCL_RTC__INP_DIS CYREG_PRT12_INP_DIS
#define SCL_RTC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SCL_RTC__MASK 0x01u
#define SCL_RTC__PORT 12u
#define SCL_RTC__PRT CYREG_PRT12_PRT
#define SCL_RTC__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SCL_RTC__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SCL_RTC__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SCL_RTC__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SCL_RTC__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SCL_RTC__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SCL_RTC__PS CYREG_PRT12_PS
#define SCL_RTC__SHIFT 0u
#define SCL_RTC__SIO_CFG CYREG_PRT12_SIO_CFG
#define SCL_RTC__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SCL_RTC__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SCL_RTC__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SCL_RTC__SLW CYREG_PRT12_SLW

/* SDA_RTC */
#define SDA_RTC__0__INTTYPE CYREG_PICU12_INTTYPE1
#define SDA_RTC__0__MASK 0x02u
#define SDA_RTC__0__PC CYREG_PRT12_PC1
#define SDA_RTC__0__PORT 12u
#define SDA_RTC__0__SHIFT 1u
#define SDA_RTC__AG CYREG_PRT12_AG
#define SDA_RTC__BIE CYREG_PRT12_BIE
#define SDA_RTC__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_RTC__BYP CYREG_PRT12_BYP
#define SDA_RTC__DM0 CYREG_PRT12_DM0
#define SDA_RTC__DM1 CYREG_PRT12_DM1
#define SDA_RTC__DM2 CYREG_PRT12_DM2
#define SDA_RTC__DR CYREG_PRT12_DR
#define SDA_RTC__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_RTC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define SDA_RTC__MASK 0x02u
#define SDA_RTC__PORT 12u
#define SDA_RTC__PRT CYREG_PRT12_PRT
#define SDA_RTC__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_RTC__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_RTC__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_RTC__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_RTC__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_RTC__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_RTC__PS CYREG_PRT12_PS
#define SDA_RTC__SHIFT 1u
#define SDA_RTC__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_RTC__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_RTC__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_RTC__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_RTC__SLW CYREG_PRT12_SLW

/* USBUART */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x08u
#define USBUART_ep_1__INTC_NUMBER 3u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x10u
#define USBUART_ep_2__INTC_NUMBER 4u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x20u
#define USBUART_ep_3__INTC_NUMBER 5u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* EZI2CPin */
#define EZI2CPin__0__INTTYPE CYREG_PICU12_INTTYPE2
#define EZI2CPin__0__MASK 0x04u
#define EZI2CPin__0__PC CYREG_PRT12_PC2
#define EZI2CPin__0__PORT 12u
#define EZI2CPin__0__SHIFT 2u
#define EZI2CPin__1__INTTYPE CYREG_PICU12_INTTYPE3
#define EZI2CPin__1__MASK 0x08u
#define EZI2CPin__1__PC CYREG_PRT12_PC3
#define EZI2CPin__1__PORT 12u
#define EZI2CPin__1__SHIFT 3u
#define EZI2CPin__AG CYREG_PRT12_AG
#define EZI2CPin__BIE CYREG_PRT12_BIE
#define EZI2CPin__BIT_MASK CYREG_PRT12_BIT_MASK
#define EZI2CPin__BYP CYREG_PRT12_BYP
#define EZI2CPin__DM0 CYREG_PRT12_DM0
#define EZI2CPin__DM1 CYREG_PRT12_DM1
#define EZI2CPin__DM2 CYREG_PRT12_DM2
#define EZI2CPin__DR CYREG_PRT12_DR
#define EZI2CPin__INP_DIS CYREG_PRT12_INP_DIS
#define EZI2CPin__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define EZI2CPin__MASK 0x0Cu
#define EZI2CPin__PORT 12u
#define EZI2CPin__PRT CYREG_PRT12_PRT
#define EZI2CPin__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define EZI2CPin__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define EZI2CPin__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define EZI2CPin__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define EZI2CPin__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define EZI2CPin__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define EZI2CPin__PS CYREG_PRT12_PS
#define EZI2CPin__scl__INTTYPE CYREG_PICU12_INTTYPE2
#define EZI2CPin__scl__MASK 0x04u
#define EZI2CPin__scl__PC CYREG_PRT12_PC2
#define EZI2CPin__scl__PORT 12u
#define EZI2CPin__scl__SHIFT 2u
#define EZI2CPin__sda__INTTYPE CYREG_PICU12_INTTYPE3
#define EZI2CPin__sda__MASK 0x08u
#define EZI2CPin__sda__PC CYREG_PRT12_PC3
#define EZI2CPin__sda__PORT 12u
#define EZI2CPin__sda__SHIFT 3u
#define EZI2CPin__SHIFT 2u
#define EZI2CPin__SIO_CFG CYREG_PRT12_SIO_CFG
#define EZI2CPin__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define EZI2CPin__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define EZI2CPin__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define EZI2CPin__SLW CYREG_PRT12_SLW

/* LEDG_OUT */
#define LEDG_OUT__0__INTTYPE CYREG_PICU0_INTTYPE3
#define LEDG_OUT__0__MASK 0x08u
#define LEDG_OUT__0__PC CYREG_PRT0_PC3
#define LEDG_OUT__0__PORT 0u
#define LEDG_OUT__0__SHIFT 3u
#define LEDG_OUT__AG CYREG_PRT0_AG
#define LEDG_OUT__AMUX CYREG_PRT0_AMUX
#define LEDG_OUT__BIE CYREG_PRT0_BIE
#define LEDG_OUT__BIT_MASK CYREG_PRT0_BIT_MASK
#define LEDG_OUT__BYP CYREG_PRT0_BYP
#define LEDG_OUT__CTL CYREG_PRT0_CTL
#define LEDG_OUT__DM0 CYREG_PRT0_DM0
#define LEDG_OUT__DM1 CYREG_PRT0_DM1
#define LEDG_OUT__DM2 CYREG_PRT0_DM2
#define LEDG_OUT__DR CYREG_PRT0_DR
#define LEDG_OUT__INP_DIS CYREG_PRT0_INP_DIS
#define LEDG_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LEDG_OUT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LEDG_OUT__LCD_EN CYREG_PRT0_LCD_EN
#define LEDG_OUT__MASK 0x08u
#define LEDG_OUT__PORT 0u
#define LEDG_OUT__PRT CYREG_PRT0_PRT
#define LEDG_OUT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LEDG_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LEDG_OUT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LEDG_OUT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LEDG_OUT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LEDG_OUT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LEDG_OUT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LEDG_OUT__PS CYREG_PRT0_PS
#define LEDG_OUT__SHIFT 3u
#define LEDG_OUT__SLW CYREG_PRT0_SLW

/* LEDR_OUT */
#define LEDR_OUT__0__INTTYPE CYREG_PICU15_INTTYPE5
#define LEDR_OUT__0__MASK 0x20u
#define LEDR_OUT__0__PC CYREG_IO_PC_PRT15_PC5
#define LEDR_OUT__0__PORT 15u
#define LEDR_OUT__0__SHIFT 5u
#define LEDR_OUT__AG CYREG_PRT15_AG
#define LEDR_OUT__AMUX CYREG_PRT15_AMUX
#define LEDR_OUT__BIE CYREG_PRT15_BIE
#define LEDR_OUT__BIT_MASK CYREG_PRT15_BIT_MASK
#define LEDR_OUT__BYP CYREG_PRT15_BYP
#define LEDR_OUT__CTL CYREG_PRT15_CTL
#define LEDR_OUT__DM0 CYREG_PRT15_DM0
#define LEDR_OUT__DM1 CYREG_PRT15_DM1
#define LEDR_OUT__DM2 CYREG_PRT15_DM2
#define LEDR_OUT__DR CYREG_PRT15_DR
#define LEDR_OUT__INP_DIS CYREG_PRT15_INP_DIS
#define LEDR_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LEDR_OUT__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LEDR_OUT__LCD_EN CYREG_PRT15_LCD_EN
#define LEDR_OUT__MASK 0x20u
#define LEDR_OUT__PORT 15u
#define LEDR_OUT__PRT CYREG_PRT15_PRT
#define LEDR_OUT__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LEDR_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LEDR_OUT__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LEDR_OUT__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LEDR_OUT__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LEDR_OUT__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LEDR_OUT__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LEDR_OUT__PS CYREG_PRT15_PS
#define LEDR_OUT__SHIFT 5u
#define LEDR_OUT__SLW CYREG_PRT15_SLW

/* Pin_VRef */
#define Pin_VRef__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Pin_VRef__0__MASK 0x40u
#define Pin_VRef__0__PC CYREG_PRT3_PC6
#define Pin_VRef__0__PORT 3u
#define Pin_VRef__0__SHIFT 6u
#define Pin_VRef__AG CYREG_PRT3_AG
#define Pin_VRef__AMUX CYREG_PRT3_AMUX
#define Pin_VRef__BIE CYREG_PRT3_BIE
#define Pin_VRef__BIT_MASK CYREG_PRT3_BIT_MASK
#define Pin_VRef__BYP CYREG_PRT3_BYP
#define Pin_VRef__CTL CYREG_PRT3_CTL
#define Pin_VRef__DM0 CYREG_PRT3_DM0
#define Pin_VRef__DM1 CYREG_PRT3_DM1
#define Pin_VRef__DM2 CYREG_PRT3_DM2
#define Pin_VRef__DR CYREG_PRT3_DR
#define Pin_VRef__INP_DIS CYREG_PRT3_INP_DIS
#define Pin_VRef__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Pin_VRef__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Pin_VRef__LCD_EN CYREG_PRT3_LCD_EN
#define Pin_VRef__MASK 0x40u
#define Pin_VRef__PORT 3u
#define Pin_VRef__PRT CYREG_PRT3_PRT
#define Pin_VRef__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Pin_VRef__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Pin_VRef__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Pin_VRef__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Pin_VRef__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Pin_VRef__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Pin_VRef__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Pin_VRef__PS CYREG_PRT3_PS
#define Pin_VRef__SHIFT 6u
#define Pin_VRef__SLW CYREG_PRT3_SLW

/* SOUND_IN */
#define SOUND_IN__0__INTTYPE CYREG_PICU0_INTTYPE7
#define SOUND_IN__0__MASK 0x80u
#define SOUND_IN__0__PC CYREG_PRT0_PC7
#define SOUND_IN__0__PORT 0u
#define SOUND_IN__0__SHIFT 7u
#define SOUND_IN__AG CYREG_PRT0_AG
#define SOUND_IN__AMUX CYREG_PRT0_AMUX
#define SOUND_IN__BIE CYREG_PRT0_BIE
#define SOUND_IN__BIT_MASK CYREG_PRT0_BIT_MASK
#define SOUND_IN__BYP CYREG_PRT0_BYP
#define SOUND_IN__CTL CYREG_PRT0_CTL
#define SOUND_IN__DM0 CYREG_PRT0_DM0
#define SOUND_IN__DM1 CYREG_PRT0_DM1
#define SOUND_IN__DM2 CYREG_PRT0_DM2
#define SOUND_IN__DR CYREG_PRT0_DR
#define SOUND_IN__INP_DIS CYREG_PRT0_INP_DIS
#define SOUND_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SOUND_IN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SOUND_IN__LCD_EN CYREG_PRT0_LCD_EN
#define SOUND_IN__MASK 0x80u
#define SOUND_IN__PORT 0u
#define SOUND_IN__PRT CYREG_PRT0_PRT
#define SOUND_IN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SOUND_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SOUND_IN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SOUND_IN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SOUND_IN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SOUND_IN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SOUND_IN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SOUND_IN__PS CYREG_PRT0_PS
#define SOUND_IN__SHIFT 7u
#define SOUND_IN__SLW CYREG_PRT0_SLW

/* ST_LED_0 */
#define ST_LED_0__0__INTTYPE CYREG_PICU12_INTTYPE6
#define ST_LED_0__0__MASK 0x40u
#define ST_LED_0__0__PC CYREG_PRT12_PC6
#define ST_LED_0__0__PORT 12u
#define ST_LED_0__0__SHIFT 6u
#define ST_LED_0__AG CYREG_PRT12_AG
#define ST_LED_0__BIE CYREG_PRT12_BIE
#define ST_LED_0__BIT_MASK CYREG_PRT12_BIT_MASK
#define ST_LED_0__BYP CYREG_PRT12_BYP
#define ST_LED_0__DM0 CYREG_PRT12_DM0
#define ST_LED_0__DM1 CYREG_PRT12_DM1
#define ST_LED_0__DM2 CYREG_PRT12_DM2
#define ST_LED_0__DR CYREG_PRT12_DR
#define ST_LED_0__INP_DIS CYREG_PRT12_INP_DIS
#define ST_LED_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define ST_LED_0__MASK 0x40u
#define ST_LED_0__PORT 12u
#define ST_LED_0__PRT CYREG_PRT12_PRT
#define ST_LED_0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ST_LED_0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ST_LED_0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ST_LED_0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ST_LED_0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ST_LED_0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ST_LED_0__PS CYREG_PRT12_PS
#define ST_LED_0__SHIFT 6u
#define ST_LED_0__SIO_CFG CYREG_PRT12_SIO_CFG
#define ST_LED_0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ST_LED_0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ST_LED_0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ST_LED_0__SLW CYREG_PRT12_SLW

/* ST_LED_1 */
#define ST_LED_1__0__INTTYPE CYREG_PICU12_INTTYPE4
#define ST_LED_1__0__MASK 0x10u
#define ST_LED_1__0__PC CYREG_PRT12_PC4
#define ST_LED_1__0__PORT 12u
#define ST_LED_1__0__SHIFT 4u
#define ST_LED_1__AG CYREG_PRT12_AG
#define ST_LED_1__BIE CYREG_PRT12_BIE
#define ST_LED_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define ST_LED_1__BYP CYREG_PRT12_BYP
#define ST_LED_1__DM0 CYREG_PRT12_DM0
#define ST_LED_1__DM1 CYREG_PRT12_DM1
#define ST_LED_1__DM2 CYREG_PRT12_DM2
#define ST_LED_1__DR CYREG_PRT12_DR
#define ST_LED_1__INP_DIS CYREG_PRT12_INP_DIS
#define ST_LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define ST_LED_1__MASK 0x10u
#define ST_LED_1__PORT 12u
#define ST_LED_1__PRT CYREG_PRT12_PRT
#define ST_LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ST_LED_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ST_LED_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ST_LED_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ST_LED_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ST_LED_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ST_LED_1__PS CYREG_PRT12_PS
#define ST_LED_1__SHIFT 4u
#define ST_LED_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define ST_LED_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ST_LED_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ST_LED_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ST_LED_1__SLW CYREG_PRT12_SLW

/* ST_LED_2 */
#define ST_LED_2__0__INTTYPE CYREG_PICU12_INTTYPE5
#define ST_LED_2__0__MASK 0x20u
#define ST_LED_2__0__PC CYREG_PRT12_PC5
#define ST_LED_2__0__PORT 12u
#define ST_LED_2__0__SHIFT 5u
#define ST_LED_2__AG CYREG_PRT12_AG
#define ST_LED_2__BIE CYREG_PRT12_BIE
#define ST_LED_2__BIT_MASK CYREG_PRT12_BIT_MASK
#define ST_LED_2__BYP CYREG_PRT12_BYP
#define ST_LED_2__DM0 CYREG_PRT12_DM0
#define ST_LED_2__DM1 CYREG_PRT12_DM1
#define ST_LED_2__DM2 CYREG_PRT12_DM2
#define ST_LED_2__DR CYREG_PRT12_DR
#define ST_LED_2__INP_DIS CYREG_PRT12_INP_DIS
#define ST_LED_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define ST_LED_2__MASK 0x20u
#define ST_LED_2__PORT 12u
#define ST_LED_2__PRT CYREG_PRT12_PRT
#define ST_LED_2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define ST_LED_2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define ST_LED_2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define ST_LED_2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define ST_LED_2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define ST_LED_2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define ST_LED_2__PS CYREG_PRT12_PS
#define ST_LED_2__SHIFT 5u
#define ST_LED_2__SIO_CFG CYREG_PRT12_SIO_CFG
#define ST_LED_2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define ST_LED_2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define ST_LED_2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define ST_LED_2__SLW CYREG_PRT12_SLW

/* UART_ACS */
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__0__MASK 0x01u
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__0__POS 0
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__1__MASK 0x02u
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__1__POS 1
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB06_07_CTL
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB06_07_CTL
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB06_07_CTL
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB06_07_MSK
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB06_07_MSK
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB06_07_MSK
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB06_CTL
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB06_ST_CTL
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB06_CTL
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB06_ST_CTL
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__MASK 0x03u
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_ACS_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB06_MSK
#define UART_ACS_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_ACS_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UART_ACS_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UART_ACS_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define UART_ACS_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define UART_ACS_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define UART_ACS_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UART_ACS_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define UART_ACS_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define UART_ACS_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_ACS_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB03_CTL
#define UART_ACS_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define UART_ACS_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB03_CTL
#define UART_ACS_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define UART_ACS_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_ACS_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_ACS_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB03_MSK
#define UART_ACS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_ACS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define UART_ACS_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB03_MSK
#define UART_ACS_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_ACS_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_ACS_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_ACS_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB03_ST_CTL
#define UART_ACS_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB03_ST_CTL
#define UART_ACS_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB03_ST
#define UART_ACS_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UART_ACS_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UART_ACS_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UART_ACS_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UART_ACS_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_ACS_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UART_ACS_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UART_ACS_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UART_ACS_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB06_A0
#define UART_ACS_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB06_A1
#define UART_ACS_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UART_ACS_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB06_D0
#define UART_ACS_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB06_D1
#define UART_ACS_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_ACS_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UART_ACS_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB06_F0
#define UART_ACS_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB06_F1
#define UART_ACS_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_ACS_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_ACS_BUART_sRX_RxSts__0__MASK 0x01u
#define UART_ACS_BUART_sRX_RxSts__0__POS 0
#define UART_ACS_BUART_sRX_RxSts__1__MASK 0x02u
#define UART_ACS_BUART_sRX_RxSts__1__POS 1
#define UART_ACS_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_ACS_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB06_07_ST
#define UART_ACS_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_ACS_BUART_sRX_RxSts__3__POS 3
#define UART_ACS_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_ACS_BUART_sRX_RxSts__4__POS 4
#define UART_ACS_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_ACS_BUART_sRX_RxSts__5__POS 5
#define UART_ACS_BUART_sRX_RxSts__MASK 0x3Bu
#define UART_ACS_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB06_MSK
#define UART_ACS_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_ACS_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB06_MSK_ACTL
#define UART_ACS_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_ACS_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_B0_UDB06_ST_CTL
#define UART_ACS_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_B0_UDB06_ST_CTL
#define UART_ACS_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB06_ST
#define UART_ACS_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_ACS_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_ACS_RXInternalInterrupt__INTC_MASK 0x04u
#define UART_ACS_RXInternalInterrupt__INTC_NUMBER 2u
#define UART_ACS_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_ACS_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define UART_ACS_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_ACS_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_50us */
#define isr_50us__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_50us__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_50us__INTC_MASK 0x40u
#define isr_50us__INTC_NUMBER 6u
#define isr_50us__INTC_PRIOR_NUM 7u
#define isr_50us__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define isr_50us__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_50us__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* FilterReg */
#define FilterReg_sts_sts_reg__0__MASK 0x01u
#define FilterReg_sts_sts_reg__0__POS 0
#define FilterReg_sts_sts_reg__1__MASK 0x02u
#define FilterReg_sts_sts_reg__1__POS 1
#define FilterReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define FilterReg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB02_03_ST
#define FilterReg_sts_sts_reg__MASK 0x03u
#define FilterReg_sts_sts_reg__MASK_REG CYREG_B0_UDB02_MSK
#define FilterReg_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define FilterReg_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define FilterReg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define FilterReg_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB02_ST_CTL
#define FilterReg_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB02_ST_CTL
#define FilterReg_sts_sts_reg__STATUS_REG CYREG_B0_UDB02_ST

/* OptSelect */
#define OptSelect_Sync_ctrl_reg__0__MASK 0x01u
#define OptSelect_Sync_ctrl_reg__0__POS 0
#define OptSelect_Sync_ctrl_reg__1__MASK 0x02u
#define OptSelect_Sync_ctrl_reg__1__POS 1
#define OptSelect_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define OptSelect_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define OptSelect_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define OptSelect_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define OptSelect_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define OptSelect_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define OptSelect_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define OptSelect_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define OptSelect_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define OptSelect_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define OptSelect_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define OptSelect_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define OptSelect_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define OptSelect_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define OptSelect_Sync_ctrl_reg__MASK 0x03u
#define OptSelect_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define OptSelect_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define OptSelect_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* SOUND_OUT */
#define SOUND_OUT__0__INTTYPE CYREG_PICU0_INTTYPE4
#define SOUND_OUT__0__MASK 0x10u
#define SOUND_OUT__0__PC CYREG_PRT0_PC4
#define SOUND_OUT__0__PORT 0u
#define SOUND_OUT__0__SHIFT 4u
#define SOUND_OUT__AG CYREG_PRT0_AG
#define SOUND_OUT__AMUX CYREG_PRT0_AMUX
#define SOUND_OUT__BIE CYREG_PRT0_BIE
#define SOUND_OUT__BIT_MASK CYREG_PRT0_BIT_MASK
#define SOUND_OUT__BYP CYREG_PRT0_BYP
#define SOUND_OUT__CTL CYREG_PRT0_CTL
#define SOUND_OUT__DM0 CYREG_PRT0_DM0
#define SOUND_OUT__DM1 CYREG_PRT0_DM1
#define SOUND_OUT__DM2 CYREG_PRT0_DM2
#define SOUND_OUT__DR CYREG_PRT0_DR
#define SOUND_OUT__INP_DIS CYREG_PRT0_INP_DIS
#define SOUND_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define SOUND_OUT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define SOUND_OUT__LCD_EN CYREG_PRT0_LCD_EN
#define SOUND_OUT__MASK 0x10u
#define SOUND_OUT__PORT 0u
#define SOUND_OUT__PRT CYREG_PRT0_PRT
#define SOUND_OUT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define SOUND_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define SOUND_OUT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define SOUND_OUT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define SOUND_OUT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define SOUND_OUT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define SOUND_OUT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define SOUND_OUT__PS CYREG_PRT0_PS
#define SOUND_OUT__SHIFT 4u
#define SOUND_OUT__SLW CYREG_PRT0_SLW

/* TAMPER_IN */
#define TAMPER_IN__0__INTTYPE CYREG_PICU0_INTTYPE5
#define TAMPER_IN__0__MASK 0x20u
#define TAMPER_IN__0__PC CYREG_PRT0_PC5
#define TAMPER_IN__0__PORT 0u
#define TAMPER_IN__0__SHIFT 5u
#define TAMPER_IN__AG CYREG_PRT0_AG
#define TAMPER_IN__AMUX CYREG_PRT0_AMUX
#define TAMPER_IN__BIE CYREG_PRT0_BIE
#define TAMPER_IN__BIT_MASK CYREG_PRT0_BIT_MASK
#define TAMPER_IN__BYP CYREG_PRT0_BYP
#define TAMPER_IN__CTL CYREG_PRT0_CTL
#define TAMPER_IN__DM0 CYREG_PRT0_DM0
#define TAMPER_IN__DM1 CYREG_PRT0_DM1
#define TAMPER_IN__DM2 CYREG_PRT0_DM2
#define TAMPER_IN__DR CYREG_PRT0_DR
#define TAMPER_IN__INP_DIS CYREG_PRT0_INP_DIS
#define TAMPER_IN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define TAMPER_IN__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define TAMPER_IN__LCD_EN CYREG_PRT0_LCD_EN
#define TAMPER_IN__MASK 0x20u
#define TAMPER_IN__PORT 0u
#define TAMPER_IN__PRT CYREG_PRT0_PRT
#define TAMPER_IN__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define TAMPER_IN__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define TAMPER_IN__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define TAMPER_IN__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define TAMPER_IN__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define TAMPER_IN__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define TAMPER_IN__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define TAMPER_IN__PS CYREG_PRT0_PS
#define TAMPER_IN__SHIFT 5u
#define TAMPER_IN__SLW CYREG_PRT0_SLW

/* isr_Sleep */
#define isr_Sleep__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Sleep__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Sleep__INTC_MASK 0x400u
#define isr_Sleep__INTC_NUMBER 10u
#define isr_Sleep__INTC_PRIOR_NUM 7u
#define isr_Sleep__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define isr_Sleep__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Sleep__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2C_Master */
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__A0_REG CYREG_B0_UDB12_A0
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__A1_REG CYREG_B0_UDB12_A1
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__D0_REG CYREG_B0_UDB12_D0
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__D1_REG CYREG_B0_UDB12_D1
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__F0_REG CYREG_B0_UDB12_F0
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__F1_REG CYREG_B0_UDB12_F1
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define I2C_Master_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define I2C_Master_bI2C_UDB_Shifter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define I2C_Master_bI2C_UDB_Shifter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define I2C_Master_bI2C_UDB_Shifter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define I2C_Master_bI2C_UDB_Shifter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define I2C_Master_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define I2C_Master_bI2C_UDB_Shifter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define I2C_Master_bI2C_UDB_Shifter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define I2C_Master_bI2C_UDB_Shifter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define I2C_Master_bI2C_UDB_Shifter_u0__A0_REG CYREG_B0_UDB10_A0
#define I2C_Master_bI2C_UDB_Shifter_u0__A1_REG CYREG_B0_UDB10_A1
#define I2C_Master_bI2C_UDB_Shifter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define I2C_Master_bI2C_UDB_Shifter_u0__D0_REG CYREG_B0_UDB10_D0
#define I2C_Master_bI2C_UDB_Shifter_u0__D1_REG CYREG_B0_UDB10_D1
#define I2C_Master_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define I2C_Master_bI2C_UDB_Shifter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define I2C_Master_bI2C_UDB_Shifter_u0__F0_REG CYREG_B0_UDB10_F0
#define I2C_Master_bI2C_UDB_Shifter_u0__F1_REG CYREG_B0_UDB10_F1
#define I2C_Master_bI2C_UDB_StsReg__0__MASK 0x01u
#define I2C_Master_bI2C_UDB_StsReg__0__POS 0
#define I2C_Master_bI2C_UDB_StsReg__1__MASK 0x02u
#define I2C_Master_bI2C_UDB_StsReg__1__POS 1
#define I2C_Master_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define I2C_Master_bI2C_UDB_StsReg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define I2C_Master_bI2C_UDB_StsReg__2__MASK 0x04u
#define I2C_Master_bI2C_UDB_StsReg__2__POS 2
#define I2C_Master_bI2C_UDB_StsReg__3__MASK 0x08u
#define I2C_Master_bI2C_UDB_StsReg__3__POS 3
#define I2C_Master_bI2C_UDB_StsReg__4__MASK 0x10u
#define I2C_Master_bI2C_UDB_StsReg__4__POS 4
#define I2C_Master_bI2C_UDB_StsReg__5__MASK 0x20u
#define I2C_Master_bI2C_UDB_StsReg__5__POS 5
#define I2C_Master_bI2C_UDB_StsReg__MASK 0x3Fu
#define I2C_Master_bI2C_UDB_StsReg__MASK_REG CYREG_B0_UDB09_MSK
#define I2C_Master_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define I2C_Master_bI2C_UDB_StsReg__STATUS_REG CYREG_B0_UDB09_ST
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__1__MASK 0x02u
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__1__POS 1
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__2__MASK 0x04u
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__2__POS 2
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__4__MASK 0x10u
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__4__POS 4
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__5__MASK 0x20u
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__5__POS 5
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__6__MASK 0x40u
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__6__POS 6
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__7__MASK 0x80u
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__7__POS 7
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG CYREG_B0_UDB12_CTL
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG CYREG_B0_UDB12_CTL
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__MASK 0xF6u
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG CYREG_B0_UDB12_MSK
#define I2C_Master_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_Master_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_Master_I2C_IRQ__INTC_MASK 0x02u
#define I2C_Master_I2C_IRQ__INTC_NUMBER 1u
#define I2C_Master_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_Master_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define I2C_Master_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_Master_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define I2C_Master_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define I2C_Master_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define I2C_Master_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define I2C_Master_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define I2C_Master_IntClock__INDEX 0x01u
#define I2C_Master_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define I2C_Master_IntClock__PM_ACT_MSK 0x02u
#define I2C_Master_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define I2C_Master_IntClock__PM_STBY_MSK 0x02u

/* Pulse_50us */
#define Pulse_50us_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Pulse_50us_TimerUDB_rstSts_stsreg__0__POS 0
#define Pulse_50us_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Pulse_50us_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define Pulse_50us_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Pulse_50us_TimerUDB_rstSts_stsreg__2__POS 2
#define Pulse_50us_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Pulse_50us_TimerUDB_rstSts_stsreg__3__POS 3
#define Pulse_50us_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Pulse_50us_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB09_MSK
#define Pulse_50us_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Pulse_50us_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Pulse_50us_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Pulse_50us_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB09_ST_CTL
#define Pulse_50us_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB09_ST_CTL
#define Pulse_50us_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB09_ST
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B1_UDB10_A0
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B1_UDB10_A1
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B1_UDB10_D0
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B1_UDB10_D1
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B1_UDB10_F0
#define Pulse_50us_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B1_UDB10_F1

/* TAMPER_OUT */
#define TAMPER_OUT__0__INTTYPE CYREG_PICU0_INTTYPE2
#define TAMPER_OUT__0__MASK 0x04u
#define TAMPER_OUT__0__PC CYREG_PRT0_PC2
#define TAMPER_OUT__0__PORT 0u
#define TAMPER_OUT__0__SHIFT 2u
#define TAMPER_OUT__AG CYREG_PRT0_AG
#define TAMPER_OUT__AMUX CYREG_PRT0_AMUX
#define TAMPER_OUT__BIE CYREG_PRT0_BIE
#define TAMPER_OUT__BIT_MASK CYREG_PRT0_BIT_MASK
#define TAMPER_OUT__BYP CYREG_PRT0_BYP
#define TAMPER_OUT__CTL CYREG_PRT0_CTL
#define TAMPER_OUT__DM0 CYREG_PRT0_DM0
#define TAMPER_OUT__DM1 CYREG_PRT0_DM1
#define TAMPER_OUT__DM2 CYREG_PRT0_DM2
#define TAMPER_OUT__DR CYREG_PRT0_DR
#define TAMPER_OUT__INP_DIS CYREG_PRT0_INP_DIS
#define TAMPER_OUT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define TAMPER_OUT__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define TAMPER_OUT__LCD_EN CYREG_PRT0_LCD_EN
#define TAMPER_OUT__MASK 0x04u
#define TAMPER_OUT__PORT 0u
#define TAMPER_OUT__PRT CYREG_PRT0_PRT
#define TAMPER_OUT__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define TAMPER_OUT__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define TAMPER_OUT__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define TAMPER_OUT__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define TAMPER_OUT__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define TAMPER_OUT__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define TAMPER_OUT__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define TAMPER_OUT__PS CYREG_PRT0_PS
#define TAMPER_OUT__SHIFT 2u
#define TAMPER_OUT__SLW CYREG_PRT0_SLW

/* UART_TIMER */
#define UART_TIMER_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_TIMER_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_TIMER_ISR__INTC_MASK 0x01u
#define UART_TIMER_ISR__INTC_NUMBER 0u
#define UART_TIMER_ISR__INTC_PRIOR_NUM 7u
#define UART_TIMER_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define UART_TIMER_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_TIMER_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_TIMER_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define UART_TIMER_TimerUDB_rstSts_stsreg__0__POS 0
#define UART_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define UART_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB00_01_ST
#define UART_TIMER_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define UART_TIMER_TimerUDB_rstSts_stsreg__2__POS 2
#define UART_TIMER_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define UART_TIMER_TimerUDB_rstSts_stsreg__3__POS 3
#define UART_TIMER_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define UART_TIMER_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB00_MSK
#define UART_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define UART_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB00_ST
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB04_CTL
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB04_CTL
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB04_MSK
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB03_04_A0
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB03_04_A1
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB03_04_D0
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB03_04_D1
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB03_04_F0
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB03_04_F1
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B0_UDB03_A0_A1
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B0_UDB03_A0
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B0_UDB03_A1
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B0_UDB03_D0_D1
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B0_UDB03_D0
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B0_UDB03_D1
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B0_UDB03_F0_F1
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B0_UDB03_F0
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B0_UDB03_F1
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define UART_TIMER_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL

/* isr_SW_Rst */
#define isr_SW_Rst__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_SW_Rst__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_SW_Rst__INTC_MASK 0x200u
#define isr_SW_Rst__INTC_NUMBER 9u
#define isr_SW_Rst__INTC_PRIOR_NUM 7u
#define isr_SW_Rst__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define isr_SW_Rst__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_SW_Rst__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Mode_Sel_CR */
#define Mode_Sel_CR__0__INTTYPE CYREG_PICU15_INTTYPE1
#define Mode_Sel_CR__0__MASK 0x02u
#define Mode_Sel_CR__0__PC CYREG_IO_PC_PRT15_PC1
#define Mode_Sel_CR__0__PORT 15u
#define Mode_Sel_CR__0__SHIFT 1u
#define Mode_Sel_CR__AG CYREG_PRT15_AG
#define Mode_Sel_CR__AMUX CYREG_PRT15_AMUX
#define Mode_Sel_CR__BIE CYREG_PRT15_BIE
#define Mode_Sel_CR__BIT_MASK CYREG_PRT15_BIT_MASK
#define Mode_Sel_CR__BYP CYREG_PRT15_BYP
#define Mode_Sel_CR__CTL CYREG_PRT15_CTL
#define Mode_Sel_CR__DM0 CYREG_PRT15_DM0
#define Mode_Sel_CR__DM1 CYREG_PRT15_DM1
#define Mode_Sel_CR__DM2 CYREG_PRT15_DM2
#define Mode_Sel_CR__DR CYREG_PRT15_DR
#define Mode_Sel_CR__INP_DIS CYREG_PRT15_INP_DIS
#define Mode_Sel_CR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Mode_Sel_CR__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Mode_Sel_CR__LCD_EN CYREG_PRT15_LCD_EN
#define Mode_Sel_CR__MASK 0x02u
#define Mode_Sel_CR__PORT 15u
#define Mode_Sel_CR__PRT CYREG_PRT15_PRT
#define Mode_Sel_CR__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Mode_Sel_CR__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Mode_Sel_CR__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Mode_Sel_CR__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Mode_Sel_CR__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Mode_Sel_CR__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Mode_Sel_CR__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Mode_Sel_CR__PS CYREG_PRT15_PS
#define Mode_Sel_CR__SHIFT 1u
#define Mode_Sel_CR__SLW CYREG_PRT15_SLW

/* POE_OIM_SDn */
#define POE_OIM_SDn__0__INTTYPE CYREG_PICU2_INTTYPE6
#define POE_OIM_SDn__0__MASK 0x40u
#define POE_OIM_SDn__0__PC CYREG_PRT2_PC6
#define POE_OIM_SDn__0__PORT 2u
#define POE_OIM_SDn__0__SHIFT 6u
#define POE_OIM_SDn__AG CYREG_PRT2_AG
#define POE_OIM_SDn__AMUX CYREG_PRT2_AMUX
#define POE_OIM_SDn__BIE CYREG_PRT2_BIE
#define POE_OIM_SDn__BIT_MASK CYREG_PRT2_BIT_MASK
#define POE_OIM_SDn__BYP CYREG_PRT2_BYP
#define POE_OIM_SDn__CTL CYREG_PRT2_CTL
#define POE_OIM_SDn__DM0 CYREG_PRT2_DM0
#define POE_OIM_SDn__DM1 CYREG_PRT2_DM1
#define POE_OIM_SDn__DM2 CYREG_PRT2_DM2
#define POE_OIM_SDn__DR CYREG_PRT2_DR
#define POE_OIM_SDn__INP_DIS CYREG_PRT2_INP_DIS
#define POE_OIM_SDn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define POE_OIM_SDn__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define POE_OIM_SDn__LCD_EN CYREG_PRT2_LCD_EN
#define POE_OIM_SDn__MASK 0x40u
#define POE_OIM_SDn__PORT 2u
#define POE_OIM_SDn__PRT CYREG_PRT2_PRT
#define POE_OIM_SDn__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define POE_OIM_SDn__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define POE_OIM_SDn__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define POE_OIM_SDn__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define POE_OIM_SDn__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define POE_OIM_SDn__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define POE_OIM_SDn__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define POE_OIM_SDn__PS CYREG_PRT2_PS
#define POE_OIM_SDn__SHIFT 6u
#define POE_OIM_SDn__SLW CYREG_PRT2_SLW

/* RESET_SWBTN */
#define RESET_SWBTN__0__INTTYPE CYREG_PICU1_INTTYPE5
#define RESET_SWBTN__0__MASK 0x20u
#define RESET_SWBTN__0__PC CYREG_PRT1_PC5
#define RESET_SWBTN__0__PORT 1u
#define RESET_SWBTN__0__SHIFT 5u
#define RESET_SWBTN__AG CYREG_PRT1_AG
#define RESET_SWBTN__AMUX CYREG_PRT1_AMUX
#define RESET_SWBTN__BIE CYREG_PRT1_BIE
#define RESET_SWBTN__BIT_MASK CYREG_PRT1_BIT_MASK
#define RESET_SWBTN__BYP CYREG_PRT1_BYP
#define RESET_SWBTN__CTL CYREG_PRT1_CTL
#define RESET_SWBTN__DM0 CYREG_PRT1_DM0
#define RESET_SWBTN__DM1 CYREG_PRT1_DM1
#define RESET_SWBTN__DM2 CYREG_PRT1_DM2
#define RESET_SWBTN__DR CYREG_PRT1_DR
#define RESET_SWBTN__INP_DIS CYREG_PRT1_INP_DIS
#define RESET_SWBTN__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define RESET_SWBTN__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define RESET_SWBTN__LCD_EN CYREG_PRT1_LCD_EN
#define RESET_SWBTN__MASK 0x20u
#define RESET_SWBTN__PORT 1u
#define RESET_SWBTN__PRT CYREG_PRT1_PRT
#define RESET_SWBTN__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define RESET_SWBTN__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define RESET_SWBTN__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define RESET_SWBTN__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define RESET_SWBTN__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define RESET_SWBTN__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define RESET_SWBTN__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define RESET_SWBTN__PS CYREG_PRT1_PS
#define RESET_SWBTN__SHIFT 5u
#define RESET_SWBTN__SLW CYREG_PRT1_SLW

/* UART_READER */
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__0__MASK 0x01u
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__0__POS 0
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__1__MASK 0x02u
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__1__POS 1
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__MASK 0x03u
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_READER_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_READER_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_READER_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define UART_READER_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_READER_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define UART_READER_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_READER_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_READER_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_READER_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define UART_READER_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define UART_READER_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_READER_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_READER_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_READER_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define UART_READER_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define UART_READER_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define UART_READER_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_READER_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_READER_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_READER_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_READER_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_READER_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_READER_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_READER_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_READER_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_READER_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_READER_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_READER_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_READER_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_READER_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_READER_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_READER_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_READER_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_READER_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_READER_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_READER_BUART_sRX_RxSts__0__MASK 0x01u
#define UART_READER_BUART_sRX_RxSts__0__POS 0
#define UART_READER_BUART_sRX_RxSts__1__MASK 0x02u
#define UART_READER_BUART_sRX_RxSts__1__POS 1
#define UART_READER_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_READER_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_READER_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_READER_BUART_sRX_RxSts__3__POS 3
#define UART_READER_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_READER_BUART_sRX_RxSts__4__POS 4
#define UART_READER_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_READER_BUART_sRX_RxSts__5__POS 5
#define UART_READER_BUART_sRX_RxSts__MASK 0x3Bu
#define UART_READER_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UART_READER_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_READER_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST

/* isr_WD_SYNC */
#define isr_WD_SYNC__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_WD_SYNC__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_WD_SYNC__INTC_MASK 0x800u
#define isr_WD_SYNC__INTC_NUMBER 11u
#define isr_WD_SYNC__INTC_PRIOR_NUM 7u
#define isr_WD_SYNC__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define isr_WD_SYNC__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_WD_SYNC__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* timer_clock */
#define timer_clock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define timer_clock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define timer_clock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define timer_clock__CFG2_SRC_SEL_MASK 0x07u
#define timer_clock__INDEX 0x02u
#define timer_clock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define timer_clock__PM_ACT_MSK 0x04u
#define timer_clock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define timer_clock__PM_STBY_MSK 0x04u

/* Mode_Sel_ACS */
#define Mode_Sel_ACS__0__INTTYPE CYREG_PICU15_INTTYPE0
#define Mode_Sel_ACS__0__MASK 0x01u
#define Mode_Sel_ACS__0__PC CYREG_IO_PC_PRT15_PC0
#define Mode_Sel_ACS__0__PORT 15u
#define Mode_Sel_ACS__0__SHIFT 0u
#define Mode_Sel_ACS__AG CYREG_PRT15_AG
#define Mode_Sel_ACS__AMUX CYREG_PRT15_AMUX
#define Mode_Sel_ACS__BIE CYREG_PRT15_BIE
#define Mode_Sel_ACS__BIT_MASK CYREG_PRT15_BIT_MASK
#define Mode_Sel_ACS__BYP CYREG_PRT15_BYP
#define Mode_Sel_ACS__CTL CYREG_PRT15_CTL
#define Mode_Sel_ACS__DM0 CYREG_PRT15_DM0
#define Mode_Sel_ACS__DM1 CYREG_PRT15_DM1
#define Mode_Sel_ACS__DM2 CYREG_PRT15_DM2
#define Mode_Sel_ACS__DR CYREG_PRT15_DR
#define Mode_Sel_ACS__INP_DIS CYREG_PRT15_INP_DIS
#define Mode_Sel_ACS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Mode_Sel_ACS__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Mode_Sel_ACS__LCD_EN CYREG_PRT15_LCD_EN
#define Mode_Sel_ACS__MASK 0x01u
#define Mode_Sel_ACS__PORT 15u
#define Mode_Sel_ACS__PRT CYREG_PRT15_PRT
#define Mode_Sel_ACS__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Mode_Sel_ACS__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Mode_Sel_ACS__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Mode_Sel_ACS__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Mode_Sel_ACS__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Mode_Sel_ACS__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Mode_Sel_ACS__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Mode_Sel_ACS__PS CYREG_PRT15_PS
#define Mode_Sel_ACS__SHIFT 0u
#define Mode_Sel_ACS__SLW CYREG_PRT15_SLW

/* Tamper_Timer */
#define Tamper_Timer_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Tamper_Timer_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Tamper_Timer_ISR__INTC_MASK 0x20000u
#define Tamper_Timer_ISR__INTC_NUMBER 17u
#define Tamper_Timer_ISR__INTC_PRIOR_NUM 7u
#define Tamper_Timer_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define Tamper_Timer_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Tamper_Timer_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Tamper_Timer_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Tamper_Timer_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Tamper_Timer_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Tamper_Timer_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Tamper_Timer_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Tamper_Timer_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Tamper_Timer_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Tamper_Timer_TimerHW__PER0 CYREG_TMR0_PER0
#define Tamper_Timer_TimerHW__PER1 CYREG_TMR0_PER1
#define Tamper_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Tamper_Timer_TimerHW__PM_ACT_MSK 0x01u
#define Tamper_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Tamper_Timer_TimerHW__PM_STBY_MSK 0x01u
#define Tamper_Timer_TimerHW__RT0 CYREG_TMR0_RT0
#define Tamper_Timer_TimerHW__RT1 CYREG_TMR0_RT1
#define Tamper_Timer_TimerHW__SR0 CYREG_TMR0_SR0

/* isr_F2F_edge */
#define isr_F2F_edge__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_F2F_edge__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_F2F_edge__INTC_MASK 0x80u
#define isr_F2F_edge__INTC_NUMBER 7u
#define isr_F2F_edge__INTC_PRIOR_NUM 7u
#define isr_F2F_edge__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define isr_F2F_edge__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_F2F_edge__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timeout_Timer */
#define Timeout_Timer_Isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Timeout_Timer_Isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Timeout_Timer_Isr__INTC_MASK 0x40000u
#define Timeout_Timer_Isr__INTC_NUMBER 18u
#define Timeout_Timer_Isr__INTC_PRIOR_NUM 7u
#define Timeout_Timer_Isr__INTC_PRIOR_REG CYREG_NVIC_PRI_18
#define Timeout_Timer_Isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Timeout_Timer_Isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Timeout_Timer_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Timeout_Timer_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Timeout_Timer_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Timeout_Timer_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Timeout_Timer_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Timeout_Timer_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Timeout_Timer_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Timeout_Timer_TimerHW__PER0 CYREG_TMR1_PER0
#define Timeout_Timer_TimerHW__PER1 CYREG_TMR1_PER1
#define Timeout_Timer_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timeout_Timer_TimerHW__PM_ACT_MSK 0x02u
#define Timeout_Timer_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timeout_Timer_TimerHW__PM_STBY_MSK 0x02u
#define Timeout_Timer_TimerHW__RT0 CYREG_TMR1_RT0
#define Timeout_Timer_TimerHW__RT1 CYREG_TMR1_RT1
#define Timeout_Timer_TimerHW__SR0 CYREG_TMR1_SR0

/* isr_READER_rx */
#define isr_READER_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_READER_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_READER_rx__INTC_MASK 0x100u
#define isr_READER_rx__INTC_NUMBER 8u
#define isr_READER_rx__INTC_PRIOR_NUM 7u
#define isr_READER_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define isr_READER_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_READER_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_keepalive */
#define isr_keepalive__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_keepalive__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_keepalive__INTC_MASK 0x2000u
#define isr_keepalive__INTC_NUMBER 13u
#define isr_keepalive__INTC_PRIOR_NUM 7u
#define isr_keepalive__INTC_PRIOR_REG CYREG_NVIC_PRI_13
#define isr_keepalive__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_keepalive__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* OSDPReaderTimer */
#define OSDPReaderTimer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define OSDPReaderTimer_TimerUDB_rstSts_stsreg__0__POS 0
#define OSDPReaderTimer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define OSDPReaderTimer_TimerUDB_rstSts_stsreg__2__POS 2
#define OSDPReaderTimer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define OSDPReaderTimer_TimerUDB_rstSts_stsreg__3__POS 3
#define OSDPReaderTimer_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define OSDPReaderTimer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define OSDPReaderTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define OSDPReaderTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define OSDPReaderTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define OSDPReaderTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define OSDPReaderTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define OSDPReaderTimer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB00_01_A0
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB00_01_A1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB00_01_D0
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB00_01_D1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB00_01_ACTL
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB00_01_F0
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB00_01_F1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB00_A0_A1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB00_A0
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB00_A1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB00_D0_D1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB00_D0
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB00_D1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB00_ACTL
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB00_F0_F1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB00_F0
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB00_F1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB01_02_A0
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB01_02_A1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB01_02_D0
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB01_02_D1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB01_02_F0
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB01_02_F1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB01_A0_A1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB01_A0
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB01_A1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB01_D0_D1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB01_D0
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB01_D1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB01_F0_F1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB01_F0
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB01_F1
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL
#define OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB01_MSK_ACTL

/* Status_Reg_HwPort */
#define Status_Reg_HwPort_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Status_Reg_HwPort_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define Status_Reg_HwPort_sts_sts_reg__MASK 0x00u
#define Status_Reg_HwPort_sts_sts_reg__MASK_REG CYREG_B0_UDB10_MSK
#define Status_Reg_HwPort_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Status_Reg_HwPort_sts_sts_reg__STATUS_REG CYREG_B0_UDB10_ST

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 48000000U
#define BCLK__BUS_CLK__KHZ 48000U
#define BCLK__BUS_CLK__MHZ 48U
#define CY_PROJECT_NAME "ext_pim"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E159069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x800
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x0000ABC7u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 2
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0e00
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
