module top
#(parameter param311 = (~^(8'hb5)), 
parameter param312 = param311)
(y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h327):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'he):(1'h0)] wire0;
  input wire signed [(4'he):(1'h0)] wire1;
  input wire signed [(5'h15):(1'h0)] wire2;
  input wire signed [(4'h8):(1'h0)] wire3;
  wire signed [(5'h15):(1'h0)] wire21;
  wire signed [(4'h8):(1'h0)] wire22;
  wire [(3'h7):(1'h0)] wire23;
  wire [(3'h6):(1'h0)] wire43;
  wire signed [(5'h11):(1'h0)] wire44;
  wire signed [(3'h7):(1'h0)] wire45;
  wire signed [(4'he):(1'h0)] wire46;
  wire [(4'hb):(1'h0)] wire78;
  wire [(5'h15):(1'h0)] wire92;
  wire [(3'h5):(1'h0)] wire130;
  wire signed [(5'h12):(1'h0)] wire132;
  wire signed [(4'ha):(1'h0)] wire133;
  wire [(5'h11):(1'h0)] wire304;
  wire signed [(4'h9):(1'h0)] wire306;
  wire signed [(5'h14):(1'h0)] wire307;
  wire [(5'h10):(1'h0)] wire308;
  wire signed [(4'hb):(1'h0)] wire309;
  reg signed [(3'h4):(1'h0)] reg91 = (1'h0);
  reg [(4'hb):(1'h0)] reg90 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg89 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg88 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg87 = (1'h0);
  reg [(2'h3):(1'h0)] reg86 = (1'h0);
  reg [(4'h9):(1'h0)] reg85 = (1'h0);
  reg signed [(4'he):(1'h0)] reg84 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg83 = (1'h0);
  reg [(4'hd):(1'h0)] reg82 = (1'h0);
  reg [(3'h6):(1'h0)] reg81 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg80 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg42 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg41 = (1'h0);
  reg [(5'h10):(1'h0)] reg40 = (1'h0);
  reg [(4'hf):(1'h0)] reg39 = (1'h0);
  reg signed [(4'he):(1'h0)] reg38 = (1'h0);
  reg [(5'h11):(1'h0)] reg37 = (1'h0);
  reg [(5'h14):(1'h0)] reg36 = (1'h0);
  reg [(5'h15):(1'h0)] reg35 = (1'h0);
  reg [(4'hc):(1'h0)] reg34 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg33 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg32 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg31 = (1'h0);
  reg [(4'hd):(1'h0)] reg30 = (1'h0);
  reg [(4'hf):(1'h0)] reg29 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg28 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg27 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg26 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg25 = (1'h0);
  reg [(3'h7):(1'h0)] reg24 = (1'h0);
  reg [(3'h6):(1'h0)] reg20 = (1'h0);
  reg signed [(4'he):(1'h0)] reg19 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg18 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg17 = (1'h0);
  reg [(4'hd):(1'h0)] reg16 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg15 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg14 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg13 = (1'h0);
  reg [(2'h2):(1'h0)] reg12 = (1'h0);
  reg [(5'h12):(1'h0)] reg11 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg10 = (1'h0);
  reg [(5'h15):(1'h0)] reg9 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg8 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg7 = (1'h0);
  reg [(5'h12):(1'h0)] reg6 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg5 = (1'h0);
  reg [(3'h4):(1'h0)] reg4 = (1'h0);
  assign y = {wire21,
                 wire22,
                 wire23,
                 wire43,
                 wire44,
                 wire45,
                 wire46,
                 wire78,
                 wire92,
                 wire130,
                 wire132,
                 wire133,
                 wire304,
                 wire306,
                 wire307,
                 wire308,
                 wire309,
                 reg91,
                 reg90,
                 reg89,
                 reg88,
                 reg87,
                 reg86,
                 reg85,
                 reg84,
                 reg83,
                 reg82,
                 reg81,
                 reg80,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 reg4,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= {wire1, wire1};
      if ($unsigned(($unsigned((wire3 || ((7'h42) ? wire2 : reg4))) ?
          ($signed((wire2 ? (7'h41) : (7'h43))) ?
              reg4[(1'h0):(1'h0)] : wire2) : (8'haf))))
        begin
          reg5 <= $unsigned($signed(wire3));
          reg6 <= (reg4 + (wire0[(4'hb):(3'h4)] ^~ ((wire0 ?
                  reg5[(3'h7):(3'h5)] : (wire0 >> wire3)) ?
              ((+reg4) ? {reg5} : $signed(wire2)) : (!$signed(reg4)))));
          reg7 <= wire2;
          reg8 <= $unsigned($unsigned(wire0[(1'h1):(1'h1)]));
          if ($unsigned(reg4[(1'h1):(1'h1)]))
            begin
              reg9 <= ($signed($signed(((wire1 ? wire2 : reg6) ?
                  {reg4} : (reg5 && wire0)))) >>> $unsigned(wire3[(1'h1):(1'h0)]));
              reg10 <= (^~$signed(wire2[(4'he):(3'h7)]));
              reg11 <= reg10;
              reg12 <= (($unsigned({$signed(reg10),
                  reg6[(1'h1):(1'h1)]}) <= $signed(((reg10 ? (8'h9c) : reg10) ?
                  {wire1,
                      reg9} : (!(7'h44))))) & ($unsigned(reg4[(2'h3):(2'h2)]) - reg8[(3'h5):(1'h0)]));
              reg13 <= ($signed(wire1) ?
                  $unsigned(wire2[(4'ha):(3'h4)]) : reg9[(4'h9):(4'h8)]);
            end
          else
            begin
              reg9 <= ((({(&(8'ha9))} * (8'hab)) <<< {reg5[(4'h8):(1'h1)]}) ^~ {$unsigned((+{reg7,
                      (8'ha2)}))});
              reg10 <= $unsigned({(-reg5), reg11[(3'h5):(1'h0)]});
              reg11 <= $unsigned((+$signed($signed(reg9))));
              reg12 <= reg8;
              reg13 <= wire0[(1'h0):(1'h0)];
            end
        end
      else
        begin
          reg5 <= ($unsigned(reg13[(1'h0):(1'h0)]) ?
              {{wire1, (~^reg13[(4'h9):(1'h0)])},
                  ($signed(reg8[(4'ha):(2'h3)]) ?
                      $unsigned((reg7 - wire1)) : reg4)} : reg6[(1'h0):(1'h0)]);
          reg6 <= $signed(reg9);
        end
      if ($unsigned(((~^$unsigned(wire2)) ?
          (reg13[(2'h2):(1'h0)] ?
              (wire1[(4'ha):(3'h6)] ?
                  reg11 : $unsigned((8'ha0))) : $signed($signed(reg11))) : $unsigned(wire3))))
        begin
          reg14 <= reg6[(3'h5):(2'h2)];
          reg15 <= wire3[(3'h7):(2'h3)];
          reg16 <= wire2[(5'h12):(4'hd)];
          reg17 <= (($signed((reg8[(1'h0):(1'h0)] ~^ $signed(wire2))) ?
                  {($unsigned(reg9) == (~reg10)),
                      $signed(reg6[(1'h1):(1'h0)])} : ({(^reg12)} ?
                      (!(~&wire0)) : $unsigned($unsigned((7'h42))))) ?
              reg16 : reg11);
        end
      else
        begin
          if (reg15)
            begin
              reg14 <= (|$signed($unsigned($unsigned((wire1 - reg9)))));
              reg15 <= ($unsigned({(+(reg10 >= reg4))}) ?
                  {(reg13[(3'h6):(1'h0)] | reg14),
                      reg5} : $signed({$signed(reg12)}));
              reg16 <= wire0;
              reg17 <= ({(~^($unsigned(reg12) << $signed((8'hb5))))} >> $unsigned(reg14[(4'ha):(1'h0)]));
            end
          else
            begin
              reg14 <= (8'hbf);
              reg15 <= (reg8 | ((^~((reg10 ?
                  reg14 : reg16) - (~(8'hb0)))) ~^ ($signed(reg11[(2'h3):(1'h1)]) ?
                  $signed((reg4 ? reg17 : wire1)) : {reg15,
                      wire2[(3'h5):(1'h0)]})));
              reg16 <= reg14[(4'hf):(4'he)];
              reg17 <= $signed($signed(reg11));
            end
          reg18 <= wire0;
          reg19 <= reg7[(4'hd):(1'h1)];
          reg20 <= reg11[(3'h6):(3'h6)];
        end
    end
  assign wire21 = (reg14 & reg20);
  assign wire22 = {reg9[(4'he):(4'h9)], $unsigned($unsigned(reg7))};
  assign wire23 = (({$unsigned((wire22 + reg13)),
                          {(reg20 >>> (8'ha4)), reg18}} ?
                      $signed(((reg12 ? (8'h9c) : (8'hbf)) ?
                          wire1[(1'h1):(1'h1)] : (+wire2))) : {(reg11[(2'h2):(1'h0)] && $signed(reg10)),
                          ($unsigned(wire0) ? (~reg9) : reg20)}) && (reg4 ?
                      reg10 : ((^$signed(reg5)) == $signed(wire22))));
  always
    @(posedge clk) begin
      if ($signed(($unsigned($unsigned((wire2 >>> reg14))) & (reg11 ?
          {(8'hb4), reg16} : wire22[(3'h5):(2'h3)]))))
        begin
          reg24 <= {reg5[(2'h2):(1'h0)], wire21[(5'h11):(5'h11)]};
          reg25 <= (((((wire3 <= (8'ha5)) || (reg13 ?
                      (8'hb9) : reg8)) == ((-reg9) ?
                      (reg24 >> (8'hae)) : wire0)) ?
                  reg8[(4'ha):(3'h7)] : reg13[(4'h8):(4'h8)]) ?
              reg20[(2'h2):(1'h1)] : (reg15[(4'he):(4'hb)] < $unsigned(reg19)));
        end
      else
        begin
          reg24 <= {(((reg16 ? (reg8 ? reg17 : reg16) : (-reg19)) ?
                  {reg14[(4'hb):(3'h7)],
                      ((8'ha1) != reg19)} : $unsigned(((7'h43) ?
                      wire0 : reg7))) ^ reg15),
              reg10};
          reg25 <= reg6;
          if (reg13[(2'h3):(2'h3)])
            begin
              reg26 <= (~((wire22 ?
                  ((reg16 ? reg6 : reg5) ?
                      reg20 : $unsigned(reg12)) : $signed((wire3 != reg15))) * (8'hb8)));
              reg27 <= $signed((reg25 - (wire0[(3'h4):(2'h2)] ?
                  reg14 : reg18)));
            end
          else
            begin
              reg26 <= (wire2 ? reg5[(4'hd):(4'hc)] : reg13[(3'h4):(1'h1)]);
            end
        end
      reg28 <= $unsigned($signed(reg8));
      if (reg28[(1'h1):(1'h1)])
        begin
          if ({(reg5[(3'h4):(1'h1)] ?
                  $signed({(~reg27),
                      (reg13 ? reg28 : wire0)}) : ((reg15[(3'h7):(3'h7)] ?
                          (^~wire21) : (~&reg14)) ?
                      wire22[(3'h4):(1'h1)] : (~(reg19 ^~ (8'h9c)))))})
            begin
              reg29 <= ({$signed((-reg11[(3'h6):(3'h4)]))} ^~ reg18);
            end
          else
            begin
              reg29 <= $signed(({reg7, reg29} == (wire22 ?
                  reg4 : wire1[(1'h0):(1'h0)])));
            end
          if (reg11)
            begin
              reg30 <= ($unsigned($unsigned(reg18[(5'h10):(2'h3)])) ~^ {(~|($signed(reg24) ?
                      (reg4 ? (8'hb3) : reg25) : (^(8'hb4)))),
                  $signed(reg8)});
              reg31 <= reg7;
              reg32 <= ($signed((8'hab)) ?
                  ($unsigned(reg10) && $signed(((wire1 > (8'h9e)) ?
                      reg10[(2'h2):(2'h2)] : {reg10}))) : {($signed($unsigned(reg9)) ?
                          ((reg24 && reg4) ?
                              $signed(wire2) : $unsigned((8'hbd))) : ($signed((8'h9e)) ?
                              reg27[(3'h6):(1'h1)] : {reg28, reg12})),
                      (-reg7[(5'h11):(4'h8)])});
            end
          else
            begin
              reg30 <= $signed({reg26[(2'h2):(1'h0)], wire0});
              reg31 <= ((reg11[(2'h2):(1'h0)] && {(+wire1),
                      $unsigned((reg6 ? reg28 : reg14))}) ?
                  (({(^~reg15),
                          (reg27 ?
                              reg12 : reg8)} < $unsigned($unsigned(reg28))) ?
                      $unsigned(wire22) : $unsigned($unsigned($signed(reg7)))) : $unsigned((reg7[(4'h9):(1'h1)] ?
                      reg18[(4'h8):(1'h0)] : (8'hb7))));
              reg32 <= reg6[(2'h3):(2'h2)];
              reg33 <= (8'hb1);
            end
        end
      else
        begin
          if ($signed(({($signed(reg9) ? reg17[(2'h3):(1'h0)] : (reg13 + reg7)),
              (-$unsigned(wire3))} | (~|wire3))))
            begin
              reg29 <= ($unsigned({(~&(^~reg6))}) ?
                  ($signed(((~&reg10) ?
                      {reg9} : (reg24 ?
                          wire2 : reg27))) + $signed(reg27[(2'h3):(1'h1)])) : ((((reg27 < reg7) ?
                              $signed(reg17) : reg27) ?
                          wire21 : {(^reg25), $signed(reg4)}) ?
                      ({{reg24,
                              reg24}} >>> $signed($signed((8'ha2)))) : $signed(((reg11 * (8'hbf)) >> (reg27 ?
                          reg27 : wire2)))));
              reg30 <= ((|reg18[(3'h7):(3'h5)]) * (~|reg20));
              reg31 <= reg16;
              reg32 <= $unsigned({(~{reg16, reg14}),
                  ($unsigned((8'hae)) ? $signed((reg8 || reg7)) : reg4)});
              reg33 <= (({reg16[(1'h0):(1'h0)],
                  reg33[(4'hc):(4'hc)]} >> reg30[(4'hd):(1'h1)]) > (~|reg4));
            end
          else
            begin
              reg29 <= (|wire23);
              reg30 <= (~|$unsigned(reg32));
              reg31 <= {reg4[(3'h4):(3'h4)]};
              reg32 <= $signed(reg9[(4'hf):(3'h5)]);
            end
          reg34 <= (8'ha1);
          if ((($unsigned(((reg13 ? reg4 : reg18) || reg13)) ?
                  {(~|reg34)} : wire23[(2'h2):(1'h1)]) ?
              $unsigned($unsigned($unsigned((~|(8'hae))))) : $unsigned(wire22[(1'h1):(1'h1)])))
            begin
              reg35 <= $unsigned(((+reg19) ~^ (&((^(8'h9f)) >= reg9[(3'h4):(2'h2)]))));
              reg36 <= (reg12 ?
                  (((-$signed(reg8)) ?
                      ((&reg11) == reg29[(3'h5):(1'h1)]) : $unsigned((reg6 ?
                          reg20 : reg35))) || $unsigned(reg34)) : {($signed((+reg27)) << ($signed(reg32) & {reg17})),
                      ($unsigned($signed(reg19)) ^ ($unsigned(reg10) ?
                          reg34[(1'h0):(1'h0)] : reg8))});
              reg37 <= $unsigned({$unsigned($unsigned($signed(reg33)))});
            end
          else
            begin
              reg35 <= reg31;
            end
        end
      if ({reg33, $signed($unsigned((7'h42)))})
        begin
          if ($signed(reg31[(2'h2):(1'h1)]))
            begin
              reg38 <= $unsigned(reg36[(3'h4):(3'h4)]);
              reg39 <= reg5[(4'ha):(3'h4)];
              reg40 <= $signed(reg11);
              reg41 <= reg13;
            end
          else
            begin
              reg38 <= reg14;
              reg39 <= $signed((-$signed((8'ha4))));
              reg40 <= (reg26 ?
                  $unsigned({($unsigned(reg15) ? $signed((8'hb1)) : reg7),
                      (reg26 & (reg7 ?
                          reg28 : reg34))}) : ((~$signed((reg18 <= wire0))) ?
                      reg25[(3'h4):(2'h3)] : {reg27[(2'h2):(1'h1)],
                          $signed({reg36, (8'had)})}));
            end
          reg42 <= ((&{(|$unsigned(reg29))}) > (reg12[(2'h2):(1'h0)] ?
              (reg25 != ((reg20 ? reg26 : reg13) ?
                  $unsigned(reg10) : (reg4 ?
                      (7'h43) : reg9))) : $unsigned(wire1)));
        end
      else
        begin
          if (reg34)
            begin
              reg38 <= $unsigned(((reg34[(3'h6):(1'h0)] << (8'haf)) ?
                  reg17 : $signed(wire2[(1'h0):(1'h0)])));
            end
          else
            begin
              reg38 <= ($unsigned(reg41) ?
                  (~^$signed(((reg16 | reg18) ?
                      {reg16} : {reg37, (8'hba)}))) : (reg20[(3'h4):(1'h1)] ?
                      (~&reg26[(2'h3):(2'h3)]) : {reg12}));
              reg39 <= {wire0};
              reg40 <= (^~(($signed(wire2) ^~ reg37) ?
                  (8'hb5) : $unsigned($signed((reg10 == reg40)))));
            end
          reg41 <= wire1;
        end
    end
  assign wire43 = $unsigned((-{({reg30, reg34} * reg30)}));
  assign wire44 = (($signed(((wire0 != reg36) >>> $unsigned(reg6))) <= wire3) ?
                      (8'hab) : (~&wire1));
  assign wire45 = ((^wire43) ?
                      $unsigned(reg32[(3'h7):(2'h2)]) : $unsigned((-$unsigned((!reg13)))));
  assign wire46 = ($unsigned(wire1) < (($signed(reg38[(3'h4):(3'h4)]) ?
                      (wire22[(3'h4):(2'h3)] ? reg18 : wire22) : $signed({reg29,
                          reg16})) < reg37[(4'he):(2'h2)]));
  module47 #() modinst79 (.y(wire78), .clk(clk), .wire49(reg7), .wire50(reg9), .wire48(reg39), .wire51(reg6));
  always
    @(posedge clk) begin
      reg80 <= $signed($signed(reg14[(3'h7):(3'h5)]));
      reg81 <= wire78;
      if (reg40[(4'ha):(2'h3)])
        begin
          reg82 <= wire21;
          reg83 <= {(8'ha2)};
          if (($signed(reg14[(4'ha):(4'h8)]) <<< {(wire78[(3'h4):(2'h2)] ?
                  (reg80 == (wire44 ? wire43 : reg19)) : ((reg20 > (8'hba)) ?
                      $signed((8'haf)) : reg34))}))
            begin
              reg84 <= $signed(reg5);
              reg85 <= $unsigned({(reg36 && (~^$unsigned(wire23))), (8'hab)});
              reg86 <= wire23;
              reg87 <= (-(+(reg17[(1'h0):(1'h0)] - (wire1 == $signed(reg40)))));
            end
          else
            begin
              reg84 <= (~|($signed(reg85) <<< reg41));
              reg85 <= $unsigned((((&reg17) ?
                  ((reg34 + reg32) ?
                      $signed(wire78) : $signed(reg85)) : (^~$unsigned(reg84))) | ($signed((wire43 <= reg83)) <<< reg36[(3'h7):(1'h0)])));
              reg86 <= $unsigned(reg17);
            end
          reg88 <= $unsigned(reg38[(2'h2):(1'h0)]);
        end
      else
        begin
          reg82 <= ($signed($signed(reg11[(1'h0):(1'h0)])) ~^ ($unsigned(reg29[(3'h4):(2'h3)]) ?
              $signed((~^(reg32 ? reg80 : wire46))) : (^~wire0)));
          if (reg85[(3'h7):(3'h6)])
            begin
              reg83 <= reg19[(3'h7):(2'h2)];
              reg84 <= (reg9[(1'h1):(1'h0)] ? (~^$unsigned(reg7)) : reg83);
              reg85 <= (|wire1);
              reg86 <= (reg86 <<< ($signed((((8'hae) <= reg6) ?
                      (reg87 || (8'ha1)) : (reg88 | reg10))) ?
                  wire45 : (+(~{reg80, reg6}))));
              reg87 <= ({(((|wire46) ? (reg33 ^~ (8'hb1)) : (-reg36)) ?
                      reg8 : {$unsigned(reg16), wire78[(3'h5):(3'h4)]}),
                  reg12} ^~ reg31[(1'h1):(1'h0)]);
            end
          else
            begin
              reg83 <= (!($signed((^$unsigned(reg15))) > (reg88 ~^ $signed($unsigned(reg29)))));
              reg84 <= $signed($signed(reg41));
            end
          reg88 <= (reg6 ?
              (-reg5[(1'h1):(1'h1)]) : ($signed(((reg88 <<< reg26) ?
                      wire46 : (wire2 ? reg35 : reg13))) ?
                  (|((^~wire1) <= {reg42, reg7})) : reg37));
        end
      reg89 <= ($unsigned(($signed($unsigned(reg38)) ?
          $signed((|wire78)) : (^$signed(reg24)))) == reg27);
      if ({reg31, reg25[(3'h5):(1'h1)]})
        begin
          reg90 <= reg89[(4'hf):(1'h1)];
        end
      else
        begin
          reg90 <= (wire45[(3'h4):(3'h4)] ?
              reg29[(2'h2):(2'h2)] : $unsigned((8'ha9)));
          reg91 <= wire44;
        end
    end
  assign wire92 = (~{$signed({((7'h40) != wire22), $signed(reg10)}), (!reg20)});
  module93 #() modinst131 (.wire96(reg87), .wire95(wire78), .clk(clk), .y(wire130), .wire94(wire1), .wire97(reg8));
  assign wire132 = $unsigned((-reg30[(4'hd):(4'hc)]));
  assign wire133 = reg40[(4'hd):(4'h8)];
  module134 #() modinst305 (wire304, clk, wire132, reg11, reg17, wire92, reg15);
  assign wire306 = (~(wire45[(2'h2):(2'h2)] << (($signed(reg83) <= (reg7 ?
                       reg15 : reg82)) | ($unsigned(reg5) < (+(8'hb0))))));
  assign wire307 = ((reg38 < reg84) ?
                       (reg9 | reg17) : ($signed(((reg90 * (8'ha4)) ~^ (+(8'had)))) ?
                           (&(reg27[(3'h6):(3'h4)] ?
                               (~&wire304) : reg81)) : reg5[(4'hc):(3'h4)]));
  assign wire308 = $signed($signed($signed(((7'h42) == $unsigned(reg81)))));
  module56 #() modinst310 (.wire57(reg41), .wire58(wire23), .wire60(reg83), .wire59(reg16), .y(wire309), .clk(clk));
endmodule

module module134
#(parameter param302 = (|((~|(~|((8'ha3) <<< (8'ha1)))) ? ((^~{(7'h40)}) ? ((~&(7'h42)) ? (|(8'ha0)) : ((8'hba) ^ (8'ha6))) : (((8'haf) ? (8'ha1) : (8'had)) <= ((8'hac) ? (8'hbb) : (8'ha4)))) : ((+(+(8'hbc))) ? (((8'hbb) ? (8'hb4) : (8'hb4)) + ((8'ha1) ? (8'hbf) : (8'ha8))) : (8'hb4)))), 
parameter param303 = (8'ha0))
(y, clk, wire135, wire136, wire137, wire138, wire139);
  output wire [(32'h243):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire135;
  input wire signed [(5'h12):(1'h0)] wire136;
  input wire signed [(5'h11):(1'h0)] wire137;
  input wire signed [(5'h15):(1'h0)] wire138;
  input wire signed [(5'h11):(1'h0)] wire139;
  wire signed [(4'ha):(1'h0)] wire292;
  wire signed [(5'h13):(1'h0)] wire237;
  wire [(4'hd):(1'h0)] wire236;
  wire [(3'h4):(1'h0)] wire140;
  wire signed [(3'h6):(1'h0)] wire143;
  wire signed [(4'h9):(1'h0)] wire166;
  wire signed [(3'h7):(1'h0)] wire167;
  wire signed [(4'hf):(1'h0)] wire168;
  wire [(4'hc):(1'h0)] wire169;
  wire [(5'h11):(1'h0)] wire170;
  wire signed [(4'h9):(1'h0)] wire171;
  wire signed [(4'hc):(1'h0)] wire234;
  reg [(3'h5):(1'h0)] reg301 = (1'h0);
  reg [(4'hf):(1'h0)] reg300 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg299 = (1'h0);
  reg [(5'h15):(1'h0)] reg298 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg297 = (1'h0);
  reg [(4'hc):(1'h0)] reg296 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg295 = (1'h0);
  reg [(4'he):(1'h0)] reg294 = (1'h0);
  reg [(4'he):(1'h0)] reg141 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg142 = (1'h0);
  reg [(4'he):(1'h0)] reg144 = (1'h0);
  reg signed [(4'he):(1'h0)] reg145 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg146 = (1'h0);
  reg [(4'hc):(1'h0)] reg147 = (1'h0);
  reg signed [(4'he):(1'h0)] reg148 = (1'h0);
  reg [(4'hd):(1'h0)] reg149 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg150 = (1'h0);
  reg [(5'h14):(1'h0)] reg151 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg152 = (1'h0);
  reg [(5'h12):(1'h0)] reg153 = (1'h0);
  reg [(5'h12):(1'h0)] reg154 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg155 = (1'h0);
  reg [(4'h9):(1'h0)] reg156 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg157 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg158 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg159 = (1'h0);
  reg [(4'hc):(1'h0)] reg160 = (1'h0);
  reg [(5'h13):(1'h0)] reg161 = (1'h0);
  reg [(4'hb):(1'h0)] reg162 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg163 = (1'h0);
  reg [(5'h15):(1'h0)] reg164 = (1'h0);
  reg [(5'h15):(1'h0)] reg165 = (1'h0);
  assign y = {wire292,
                 wire237,
                 wire236,
                 wire140,
                 wire143,
                 wire166,
                 wire167,
                 wire168,
                 wire169,
                 wire170,
                 wire171,
                 wire234,
                 reg301,
                 reg300,
                 reg299,
                 reg298,
                 reg297,
                 reg296,
                 reg295,
                 reg294,
                 reg141,
                 reg142,
                 reg144,
                 reg145,
                 reg146,
                 reg147,
                 reg148,
                 reg149,
                 reg150,
                 reg151,
                 reg152,
                 reg153,
                 reg154,
                 reg155,
                 reg156,
                 reg157,
                 reg158,
                 reg159,
                 reg160,
                 reg161,
                 reg162,
                 reg163,
                 reg164,
                 reg165,
                 (1'h0)};
  assign wire140 = ($signed($signed({{wire135}})) ?
                       $unsigned({wire136[(4'h8):(1'h1)], wire137}) : wire138);
  always
    @(posedge clk) begin
      reg141 <= $signed($signed((((^~wire135) >> (~|wire139)) < ((wire137 ?
          (8'hbc) : wire139) | wire136[(2'h2):(1'h0)]))));
      reg142 <= wire136;
    end
  assign wire143 = $unsigned(($signed($signed($signed(reg142))) ?
                       wire135[(5'h10):(4'ha)] : {(wire139 + (^~(8'ha8))),
                           (wire139[(1'h0):(1'h0)] * (^~wire135))}));
  always
    @(posedge clk) begin
      reg144 <= (~|wire135);
      reg145 <= $signed({wire137[(3'h4):(1'h0)],
          (~|((&wire143) ? (reg141 >>> wire138) : (wire135 * wire137)))});
      if ($unsigned((8'hbb)))
        begin
          reg146 <= $unsigned({(|reg141[(1'h1):(1'h1)])});
        end
      else
        begin
          reg146 <= {$signed($unsigned($unsigned($signed(wire138))))};
          if (wire143[(1'h0):(1'h0)])
            begin
              reg147 <= wire135[(4'h8):(3'h5)];
              reg148 <= (~^(~|(((wire138 <<< reg144) ?
                  (^reg146) : (reg141 ?
                      wire140 : reg142)) + (!$unsigned(reg145)))));
              reg149 <= reg145[(3'h6):(3'h4)];
            end
          else
            begin
              reg147 <= (+wire136[(1'h1):(1'h0)]);
              reg148 <= wire137[(4'hf):(3'h5)];
              reg149 <= $signed($signed(reg149[(4'h8):(3'h4)]));
            end
          reg150 <= (~|$unsigned($unsigned((~(~&wire139)))));
          reg151 <= ({$signed(wire137[(4'hd):(1'h1)]),
                  $signed(reg142[(1'h0):(1'h0)])} ?
              (!wire140) : ((reg141[(4'he):(1'h0)] <= {reg145,
                  (wire136 ?
                      wire137 : reg141)}) != (~|$signed($signed(wire137)))));
          reg152 <= {((!((reg151 * wire140) ? (&reg141) : $signed(wire138))) ?
                  wire136[(4'he):(4'he)] : $signed($unsigned((reg145 ?
                      reg146 : wire140))))};
        end
    end
  always
    @(posedge clk) begin
      if (wire143)
        begin
          reg153 <= $signed(wire135);
        end
      else
        begin
          reg153 <= ((($unsigned((|reg152)) ?
              (reg144 ?
                  reg142[(1'h0):(1'h0)] : (reg152 ^~ wire139)) : (7'h42)) != {{(reg144 >= reg151)},
              $unsigned(wire140)}) ^~ $unsigned(reg150[(1'h0):(1'h0)]));
          if ({$signed((reg145 >>> ((wire137 != reg151) ?
                  reg153[(3'h4):(2'h3)] : $signed(wire143)))),
              wire135})
            begin
              reg154 <= wire143;
              reg155 <= $unsigned((8'hbd));
              reg156 <= (reg145[(4'h8):(3'h7)] && (wire136[(2'h3):(2'h3)] ?
                  {$unsigned((8'hac)),
                      $signed((^wire143))} : (reg151 * ((~&reg148) < (reg155 ?
                      reg145 : wire138)))));
              reg157 <= $unsigned(reg149);
            end
          else
            begin
              reg154 <= $signed($unsigned(reg153));
              reg155 <= $unsigned(((reg156[(3'h4):(3'h4)] ?
                      (wire140[(2'h2):(2'h2)] ?
                          {wire138} : wire135[(3'h4):(2'h3)]) : (^~{reg149})) ?
                  reg147 : $signed($unsigned($unsigned(reg144)))));
              reg156 <= (-$signed(($signed($unsigned(wire138)) ?
                  reg153 : {{reg154}})));
            end
        end
      reg158 <= wire137;
      if ($signed($unsigned((reg142[(3'h5):(3'h5)] ?
          $signed(reg154[(4'h9):(4'h9)]) : (reg144[(4'h8):(3'h6)] ?
              {reg156, reg145} : wire138[(1'h0):(1'h0)])))))
        begin
          reg159 <= reg155[(3'h6):(2'h3)];
          if ($unsigned($signed(wire135)))
            begin
              reg160 <= reg158[(4'h8):(1'h1)];
              reg161 <= (|reg156[(2'h3):(2'h2)]);
              reg162 <= wire137;
            end
          else
            begin
              reg160 <= (reg153[(4'h9):(2'h3)] && (~$signed(($signed(reg162) ?
                  (~reg162) : (reg145 <= reg159)))));
              reg161 <= $unsigned((+(8'hb5)));
            end
        end
      else
        begin
          if ((($unsigned((~^$unsigned((8'ha0)))) ?
              (^~reg145[(4'hb):(4'hb)]) : (^{(!(8'hac))})) == $signed(($signed(reg141) ?
              (~&$signed(wire135)) : $unsigned(((8'had) ? reg147 : reg153))))))
            begin
              reg159 <= $signed(reg162[(3'h7):(3'h7)]);
              reg160 <= $signed($signed($unsigned($unsigned({reg158}))));
              reg161 <= ($signed({reg146[(3'h4):(3'h4)]}) | $signed($signed(reg159[(4'hb):(3'h4)])));
              reg162 <= (^reg154[(4'h8):(3'h5)]);
            end
          else
            begin
              reg159 <= (8'ha1);
              reg160 <= wire138[(4'hc):(4'hb)];
              reg161 <= $unsigned($signed(((&(reg158 ? reg151 : reg162)) ?
                  (8'ha0) : ($unsigned(wire139) ?
                      {reg160, (8'hab)} : ((8'hac) + reg159)))));
              reg162 <= $unsigned(((+{(!(8'hb3)),
                  (wire136 ~^ reg152)}) ^ (($signed(wire137) ?
                  ((8'hb6) ?
                      reg161 : reg152) : (wire135 >= (8'ha0))) >> ((~|reg145) >= (|reg154)))));
              reg163 <= $unsigned(reg158);
            end
          reg164 <= reg161;
          reg165 <= wire137[(1'h0):(1'h0)];
        end
    end
  assign wire166 = {(8'hbf),
                       (^$unsigned(($signed(wire136) ?
                           $unsigned((8'hb7)) : $unsigned(reg156))))};
  assign wire167 = (((&(!reg162[(3'h5):(2'h3)])) > reg161[(5'h12):(3'h4)]) != $signed((7'h40)));
  assign wire168 = reg163;
  assign wire169 = (!{($signed((reg154 ?
                           wire137 : reg158)) << $unsigned((reg161 ~^ reg160))),
                       reg165[(3'h5):(2'h3)]});
  assign wire170 = (-($unsigned(reg141[(4'h9):(2'h3)]) ?
                       {($signed(reg144) ?
                               (wire138 ?
                                   reg152 : (8'h9e)) : wire139[(1'h1):(1'h1)])} : (((reg147 ?
                                   reg151 : reg142) ?
                               $unsigned(reg164) : reg142) ?
                           reg146[(2'h2):(1'h0)] : (8'ha5))));
  assign wire171 = wire137[(1'h0):(1'h0)];
  module172 #() modinst235 (.wire173(reg148), .y(wire234), .wire174(reg154), .wire176(reg144), .clk(clk), .wire175(wire169));
  assign wire236 = reg154;
  assign wire237 = ((({wire169, $signed(reg165)} ?
                           (wire137 ? wire166 : wire135) : ({reg160,
                               reg162} || (8'hbf))) <= (!wire167)) ?
                       reg147[(1'h0):(1'h0)] : $signed(wire135[(2'h3):(2'h3)]));
  module238 #() modinst293 (wire292, clk, reg165, reg149, wire139, wire170);
  always
    @(posedge clk) begin
      if ((($signed(reg161) <= $unsigned(((wire292 <= reg144) >>> {(8'hbb),
              reg156}))) ?
          {{(-((8'h9d) > wire170)),
                  (!$signed(reg157))}} : (-(^reg152[(3'h7):(3'h7)]))))
        begin
          reg294 <= {reg152[(4'h8):(3'h4)], (^~$signed(wire169))};
          if (($signed((~^({wire236,
              reg165} >> wire168[(4'ha):(4'ha)]))) && reg157))
            begin
              reg295 <= ($unsigned($signed((^(wire292 + reg165)))) | $unsigned(($signed($unsigned(wire237)) == $unsigned($unsigned((8'hb9))))));
              reg296 <= (~&$unsigned({reg146[(1'h1):(1'h1)], wire234}));
              reg297 <= (^reg163[(4'hd):(2'h3)]);
            end
          else
            begin
              reg295 <= ({$signed((|(~|reg155)))} >> (^wire139));
            end
          reg298 <= ($signed($unsigned((-(wire171 ? (8'hbc) : wire139)))) ?
              (+reg146[(4'hc):(2'h3)]) : (wire237[(4'h8):(1'h0)] << (8'ha8)));
        end
      else
        begin
          reg294 <= reg159;
          reg295 <= ({((+{reg153, wire167}) ?
                      $unsigned((reg156 ? reg156 : reg153)) : reg153)} ?
              (8'hb2) : $unsigned($signed($unsigned($signed(reg144)))));
          reg296 <= reg142[(1'h1):(1'h0)];
        end
      reg299 <= (~&($signed(reg155) ?
          wire292[(3'h4):(2'h3)] : {$signed(reg148[(4'ha):(3'h4)]), reg148}));
      reg300 <= reg163[(3'h5):(3'h4)];
      reg301 <= ((($unsigned({(7'h44)}) & wire170[(4'hf):(1'h0)]) || $unsigned((~(reg165 == reg150)))) != (~(^reg161[(1'h0):(1'h0)])));
    end
endmodule

module module93  (y, clk, wire94, wire95, wire96, wire97);
  output wire [(32'he0):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire94;
  input wire [(4'hb):(1'h0)] wire95;
  input wire [(3'h6):(1'h0)] wire96;
  input wire [(2'h3):(1'h0)] wire97;
  wire signed [(2'h3):(1'h0)] wire129;
  wire signed [(2'h3):(1'h0)] wire128;
  wire signed [(4'hf):(1'h0)] wire127;
  wire signed [(4'hb):(1'h0)] wire126;
  wire [(5'h11):(1'h0)] wire125;
  wire [(3'h5):(1'h0)] wire124;
  wire signed [(2'h3):(1'h0)] wire122;
  wire [(4'h8):(1'h0)] wire121;
  wire signed [(4'hb):(1'h0)] wire120;
  wire [(4'h9):(1'h0)] wire98;
  wire signed [(4'he):(1'h0)] wire99;
  wire [(2'h3):(1'h0)] wire100;
  wire signed [(3'h6):(1'h0)] wire101;
  wire [(5'h15):(1'h0)] wire102;
  wire signed [(5'h11):(1'h0)] wire103;
  wire [(5'h12):(1'h0)] wire104;
  wire signed [(4'hc):(1'h0)] wire105;
  wire [(5'h11):(1'h0)] wire106;
  wire signed [(5'h13):(1'h0)] wire118;
  reg signed [(4'hb):(1'h0)] reg123 = (1'h0);
  assign y = {wire129,
                 wire128,
                 wire127,
                 wire126,
                 wire125,
                 wire124,
                 wire122,
                 wire121,
                 wire120,
                 wire98,
                 wire99,
                 wire100,
                 wire101,
                 wire102,
                 wire103,
                 wire104,
                 wire105,
                 wire106,
                 wire118,
                 reg123,
                 (1'h0)};
  assign wire98 = ($unsigned($unsigned($unsigned((wire94 ^~ wire95)))) ^ ($unsigned($signed(wire96)) && wire97[(1'h1):(1'h0)]));
  assign wire99 = wire95[(3'h6):(3'h5)];
  assign wire100 = $unsigned(($signed($unsigned((~&wire94))) == $signed($unsigned((wire97 ?
                       wire99 : wire98)))));
  assign wire101 = wire94[(4'h9):(1'h1)];
  assign wire102 = (~(~|{{(8'hbb), wire99},
                       (wire96[(1'h0):(1'h0)] ~^ (~&wire94))}));
  assign wire103 = (($unsigned($signed((wire101 >= wire94))) ?
                           ((8'hb5) - (+$unsigned(wire100))) : (|$unsigned($signed(wire102)))) ?
                       {wire101[(3'h5):(1'h0)],
                           $unsigned(($signed(wire98) ?
                               (wire98 + wire96) : wire100[(1'h0):(1'h0)]))} : wire95);
  assign wire104 = ((wire101 >>> (~&($signed(wire102) ?
                           wire100 : {wire102, wire96}))) ?
                       ($unsigned((~^{(8'hb2)})) ?
                           wire99[(3'h7):(3'h7)] : (^~$unsigned((wire102 ?
                               wire98 : wire95)))) : (~$signed(($unsigned((8'hbb)) << (|(8'ha5))))));
  assign wire105 = (~^{(8'ha3)});
  assign wire106 = $unsigned($unsigned(wire103[(3'h7):(3'h7)]));
  module107 #() modinst119 (wire118, clk, wire102, wire95, wire101, wire98, wire104);
  assign wire120 = wire95[(3'h5):(2'h3)];
  assign wire121 = wire100[(2'h2):(1'h1)];
  assign wire122 = $unsigned((((wire106[(4'ha):(3'h5)] ?
                               $signed(wire95) : (wire120 ~^ wire102)) ?
                           (8'hb0) : (-(wire98 ~^ (8'hae)))) ?
                       $unsigned($signed({wire95})) : $signed({(wire95 ?
                               wire95 : wire97),
                           wire97})));
  always
    @(posedge clk) begin
      reg123 <= $signed($signed((wire100 ~^ wire97[(1'h1):(1'h1)])));
    end
  assign wire124 = (!wire98[(4'h9):(2'h3)]);
  assign wire125 = (wire105 ?
                       (($unsigned(wire122) | ((wire124 & (8'hba)) ?
                           (wire102 + reg123) : (wire102 > (8'hb9)))) == (!wire102[(4'h9):(2'h3)])) : (-(~^$signed($signed(wire98)))));
  assign wire126 = (8'hbd);
  assign wire127 = ($signed(wire121) ?
                       wire101[(3'h4):(3'h4)] : wire118[(4'h9):(4'h9)]);
  assign wire128 = $unsigned(((wire95 ?
                       $unsigned($signed((8'hba))) : ((+(8'ha6)) | wire106)) < $signed(((wire100 ?
                           wire121 : wire127) ?
                       (-wire95) : (wire98 * (8'ha0))))));
  assign wire129 = wire128[(2'h2):(1'h1)];
endmodule

module module47
#(parameter param77 = ((!(((^~(8'had)) > (~^(8'had))) != (~|(|(8'haf))))) ? {(((~|(8'hb0)) ? ((8'had) || (8'hbb)) : ((8'ha9) >>> (8'hae))) ? (8'hbc) : (((8'haa) & (8'hb6)) ? (^(8'hb0)) : ((8'ha5) ^~ (8'ha9)))), (~|(((8'hb7) ? (8'haa) : (8'hb6)) - ((8'hb7) ? (7'h40) : (8'hb6))))} : (~{({(8'ha8)} ? ((8'hbe) ? (8'ha3) : (8'hb2)) : {(8'h9d)}), (^~(~(8'ha3)))})))
(y, clk, wire51, wire50, wire49, wire48);
  output wire [(32'h81):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire51;
  input wire signed [(4'hf):(1'h0)] wire50;
  input wire [(5'h11):(1'h0)] wire49;
  input wire [(4'hf):(1'h0)] wire48;
  wire [(5'h10):(1'h0)] wire76;
  wire [(2'h3):(1'h0)] wire75;
  wire signed [(4'hb):(1'h0)] wire74;
  wire signed [(5'h10):(1'h0)] wire73;
  wire [(5'h10):(1'h0)] wire72;
  wire signed [(4'hd):(1'h0)] wire70;
  wire signed [(5'h12):(1'h0)] wire53;
  wire signed [(5'h12):(1'h0)] wire52;
  reg [(4'he):(1'h0)] reg55 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg54 = (1'h0);
  assign y = {wire76,
                 wire75,
                 wire74,
                 wire73,
                 wire72,
                 wire70,
                 wire53,
                 wire52,
                 reg55,
                 reg54,
                 (1'h0)};
  assign wire52 = {$unsigned(wire49)};
  assign wire53 = wire49[(4'hc):(3'h4)];
  always
    @(posedge clk) begin
      reg54 <= $signed(($unsigned({$signed(wire50)}) || (&{wire50[(4'he):(3'h6)],
          (~|wire52)})));
      reg55 <= wire53;
    end
  module56 #() modinst71 (wire70, clk, wire52, wire49, wire53, wire51);
  assign wire72 = (^wire49);
  assign wire73 = wire51;
  assign wire74 = (&(8'hb2));
  assign wire75 = (^~(wire73[(3'h4):(1'h0)] ?
                      {($unsigned(reg55) ?
                              (wire70 ?
                                  (8'ha9) : wire51) : (&reg54))} : wire53));
  assign wire76 = (^wire72);
endmodule

module module56  (y, clk, wire60, wire59, wire58, wire57);
  output wire [(32'h52):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h5):(1'h0)] wire60;
  input wire signed [(4'hd):(1'h0)] wire59;
  input wire [(3'h6):(1'h0)] wire58;
  input wire [(5'h12):(1'h0)] wire57;
  wire [(4'he):(1'h0)] wire69;
  wire [(3'h6):(1'h0)] wire68;
  wire [(4'hd):(1'h0)] wire67;
  wire [(5'h12):(1'h0)] wire66;
  wire [(4'hc):(1'h0)] wire65;
  wire [(3'h4):(1'h0)] wire64;
  wire signed [(3'h5):(1'h0)] wire63;
  wire [(2'h2):(1'h0)] wire62;
  wire [(3'h7):(1'h0)] wire61;
  assign y = {wire69,
                 wire68,
                 wire67,
                 wire66,
                 wire65,
                 wire64,
                 wire63,
                 wire62,
                 wire61,
                 (1'h0)};
  assign wire61 = ({(|((~^wire57) ?
                              (~^(8'ha2)) : (wire57 ? wire58 : wire58)))} ?
                      wire60 : (~&$unsigned({((8'ha8) + wire60),
                          (wire60 ? wire57 : wire57)})));
  assign wire62 = {$signed((($unsigned(wire57) > wire58[(1'h0):(1'h0)]) ?
                          $unsigned(wire60[(2'h2):(1'h1)]) : wire61))};
  assign wire63 = ((|(~|wire60[(3'h4):(2'h3)])) ? wire61 : $unsigned(wire59));
  assign wire64 = wire59;
  assign wire65 = wire58[(2'h2):(2'h2)];
  assign wire66 = wire58;
  assign wire67 = (~^$signed({(|$unsigned(wire58))}));
  assign wire68 = wire59;
  assign wire69 = wire65;
endmodule

module module107
#(parameter param117 = (((|(|((8'hac) ? (8'ha5) : (8'h9e)))) << ((|(!(7'h44))) ^ (((8'hac) ? (8'hb5) : (8'hb0)) ? ((7'h41) || (8'ha3)) : ((8'h9d) ? (8'hb7) : (8'hb4))))) <= {(((~^(7'h40)) ~^ ((8'ha3) > (8'hb4))) ^~ ((~&(8'ha2)) ? {(8'ha7), (8'hae)} : ((8'ha7) - (8'ha4))))}))
(y, clk, wire112, wire111, wire110, wire109, wire108);
  output wire [(32'h34):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h15):(1'h0)] wire112;
  input wire [(2'h2):(1'h0)] wire111;
  input wire [(3'h6):(1'h0)] wire110;
  input wire [(4'h9):(1'h0)] wire109;
  input wire signed [(4'h9):(1'h0)] wire108;
  wire signed [(4'hc):(1'h0)] wire116;
  wire signed [(4'hd):(1'h0)] wire115;
  wire [(5'h10):(1'h0)] wire114;
  wire [(4'ha):(1'h0)] wire113;
  assign y = {wire116, wire115, wire114, wire113, (1'h0)};
  assign wire113 = ($signed($unsigned(((wire108 ?
                       wire110 : wire110) ^~ wire110))) || $unsigned(wire110));
  assign wire114 = {$signed({(~((8'h9f) * wire112))}), $unsigned((!(8'haa)))};
  assign wire115 = {{wire114,
                           {($signed(wire109) ?
                                   (&wire111) : (wire110 ? wire110 : wire112)),
                               (wire111 ?
                                   $signed(wire114) : $signed(wire108))}},
                       wire109[(3'h4):(1'h0)]};
  assign wire116 = $signed(wire108[(1'h0):(1'h0)]);
endmodule

module module238  (y, clk, wire242, wire241, wire240, wire239);
  output wire [(32'h268):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h15):(1'h0)] wire242;
  input wire signed [(3'h4):(1'h0)] wire241;
  input wire [(3'h4):(1'h0)] wire240;
  input wire signed [(2'h2):(1'h0)] wire239;
  wire signed [(4'hb):(1'h0)] wire291;
  wire signed [(4'ha):(1'h0)] wire290;
  wire [(4'h9):(1'h0)] wire289;
  wire [(2'h2):(1'h0)] wire281;
  wire signed [(5'h12):(1'h0)] wire280;
  wire signed [(4'hb):(1'h0)] wire279;
  wire signed [(4'ha):(1'h0)] wire272;
  wire [(5'h14):(1'h0)] wire271;
  wire signed [(4'hd):(1'h0)] wire270;
  wire [(5'h15):(1'h0)] wire269;
  wire [(5'h15):(1'h0)] wire268;
  reg [(5'h14):(1'h0)] reg288 = (1'h0);
  reg [(5'h15):(1'h0)] reg287 = (1'h0);
  reg [(5'h11):(1'h0)] reg286 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg285 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg284 = (1'h0);
  reg [(4'hf):(1'h0)] reg283 = (1'h0);
  reg [(4'ha):(1'h0)] reg282 = (1'h0);
  reg [(4'hd):(1'h0)] reg278 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg277 = (1'h0);
  reg [(4'h9):(1'h0)] reg276 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg275 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg274 = (1'h0);
  reg [(4'hc):(1'h0)] reg273 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg267 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg266 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg265 = (1'h0);
  reg [(3'h6):(1'h0)] reg264 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg263 = (1'h0);
  reg [(4'hc):(1'h0)] reg262 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg261 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg260 = (1'h0);
  reg [(5'h10):(1'h0)] reg259 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg258 = (1'h0);
  reg [(3'h7):(1'h0)] reg257 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg256 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg255 = (1'h0);
  reg [(5'h12):(1'h0)] reg254 = (1'h0);
  reg [(4'h8):(1'h0)] reg253 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg252 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg251 = (1'h0);
  reg [(3'h6):(1'h0)] reg250 = (1'h0);
  reg [(5'h11):(1'h0)] reg249 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg248 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg247 = (1'h0);
  reg [(5'h11):(1'h0)] reg246 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg245 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg244 = (1'h0);
  reg [(3'h6):(1'h0)] reg243 = (1'h0);
  assign y = {wire291,
                 wire290,
                 wire289,
                 wire281,
                 wire280,
                 wire279,
                 wire272,
                 wire271,
                 wire270,
                 wire269,
                 wire268,
                 reg288,
                 reg287,
                 reg286,
                 reg285,
                 reg284,
                 reg283,
                 reg282,
                 reg278,
                 reg277,
                 reg276,
                 reg275,
                 reg274,
                 reg273,
                 reg267,
                 reg266,
                 reg265,
                 reg264,
                 reg263,
                 reg262,
                 reg261,
                 reg260,
                 reg259,
                 reg258,
                 reg257,
                 reg256,
                 reg255,
                 reg254,
                 reg253,
                 reg252,
                 reg251,
                 reg250,
                 reg249,
                 reg248,
                 reg247,
                 reg246,
                 reg245,
                 reg244,
                 reg243,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg243 <= $signed($unsigned($unsigned($signed((!wire241)))));
      if ((~&{{((wire240 ? wire240 : wire239) ?
                  $signed(reg243) : (reg243 << reg243)),
              wire240}}))
        begin
          reg244 <= ((wire242 <<< wire240[(1'h1):(1'h1)]) - $signed($signed((wire241 ~^ $unsigned((8'ha5))))));
          reg245 <= ($signed(((wire241[(1'h1):(1'h0)] ^ reg243) ?
                  reg244[(3'h6):(1'h1)] : reg243[(1'h1):(1'h0)])) ?
              $signed(reg243) : reg244[(3'h5):(3'h5)]);
        end
      else
        begin
          reg244 <= ((^(&reg245[(1'h0):(1'h0)])) ?
              ($signed({(~^reg245),
                  (wire242 ? reg243 : reg245)}) == wire242) : wire241);
          reg245 <= ({{$signed(wire240[(1'h1):(1'h1)]),
                      $unsigned({(8'hab), wire241})}} ?
              $unsigned((!((wire239 ? wire242 : wire241) & ((7'h40) ?
                  wire239 : wire239)))) : (8'ha6));
          if (wire240)
            begin
              reg246 <= {wire242[(5'h13):(4'ha)]};
              reg247 <= wire242;
              reg248 <= $signed(wire241);
            end
          else
            begin
              reg246 <= $signed($signed((~|$unsigned($signed(reg247)))));
              reg247 <= $signed($unsigned((8'hb4)));
            end
        end
      if (({($signed(wire241) ?
                  $unsigned((reg243 ?
                      wire239 : wire239)) : {wire241[(1'h1):(1'h1)]})} ?
          $signed($unsigned((!$signed((8'hb7))))) : {(^wire242[(5'h15):(1'h1)]),
              (~&((reg247 ? reg245 : wire242) ?
                  (~|reg244) : (reg246 ^ wire240)))}))
        begin
          if (reg244[(4'h8):(1'h1)])
            begin
              reg249 <= $unsigned({$unsigned(wire239)});
              reg250 <= wire240;
              reg251 <= ((-({(+reg250), $signed(reg247)} - $signed({reg245}))) ?
                  (reg245 ?
                      wire240[(2'h2):(2'h2)] : {(7'h41),
                          (!$unsigned((8'ha4)))}) : reg248[(2'h3):(1'h0)]);
              reg252 <= reg245[(3'h4):(1'h1)];
            end
          else
            begin
              reg249 <= $signed(($unsigned((~^(reg248 ? wire239 : reg247))) ?
                  $signed((|(wire242 ?
                      reg247 : reg245))) : $signed(reg247[(1'h1):(1'h1)])));
              reg250 <= (^~$signed($signed(((reg246 ? (8'ha0) : reg250) ?
                  {(8'hbd)} : reg248))));
            end
        end
      else
        begin
          reg249 <= (^~wire242);
          if (((wire241[(1'h0):(1'h0)] ?
              ($unsigned((reg249 <= wire241)) ^~ reg249) : (~|reg245[(3'h4):(3'h4)])) * ($unsigned($unsigned((&(8'ha6)))) ?
              ($unsigned((~&reg243)) >= (~|reg247)) : reg243)))
            begin
              reg250 <= (reg249 <= reg248[(4'h9):(3'h5)]);
              reg251 <= reg252;
              reg252 <= ($signed(($unsigned({reg251}) ?
                      $unsigned({(8'hac)}) : {$unsigned(wire240), wire242})) ?
                  $unsigned((((~(8'hb3)) ?
                          $signed(reg244) : {wire241, (8'ha5)}) ?
                      ((reg251 ^~ reg246) ?
                          {reg245} : $signed(wire242)) : ((~wire242) ?
                          (reg250 ?
                              reg249 : wire242) : wire240))) : $signed(reg247[(3'h5):(1'h1)]));
              reg253 <= wire241[(2'h2):(1'h0)];
            end
          else
            begin
              reg250 <= $signed(wire242[(4'he):(3'h4)]);
              reg251 <= (reg243 < reg249[(4'hb):(3'h6)]);
            end
          reg254 <= ({(($signed(reg250) ^~ reg246) & (7'h40))} ?
              (~&$unsigned($unsigned((8'ha7)))) : $unsigned(({(&reg252)} ^~ (~|$unsigned((7'h40))))));
          reg255 <= ($signed((-$signed(reg246[(4'hc):(4'ha)]))) >= (reg246[(3'h6):(3'h5)] - (reg251[(2'h3):(2'h3)] ?
              reg250 : (&$signed(wire239)))));
          reg256 <= (8'hb7);
        end
      reg257 <= $signed(wire242[(4'hd):(4'hc)]);
      if ((((8'hbe) | (-$unsigned(reg244[(2'h3):(2'h2)]))) & (&wire240[(2'h2):(1'h0)])))
        begin
          reg258 <= $unsigned(reg256);
          if (($signed((^~{(reg257 ? reg248 : reg253),
              (reg243 == (8'ha6))})) > {$signed($signed((~^reg256)))}))
            begin
              reg259 <= $signed($signed($unsigned($unsigned($signed((8'ha3))))));
              reg260 <= {$unsigned(($signed((!reg258)) << ({reg245} ?
                      (~|wire239) : (reg256 << reg255))))};
              reg261 <= reg247[(1'h1):(1'h0)];
              reg262 <= (reg257[(2'h3):(1'h0)] | $signed((8'hb9)));
            end
          else
            begin
              reg259 <= {$unsigned(($signed(((8'hb6) == reg257)) > reg251[(3'h7):(3'h6)]))};
            end
          reg263 <= $signed(({$unsigned($signed(reg259))} ^ wire241[(2'h3):(2'h2)]));
          reg264 <= $signed(wire239[(2'h2):(1'h1)]);
          if ((&$signed(wire239)))
            begin
              reg265 <= reg251[(3'h5):(2'h2)];
              reg266 <= $signed($signed({$unsigned(reg249),
                  (|$signed(reg264))}));
              reg267 <= ({((!reg243) ?
                          ($signed(reg243) ?
                              ((8'hbd) <= reg246) : (~^(8'hb0))) : ((reg244 || reg248) - reg248[(2'h3):(1'h1)])),
                      $signed(reg257)} ?
                  ((((reg250 ? reg253 : reg263) ? reg266 : reg266) ?
                          reg245 : ($signed(reg259) << $signed((8'hae)))) ?
                      reg246 : reg259[(3'h4):(3'h4)]) : {(8'h9e),
                      $unsigned(wire242[(4'h8):(3'h7)])});
            end
          else
            begin
              reg265 <= (~reg261[(4'he):(4'hc)]);
              reg266 <= ($unsigned(($unsigned((reg258 == reg243)) && $unsigned({(7'h41),
                  wire240}))) == (|((+$unsigned(reg243)) >>> ((reg254 ^ reg250) * ((8'haf) ?
                  reg244 : reg259)))));
            end
        end
      else
        begin
          if ($unsigned($unsigned(reg247[(2'h2):(1'h0)])))
            begin
              reg258 <= wire239[(1'h1):(1'h0)];
              reg259 <= $unsigned($signed($signed(reg266[(4'h9):(3'h7)])));
              reg260 <= (^~(^(reg254 ^ (~^(~&(7'h43))))));
            end
          else
            begin
              reg258 <= $signed(($signed($unsigned((reg258 | reg266))) > reg249));
              reg259 <= ($signed(reg263) ?
                  $unsigned(reg245) : ($unsigned(reg249) ?
                      ((~|$unsigned(reg263)) >= $unsigned($unsigned(reg246))) : reg248));
              reg260 <= $unsigned($unsigned({$signed((reg260 ?
                      reg264 : reg260))}));
            end
          reg261 <= (($signed((~$signed(reg267))) < $unsigned(($signed(wire242) ?
              $unsigned(reg262) : {(8'hb7)}))) == reg266);
          reg262 <= (reg251[(2'h3):(1'h1)] << $signed((wire239[(2'h2):(1'h0)] ?
              wire239[(1'h0):(1'h0)] : (+(^~(8'hb2))))));
        end
    end
  assign wire268 = ($signed((-$unsigned((~|reg262)))) ?
                       {$unsigned((&$signed((7'h44))))} : (~&($unsigned($signed(reg251)) || ((-reg262) ~^ (reg261 ?
                           reg257 : reg251)))));
  assign wire269 = $signed($unsigned((((reg259 ? reg259 : reg259) || reg254) ?
                       (|(reg247 << reg243)) : {reg263, {reg263}})));
  assign wire270 = $signed($signed(((reg250[(2'h2):(1'h0)] ?
                       $unsigned(reg248) : (reg245 ?
                           (7'h41) : wire239)) <= ((reg245 ^~ reg256) ?
                       (&reg251) : $unsigned(reg261)))));
  assign wire271 = wire240[(2'h3):(1'h0)];
  assign wire272 = wire271;
  always
    @(posedge clk) begin
      if ({reg261[(4'h9):(4'h8)]})
        begin
          reg273 <= (8'h9f);
          reg274 <= $unsigned($signed((|((8'ha4) >= $signed(reg252)))));
          if (reg264)
            begin
              reg275 <= (((~|(~^reg255)) ^ $signed((|(reg251 ^~ reg244)))) > (((~&$signed(reg261)) ?
                      reg265 : $signed(reg250)) ?
                  reg244 : (($unsigned((8'ha5)) || $unsigned(reg252)) ?
                      (((8'hbf) >> reg274) ^ $unsigned((8'h9c))) : (^~(^~wire240)))));
              reg276 <= reg262;
              reg277 <= (({$unsigned(reg251[(3'h4):(2'h3)]),
                  {wire270[(4'hb):(2'h2)]}} >> wire271[(1'h0):(1'h0)]) != (!($unsigned((^~(8'hb8))) ?
                  ((~|reg259) ?
                      $unsigned((8'had)) : (|reg247)) : $unsigned(reg259[(4'hc):(4'ha)]))));
            end
          else
            begin
              reg275 <= wire242;
            end
          reg278 <= reg252[(1'h1):(1'h1)];
        end
      else
        begin
          reg273 <= {reg275, (8'hb6)};
          if (reg274[(4'ha):(4'h8)])
            begin
              reg274 <= reg275[(2'h2):(1'h1)];
              reg275 <= $signed(($signed({reg249, $signed(reg262)}) ?
                  {$signed({wire269, reg252}),
                      reg243} : wire239[(1'h0):(1'h0)]));
              reg276 <= (reg275[(4'hc):(3'h5)] ?
                  $unsigned(((((8'ha5) ?
                      reg246 : reg256) <<< (~&wire239)) >= reg260)) : reg265);
              reg277 <= $signed($unsigned(wire242));
              reg278 <= reg249[(1'h0):(1'h0)];
            end
          else
            begin
              reg274 <= (({($unsigned((8'ha5)) ~^ wire269[(2'h2):(2'h2)])} ?
                  wire239 : reg258) ^ reg256[(4'ha):(1'h1)]);
              reg275 <= ((reg246 ?
                  wire272[(3'h6):(1'h1)] : ({reg244[(2'h2):(2'h2)]} - reg264)) - $signed((($signed(reg276) ?
                      (+reg252) : (reg276 ~^ reg265)) ?
                  $signed({reg260, wire269}) : reg275[(2'h2):(1'h1)])));
              reg276 <= {wire239[(1'h1):(1'h1)]};
              reg277 <= (reg255[(4'hc):(3'h7)] ?
                  (+$unsigned(($signed(reg260) ?
                      (reg253 != reg263) : (-reg252)))) : reg267[(4'he):(2'h2)]);
              reg278 <= $unsigned((!reg250[(3'h6):(1'h1)]));
            end
        end
    end
  assign wire279 = (((~^$signed(reg263[(3'h7):(2'h3)])) && $signed(wire240[(3'h4):(3'h4)])) ?
                       {$unsigned((~(reg265 * reg245)))} : $signed($unsigned(reg251)));
  assign wire280 = $unsigned($unsigned((-(((8'ha2) ?
                       (8'ha7) : wire279) ^ {reg277}))));
  assign wire281 = {$unsigned(reg250[(3'h6):(1'h1)])};
  always
    @(posedge clk) begin
      reg282 <= reg253[(1'h1):(1'h1)];
      if ((wire239 ? reg275 : reg259))
        begin
          reg283 <= wire272;
          if (reg267[(3'h6):(3'h5)])
            begin
              reg284 <= reg256[(4'hc):(3'h4)];
            end
          else
            begin
              reg284 <= {(reg246[(2'h3):(1'h0)] >>> (((^reg250) >> reg244) ?
                      ((^reg282) >> $unsigned(wire270)) : (reg278 < (^~reg263))))};
              reg285 <= $unsigned(reg258[(1'h1):(1'h0)]);
              reg286 <= ((^~$unsigned((^$unsigned(reg247)))) ?
                  ((!$unsigned((reg257 ?
                      reg260 : reg255))) != reg252[(1'h0):(1'h0)]) : $unsigned(($signed($signed(reg285)) < $signed($unsigned(wire268)))));
              reg287 <= (wire239[(1'h0):(1'h0)] <= ($signed({{reg267}}) ?
                  $signed($signed((reg251 ?
                      reg286 : reg243))) : (~{wire270[(4'hd):(3'h5)],
                      (^reg286)})));
            end
          reg288 <= {reg260, $unsigned((8'hb0))};
        end
      else
        begin
          reg283 <= $signed(reg287);
          reg284 <= (^~(((8'ha1) || reg261[(3'h7):(2'h2)]) ? reg286 : reg250));
          if ($signed(reg284[(2'h3):(1'h0)]))
            begin
              reg285 <= (~&$unsigned(wire239[(1'h0):(1'h0)]));
              reg286 <= ({(7'h41)} ~^ ($signed((((7'h41) >= (8'hbe)) < (reg263 ?
                  reg273 : (8'ha9)))) ^~ (reg276 ^~ ($signed(reg251) ?
                  (reg260 ? reg252 : reg254) : reg252))));
            end
          else
            begin
              reg285 <= {($signed($signed((-reg262))) ?
                      $signed((~wire279[(1'h1):(1'h1)])) : (($signed(reg244) ?
                          {reg260,
                              reg273} : reg278[(3'h7):(3'h4)]) >> wire272))};
            end
        end
    end
  assign wire289 = (($signed($unsigned($unsigned(wire272))) ?
                       wire242[(5'h11):(5'h11)] : {((reg273 <<< reg274) && $unsigned(wire240)),
                           (^~wire270[(2'h2):(2'h2)])}) || $unsigned(($unsigned($unsigned(reg267)) <= (~reg251))));
  assign wire290 = (|$signed(reg246));
  assign wire291 = reg285;
endmodule

module module172
#(parameter param233 = (^{({((8'hb5) >>> (8'hab)), ((8'ha7) ? (7'h40) : (8'haf))} || ({(8'hb2), (8'hbb)} ? ((8'hb5) != (8'hbf)) : (^~(8'hb0))))}))
(y, clk, wire176, wire175, wire174, wire173);
  output wire [(32'h274):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire176;
  input wire signed [(4'hc):(1'h0)] wire175;
  input wire signed [(5'h12):(1'h0)] wire174;
  input wire signed [(4'he):(1'h0)] wire173;
  wire signed [(4'h9):(1'h0)] wire222;
  wire [(5'h15):(1'h0)] wire221;
  wire [(5'h13):(1'h0)] wire220;
  wire signed [(3'h6):(1'h0)] wire219;
  wire signed [(3'h5):(1'h0)] wire203;
  wire [(5'h14):(1'h0)] wire202;
  wire signed [(3'h6):(1'h0)] wire201;
  wire signed [(4'h8):(1'h0)] wire200;
  wire signed [(4'hf):(1'h0)] wire199;
  wire [(3'h4):(1'h0)] wire198;
  wire [(5'h11):(1'h0)] wire178;
  wire [(5'h15):(1'h0)] wire177;
  reg signed [(4'hb):(1'h0)] reg232 = (1'h0);
  reg [(5'h13):(1'h0)] reg231 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg230 = (1'h0);
  reg [(3'h4):(1'h0)] reg229 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg228 = (1'h0);
  reg [(2'h2):(1'h0)] reg227 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg226 = (1'h0);
  reg [(4'h9):(1'h0)] reg225 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg224 = (1'h0);
  reg [(4'he):(1'h0)] reg223 = (1'h0);
  reg [(3'h5):(1'h0)] reg218 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg217 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg216 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg215 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg214 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg213 = (1'h0);
  reg [(5'h14):(1'h0)] reg212 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg211 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg210 = (1'h0);
  reg [(5'h10):(1'h0)] reg209 = (1'h0);
  reg signed [(4'he):(1'h0)] reg208 = (1'h0);
  reg [(2'h3):(1'h0)] reg207 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg206 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg205 = (1'h0);
  reg [(5'h15):(1'h0)] reg204 = (1'h0);
  reg [(5'h12):(1'h0)] reg197 = (1'h0);
  reg [(2'h3):(1'h0)] reg196 = (1'h0);
  reg [(4'hb):(1'h0)] reg195 = (1'h0);
  reg [(4'hf):(1'h0)] reg194 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg193 = (1'h0);
  reg [(4'hc):(1'h0)] reg192 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg191 = (1'h0);
  reg [(4'hf):(1'h0)] reg190 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg189 = (1'h0);
  reg [(3'h5):(1'h0)] reg188 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg187 = (1'h0);
  reg [(4'h8):(1'h0)] reg186 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg185 = (1'h0);
  reg [(4'he):(1'h0)] reg184 = (1'h0);
  reg [(4'h8):(1'h0)] reg183 = (1'h0);
  reg [(3'h4):(1'h0)] reg182 = (1'h0);
  reg [(3'h7):(1'h0)] reg181 = (1'h0);
  reg signed [(4'he):(1'h0)] reg180 = (1'h0);
  reg [(4'hc):(1'h0)] reg179 = (1'h0);
  assign y = {wire222,
                 wire221,
                 wire220,
                 wire219,
                 wire203,
                 wire202,
                 wire201,
                 wire200,
                 wire199,
                 wire198,
                 wire178,
                 wire177,
                 reg232,
                 reg231,
                 reg230,
                 reg229,
                 reg228,
                 reg227,
                 reg226,
                 reg225,
                 reg224,
                 reg223,
                 reg218,
                 reg217,
                 reg216,
                 reg215,
                 reg214,
                 reg213,
                 reg212,
                 reg211,
                 reg210,
                 reg209,
                 reg208,
                 reg207,
                 reg206,
                 reg205,
                 reg204,
                 reg197,
                 reg196,
                 reg195,
                 reg194,
                 reg193,
                 reg192,
                 reg191,
                 reg190,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 reg185,
                 reg184,
                 reg183,
                 reg182,
                 reg181,
                 reg180,
                 reg179,
                 (1'h0)};
  assign wire177 = ($signed((wire176[(1'h0):(1'h0)] - {$signed(wire174)})) ?
                       ($unsigned($signed(wire175)) & (~^$signed((~&wire176)))) : (&(wire176[(1'h0):(1'h0)] ^~ $unsigned({wire173,
                           wire175}))));
  assign wire178 = $signed((-wire176[(2'h2):(1'h1)]));
  always
    @(posedge clk) begin
      reg179 <= (&($unsigned((~|(wire178 + wire177))) <<< (~^{wire176})));
      reg180 <= ((8'ha4) != ({$unsigned($signed(wire174)),
          (~^wire175[(4'ha):(3'h5)])} < wire177[(4'hc):(1'h1)]));
      reg181 <= reg179;
      if (($unsigned($unsigned(wire177)) <<< (!{$signed(wire174)})))
        begin
          reg182 <= ((({wire173[(4'hd):(4'h9)], wire174} << $unsigned((wire176 ?
                      wire176 : wire178))) ?
                  $unsigned(((~wire176) ?
                      {wire174} : (+wire175))) : (|wire173)) ?
              $signed(wire177[(4'ha):(1'h1)]) : ((wire177 < (-{wire174})) ?
                  reg180 : $unsigned((reg181 ? $unsigned(wire173) : reg180))));
          reg183 <= reg181[(2'h2):(2'h2)];
          reg184 <= reg179[(3'h5):(3'h5)];
        end
      else
        begin
          reg182 <= ({(($signed(reg183) | reg183) <= (^wire175[(4'hc):(2'h3)])),
              wire173} >> (!$unsigned((7'h40))));
          reg183 <= {$signed((8'had)),
              (wire178 ?
                  (((^reg179) ?
                      reg183[(2'h2):(1'h1)] : (8'hb7)) < $signed($signed((8'hb1)))) : (~&(reg179[(2'h2):(1'h1)] * reg184[(3'h7):(1'h0)])))};
          if (reg184[(1'h0):(1'h0)])
            begin
              reg184 <= (8'hae);
            end
          else
            begin
              reg184 <= (($signed(((wire175 >>> (8'hb9)) * (reg180 ?
                          reg179 : wire178))) ?
                      (|$unsigned($unsigned(reg182))) : (^((reg183 ?
                          reg182 : wire177) || (reg180 - wire174)))) ?
                  (-$signed($unsigned(reg179[(2'h2):(1'h0)]))) : reg183[(1'h0):(1'h0)]);
              reg185 <= $unsigned(reg179[(3'h4):(2'h2)]);
              reg186 <= ((+$signed(($signed(wire173) < $unsigned(wire175)))) < ($unsigned(wire173[(3'h5):(1'h1)]) ?
                  ({(wire177 <= reg183), $unsigned(wire173)} ?
                      (wire174 ?
                          wire177[(2'h3):(1'h1)] : (wire174 ~^ wire176)) : $signed((8'hac))) : (&reg184)));
              reg187 <= (reg184 ?
                  $signed({(wire173 ?
                          reg181[(3'h6):(1'h0)] : $unsigned(reg184)),
                      (^~(~^wire174))}) : (+$signed((!reg185))));
              reg188 <= (reg186[(3'h7):(3'h4)] ?
                  reg185[(4'hc):(3'h7)] : (((wire174 || wire174[(3'h4):(3'h4)]) ^~ (^~reg180)) ^~ (((~^wire176) ^ $unsigned(reg187)) << ((reg181 >= wire175) ?
                      $unsigned(reg187) : wire178[(4'hb):(4'h9)]))));
            end
          if (((((wire177 ? (reg181 != reg181) : (^~reg186)) ?
                  ($unsigned(wire177) | {wire175,
                      wire173}) : reg184) * (reg183 ?
                  wire173[(3'h7):(3'h7)] : $signed((~reg187)))) ?
              wire176 : (reg180 ? $unsigned(wire175) : {reg185})))
            begin
              reg189 <= wire173;
              reg190 <= reg187[(4'hd):(4'ha)];
            end
          else
            begin
              reg189 <= reg182[(1'h0):(1'h0)];
              reg190 <= reg187[(5'h11):(2'h3)];
              reg191 <= ($signed($unsigned(($unsigned(wire173) ?
                  $signed(reg180) : reg183))) != ((~&reg186) ?
                  (^~$signed(reg188[(1'h1):(1'h0)])) : (-($unsigned(wire177) & wire178[(4'h8):(3'h6)]))));
              reg192 <= (^~$signed(($signed({wire173,
                  wire178}) ^ reg189[(3'h5):(3'h5)])));
              reg193 <= reg185;
            end
          if (($signed(({(-(8'ha2)),
              wire173[(4'hb):(3'h6)]} + reg188[(3'h5):(3'h5)])) + (reg179 ?
              reg192[(2'h2):(1'h0)] : $unsigned(((reg188 ? reg179 : reg183) ?
                  (reg192 ? (8'ha4) : wire176) : {reg191, wire177})))))
            begin
              reg194 <= reg181[(3'h4):(2'h3)];
              reg195 <= (&$unsigned($unsigned($signed((wire174 ?
                  reg179 : wire177)))));
              reg196 <= reg184[(4'ha):(2'h2)];
            end
          else
            begin
              reg194 <= $signed(((^~$unsigned((wire178 < wire177))) ?
                  (reg181[(1'h0):(1'h0)] - ((^~reg195) ^~ reg190[(3'h4):(3'h4)])) : (reg179 ?
                      reg183[(1'h0):(1'h0)] : reg187)));
              reg195 <= {(+$signed($unsigned(((8'hbf) ? reg191 : wire177)))),
                  ((($unsigned(reg195) ?
                      wire175 : (^~reg188)) >= wire176[(1'h1):(1'h0)]) + reg179[(4'ha):(1'h0)])};
              reg196 <= (($unsigned($signed($signed(reg188))) ?
                      $unsigned(wire174) : $unsigned($unsigned((+reg184)))) ?
                  (~$signed((^~$unsigned(reg195)))) : $unsigned((^reg189[(3'h6):(2'h2)])));
            end
        end
      reg197 <= $unsigned(reg181);
    end
  assign wire198 = $unsigned($signed(($unsigned((reg184 > reg183)) + reg186)));
  assign wire199 = reg182;
  assign wire200 = (|reg195);
  assign wire201 = $signed((reg193 ~^ (((wire199 ? reg187 : (8'hbc)) ?
                       reg191 : (~|wire198)) || ((^reg187) <= ((8'had) && reg182)))));
  assign wire202 = (~|(reg187[(1'h0):(1'h0)] - reg186[(3'h7):(3'h6)]));
  assign wire203 = $unsigned((~|(~&$signed((wire198 ? (8'ha5) : reg185)))));
  always
    @(posedge clk) begin
      reg204 <= reg195[(3'h6):(3'h4)];
      reg205 <= ((8'ha0) ^~ ($signed((~|reg185[(4'hd):(4'hc)])) ?
          reg179[(4'hb):(1'h0)] : reg191[(1'h1):(1'h0)]));
      reg206 <= $unsigned(($unsigned((wire201 ?
              $signed(reg181) : wire175[(4'h8):(3'h7)])) ?
          reg195 : (~|$signed((reg190 || wire199)))));
      if ((~^$unsigned((wire198[(2'h3):(2'h2)] ^ wire203))))
        begin
          if (((8'hbd) ?
              ($signed(reg193[(2'h2):(1'h1)]) - ((~^((8'hb9) <<< reg180)) > $unsigned((~|reg206)))) : $signed({{(reg189 ?
                          reg192 : reg182),
                      reg197[(3'h7):(2'h3)]}})))
            begin
              reg207 <= ({($unsigned({reg192}) ?
                          reg205[(1'h0):(1'h0)] : ((wire201 ^ reg181) ?
                              wire177[(4'hd):(1'h1)] : (reg195 ?
                                  (8'h9e) : reg195))),
                      reg186} ?
                  reg197 : ((((~&(8'ha4)) ?
                      $unsigned(reg192) : (reg182 >= (8'hb8))) << reg185[(3'h4):(2'h2)]) <<< $signed($signed(reg193))));
              reg208 <= (((wire178[(2'h3):(2'h2)] ?
                      (wire202[(4'hf):(4'ha)] > (wire175 << wire178)) : ($unsigned(wire199) > (|reg191))) ?
                  (^~(!$signed(reg191))) : ({wire173, (^~wire176)} - (&(reg197 ?
                      reg182 : reg195)))) - (8'ha4));
              reg209 <= $unsigned(reg187);
              reg210 <= $unsigned(((8'ha7) != $unsigned(({reg185, reg187} ?
                  (~&reg189) : $signed((8'hb3))))));
              reg211 <= reg206;
            end
          else
            begin
              reg207 <= $unsigned(reg193[(3'h5):(1'h0)]);
            end
          reg212 <= reg180;
          reg213 <= reg191[(3'h7):(3'h5)];
          reg214 <= $signed($unsigned(($unsigned(reg212) ?
              reg180[(2'h3):(1'h1)] : $signed(reg182[(1'h1):(1'h0)]))));
          if ($unsigned(wire200))
            begin
              reg215 <= wire203[(2'h3):(1'h1)];
              reg216 <= $unsigned($signed($unsigned({(reg210 < reg196),
                  wire200})));
              reg217 <= $signed($signed(reg209));
            end
          else
            begin
              reg215 <= reg208[(4'hc):(1'h0)];
              reg216 <= ((-reg194[(3'h6):(1'h0)]) ?
                  reg185[(4'hd):(3'h5)] : $signed((~&(reg211[(3'h4):(2'h3)] ?
                      {reg210, reg212} : $signed((8'ha2))))));
              reg217 <= wire198[(2'h2):(2'h2)];
              reg218 <= (({(~^$signed(reg189))} && $signed((8'had))) ?
                  (~&((~|(wire178 >> wire201)) ?
                      reg208[(4'hd):(3'h4)] : $signed({wire198}))) : (reg191[(2'h3):(2'h2)] ~^ {($signed(reg184) ?
                          {wire178} : (wire202 != reg205))}));
            end
        end
      else
        begin
          reg207 <= ($signed($unsigned((!((8'ha4) >>> wire176)))) < (~^reg204[(4'h9):(2'h2)]));
        end
    end
  assign wire219 = $signed(((&($unsigned(reg217) > $unsigned(reg217))) >> $signed($unsigned($unsigned(reg210)))));
  assign wire220 = {reg214[(1'h0):(1'h0)],
                       (!($unsigned((reg190 ? reg192 : reg196)) ?
                           (!reg214[(1'h1):(1'h0)]) : ($signed(wire202) ?
                               wire202 : $signed(reg191))))};
  assign wire221 = ((|($signed(reg205) != (~^(~&reg196)))) + (wire219[(1'h1):(1'h1)] ?
                       (~&(~&reg207)) : $unsigned(((wire176 >= (8'ha1)) ?
                           reg206 : reg180))));
  assign wire222 = wire175[(4'ha):(2'h3)];
  always
    @(posedge clk) begin
      if ((-$unsigned(reg206)))
        begin
          reg223 <= (~^wire219);
          reg224 <= (($unsigned(reg196) == (8'hba)) ~^ {reg179,
              $signed(reg180[(2'h2):(2'h2)])});
          if (((reg206 ? (~^reg180[(4'h9):(2'h2)]) : (8'hba)) ?
              (($signed((|reg184)) ? reg188 : (-$signed(reg217))) ?
                  $unsigned($unsigned((~&reg191))) : (reg217[(3'h4):(2'h2)] + ((&reg207) ^ {wire176,
                      reg214}))) : reg216))
            begin
              reg225 <= (!wire198[(2'h3):(1'h0)]);
            end
          else
            begin
              reg225 <= (((((!(8'hba)) <= reg188[(1'h0):(1'h0)]) ^~ (wire219[(1'h1):(1'h0)] ?
                          wire176 : reg205[(2'h2):(1'h0)])) ?
                      reg207[(2'h2):(1'h1)] : $unsigned((~^$unsigned(reg193)))) ?
                  $signed(wire174[(4'hb):(3'h6)]) : (|$signed(wire202)));
            end
          reg226 <= $signed(($signed($signed(reg190[(1'h1):(1'h0)])) ?
              (|(reg224[(2'h2):(2'h2)] ?
                  $unsigned(wire202) : $signed(reg196))) : wire202[(4'hf):(4'hd)]));
        end
      else
        begin
          reg223 <= ($signed((~^(8'hb5))) - {$unsigned(wire173),
              (^~($unsigned(reg205) || reg192))});
          reg224 <= (~|$unsigned((^~((8'hae) ? $unsigned(reg217) : reg193))));
          reg225 <= (~&(^~{(~|reg195[(3'h7):(3'h4)])}));
          if ((&(8'ha9)))
            begin
              reg226 <= (($signed((((8'hab) + wire222) - reg225)) <<< (^(reg194[(3'h6):(1'h1)] ?
                  $unsigned(reg224) : {reg193}))) * wire199);
              reg227 <= {(({(reg207 ?
                              reg184 : (7'h41))} <<< (wire200 > (reg180 && wire176))) ?
                      {$unsigned((8'hbc))} : $unsigned($signed((wire174 ?
                          reg225 : wire198))))};
            end
          else
            begin
              reg226 <= reg193[(3'h4):(1'h0)];
              reg227 <= (((((reg210 ^ reg205) ?
                  (wire174 ?
                      wire221 : reg179) : {wire220}) ^~ reg205[(1'h1):(1'h0)]) * $unsigned({reg210})) >= {{reg186[(4'h8):(2'h3)]}});
              reg228 <= reg180;
            end
          if ((reg210 ?
              (($signed((-reg207)) >= $unsigned((8'h9e))) ?
                  (($unsigned(reg228) < wire220) ?
                      ($unsigned(reg185) && $signed(reg194)) : $signed((^wire173))) : wire174) : ({$signed($unsigned(reg218))} ?
                  ($unsigned((reg228 + reg227)) ^ $signed($unsigned(reg185))) : (reg208[(3'h6):(3'h6)] >= reg206[(3'h5):(1'h0)]))))
            begin
              reg229 <= ($unsigned({($signed(wire175) ?
                      $unsigned(wire220) : (-reg180))}) >>> ((reg226[(4'h9):(4'h8)] - $unsigned((wire220 == reg226))) || (~&reg223[(3'h5):(2'h2)])));
              reg230 <= ((^$unsigned((&(wire178 ? reg215 : (7'h44))))) ?
                  ($unsigned(reg205[(2'h2):(1'h1)]) ^ {((!(8'ha8)) - (reg208 && reg184)),
                      ($signed(reg210) >>> (reg211 ?
                          (8'haf) : reg195))}) : reg187[(5'h13):(2'h2)]);
              reg231 <= reg207[(1'h1):(1'h0)];
            end
          else
            begin
              reg229 <= ((((!wire178[(5'h11):(2'h2)]) <<< (reg186[(4'h8):(4'h8)] ?
                          $unsigned(reg213) : $unsigned(wire199))) ?
                      $signed($signed($signed(reg207))) : $unsigned((!reg226[(3'h5):(1'h1)]))) ?
                  $unsigned(($signed($signed(reg207)) ?
                      $unsigned(reg190) : wire202[(5'h14):(1'h1)])) : wire203);
              reg230 <= reg179[(4'hb):(1'h0)];
            end
        end
    end
  always
    @(posedge clk) begin
      reg232 <= $signed(($unsigned($unsigned((reg228 - wire174))) ?
          (reg210 | ($unsigned(reg194) || (+reg206))) : $signed((((8'h9c) ?
              reg225 : (8'ha1)) != (reg187 >= reg190)))));
    end
endmodule
