#Build: Synplify Pro L-2016.09M-SP1-5, Build 264R, Oct 26 2017
#install: C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
#OS: Windows 8 6.2
#Hostname: DESKTOP-ASCB9TV

# Fri Apr 08 01:58:33 2022

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\M1Proc.vhd":34:7:34:12|Top entity is set to M1Proc.
VHDL syntax check successful!
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\M1Proc.vhd":34:7:34:12|Synthesizing work.m1proc.rtl.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\CortexM1Top_a3pe.vhd":34:7:34:17|Synthesizing work.cortexm1top.cortexm1top_i.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\ResetSync_a3pe.vhd":12:7:12:15|Synthesizing work.resetsync.cortexm1top_i.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\uj_jtag.vhd":5:7:5:13|Synthesizing work.uj_jtag.cortexm1top_i10.
@W: CD638 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\uj_jtag.vhd":66:7:66:22|Signal cortexm1top_ilol is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\uj_jtag.vhd":68:7:68:22|Signal cortexm1top_oiol is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\uj_jtag.vhd":70:7:70:22|Signal cortexm1top_liol is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\uj_jtag.vhd":72:7:72:22|Signal cortexm1top_iiol is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.uj_jtag.cortexm1top_i10
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":4118:11:4118:15|Synthesizing proasic3e.ujtag.syn_black_box.
Post processing for proasic3e.ujtag.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":3135:10:3135:15|Synthesizing proasic3e.clkint.syn_black_box.
Post processing for proasic3e.clkint.syn_black_box
Post processing for work.resetsync.cortexm1top_i
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\CortexM1Integration\M1A3PE3000\0_01_1_0_0000_0000_1_1\timingshell\vhdl\arm_synplify.vhd":126:7:126:25|Synthesizing work.cortexm1integration.synplify_timing_shell.
Post processing for work.cortexm1integration.synplify_timing_shell
Post processing for work.cortexm1top.cortexm1top_i
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd":29:7:29:15|Synthesizing coretimer_lib.coretimer.synth.
@N: CD364 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vhdl\core\coretimer.vhd":323:24:323:28|Removing redundant assignment.
Post processing for coretimer_lib.coretimer.synth
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":41:7:41:17|Synthesizing corememctrl_lib.corememctrl.rtl.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":759:42:759:58|Signal wr_follow_rd_next in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":759:87:759:102|Signal memdata_rd_flash in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":759:104:759:125|Signal ssram_split_trans_next in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1006:6:1006:12|Signal ihready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1988:13:1988:21|Signal iflashwen in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1988:23:1988:30|Signal isramwen in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1988:32:1988:41|Signal isramcsn_s in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1988:5:1988:11|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2072:33:2072:37|Referenced variable haddr is not in sensitivity list.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2278:13:2278:21|Signal iflashwen in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2278:23:2278:30|Signal isramwen in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2278:33:2278:41|Signal iflashcsn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2278:66:2278:73|Signal haddrreg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2374:18:2374:31|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2354:11:2354:19|Signal iflashcsn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":2354:39:2354:50|Signal hselflashreg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":302:14:302:29|Signal memdata_rd_flash is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for corememctrl_lib.corememctrl.rtl
@W: CL169 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Pruning unused register pipeline_rd_d2_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Pruning unused register HSIZE_d_3(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL111 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|All reachable assignments to HselFlash_d are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":371:8:371:9|Optimizing register bit HselFlashReg to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Optimizing register bit wr_follow_rd_next to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Pruning unused register wr_follow_rd_next. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":371:8:371:9|Pruning unused register HselFlashReg. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":29:7:29:32|Synthesizing coregpio_lib.m1proc_coregpio_0_coregpio.rtl.
@N: CD364 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":568:16:568:23|Removing redundant assignment.
@N: CD364 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":595:16:595:23|Removing redundant assignment.
@N: CD364 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":622:16:622:24|Removing redundant assignment.
@N: CD364 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@N: CD364 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":568:16:568:23|Removing redundant assignment.
@N: CD364 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":595:16:595:23|Removing redundant assignment.
@N: CD364 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":622:16:622:24|Removing redundant assignment.
@N: CD364 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":668:18:668:26|Removing redundant assignment.
@N: CD364 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":671:14:671:22|Removing redundant assignment.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":969:23:969:27|Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":373:9:373:19|Signal io_num_comp is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for coregpio_lib.m1proc_coregpio_0_coregpio.rtl
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":34:7:34:14|Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N: CD604 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":665:16:665:29|OTHERS clause is not synthesized.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":1498:41:1498:46|Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":616:7:616:15|Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3_muxptob3.vhd":33:7:33:23|Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3.vhd":29:7:29:19|Synthesizing coreahbtoapb3_lib.coreahbtoapb3.trans.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":29:7:29:31|Synthesizing coreahbtoapb3_lib.coreahbtoapb3_apbaddrdata.trans.
Post processing for coreahbtoapb3_lib.coreahbtoapb3_apbaddrdata.trans
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd":28:7:28:36|Synthesizing coreahbtoapb3_lib.coreahbtoapb3_penablescheduler.trans.
Post processing for coreahbtoapb3_lib.coreahbtoapb3_penablescheduler.trans
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":28:7:28:30|Synthesizing coreahbtoapb3_lib.coreahbtoapb3_ahbtoapbsm.trans.
@N: CD604 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":342:15:342:28|OTHERS clause is not synthesized.
Post processing for coreahbtoapb3_lib.coreahbtoapb3_ahbtoapbsm.trans
Post processing for coreahbtoapb3_lib.coreahbtoapb3.trans
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\coreahbsram.vhd":3:7:3:17|Synthesizing work.coreahbsram.coreahbsram_oi.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\sram.vhd":3:7:3:21|Synthesizing work.coreahbsram_oii.coreahbsram_oi.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\Sram_512to8192x8_pa3e.vhd":4:7:4:21|Synthesizing work.coreahbsram_oo0.coreahbsram_oi.
@W: CG296 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\Sram_512to8192x8_pa3e.vhd":284:0:284:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\Sram_512to8192x8_pa3e.vhd":7012:6:7012:20|Referenced variable coreahbsram_io1 is not in sensitivity list.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3e.vhd":3161:10:3161:15|Synthesizing proasic3e.ram4k9.syn_black_box.
Post processing for proasic3e.ram4k9.syn_black_box
Post processing for work.coreahbsram_oo0.coreahbsram_oi
@W: CL279 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\Sram_512to8192x8_pa3e.vhd":278:0:278:1|Pruning register bits 11 to 9 of COREAHBSRam_io1(12 downto 9). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.coreahbsram_oii.coreahbsram_oi
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbsramif.vhd":3:7:3:19|Synthesizing work.coreahbsram_o.coreahbsram_oi.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\sramctrl.vhd":3:7:3:20|Synthesizing work.coreahbsram_l1.coreahbsram_oi.
@N: CD233 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\sramctrl.vhd":24:21:24:22|Using sequential encoding for type coreahbsram_ll0.
@N: CD604 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\sramctrl.vhd":87:0:87:13|OTHERS clause is not synthesized.
Post processing for work.coreahbsram_l1.coreahbsram_oi
@W: CL260 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\sramctrl.vhd":101:0:101:1|Pruning register bit 2 of COREAHBSram_l10(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":3:7:3:20|Synthesizing work.coreahbsram_li.coreahbsram_oi.
@N: CD364 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":77:0:77:14|Removing redundant assignment.
@N: CD364 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":78:0:78:14|Removing redundant assignment.
@N: CD364 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":115:0:115:14|Removing redundant assignment.
@W: CD638 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":52:7:52:21|Signal coreahbsram_ooi is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":54:7:54:21|Signal coreahbsram_loi is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":56:7:56:21|Signal coreahbsram_ioi is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.coreahbsram_li.coreahbsram_oi
Post processing for work.coreahbsram_o.coreahbsram_oi
Post processing for work.coreahbsram.coreahbsram_oi
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":27:7:27:38|Synthesizing coreahblite_lib.m1proc_coreahblite_0_coreahblite.coreahblite_arch.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":25:7:25:28|Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":24:7:24:28|Synthesizing coreahblite_lib.coreahblite_slavestage.trans.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":22:7:22:30|Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch.
@N: CD604 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":391:12:391:25|OTHERS clause is not synthesized.
Post processing for coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch
Post processing for coreahblite_lib.coreahblite_slavestage.trans
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":349:8:349:17|Signal sdataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":350:8:350:13|Signal shresp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":351:8:351:16|Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":351:20:351:31|Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":352:8:352:16|Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":352:20:352:31|Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":353:8:353:16|Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":353:20:353:31|Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":354:8:354:16|Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":354:20:354:31|Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":355:8:355:16|Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":355:20:355:31|Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":356:8:356:16|Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":356:20:356:31|Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":357:8:357:16|Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":357:20:357:31|Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":358:8:358:16|Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":358:20:358:31|Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":359:8:359:16|Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":359:20:359:31|Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":360:8:360:16|Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":360:20:360:31|Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":361:8:361:17|Signal hrdata_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":361:20:361:32|Signal hreadyout_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":362:8:362:17|Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":362:20:362:32|Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":363:8:363:17|Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":363:20:363:32|Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":364:8:364:17|Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":364:20:364:32|Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":365:8:365:17|Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":365:20:365:32|Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":366:8:366:17|Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":366:20:366:32|Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":367:8:367:17|Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":367:20:367:32|Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":650:12:650:25|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":22:7:22:32|Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch.
@N: CD604 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":63:12:63:25|OTHERS clause is not synthesized.
Post processing for coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@W: CL177 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":657:8:657:9|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":353:8:353:16|Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":353:20:353:31|Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":354:8:354:16|Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":354:20:354:31|Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":355:8:355:16|Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":355:20:355:31|Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":356:8:356:16|Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":356:20:356:31|Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":357:8:357:16|Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":357:20:357:31|Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":358:8:358:16|Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":358:20:358:31|Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":359:8:359:16|Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":359:20:359:31|Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":360:8:360:16|Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":360:20:360:31|Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":362:8:362:17|Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":362:20:362:32|Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":363:8:363:17|Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":363:20:363:32|Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":364:8:364:17|Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":364:20:364:32|Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":365:8:365:17|Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":365:20:365:32|Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":366:8:366:17|Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":366:20:366:32|Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":367:8:367:17|Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":367:20:367:32|Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":650:12:650:25|OTHERS clause is not synthesized.
@N: CD630 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@W: CL177 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":657:8:657:9|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
Post processing for coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch
Post processing for coreahblite_lib.m1proc_coreahblite_0_coreahblite.coreahblite_arch
Post processing for work.m1proc.rtl
@W: CL246 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:17|Input port bits 16 to 11 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:17|Input port bits 9 to 2 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":47:8:47:13|Input port bits 16 to 11 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":47:8:47:13|Input port bits 9 to 2 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":75:8:75:16|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":76:8:76:19|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":89:8:89:17|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":90:8:90:20|Input HREADYOUT_S16 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:17|Input SDATAREADY is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":47:8:47:13|Input SHRESP is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":57:8:57:16|Input HRDATA_S0 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":58:8:58:19|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S1 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":75:8:75:16|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":76:8:76:19|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":77:8:77:17|Input HRDATA_S10 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":78:8:78:20|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":89:8:89:17|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":90:8:90:20|Input HREADYOUT_S16 is unused.
@N: CL201 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":56:8:56:16|Input HWDATA_M1 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":66:8:66:16|Input HWDATA_M2 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":76:8:76:16|Input HWDATA_M3 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":104:8:104:16|Input HRDATA_S2 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":105:8:105:19|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":106:8:106:15|Input HRESP_S2 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":116:8:116:16|Input HRDATA_S3 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":117:8:117:19|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":118:8:118:15|Input HRESP_S3 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":128:8:128:16|Input HRDATA_S4 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":129:8:129:19|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":130:8:130:15|Input HRESP_S4 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":140:8:140:16|Input HRDATA_S5 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":141:8:141:19|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":142:8:142:15|Input HRESP_S5 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":152:8:152:16|Input HRDATA_S6 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":153:8:153:19|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":154:8:154:15|Input HRESP_S6 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":164:8:164:16|Input HRDATA_S7 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":165:8:165:19|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":166:8:166:15|Input HRESP_S7 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":176:8:176:16|Input HRDATA_S8 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":177:8:177:19|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":178:8:178:15|Input HRESP_S8 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":188:8:188:16|Input HRDATA_S9 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":189:8:189:19|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":190:8:190:15|Input HRESP_S9 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":212:8:212:17|Input HRDATA_S11 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":213:8:213:20|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":214:8:214:16|Input HRESP_S11 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":224:8:224:17|Input HRDATA_S12 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":225:8:225:20|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":226:8:226:16|Input HRESP_S12 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":236:8:236:17|Input HRDATA_S13 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":237:8:237:20|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":238:8:238:16|Input HRESP_S13 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":248:8:248:17|Input HRDATA_S14 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":249:8:249:20|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":250:8:250:16|Input HRESP_S14 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":260:8:260:17|Input HRDATA_S15 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":261:8:261:20|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":262:8:262:16|Input HRESP_S15 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":272:8:272:17|Input HRDATA_S16 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":273:8:273:20|Input HREADYOUT_S16 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":274:8:274:16|Input HRESP_S16 is unused.
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":188:0:188:7|Input port bit 1 of hresp_s0(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":201:0:201:7|Input port bit 1 of hresp_s1(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":214:0:214:7|Input port bit 1 of hresp_s2(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":227:0:227:7|Input port bit 1 of hresp_s3(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":240:0:240:7|Input port bit 1 of hresp_s4(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":253:0:253:7|Input port bit 1 of hresp_s5(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":266:0:266:7|Input port bit 1 of hresp_s6(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":279:0:279:7|Input port bit 1 of hresp_s7(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":292:0:292:7|Input port bit 1 of hresp_s8(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":305:0:305:7|Input port bit 1 of hresp_s9(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":318:0:318:8|Input port bit 1 of hresp_s10(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":331:0:331:8|Input port bit 1 of hresp_s11(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":344:0:344:8|Input port bit 1 of hresp_s12(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":357:0:357:8|Input port bit 1 of hresp_s13(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":370:0:370:8|Input port bit 1 of hresp_s14(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":383:0:383:8|Input port bit 1 of hresp_s15(1 downto 0) is unused 
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":396:0:396:8|Input port bit 1 of hresp_s16(1 downto 0) is unused 
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":149:0:149:7|Input HPROT_M0 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":160:0:160:7|Input HPROT_M1 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":171:0:171:7|Input HPROT_M2 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreAHBLite_0\rtl\vhdl\core\coreahblite.vhd":182:0:182:7|Input HPROT_M3 is unused.
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":8:0:8:5|Input port bit 0 of htrans(1 downto 0) is unused 
@N: CL201 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\sramctrl.vhd":93:0:93:1|Trying to extract state machine for register COReAhbSram_l00.
Extracted state machine for register COReAhbSram_l00
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.4.104\rtl\vhdl\o\sramctrl.vhd":11:0:11:13|Input port bit 2 of coreahbsram_o1(2 downto 0) is unused 
@N: CL201 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":257:6:257:7|Trying to extract state machine for register ahbToApbSMState.
Extracted state machine for register ahbToApbSMState
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd":130:6:130:7|Trying to extract state machine for register penableSchedulerState.
Extracted state machine for register penableSchedulerState
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vhdl\core\coreahbtoapb3.vhd":46:6:46:11|Input port bit 0 of htrans(1 downto 0) is unused 
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":75:0:75:4|Input IADDR is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":76:0:76:6|Input PRESETN is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":77:0:77:3|Input PCLK is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":108:0:108:7|Input PRDATAS1 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":109:0:109:7|Input PRDATAS2 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":111:0:111:7|Input PRDATAS4 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":112:0:112:7|Input PRDATAS5 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":113:0:113:7|Input PRDATAS6 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":114:0:114:7|Input PRDATAS7 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":115:0:115:7|Input PRDATAS8 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":116:0:116:7|Input PRDATAS9 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":117:0:117:8|Input PRDATAS10 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":118:0:118:8|Input PRDATAS11 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":119:0:119:8|Input PRDATAS12 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":120:0:120:8|Input PRDATAS13 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":121:0:121:8|Input PRDATAS14 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":122:0:122:8|Input PRDATAS15 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":125:0:125:7|Input PREADYS1 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":126:0:126:7|Input PREADYS2 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":128:0:128:7|Input PREADYS4 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":129:0:129:7|Input PREADYS5 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":130:0:130:7|Input PREADYS6 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":131:0:131:7|Input PREADYS7 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":132:0:132:7|Input PREADYS8 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":133:0:133:7|Input PREADYS9 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":134:0:134:8|Input PREADYS10 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":135:0:135:8|Input PREADYS11 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":136:0:136:8|Input PREADYS12 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":137:0:137:8|Input PREADYS13 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":138:0:138:8|Input PREADYS14 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":139:0:139:8|Input PREADYS15 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":142:0:142:8|Input PSLVERRS1 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":143:0:143:8|Input PSLVERRS2 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":145:0:145:8|Input PSLVERRS4 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":146:0:146:8|Input PSLVERRS5 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":147:0:147:8|Input PSLVERRS6 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":148:0:148:8|Input PSLVERRS7 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":149:0:149:8|Input PSLVERRS8 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":150:0:150:8|Input PSLVERRS9 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":151:0:151:9|Input PSLVERRS10 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":152:0:152:9|Input PSLVERRS11 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":153:0:153:9|Input PSLVERRS12 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":154:0:154:9|Input PSLVERRS13 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":155:0:155:9|Input PSLVERRS14 is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vhdl\core\coreapb3.vhd":156:0:156:9|Input PSLVERRS15 is unused.
@W: CL246 :"C:\Users\rosar\Documents\M1_ExtRam\component\work\M1Proc\CoreGPIO_0\rtl\vhdl\core\coregpio.vhd":174:4:174:9|Input port bits 31 to 8 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL177 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Sharing sequential element pipeline_rd_d1. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Trying to extract state machine for register MemCntlState.
Extracted state machine for register MemCntlState
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0100
   0101
   0110
   1001
   1010
@W: CL190 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1928:6:1928:7|Optimizing register bit iFLASHWEN to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1928:6:1928:7|Optimizing register bit iFLASHOEN to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Optimizing register bit iFLASHCSN to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1754:6:1754:7|Pruning unused register iFLASHCSN. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1928:6:1928:7|Pruning unused register iFLASHOEN. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":1928:6:1928:7|Pruning unused register iFLASHWEN. Make sure that there are no unused intermediate registers.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CoreMemCtrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":98:8:98:12|Input REMAP is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\ResetSync_a3pe.vhd":26:0:26:7|Input RV_NTRST is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\ResetSync_a3pe.vhd":27:0:27:5|Input RV_TDI is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\ResetSync_a3pe.vhd":28:0:28:5|Input RV_TMS is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\ResetSync_a3pe.vhd":29:0:29:5|Input RV_TCK is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\ResetSync_a3pe.vhd":32:0:32:10|Input RV_nSRST_IN is unused.
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\ResetSync_a3pe.vhd":33:1:33:8|Input RV_DBGRQ is unused.
@W: CL247 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\CortexM1Top_a3pe.vhd":89:0:89:4|Input port bit 1 of hresp(1 downto 0) is unused 
@N: CL159 :"C:\Users\rosar\Documents\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.1.101\rtl\vhdl\o\CortexM1Top_a3pe.vhd":45:0:45:7|Input PORESETN is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 08 01:58:36 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 08 01:58:36 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Fri Apr 08 01:58:36 2022

###########################################################]
Synopsys Netlist Linker, version comp2016q4p1, Build 512R, built Oct 26 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 84MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 08 01:58:38 2022

###########################################################]
Pre-mapping Report

# Fri Apr 08 01:58:38 2022

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\rosar\Documents\M1_ExtRam\synthesis\M1Proc_scck.rpt 
Printing clock  summary report in "C:\Users\rosar\Documents\M1_ExtRam\synthesis\M1Proc_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 125MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 125MB)

@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":287:4:287:17|Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_1(coreahblite_addrdec_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":671:4:671:19|Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_1_0(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":287:4:287:17|Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_2(coreahblite_addrdec_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":671:4:671:19|Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_1_1(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":287:4:287:17|Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_3(coreahblite_addrdec_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":671:4:671:19|Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_1_2(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4543:4:4543:16|Removing instance masterstage_1 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4618:4:4618:16|Removing instance masterstage_2 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4693:4:4693:16|Removing instance masterstage_3 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4887:4:4887:15|Removing instance slavestage_2 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_14(trans) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4946:4:4946:15|Removing instance slavestage_3 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_13(trans) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5005:4:5005:15|Removing instance slavestage_4 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_12(trans) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5064:4:5064:15|Removing instance slavestage_5 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_11(trans) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5123:4:5123:15|Removing instance slavestage_6 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_10(trans) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5182:4:5182:15|Removing instance slavestage_7 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_9(trans) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5241:4:5241:15|Removing instance slavestage_8 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_8(trans) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5300:4:5300:15|Removing instance slavestage_9 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_7(trans) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5418:4:5418:16|Removing instance slavestage_11 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_5(trans) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5477:4:5477:16|Removing instance slavestage_12 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_4(trans) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5536:4:5536:16|Removing instance slavestage_13 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_3(trans) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5595:4:5595:16|Removing instance slavestage_14 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_2(trans) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5654:4:5654:16|Removing instance slavestage_15 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_1(trans) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5713:4:5713:16|Removing instance slavestage_16 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":385:0:385:1|Removing sequential instance WDOGRESN (in view: work.ResetSyNC(cortexm1top_i)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":385:0:385:1|Removing sequential instance CortexM1TOP_Lil (in view: work.ResetSyNC(cortexm1top_i)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_14(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_13(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_12(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_11(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_10(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_9(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_8(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_7(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_5(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_4(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_3(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_2(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_1(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":127:8:127:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_14(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_2(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_13(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_3(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_12(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_4(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_11(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_5(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_10(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_6(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_9(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_7(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_8(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_8(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_7(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_9(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_5(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_11(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_4(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_12(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_3(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_13(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_2(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_14(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_1(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_15(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN115 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavestage.vhd":142:4:142:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_0(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_16(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":240:8:240:9|Removing sequential instance regHBURST[2:0] (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_1027_0(coreahblite_masterstage_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_2(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_3(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_4(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_5(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_6(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_7(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_8(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_9(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_11(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_12(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_13(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_14(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_15(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_16(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 132MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock        Clock                   Clock
Clock                              Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------
M1Proc|SYSCLK                      100.0 MHz     10.000        inferred     Inferred_clkgroup_1     689  
M1Proc|TCK                         100.0 MHz     10.000        inferred     Inferred_clkgroup_0     1    
ResetSyNC|UDRCK_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_2     25   
=========================================================================================================

@W: MT530 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\resetsync_a3pe.vhd":221:0:221:1|Found inferred clock M1Proc|TCK which controls 1 sequential elements including CortexM1Top_0.RS.Dbg_uj\.UJ. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":70:8:70:9|Found inferred clock M1Proc|SYSCLK which controls 689 sequential elements including CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\uj_jtag.vhd":103:0:103:1|Found inferred clock ResetSyNC|UDRCK_inferred_clock which controls 25 sequential elements including CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[4:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\rosar\Documents\M1_ExtRam\synthesis\M1Proc.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 132MB)

Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_2(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine COReAhbSram_l00[0:2] (in view: work.CoreAhbSram_L1(coreahbsram_oi))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine ahbToApbSMState[0:4] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_AhbToApbSM(trans))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[0:2] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_PenableScheduler(trans))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine MemCntlState[0:6] (in view: corememctrl_lib.CoreMemCtrl(rtl))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0100 -> 0000100
   0101 -> 0001000
   0110 -> 0010000
   1001 -> 0100000
   1010 -> 1000000
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[8] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[9] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[10] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[11] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[12] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[13] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[14] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[15] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[16] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[17] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[18] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[19] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[20] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[21] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[22] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[23] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[28] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[29] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[30] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance haddrReg[31] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_ApbAddrData(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":71:0:71:1|Removing sequential instance CoreAhbSraM_I0L[2] (in view: work.CoreAhBSRAM_li(coreahbsram_oi)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 132MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 132MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Apr 08 01:58:39 2022

###########################################################]
Map & Optimize Report

# Fri Apr 08 01:58:39 2022

Synopsys Microsemi Technology Mapper, Version mapact, Build 2172R, Built Oct 30 2017 10:54:39
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-SP1-5

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 116MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":371:8:371:9|Removing sequential instance CoreMemCtrl_0.HselSramReg because it is equivalent to instance CoreMemCtrl_0.HselReg. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 119MB)

@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[8] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[9] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[10] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[11] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[12] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[13] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[14] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[15] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[16] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[17] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[18] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[19] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[20] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[21] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[22] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[23] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[28] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[29] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[30] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":76:6:76:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[31] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[8] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[9] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[10] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[11] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[12] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[13] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[14] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[15] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[16] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[17] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[18] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[19] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[20] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[21] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[22] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[23] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[28] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[29] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[30] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_apbaddrdata.vhd":104:6:104:7|Removing sequential instance COREAHBTOAPB3_0.U_ApbAddrData.nextHaddrReg[31] (in view: work.M1Proc(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_masterstage.vhd":315:8:315:9|Register bit SDATASELInt[16] (in view view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_1027_0(coreahblite_masterstage_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahblite\5.6.105\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\ahbwrapper_sram.vhd":71:0:71:1|Removing sequential instance CoreAhbSraM_I0L[2] (in view: work.CoreAhBSRAM_li(coreahbsram_oi)) of type view:PrimLib.dff(prim) because it does not drive other instances.
Encoding state machine COReAhbSram_l00[0:2] (in view: work.CoreAhbSram_L1(coreahbsram_oi))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine ahbToApbSMState[0:4] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_AhbToApbSM(trans))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine penableSchedulerState[0:2] (in view: coreahbtoapb3_lib.CoreAHBtoAPB3_PenableScheduler(trans))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine MemCntlState[0:6] (in view: corememctrl_lib.CoreMemCtrl(rtl))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0100 -> 0000100
   0101 -> 0001000
   0110 -> 0010000
   1001 -> 0100000
   1010 -> 1000000
@N: MF239 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\corememctrl\2.2.106\rtl\vhdl\core\corememctrl.vhd":711:24:711:41|Found 5-bit decrementor, 'NextWait_2[4:0]'
@N: MO231 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":309:8:309:9|Found counter in view:coretimer_lib.CoreTimer(synth) instance Count[31:0] 
@N: MO231 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coretimer\2.0.103\rtl\vhdl\core\coretimer.vhd":233:8:233:9|Found counter in view:coretimer_lib.CoreTimer(synth) instance PreScale[9:0] 
@N: MF239 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\uj_jtag.vhd":93:21:93:34|Found 6-bit decrementor, 'un15_cortexm1top_l0ol[5:0]'

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)

Auto Dissolve of Sram_byte0 (inst of view:work.CoreAhbSram_OO0_0(coreahbsram_oi))
Auto Dissolve of SRAM_byte1 (inst of view:work.CoreAhbSram_OO0_1(coreahbsram_oi))
Auto Dissolve of Sram_bYTE2 (inst of view:work.CoreAhbSram_OO0_2(coreahbsram_oi))
Auto Dissolve of Sram_bYTE3 (inst of view:work.CoreAhbSram_OO0_3(coreahbsram_oi))
@W: BN132 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_ahbtoapbsm.vhd":257:6:257:7|Removing sequential instance COREAHBTOAPB3_0.U_AhbToApbSM.PWRITE because it is equivalent to instance COREAHBTOAPB3_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 126MB peak: 128MB)

@W: BN132 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbtoapb3\3.2.101\rtl\vhdl\core\coreahbtoapb3_penablescheduler.vhd":130:6:130:7|Removing sequential instance COREAHBTOAPB3_0.U_PenableScheduler.PENABLE because it is equivalent to instance COREAHBTOAPB3_0.U_PenableScheduler.penableSchedulerState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":278:0:278:1|Removing sequential instance CoreAhbSram_0.COREAHBSRam_i1i.Sram_byte0.COREAHBSRam_io1[12] because it is equivalent to instance CoreAhbSram_0.COREAHBSRam_i1i.SRAM_byte1.COREAHBSRam_io1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":278:0:278:1|Removing sequential instance CoreAhbSram_0.COREAHBSRam_i1i.Sram_bYTE2.COREAHBSRam_io1[12] because it is equivalent to instance CoreAhbSram_0.COREAHBSRam_i1i.SRAM_byte1.COREAHBSRam_io1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sram_512to8192x8_pa3e.vhd":278:0:278:1|Removing sequential instance CoreAhbSram_0.COREAHBSRam_i1i.Sram_bYTE3.COREAHBSRam_io1[12] because it is equivalent to instance CoreAhbSram_0.COREAHBSRam_i1i.SRAM_byte1.COREAHBSRam_io1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\coreahbsram\1.4.104\rtl\vhdl\o\sramctrl.vhd":101:0:101:1|Removing sequential instance CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[14] because it is equivalent to instance CoreAhbSram_0.COREAHBSRam_i1i.SRAM_byte1.COREAHBSRam_io1[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 128MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 128MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 128MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 129MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 143MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 142MB peak: 144MB)


Finished preparing to map (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 141MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 162MB peak: 165MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                                           Fanout, notes                   
---------------------------------------------------------------------------------------------------------------------
CortexM1Top_0.CortexM1TOP_i0 / Y                                                     535 : 534 asynchronous set/reset
CoreMemCtrl_0.iHready / Q                                                            31                              
COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[2] / Q                                        30                              
COREAHBTOAPB3_0.U_AhbToApbSM.ahbToApbSMState[3] / Q                                  38                              
CortexM1Top_0.RS.Dbg_uj.UJ / URSTB                                                   26 : 25 asynchronous set/reset  
CoreTimer_0.un5_loaden_0_a2_2_a3 / Y                                                 33                              
CoreMemCtrl_0.SelHaddrReg / Q                                                        28                              
CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[2] / Q                 64                              
CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[3] / Q                 64                              
CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[4] / Q                 64                              
CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[5] / Q                 64                              
CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[6] / Q                 64                              
CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[7] / Q                 64                              
CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[8] / Q                 64                              
CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[9] / Q                 64                              
CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[10] / Q                64                              
CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[11] / Q                64                              
CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[12] / Q                64                              
CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[13] / Q                64                              
CoreAhbSram_0.COREAHBSRam_i1i.SRAM_byte1.COREAhbSram_iloL[0] / Y                     32                              
CoreAhbSram_0.COREAHBSRam_i1i.SRAM_byte1.COREAhbSram_iloL[8] / Y                     32                              
CoreAhbSram_0.COREAHBSRam_i1i.SRAM_byte1.COREAHBSRam_io1[12] / Q                     40                              
CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_l10[1] / Q                 36                              
CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_4 / Y                  65                              
CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_5 / Y                  65                              
CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_6 / Y                  65                              
CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_7 / Y                  65                              
CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_8 / Y                  65                              
CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_9 / Y                  65                              
CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_10 / Y                 65                              
CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_11 / Y                 65                              
CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_12 / Y                 65                              
CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_13 / Y                 65                              
CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_14 / Y                 65                              
CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_15 / Y                 65                              
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / Q                          43                              
CoreMemCtrl_0.MEMADDR_1_sqmuxa / Y                                                   29                              
CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.coreahbsram_il / Y                     60                              
CoreAHBLite_0.matrix4x16.masterstage_0.hready_m_xhdl351_0_a2 / Y                     34                              
CoreAHBLite_0.matrix4x16.masterstage_0.hready_m_xhdl341_0_a2 / Y                     34                              
CoreAHBLite_0.matrix4x16.masterstage_0.hready_m_xhdl342_0_a2 / Y                     35                              
CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_0 / Y                 39                              
CoreAPB3_0.iPSELS_raw_0_a2[3] / Y                                                    33                              
COREAHBTOAPB3_0.U_AhbToApbSM.nextAhbToApbSMState_0_sqmuxa_0_a3 / Y                   36                              
CoreMemCtrl_0.currentwait / Y                                                        39                              
CoreMemCtrl_0.MEMADDR_2_sqmuxa / Y                                                   26                              
CoreTimer_0.Countlde_0_0 / Y                                                         33                              
CoreTimer_0.un1_loadenreg_0_0_0 / Y                                                  61                              
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.MASTERADDRINPROG_iv_i[0] / Y     35                              
CoreMemCtrl_0.iHRDATA_3_sqmuxa / Y                                                   25                              
CoreMemCtrl_0.iHRDATA_4_sqmuxa / Y                                                   32                              
CoreAHBLite_0.matrix4x16.slavestage_1.hsel3_0_a2_0 / Y                               40                              
CoreAHBLite_0.matrix4x16.slavestage_0.HWDATA_4_0_a2_0 / Y                            32                              
CoreAHBLite_0.matrix4x16.slavestage_0.HWDATA_4_0_a2_1 / Y                            32                              
CoreAHBLite_0.matrix4x16.slavestage_10.HWDATA_4_0_a2_0 / Y                           32                              
CoreAHBLite_0.matrix4x16.slavestage_10.HWDATA_4_0_a2_1 / Y                           32                              
CoreMemCtrl_0.WSCounterLoadVal_m1_e_6_0 / Y                                          34                              
=====================================================================================================================

@W: FP157 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\cortexm1top_a3pe.vhd":283:0:283:1|Found instantiated global clock buffer in clock path for net CortexM1Top_0.RS.UDRCK. Cannot promote clock net with multiple global clock buffers in series.
@N: FP130 |Promoting Net SYSCLK_c on CLKBUF  SYSCLK_pad 
@N: FP130 |Promoting Net CoreAhbSram_0.COREAHBSram_il[2] on CLKINT  I_259 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 162MB peak: 165MB)

Replicating Combinational Instance CoreMemCtrl_0.WSCounterLoadVal_m1_e_6_0, fanout 34 segments 2
Replicating Combinational Instance CoreAHBLite_0.matrix4x16.slavestage_10.HWDATA_4_0_a2_1, fanout 32 segments 2
Replicating Combinational Instance CoreAHBLite_0.matrix4x16.slavestage_10.HWDATA_4_0_a2_0, fanout 32 segments 2
Replicating Combinational Instance CoreAHBLite_0.matrix4x16.slavestage_0.HWDATA_4_0_a2_1, fanout 32 segments 2
Replicating Combinational Instance CoreAHBLite_0.matrix4x16.slavestage_0.HWDATA_4_0_a2_0, fanout 32 segments 2
Replicating Combinational Instance CoreAHBLite_0.matrix4x16.slavestage_1.hsel3_0_a2_0, fanout 40 segments 2
Replicating Combinational Instance CoreMemCtrl_0.iHRDATA_4_sqmuxa, fanout 32 segments 2
Replicating Combinational Instance CoreMemCtrl_0.iHRDATA_3_sqmuxa, fanout 25 segments 2
Replicating Combinational Instance CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.MASTERADDRINPROG_iv_i[0], fanout 35 segments 2
Replicating Combinational Instance CoreTimer_0.un1_loadenreg_0_0_0, fanout 61 segments 3
Replicating Combinational Instance CoreTimer_0.Countlde_0_0, fanout 33 segments 2
Replicating Combinational Instance CoreMemCtrl_0.MEMADDR_2_sqmuxa, fanout 26 segments 2
Replicating Combinational Instance CoreMemCtrl_0.currentwait, fanout 39 segments 2
Replicating Combinational Instance COREAHBTOAPB3_0.U_AhbToApbSM.nextAhbToApbSMState_0_sqmuxa_0_a3, fanout 36 segments 2
Replicating Combinational Instance CoreAPB3_0.iPSELS_raw_0_a2[3], fanout 33 segments 2
Replicating Combinational Instance CoreAHBLite_0.matrix4x16.masterstage_0.masterAddrClockEnable_i_0, fanout 39 segments 2
Replicating Combinational Instance CoreAHBLite_0.matrix4x16.masterstage_0.hready_m_xhdl342_0_a2, fanout 35 segments 2
Replicating Combinational Instance CoreAHBLite_0.matrix4x16.masterstage_0.hready_m_xhdl341_0_a2, fanout 34 segments 2
Replicating Combinational Instance CoreAHBLite_0.matrix4x16.masterstage_0.hready_m_xhdl351_0_a2, fanout 34 segments 2
Replicating Combinational Instance CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.coreahbsram_il, fanout 60 segments 3
Replicating Combinational Instance CoreMemCtrl_0.MEMADDR_1_sqmuxa, fanout 29 segments 2
Replicating Sequential Instance CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel, fanout 43 segments 2
Replicating Combinational Instance CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_15, fanout 65 segments 3
Replicating Combinational Instance CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_14, fanout 65 segments 3
Replicating Combinational Instance CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_13, fanout 65 segments 3
Replicating Combinational Instance CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_12, fanout 65 segments 3
Replicating Combinational Instance CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_11, fanout 65 segments 3
Replicating Combinational Instance CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_10, fanout 65 segments 3
Replicating Combinational Instance CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_9, fanout 65 segments 3
Replicating Combinational Instance CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_8, fanout 65 segments 3
Replicating Combinational Instance CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_7, fanout 65 segments 3
Replicating Combinational Instance CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_6, fanout 65 segments 3
Replicating Combinational Instance CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.CoREAHBSRAm_l0l_5, fanout 65 segments 3
Replicating Sequential Instance CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_l10[1], fanout 36 segments 2
Replicating Sequential Instance CoreAhbSram_0.COREAHBSRam_i1i.SRAM_byte1.COREAHBSRam_io1[12], fanout 40 segments 2
Replicating Combinational Instance CoreAhbSram_0.COREAHBSRam_i1i.SRAM_byte1.COREAhbSram_iloL[8], fanout 32 segments 2
Replicating Combinational Instance CoreAhbSram_0.COREAHBSRam_i1i.SRAM_byte1.COREAhbSram_iloL[0], fanout 32 segments 2
Replicating Sequential Instance CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[13], fanout 64 segments 3
Replicating Sequential Instance CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[12], fanout 64 segments 3
Replicating Sequential Instance CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[11], fanout 64 segments 3
Replicating Sequential Instance CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[10], fanout 64 segments 3
Replicating Sequential Instance CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[9], fanout 64 segments 3
Replicating Sequential Instance CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[8], fanout 64 segments 3
Replicating Sequential Instance CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[7], fanout 64 segments 3
Replicating Sequential Instance CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[6], fanout 64 segments 3
Replicating Sequential Instance CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[5], fanout 64 segments 3
Replicating Sequential Instance CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[4], fanout 64 segments 3
Replicating Sequential Instance CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[3], fanout 64 segments 3
Replicating Sequential Instance CoreAhbSram_0.COREAHBSram_l1i.CoREAHBSRAm_lol.COREAHBSram_i10[2], fanout 64 segments 3
Replicating Sequential Instance CoreMemCtrl_0.SelHaddrReg, fanout 30 segments 2
Replicating Combinational Instance CoreTimer_0.un5_loaden_0_a2_2_a3, fanout 33 segments 2
Buffering CortexM1Top_0.URSTB, fanout 26 segments 2
Replicating Sequential Instance COREAHBTOAPB3_0.U_AhbToApbSM.ahbToApbSMState[3], fanout 38 segments 2
Replicating Sequential Instance COREAHBTOAPB3_0.U_ApbAddrData.haddrReg[2], fanout 30 segments 2
Replicating Sequential Instance CoreMemCtrl_0.iHready, fanout 32 segments 2
Replicating Combinational Instance CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.coreahbsram_il_1, fanout 32 segments 2
Replicating Combinational Instance CoreAhbSram_0.COREAHBSram_l1i.COREAhbSram_ooL.coreahbsram_il, fanout 30 segments 2

Added 1 Buffers
Added 81 Cells via replication
	Added 31 Sequential Cells via replication
	Added 50 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 164MB peak: 165MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 686 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================== Non-Gated/Non-Generated Clocks ===================================================
Clock Tree ID     Driving Element                Drive Element Type     Fanout     Sample Instance                                   
-------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       SYSCLK                         port                   660        CoreTimer_0.iPRDATA[31]                           
@K:CKID0002       CortexM1Top_0.RS.Dbg_uj.UJ     UJTAG                  25         CortexM1Top_0.RS.Dbg_uj.Ujjtag.CORTEXM1Top_o0ol[4]
@K:CKID0003       TCK                            port                   1          CortexM1Top_0.RS.Dbg_uj.UJ                        
=====================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 158MB peak: 165MB)

Writing Analyst data base C:\Users\rosar\Documents\M1_ExtRam\synthesis\synwork\M1Proc_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 160MB peak: 165MB)

Writing EDIF Netlist and constraint files
L-2016.09M-SP1-5

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 163MB peak: 166MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 162MB peak: 166MB)

@W: MT246 :"c:\users\rosar\documents\m1_extram\component\actel\directcore\cortexm1top\3.1.101\rtl\vhdl\o\cortexm1top_a3pe.vhd":247:0:247:1|Blackbox CortexM1Integration is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock M1Proc|SYSCLK with period 10.00ns. Please declare a user-defined clock on object "p:SYSCLK"
@W: MT420 |Found inferred clock M1Proc|TCK with period 10.00ns. Please declare a user-defined clock on object "p:TCK"
@W: MT420 |Found inferred clock ResetSyNC|UDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CortexM1Top_0.RS.UDRCK"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Apr 08 01:58:47 2022
#


Top view:               M1Proc
Library name:           PA3
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        proasic3e
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -15.869

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
M1Proc|SYSCLK                      100.0 MHz     38.7 MHz      10.000        25.869        -15.869     inferred     Inferred_clkgroup_1
M1Proc|TCK                         100.0 MHz     146.4 MHz     10.000        6.829         3.172       inferred     Inferred_clkgroup_0
ResetSyNC|UDRCK_inferred_clock     100.0 MHz     39.6 MHz      10.000        25.245        -7.623      inferred     Inferred_clkgroup_2
System                             100.0 MHz     43.0 MHz      10.000        23.236        -13.236     system       system_clkgroup    
=======================================================================================================================================





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                          M1Proc|SYSCLK                   |  10.000      -13.236  |  No paths    -      |  No paths    -       |  No paths    -    
System                          ResetSyNC|UDRCK_inferred_clock  |  10.000      8.250    |  No paths    -      |  No paths    -       |  No paths    -    
M1Proc|TCK                      System                          |  No paths    -        |  No paths    -      |  No paths    -       |  10.000      3.172
M1Proc|TCK                      ResetSyNC|UDRCK_inferred_clock  |  No paths    -        |  No paths    -      |  No paths    -       |  Diff grp    -    
M1Proc|SYSCLK                   System                          |  10.000      -4.562   |  No paths    -      |  No paths    -       |  No paths    -    
M1Proc|SYSCLK                   M1Proc|SYSCLK                   |  10.000      -15.869  |  No paths    -      |  5.000       -4.906  |  No paths    -    
ResetSyNC|UDRCK_inferred_clock  System                          |  No paths    -        |  No paths    -      |  No paths    -       |  10.000      8.071
ResetSyNC|UDRCK_inferred_clock  M1Proc|TCK                      |  No paths    -        |  No paths    -      |  Diff grp    -       |  No paths    -    
ResetSyNC|UDRCK_inferred_clock  ResetSyNC|UDRCK_inferred_clock  |  10.000      -6.634   |  No paths    -      |  5.000       -7.623  |  No paths    -    
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: M1Proc|SYSCLK
====================================



Starting Points with Worst Slack
********************************

                                                                                 Starting                                                            Arrival            
Instance                                                                         Reference         Type         Pin     Net                          Time        Slack  
                                                                                 Clock                                                                                  
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                          M1Proc|SYSCLK     DFN1C0       Q       masterRegAddrSel             0.737       -15.869
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel_0                        M1Proc|SYSCLK     DFN1C0       Q       masterRegAddrSel_0           0.737       -14.741
CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8]                            M1Proc|SYSCLK     DFN1E0C0     Q       SDATASELInt[8]               0.580       -14.520
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[15]     M1Proc|SYSCLK     DFN1C0       Q       arbRegSMCurrentState[15]     0.737       -14.486
CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4]                            M1Proc|SYSCLK     DFN1E0C0     Q       SDATASELInt[4]               0.580       -14.407
CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6]                            M1Proc|SYSCLK     DFN1E0C0     Q       SDATASELInt[6]               0.580       -14.369
CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9]                            M1Proc|SYSCLK     DFN1E0C0     Q       SDATASELInt[9]               0.580       -14.369
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState[12]     M1Proc|SYSCLK     DFN1C0       Q       arbRegSMCurrentState[12]     0.737       -14.347
CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2]                            M1Proc|SYSCLK     DFN1E0C0     Q       SDATASELInt[2]               0.580       -14.256
CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[5]                            M1Proc|SYSCLK     DFN1E0C0     Q       SDATASELInt[5]               0.580       -14.256
========================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                        Required            
Instance                               Reference         Type       Pin     Net                        Time         Slack  
                                       Clock                                                                               
---------------------------------------------------------------------------------------------------------------------------
CoreMemCtrl_0.iHready                  M1Proc|SYSCLK     DFN1P0     D       iHready_2                  9.427        -15.869
CoreMemCtrl_0.iHready_0                M1Proc|SYSCLK     DFN1P0     D       iHready_2                  9.427        -15.869
CoreMemCtrl_0.CurrentWait[0]           M1Proc|SYSCLK     DFN1C0     D       NextWait[0]                9.461        -13.838
CoreMemCtrl_0.iSRAMCSN[0]              M1Proc|SYSCLK     DFN1P0     D       iSRAMCSN_4[0]              9.461        -13.770
CoreMemCtrl_0.CurrentWait[1]           M1Proc|SYSCLK     DFN1C0     D       NextWait[1]                9.427        -13.567
CoreMemCtrl_0.trans_split_count[0]     M1Proc|SYSCLK     DFN1C0     D       trans_split_count_4[0]     9.461        -13.332
CoreMemCtrl_0.trans_split_count[1]     M1Proc|SYSCLK     DFN1C0     D       trans_split_count_4[1]     9.461        -13.332
CoreMemCtrl_0.MemCntlState[3]          M1Proc|SYSCLK     DFN1C0     D       MemCntlState_ns[3]         9.427        -13.040
CoreMemCtrl_0.MemCntlState[4]          M1Proc|SYSCLK     DFN1C0     D       MemCntlState_ns[2]         9.427        -13.040
CoreMemCtrl_0.MemCntlState[0]          M1Proc|SYSCLK     DFN1C0     D       MemCntlState_ns[6]         9.461        -12.912
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      25.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -15.869

    Number of logic level(s):                14
    Starting point:                          CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / Q
    Ending point:                            CoreMemCtrl_0.iHready / D
    The start point is clocked by            M1Proc|SYSCLK [rising] on pin CLK
    The end   point is clocked by            M1Proc|SYSCLK [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                                   DFN1C0     Q        Out     0.737     0.737       -         
masterRegAddrSel                                                                          Net        -        -       2.381     -           21        
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C       S        In      -         3.118       -         
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C       Y        Out     0.480     3.598       -         
N_826                                                                                     Net        -        -       2.218     -           17        
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B       B        In      -         5.815       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B       Y        Out     0.516     6.331       -         
N_841                                                                                     Net        -        -       1.423     -           6         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A       B        In      -         7.755       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A       Y        Out     0.646     8.401       -         
HSEL_m6_0_o3_1                                                                            Net        -        -       0.806     -           3         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2        A        In      -         9.208       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2        Y        Out     0.507     9.715       -         
HSEL_N_5                                                                                  Net        -        -       0.386     -           2         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI5S6G6[12]     AOI1B      B        In      -         10.101      -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI5S6G6[12]     AOI1B      Y        Out     0.911     11.012      -         
HSEL_N_7                                                                                  Net        -        -       1.279     -           5         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2       B        In      -         12.291      -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2       Y        Out     0.514     12.805      -         
HSEL_i4_mux                                                                               Net        -        -       1.708     -           10        
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B      B        In      -         14.514      -         
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B      Y        Out     0.627     15.141      -         
ACRegEn                                                                                   Net        -        -       2.218     -           17        
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A      A        In      -         17.359      -         
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A      Y        Out     0.627     17.986      -         
un3_N_3_mux_0                                                                             Net        -        -       2.127     -           15        
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A      B        In      -         20.113      -         
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A      Y        Out     0.407     20.520      -         
WSCounterLoadVal_3_sqmuxa_1                                                               Net        -        -       0.322     -           1         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3        A        In      -         20.842      -         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3        Y        Out     0.360     21.201      -         
WSCounterLoadVal[0]                                                                       Net        -        -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A       B        In      -         21.523      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A       Y        Out     0.553     22.075      -         
N_479                                                                                     Net        -        -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A      A        In      -         22.397      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A      Y        Out     0.516     22.913      -         
NextWait[0]                                                                               Net        -        -       0.386     -           2         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3       C        In      -         23.299      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3       Y        Out     0.683     23.982      -         
iHready_2_9                                                                               Net        -        -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B      B        In      -         24.303      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B      Y        Out     0.607     24.910      -         
iHready_2                                                                                 Net        -        -       0.386     -           2         
CoreMemCtrl_0.iHready                                                                     DFN1P0     D        In      -         25.296      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 25.869 is 9.264(35.8%) logic and 16.605(64.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      25.296
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -15.869

    Number of logic level(s):                14
    Starting point:                          CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / Q
    Ending point:                            CoreMemCtrl_0.iHready_0 / D
    The start point is clocked by            M1Proc|SYSCLK [rising] on pin CLK
    The end   point is clocked by            M1Proc|SYSCLK [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                                   DFN1C0     Q        Out     0.737     0.737       -         
masterRegAddrSel                                                                          Net        -        -       2.381     -           21        
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C       S        In      -         3.118       -         
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C       Y        Out     0.480     3.598       -         
N_826                                                                                     Net        -        -       2.218     -           17        
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B       B        In      -         5.815       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B       Y        Out     0.516     6.331       -         
N_841                                                                                     Net        -        -       1.423     -           6         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A       B        In      -         7.755       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A       Y        Out     0.646     8.401       -         
HSEL_m6_0_o3_1                                                                            Net        -        -       0.806     -           3         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2        A        In      -         9.208       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2        Y        Out     0.507     9.715       -         
HSEL_N_5                                                                                  Net        -        -       0.386     -           2         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI5S6G6[12]     AOI1B      B        In      -         10.101      -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI5S6G6[12]     AOI1B      Y        Out     0.911     11.012      -         
HSEL_N_7                                                                                  Net        -        -       1.279     -           5         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2       B        In      -         12.291      -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2       Y        Out     0.514     12.805      -         
HSEL_i4_mux                                                                               Net        -        -       1.708     -           10        
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B      B        In      -         14.514      -         
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B      Y        Out     0.627     15.141      -         
ACRegEn                                                                                   Net        -        -       2.218     -           17        
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A      A        In      -         17.359      -         
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A      Y        Out     0.627     17.986      -         
un3_N_3_mux_0                                                                             Net        -        -       2.127     -           15        
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A      B        In      -         20.113      -         
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A      Y        Out     0.407     20.520      -         
WSCounterLoadVal_3_sqmuxa_1                                                               Net        -        -       0.322     -           1         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3        A        In      -         20.842      -         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3        Y        Out     0.360     21.201      -         
WSCounterLoadVal[0]                                                                       Net        -        -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A       B        In      -         21.523      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A       Y        Out     0.553     22.075      -         
N_479                                                                                     Net        -        -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A      A        In      -         22.397      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A      Y        Out     0.516     22.913      -         
NextWait[0]                                                                               Net        -        -       0.386     -           2         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3       C        In      -         23.299      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3       Y        Out     0.683     23.982      -         
iHready_2_9                                                                               Net        -        -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B      B        In      -         24.303      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B      Y        Out     0.607     24.910      -         
iHready_2                                                                                 Net        -        -       0.386     -           2         
CoreMemCtrl_0.iHready_0                                                                   DFN1P0     D        In      -         25.296      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 25.869 is 9.264(35.8%) logic and 16.605(64.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      24.642
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.181

    Number of logic level(s):                14
    Starting point:                          CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / Q
    Ending point:                            CoreMemCtrl_0.iHready / D
    The start point is clocked by            M1Proc|SYSCLK [rising] on pin CLK
    The end   point is clocked by            M1Proc|SYSCLK [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                                   DFN1C0     Q        Out     0.737     0.737       -         
masterRegAddrSel                                                                          Net        -        -       2.381     -           21        
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C       S        In      -         3.118       -         
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C       Y        Out     0.480     3.598       -         
N_826                                                                                     Net        -        -       2.218     -           17        
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B       B        In      -         5.815       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B       Y        Out     0.516     6.331       -         
N_841                                                                                     Net        -        -       1.423     -           6         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A       B        In      -         7.755       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A       Y        Out     0.646     8.401       -         
HSEL_m6_0_o3_1                                                                            Net        -        -       0.806     -           3         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2        A        In      -         9.208       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2        Y        Out     0.507     9.715       -         
HSEL_N_5                                                                                  Net        -        -       0.386     -           2         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI7TS17[0]      AO1        B        In      -         10.101      -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI7TS17[0]      AO1        Y        Out     0.598     10.699      -         
HSEL_m6_0_0                                                                               Net        -        -       0.806     -           3         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2       A        In      -         11.505      -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2       Y        Out     0.507     12.012      -         
HSEL_i4_mux                                                                               Net        -        -       1.708     -           10        
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B      B        In      -         13.721      -         
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B      Y        Out     0.516     14.237      -         
ACRegEn                                                                                   Net        -        -       2.218     -           17        
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A      A        In      -         16.455      -         
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A      Y        Out     0.516     16.971      -         
un3_N_3_mux_0                                                                             Net        -        -       2.127     -           15        
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A      B        In      -         19.098      -         
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A      Y        Out     0.386     19.484      -         
WSCounterLoadVal_3_sqmuxa_1                                                               Net        -        -       0.322     -           1         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3        A        In      -         19.805      -         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3        Y        Out     0.488     20.294      -         
WSCounterLoadVal[0]                                                                       Net        -        -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A       B        In      -         20.615      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A       Y        Out     0.610     21.225      -         
N_479                                                                                     Net        -        -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A      A        In      -         21.547      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A      Y        Out     0.627     22.174      -         
NextWait[0]                                                                               Net        -        -       0.386     -           2         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3       C        In      -         22.560      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3       Y        Out     0.751     23.311      -         
iHready_2_9                                                                               Net        -        -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B      B        In      -         23.632      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B      Y        Out     0.624     24.256      -         
iHready_2                                                                                 Net        -        -       0.386     -           2         
CoreMemCtrl_0.iHready                                                                     DFN1P0     D        In      -         24.642      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 25.181 is 9.049(35.9%) logic and 16.132(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      24.642
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.181

    Number of logic level(s):                14
    Starting point:                          CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / Q
    Ending point:                            CoreMemCtrl_0.iHready_0 / D
    The start point is clocked by            M1Proc|SYSCLK [rising] on pin CLK
    The end   point is clocked by            M1Proc|SYSCLK [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                                   DFN1C0     Q        Out     0.737     0.737       -         
masterRegAddrSel                                                                          Net        -        -       2.381     -           21        
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C       S        In      -         3.118       -         
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C       Y        Out     0.480     3.598       -         
N_826                                                                                     Net        -        -       2.218     -           17        
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B       B        In      -         5.815       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B       Y        Out     0.516     6.331       -         
N_841                                                                                     Net        -        -       1.423     -           6         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A       B        In      -         7.755       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A       Y        Out     0.646     8.401       -         
HSEL_m6_0_o3_1                                                                            Net        -        -       0.806     -           3         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2        A        In      -         9.208       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2        Y        Out     0.507     9.715       -         
HSEL_N_5                                                                                  Net        -        -       0.386     -           2         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI7TS17[0]      AO1        B        In      -         10.101      -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI7TS17[0]      AO1        Y        Out     0.598     10.699      -         
HSEL_m6_0_0                                                                               Net        -        -       0.806     -           3         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2       A        In      -         11.505      -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2       Y        Out     0.507     12.012      -         
HSEL_i4_mux                                                                               Net        -        -       1.708     -           10        
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B      B        In      -         13.721      -         
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B      Y        Out     0.516     14.237      -         
ACRegEn                                                                                   Net        -        -       2.218     -           17        
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A      A        In      -         16.455      -         
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A      Y        Out     0.516     16.971      -         
un3_N_3_mux_0                                                                             Net        -        -       2.127     -           15        
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A      B        In      -         19.098      -         
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A      Y        Out     0.386     19.484      -         
WSCounterLoadVal_3_sqmuxa_1                                                               Net        -        -       0.322     -           1         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3        A        In      -         19.805      -         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3        Y        Out     0.488     20.294      -         
WSCounterLoadVal[0]                                                                       Net        -        -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A       B        In      -         20.615      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A       Y        Out     0.610     21.225      -         
N_479                                                                                     Net        -        -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A      A        In      -         21.547      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A      Y        Out     0.627     22.174      -         
NextWait[0]                                                                               Net        -        -       0.386     -           2         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3       C        In      -         22.560      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3       Y        Out     0.751     23.311      -         
iHready_2_9                                                                               Net        -        -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B      B        In      -         23.632      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B      Y        Out     0.624     24.256      -         
iHready_2                                                                                 Net        -        -       0.386     -           2         
CoreMemCtrl_0.iHready_0                                                                   DFN1P0     D        In      -         24.642      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 25.181 is 9.049(35.9%) logic and 16.132(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      24.576
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.150

    Number of logic level(s):                14
    Starting point:                          CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / Q
    Ending point:                            CoreMemCtrl_0.iHready / D
    The start point is clocked by            M1Proc|SYSCLK [rising] on pin CLK
    The end   point is clocked by            M1Proc|SYSCLK [rising] on pin CLK

Instance / Net                                                                                       Pin      Pin               Arrival     No. of    
Name                                                                                      Type       Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------
CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                                   DFN1C0     Q        Out     0.737     0.737       -         
masterRegAddrSel                                                                          Net        -        -       2.381     -           21        
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIB35M[31]                               MX2C       S        In      -         3.118       -         
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIB35M[31]                               MX2C       Y        Out     0.480     3.598       -         
N_824                                                                                     Net        -        -       1.526     -           7         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B       A        In      -         5.124       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B       Y        Out     0.488     5.612       -         
N_841                                                                                     Net        -        -       1.423     -           6         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A       B        In      -         7.035       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A       Y        Out     0.646     7.682       -         
HSEL_m6_0_o3_1                                                                            Net        -        -       0.806     -           3         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2        A        In      -         8.488       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2        Y        Out     0.507     8.996       -         
HSEL_N_5                                                                                  Net        -        -       0.386     -           2         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI5S6G6[12]     AOI1B      B        In      -         9.381       -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI5S6G6[12]     AOI1B      Y        Out     0.911     10.292      -         
HSEL_N_7                                                                                  Net        -        -       1.279     -           5         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2       B        In      -         11.571      -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2       Y        Out     0.514     12.086      -         
HSEL_i4_mux                                                                               Net        -        -       1.708     -           10        
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B      B        In      -         13.794      -         
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B      Y        Out     0.627     14.422      -         
ACRegEn                                                                                   Net        -        -       2.218     -           17        
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A      A        In      -         16.639      -         
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A      Y        Out     0.627     17.267      -         
un3_N_3_mux_0                                                                             Net        -        -       2.127     -           15        
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A      B        In      -         19.394      -         
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A      Y        Out     0.407     19.801      -         
WSCounterLoadVal_3_sqmuxa_1                                                               Net        -        -       0.322     -           1         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3        A        In      -         20.122      -         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3        Y        Out     0.360     20.482      -         
WSCounterLoadVal[0]                                                                       Net        -        -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A       B        In      -         20.803      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A       Y        Out     0.553     21.356      -         
N_479                                                                                     Net        -        -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A      A        In      -         21.677      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A      Y        Out     0.516     22.194      -         
NextWait[0]                                                                               Net        -        -       0.386     -           2         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3       C        In      -         22.579      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3       Y        Out     0.683     23.262      -         
iHready_2_9                                                                               Net        -        -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B      B        In      -         23.584      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B      Y        Out     0.607     24.190      -         
iHready_2                                                                                 Net        -        -       0.386     -           2         
CoreMemCtrl_0.iHready                                                                     DFN1P0     D        In      -         24.576      -         
======================================================================================================================================================
Total path delay (propagation time + setup) of 25.150 is 9.237(36.7%) logic and 15.913(63.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: M1Proc|TCK
====================================



Starting Points with Worst Slack
********************************

                                Starting                                     Arrival          
Instance                        Reference      Type      Pin       Net       Time        Slack
                                Clock                                                         
----------------------------------------------------------------------------------------------
CortexM1Top_0.RS.Dbg_uj\.UJ     M1Proc|TCK     UJTAG     URSTB     URSTB     2.211       3.172
==============================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                     Required          
Instance             Reference      Type                    Pin       Net         Time         Slack
                     Clock                                                                          
----------------------------------------------------------------------------------------------------
CortexM1Top_0.M1     M1Proc|TCK     CortexM1Integration     nTRST     URSTB_0     10.000       3.172
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      6.829
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.172

    Number of logic level(s):                1
    Starting point:                          CortexM1Top_0.RS.Dbg_uj\.UJ / URSTB
    Ending point:                            CortexM1Top_0.M1 / nTRST
    The start point is clocked by            M1Proc|TCK [falling] on pin TCK
    The end   point is clocked by            System [falling]

Instance / Net                                                  Pin       Pin               Arrival     No. of    
Name                                    Type                    Name      Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
CortexM1Top_0.RS.Dbg_uj\.UJ             UJTAG                   URSTB     Out     2.211     2.211       -         
URSTB                                   Net                     -         -       2.082     -           14        
CortexM1Top_0.RS.Dbg_uj\.UJ_RNIEJRD     BUFF                    A         In      -         4.293       -         
CortexM1Top_0.RS.Dbg_uj\.UJ_RNIEJRD     BUFF                    Y         Out     0.499     4.792       -         
URSTB_0                                 Net                     -         -       2.037     -           13        
CortexM1Top_0.M1                        CortexM1Integration     nTRST     In      -         6.829       -         
==================================================================================================================
Total path delay (propagation time + setup) of 6.829 is 2.710(39.7%) logic and 4.119(60.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: ResetSyNC|UDRCK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                                                        Arrival           
Instance                                                Reference                          Type         Pin     Net                     Time        Slack 
                                                        Clock                                                                                             
----------------------------------------------------------------------------------------------------------------------------------------------------------
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       Q       CORTEXM1Top_o0ol[1]     0.737       -7.623
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       Q       CORTEXM1Top_o0ol[0]     0.737       -7.480
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[2]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[2]                0.737       -5.973
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[1]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[1]                0.737       -5.966
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[2]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       Q       CORTEXM1Top_o0ol[2]     0.737       -5.928
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[0]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[0]                0.737       -5.740
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[3]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[3]                0.737       -4.847
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[3]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     Q       CORTEXM1Top_o0ol[3]     0.737       -4.656
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[4]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     Q       Count[4]                0.737       -4.266
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[4]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     Q       CORTEXM1Top_o0ol[4]     0.580       -3.867
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                        Starting                                                                         Required           
Instance                                                Reference                          Type         Pin     Net                      Time         Slack 
                                                        Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------------
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol        ResetSyNC|UDRCK_inferred_clock     DFN0C0       D       CORTExM1Top_l1ol_RNO     4.287        -7.623
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[2]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       D       N_303_mux                9.461        -6.634
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       D       N_302_mux                9.461        -5.798
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0]     ResetSyNC|UDRCK_inferred_clock     DFN1C0       D       N_301_mux                9.461        -5.468
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[3]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     E       N_301                    9.392        -4.696
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[4]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     E       N_301                    9.392        -4.696
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[3]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     D       N_218                    9.496        -4.437
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[4]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     D       Count_9[4]               9.427        -3.509
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count[5]                ResetSyNC|UDRCK_inferred_clock     DFN1E0C0     D       Count_9[5]               9.427        -3.509
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[4]     ResetSyNC|UDRCK_inferred_clock     DFN1E1C0     D       N_225                    9.461        -3.497
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.287

    - Propagation time:                      11.910
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.623

    Number of logic level(s):                6
    Starting point:                          CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1] / Q
    Ending point:                            CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol / D
    The start point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1]              DFN1C0     Q        Out     0.737     0.737       -         
CORTEXM1Top_o0ol[1]                                              Net        -        -       1.669     -           9         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIJPPN[0]      NOR2B      B        In      -         2.405       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIJPPN[0]      NOR2B      Y        Out     0.627     3.033       -         
un80_cortexm1top_o0ol_1                                          Net        -        -       1.279     -           5         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIUNM31[2]     NOR2B      B        In      -         4.312       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIUNM31[2]     NOR2B      Y        Out     0.627     4.939       -         
un1_N_6_mux_0                                                    Net        -        -       2.082     -           14        
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIPNA04[3]     MX2C       S        In      -         7.021       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIPNA04[3]     MX2C       Y        Out     0.480     7.501       -         
un1_i2_mux                                                       Net        -        -       0.322     -           1         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIQ1OR6[0]                NOR2B      B        In      -         7.823       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIQ1OR6[0]                NOR2B      Y        Out     0.516     8.339       -         
un1_m2_e_0                                                       Net        -        -       0.322     -           1         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNI4DSRF[2]     NOR3B      B        In      -         8.660       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNI4DSRF[2]     NOR3B      Y        Out     0.624     9.284       -         
un1_N_13_mux                                                     Net        -        -       1.639     -           8         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      C        In      -         10.923      -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      Y        Out     0.666     11.589      -         
CORTExM1Top_l1ol_RNO                                             Net        -        -       0.322     -           1         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol                 DFN0C0     D        In      -         11.910      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 12.623 is 4.989(39.5%) logic and 7.633(60.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.287

    - Propagation time:                      11.882
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.595

    Number of logic level(s):                6
    Starting point:                          CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1] / Q
    Ending point:                            CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol / D
    The start point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1]              DFN1C0     Q        Out     0.737     0.737       -         
CORTEXM1Top_o0ol[1]                                              Net        -        -       1.669     -           9         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIJPPN[0]      NOR2B      B        In      -         2.405       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIJPPN[0]      NOR2B      Y        Out     0.627     3.033       -         
un80_cortexm1top_o0ol_1                                          Net        -        -       1.279     -           5         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIUNM31[2]     NOR2B      B        In      -         4.312       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIUNM31[2]     NOR2B      Y        Out     0.627     4.939       -         
un1_N_6_mux_0                                                    Net        -        -       2.082     -           14        
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI1ADR2[0]                MX2        S        In      -         7.021       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI1ADR2[0]                MX2        Y        Out     0.480     7.501       -         
un1_cortexm1top_i0ol_2                                           Net        -        -       0.322     -           1         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIQ1OR6[0]                NOR2B      A        In      -         7.823       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIQ1OR6[0]                NOR2B      Y        Out     0.488     8.311       -         
un1_m2_e_0                                                       Net        -        -       0.322     -           1         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNI4DSRF[2]     NOR3B      B        In      -         8.632       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNI4DSRF[2]     NOR3B      Y        Out     0.624     9.256       -         
un1_N_13_mux                                                     Net        -        -       1.639     -           8         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      C        In      -         10.895      -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      Y        Out     0.666     11.561      -         
CORTExM1Top_l1ol_RNO                                             Net        -        -       0.322     -           1         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol                 DFN0C0     D        In      -         11.882      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 12.595 is 4.962(39.4%) logic and 7.633(60.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.287

    - Propagation time:                      11.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.480

    Number of logic level(s):                6
    Starting point:                          CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0] / Q
    Ending point:                            CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol / D
    The start point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0]              DFN1C0     Q        Out     0.737     0.737       -         
CORTEXM1Top_o0ol[0]                                              Net        -        -       1.639     -           8         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIJPPN[0]      NOR2B      A        In      -         2.376       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIJPPN[0]      NOR2B      Y        Out     0.514     2.890       -         
un80_cortexm1top_o0ol_1                                          Net        -        -       1.279     -           5         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIUNM31[2]     NOR2B      B        In      -         4.169       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIUNM31[2]     NOR2B      Y        Out     0.627     4.797       -         
un1_N_6_mux_0                                                    Net        -        -       2.082     -           14        
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIPNA04[3]     MX2C       S        In      -         6.879       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIPNA04[3]     MX2C       Y        Out     0.480     7.359       -         
un1_i2_mux                                                       Net        -        -       0.322     -           1         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIQ1OR6[0]                NOR2B      B        In      -         7.680       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIQ1OR6[0]                NOR2B      Y        Out     0.516     8.196       -         
un1_m2_e_0                                                       Net        -        -       0.322     -           1         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNI4DSRF[2]     NOR3B      B        In      -         8.518       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNI4DSRF[2]     NOR3B      Y        Out     0.624     9.142       -         
un1_N_13_mux                                                     Net        -        -       1.639     -           8         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      C        In      -         10.780      -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      Y        Out     0.666     11.446      -         
CORTExM1Top_l1ol_RNO                                             Net        -        -       0.322     -           1         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol                 DFN0C0     D        In      -         11.768      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 12.480 is 4.876(39.1%) logic and 7.604(60.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.287

    - Propagation time:                      11.740
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.452

    Number of logic level(s):                6
    Starting point:                          CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0] / Q
    Ending point:                            CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol / D
    The start point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[0]              DFN1C0     Q        Out     0.737     0.737       -         
CORTEXM1Top_o0ol[0]                                              Net        -        -       1.639     -           8         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIJPPN[0]      NOR2B      A        In      -         2.376       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIJPPN[0]      NOR2B      Y        Out     0.514     2.890       -         
un80_cortexm1top_o0ol_1                                          Net        -        -       1.279     -           5         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIUNM31[2]     NOR2B      B        In      -         4.169       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIUNM31[2]     NOR2B      Y        Out     0.627     4.797       -         
un1_N_6_mux_0                                                    Net        -        -       2.082     -           14        
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI1ADR2[0]                MX2        S        In      -         6.879       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNI1ADR2[0]                MX2        Y        Out     0.480     7.359       -         
un1_cortexm1top_i0ol_2                                           Net        -        -       0.322     -           1         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIQ1OR6[0]                NOR2B      A        In      -         7.680       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.Count_RNIQ1OR6[0]                NOR2B      Y        Out     0.488     8.168       -         
un1_m2_e_0                                                       Net        -        -       0.322     -           1         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNI4DSRF[2]     NOR3B      B        In      -         8.490       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNI4DSRF[2]     NOR3B      Y        Out     0.624     9.114       -         
un1_N_13_mux                                                     Net        -        -       1.639     -           8         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      C        In      -         10.753      -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      Y        Out     0.666     11.418      -         
CORTExM1Top_l1ol_RNO                                             Net        -        -       0.322     -           1         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol                 DFN0C0     D        In      -         11.740      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 12.452 is 4.849(38.9%) logic and 7.604(61.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.713
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.287

    - Propagation time:                      11.114
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.827

    Number of logic level(s):                5
    Starting point:                          CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1] / Q
    Ending point:                            CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol / D
    The start point is clocked by            ResetSyNC|UDRCK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            ResetSyNC|UDRCK_inferred_clock [falling] on pin CLK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol[1]              DFN1C0     Q        Out     0.737     0.737       -         
CORTEXM1Top_o0ol[1]                                              Net        -        -       1.669     -           9         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIJPPN[0]      NOR2B      B        In      -         2.405       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIJPPN[0]      NOR2B      Y        Out     0.627     3.033       -         
un80_cortexm1top_o0ol_1                                          Net        -        -       1.279     -           5         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIUNM31[2]     NOR2B      B        In      -         4.312       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIUNM31[2]     NOR2B      Y        Out     0.627     4.939       -         
un1_N_6_mux_0                                                    Net        -        -       2.082     -           14        
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIV6LD5[2]     MX2        S        In      -         7.021       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNIV6LD5[2]     MX2        Y        Out     0.480     7.501       -         
un1_cortexm1top_i0ol_1                                           Net        -        -       0.322     -           1         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNI4DSRF[2]     NOR3B      A        In      -         7.823       -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTEXM1Top_o0ol_RNI4DSRF[2]     NOR3B      Y        Out     0.666     8.488       -         
un1_N_13_mux                                                     Net        -        -       1.639     -           8         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      C        In      -         10.127      -         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol_RNO             NOR3C      Y        Out     0.666     10.793      -         
CORTExM1Top_l1ol_RNO                                             Net        -        -       0.322     -           1         
CortexM1Top_0.RS.Dbg_uj\.Ujjtag.CORTExM1Top_l1ol                 DFN0C0     D        In      -         11.114      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 11.827 is 4.515(38.2%) logic and 7.312(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                                  Arrival            
Instance             Reference     Type                    Pin           Net                                   Time        Slack  
                     Clock                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------
CortexM1Top_0.M1     System        CortexM1Integration     HADDR[29]     CortexM1Top_0_AHBmaster_HADDR[29]     0.000       -13.236
CortexM1Top_0.M1     System        CortexM1Integration     HADDR[31]     CortexM1Top_0_AHBmaster_HADDR[31]     0.000       -12.517
CortexM1Top_0.M1     System        CortexM1Integration     HTRANS[0]     CortexM1Top_0_AHBmaster_HTRANS[0]     0.000       -12.279
CortexM1Top_0.M1     System        CortexM1Integration     HADDR[28]     CortexM1Top_0_AHBmaster_HADDR[28]     0.000       -12.249
CortexM1Top_0.M1     System        CortexM1Integration     HMASTLOCK     CortexM1Top_0_AHBmaster_HLOCK         0.000       -12.080
CortexM1Top_0.M1     System        CortexM1Integration     HTRANS[1]     CortexM1Top_0_AHBmaster_HTRANS[1]     0.000       -11.997
CortexM1Top_0.M1     System        CortexM1Integration     HADDR[30]     CortexM1Top_0_AHBmaster_HADDR[30]     0.000       -11.350
CortexM1Top_0.M1     System        CortexM1Integration     HWRITE        CortexM1Top_0_AHBmaster_HWRITE        0.000       -3.719 
CortexM1Top_0.M1     System        CortexM1Integration     HADDR[3]      CortexM1Top_0_AHBmaster_HADDR[3]      0.000       2.473  
CortexM1Top_0.M1     System        CortexM1Integration     HADDR[4]      CortexM1Top_0_AHBmaster_HADDR[4]      0.000       2.473  
==================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                    Required            
Instance                               Reference     Type       Pin     Net                        Time         Slack  
                                       Clock                                                                           
-----------------------------------------------------------------------------------------------------------------------
CoreMemCtrl_0.iHready                  System        DFN1P0     D       iHready_2                  9.427        -13.236
CoreMemCtrl_0.iHready_0                System        DFN1P0     D       iHready_2                  9.427        -13.236
CoreMemCtrl_0.CurrentWait[0]           System        DFN1C0     D       NextWait[0]                9.461        -11.204
CoreMemCtrl_0.iSRAMCSN[0]              System        DFN1P0     D       iSRAMCSN_4[0]              9.461        -11.137
CoreMemCtrl_0.CurrentWait[1]           System        DFN1C0     D       NextWait[1]                9.427        -10.934
CoreMemCtrl_0.trans_split_count[0]     System        DFN1C0     D       trans_split_count_4[0]     9.461        -10.699
CoreMemCtrl_0.trans_split_count[1]     System        DFN1C0     D       trans_split_count_4[1]     9.461        -10.699
CoreMemCtrl_0.MemCntlState[3]          System        DFN1C0     D       MemCntlState_ns[3]         9.427        -10.407
CoreMemCtrl_0.MemCntlState[4]          System        DFN1C0     D       MemCntlState_ns[2]         9.427        -10.407
CoreMemCtrl_0.MemCntlState[0]          System        DFN1C0     D       MemCntlState_ns[6]         9.461        -10.278
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      22.663
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -13.236

    Number of logic level(s):                14
    Starting point:                          CortexM1Top_0.M1 / HADDR[29]
    Ending point:                            CoreMemCtrl_0.iHready / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            M1Proc|SYSCLK [rising] on pin CLK

Instance / Net                                                                                                    Pin           Pin               Arrival     No. of    
Name                                                                                      Type                    Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CortexM1Top_0.M1                                                                          CortexM1Integration     HADDR[29]     Out     0.000     0.000       -         
CortexM1Top_0_AHBmaster_HADDR[29]                                                         Net                     -             -       0.386     -           2         
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C                    A             In      -         0.386       -         
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C                    Y             Out     0.579     0.965       -         
N_826                                                                                     Net                     -             -       2.218     -           17        
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B                    B             In      -         3.182       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B                    Y             Out     0.516     3.698       -         
N_841                                                                                     Net                     -             -       1.423     -           6         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A                    B             In      -         5.122       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A                    Y             Out     0.646     5.768       -         
HSEL_m6_0_o3_1                                                                            Net                     -             -       0.806     -           3         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2                     A             In      -         6.575       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2                     Y             Out     0.507     7.082       -         
HSEL_N_5                                                                                  Net                     -             -       0.386     -           2         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI5S6G6[12]     AOI1B                   B             In      -         7.468       -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI5S6G6[12]     AOI1B                   Y             Out     0.911     8.379       -         
HSEL_N_7                                                                                  Net                     -             -       1.279     -           5         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2                    B             In      -         9.658       -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2                    Y             Out     0.514     10.172      -         
HSEL_i4_mux                                                                               Net                     -             -       1.708     -           10        
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B                   B             In      -         11.881      -         
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B                   Y             Out     0.627     12.508      -         
ACRegEn                                                                                   Net                     -             -       2.218     -           17        
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A                   A             In      -         14.726      -         
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A                   Y             Out     0.627     15.353      -         
un3_N_3_mux_0                                                                             Net                     -             -       2.127     -           15        
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A                   B             In      -         17.480      -         
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A                   Y             Out     0.407     17.887      -         
WSCounterLoadVal_3_sqmuxa_1                                                               Net                     -             -       0.322     -           1         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3                     A             In      -         18.209      -         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3                     Y             Out     0.360     18.568      -         
WSCounterLoadVal[0]                                                                       Net                     -             -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A                    B             In      -         18.890      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A                    Y             Out     0.553     19.442      -         
N_479                                                                                     Net                     -             -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A                   A             In      -         19.764      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A                   Y             Out     0.516     20.280      -         
NextWait[0]                                                                               Net                     -             -       0.386     -           2         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3                    C             In      -         20.666      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3                    Y             Out     0.683     21.349      -         
iHready_2_9                                                                               Net                     -             -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B                   B             In      -         21.670      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B                   Y             Out     0.607     22.277      -         
iHready_2                                                                                 Net                     -             -       0.386     -           2         
CoreMemCtrl_0.iHready                                                                     DFN1P0                  D             In      -         22.663      -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 23.236 is 8.627(37.1%) logic and 14.609(62.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      22.663
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -13.236

    Number of logic level(s):                14
    Starting point:                          CortexM1Top_0.M1 / HADDR[29]
    Ending point:                            CoreMemCtrl_0.iHready_0 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            M1Proc|SYSCLK [rising] on pin CLK

Instance / Net                                                                                                    Pin           Pin               Arrival     No. of    
Name                                                                                      Type                    Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CortexM1Top_0.M1                                                                          CortexM1Integration     HADDR[29]     Out     0.000     0.000       -         
CortexM1Top_0_AHBmaster_HADDR[29]                                                         Net                     -             -       0.386     -           2         
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C                    A             In      -         0.386       -         
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C                    Y             Out     0.579     0.965       -         
N_826                                                                                     Net                     -             -       2.218     -           17        
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B                    B             In      -         3.182       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B                    Y             Out     0.516     3.698       -         
N_841                                                                                     Net                     -             -       1.423     -           6         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A                    B             In      -         5.122       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A                    Y             Out     0.646     5.768       -         
HSEL_m6_0_o3_1                                                                            Net                     -             -       0.806     -           3         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2                     A             In      -         6.575       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2                     Y             Out     0.507     7.082       -         
HSEL_N_5                                                                                  Net                     -             -       0.386     -           2         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI5S6G6[12]     AOI1B                   B             In      -         7.468       -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI5S6G6[12]     AOI1B                   Y             Out     0.911     8.379       -         
HSEL_N_7                                                                                  Net                     -             -       1.279     -           5         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2                    B             In      -         9.658       -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2                    Y             Out     0.514     10.172      -         
HSEL_i4_mux                                                                               Net                     -             -       1.708     -           10        
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B                   B             In      -         11.881      -         
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B                   Y             Out     0.627     12.508      -         
ACRegEn                                                                                   Net                     -             -       2.218     -           17        
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A                   A             In      -         14.726      -         
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A                   Y             Out     0.627     15.353      -         
un3_N_3_mux_0                                                                             Net                     -             -       2.127     -           15        
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A                   B             In      -         17.480      -         
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A                   Y             Out     0.407     17.887      -         
WSCounterLoadVal_3_sqmuxa_1                                                               Net                     -             -       0.322     -           1         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3                     A             In      -         18.209      -         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3                     Y             Out     0.360     18.568      -         
WSCounterLoadVal[0]                                                                       Net                     -             -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A                    B             In      -         18.890      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A                    Y             Out     0.553     19.442      -         
N_479                                                                                     Net                     -             -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A                   A             In      -         19.764      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A                   Y             Out     0.516     20.280      -         
NextWait[0]                                                                               Net                     -             -       0.386     -           2         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3                    C             In      -         20.666      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3                    Y             Out     0.683     21.349      -         
iHready_2_9                                                                               Net                     -             -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B                   B             In      -         21.670      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B                   Y             Out     0.607     22.277      -         
iHready_2                                                                                 Net                     -             -       0.386     -           2         
CoreMemCtrl_0.iHready_0                                                                   DFN1P0                  D             In      -         22.663      -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 23.236 is 8.627(37.1%) logic and 14.609(62.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      22.009
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -12.548

    Number of logic level(s):                14
    Starting point:                          CortexM1Top_0.M1 / HADDR[29]
    Ending point:                            CoreMemCtrl_0.iHready / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            M1Proc|SYSCLK [rising] on pin CLK

Instance / Net                                                                                                    Pin           Pin               Arrival     No. of    
Name                                                                                      Type                    Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CortexM1Top_0.M1                                                                          CortexM1Integration     HADDR[29]     Out     0.000     0.000       -         
CortexM1Top_0_AHBmaster_HADDR[29]                                                         Net                     -             -       0.386     -           2         
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C                    A             In      -         0.386       -         
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C                    Y             Out     0.579     0.965       -         
N_826                                                                                     Net                     -             -       2.218     -           17        
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B                    B             In      -         3.182       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B                    Y             Out     0.516     3.698       -         
N_841                                                                                     Net                     -             -       1.423     -           6         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A                    B             In      -         5.122       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A                    Y             Out     0.646     5.768       -         
HSEL_m6_0_o3_1                                                                            Net                     -             -       0.806     -           3         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2                     A             In      -         6.575       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2                     Y             Out     0.507     7.082       -         
HSEL_N_5                                                                                  Net                     -             -       0.386     -           2         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI7TS17[0]      AO1                     B             In      -         7.468       -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI7TS17[0]      AO1                     Y             Out     0.598     8.066       -         
HSEL_m6_0_0                                                                               Net                     -             -       0.806     -           3         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2                    A             In      -         8.872       -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2                    Y             Out     0.507     9.379       -         
HSEL_i4_mux                                                                               Net                     -             -       1.708     -           10        
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B                   B             In      -         11.088      -         
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B                   Y             Out     0.516     11.604      -         
ACRegEn                                                                                   Net                     -             -       2.218     -           17        
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A                   A             In      -         13.822      -         
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A                   Y             Out     0.516     14.338      -         
un3_N_3_mux_0                                                                             Net                     -             -       2.127     -           15        
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A                   B             In      -         16.465      -         
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A                   Y             Out     0.386     16.851      -         
WSCounterLoadVal_3_sqmuxa_1                                                               Net                     -             -       0.322     -           1         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3                     A             In      -         17.172      -         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3                     Y             Out     0.488     17.661      -         
WSCounterLoadVal[0]                                                                       Net                     -             -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A                    B             In      -         17.982      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A                    Y             Out     0.610     18.592      -         
N_479                                                                                     Net                     -             -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A                   A             In      -         18.914      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A                   Y             Out     0.627     19.541      -         
NextWait[0]                                                                               Net                     -             -       0.386     -           2         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3                    C             In      -         19.927      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3                    Y             Out     0.751     20.678      -         
iHready_2_9                                                                               Net                     -             -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B                   B             In      -         20.999      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B                   Y             Out     0.624     21.623      -         
iHready_2                                                                                 Net                     -             -       0.386     -           2         
CoreMemCtrl_0.iHready                                                                     DFN1P0                  D             In      -         22.009      -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 22.548 is 8.411(37.3%) logic and 14.137(62.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.461

    - Propagation time:                      22.009
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -12.548

    Number of logic level(s):                14
    Starting point:                          CortexM1Top_0.M1 / HADDR[29]
    Ending point:                            CoreMemCtrl_0.iHready_0 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            M1Proc|SYSCLK [rising] on pin CLK

Instance / Net                                                                                                    Pin           Pin               Arrival     No. of    
Name                                                                                      Type                    Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CortexM1Top_0.M1                                                                          CortexM1Integration     HADDR[29]     Out     0.000     0.000       -         
CortexM1Top_0_AHBmaster_HADDR[29]                                                         Net                     -             -       0.386     -           2         
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C                    A             In      -         0.386       -         
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNII94M[29]                               MX2C                    Y             Out     0.579     0.965       -         
N_826                                                                                     Net                     -             -       2.218     -           17        
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B                    B             In      -         3.182       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B                    Y             Out     0.516     3.698       -         
N_841                                                                                     Net                     -             -       1.423     -           6         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A                    B             In      -         5.122       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A                    Y             Out     0.646     5.768       -         
HSEL_m6_0_o3_1                                                                            Net                     -             -       0.806     -           3         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2                     A             In      -         6.575       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2                     Y             Out     0.507     7.082       -         
HSEL_N_5                                                                                  Net                     -             -       0.386     -           2         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI7TS17[0]      AO1                     B             In      -         7.468       -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI7TS17[0]      AO1                     Y             Out     0.598     8.066       -         
HSEL_m6_0_0                                                                               Net                     -             -       0.806     -           3         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2                    A             In      -         8.872       -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2                    Y             Out     0.507     9.379       -         
HSEL_i4_mux                                                                               Net                     -             -       1.708     -           10        
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B                   B             In      -         11.088      -         
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B                   Y             Out     0.516     11.604      -         
ACRegEn                                                                                   Net                     -             -       2.218     -           17        
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A                   A             In      -         13.822      -         
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A                   Y             Out     0.516     14.338      -         
un3_N_3_mux_0                                                                             Net                     -             -       2.127     -           15        
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A                   B             In      -         16.465      -         
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A                   Y             Out     0.386     16.851      -         
WSCounterLoadVal_3_sqmuxa_1                                                               Net                     -             -       0.322     -           1         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3                     A             In      -         17.172      -         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3                     Y             Out     0.488     17.661      -         
WSCounterLoadVal[0]                                                                       Net                     -             -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A                    B             In      -         17.982      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A                    Y             Out     0.610     18.592      -         
N_479                                                                                     Net                     -             -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A                   A             In      -         18.914      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A                   Y             Out     0.627     19.541      -         
NextWait[0]                                                                               Net                     -             -       0.386     -           2         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3                    C             In      -         19.927      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3                    Y             Out     0.751     20.678      -         
iHready_2_9                                                                               Net                     -             -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B                   B             In      -         20.999      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B                   Y             Out     0.624     21.623      -         
iHready_2                                                                                 Net                     -             -       0.386     -           2         
CoreMemCtrl_0.iHready_0                                                                   DFN1P0                  D             In      -         22.009      -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 22.548 is 8.411(37.3%) logic and 14.137(62.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.427

    - Propagation time:                      21.943
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -12.517

    Number of logic level(s):                14
    Starting point:                          CortexM1Top_0.M1 / HADDR[31]
    Ending point:                            CoreMemCtrl_0.iHready / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            M1Proc|SYSCLK [rising] on pin CLK

Instance / Net                                                                                                    Pin           Pin               Arrival     No. of    
Name                                                                                      Type                    Name          Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CortexM1Top_0.M1                                                                          CortexM1Integration     HADDR[31]     Out     0.000     0.000       -         
CortexM1Top_0_AHBmaster_HADDR[31]                                                         Net                     -             -       0.386     -           2         
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIB35M[31]                               MX2C                    A             In      -         0.386       -         
CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR_RNIB35M[31]                               MX2C                    Y             Out     0.579     0.965       -         
N_824                                                                                     Net                     -             -       1.526     -           7         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B                    A             In      -         2.490       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1_0                                    OR2B                    Y             Out     0.488     2.979       -         
N_841                                                                                     Net                     -             -       1.423     -           6         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A                    B             In      -         4.402       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3_1                                      OR2A                    Y             Out     0.646     5.049       -         
HSEL_m6_0_o3_1                                                                            Net                     -             -       0.806     -           3         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2                     A             In      -         5.855       -         
CoreAHBLite_0.matrix4x16.slavestage_1.HSEL_m6_0_o3                                        OR2                     Y             Out     0.507     6.362       -         
HSEL_N_5                                                                                  Net                     -             -       0.386     -           2         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI5S6G6[12]     AOI1B                   B             In      -         6.748       -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNI5S6G6[12]     AOI1B                   Y             Out     0.911     7.659       -         
HSEL_N_7                                                                                  Net                     -             -       1.279     -           5         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2                    B             In      -         8.938       -         
CoreAHBLite_0.matrix4x16.slavestage_1.slave_arbiter.arbRegSMCurrentState_RNICP3ID[12]     NOR2                    Y             Out     0.514     9.453       -         
HSEL_i4_mux                                                                               Net                     -             -       1.708     -           10        
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B                   B             In      -         11.161      -         
CoreMemCtrl_0.iHready_RNIC3RKD                                                            NOR2B                   Y             Out     0.627     11.789      -         
ACRegEn                                                                                   Net                     -             -       2.218     -           17        
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A                   A             In      -         14.006      -         
CoreMemCtrl_0.iHready_RNI68IOB1                                                           NOR2A                   Y             Out     0.627     14.634      -         
un3_N_3_mux_0                                                                             Net                     -             -       2.127     -           15        
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A                   B             In      -         16.761      -         
CoreMemCtrl_0.ssram_read_buzy_next_RNICPVAC1                                              NOR2A                   Y             Out     0.407     17.168      -         
WSCounterLoadVal_3_sqmuxa_1                                                               Net                     -             -       0.322     -           1         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3                     A             In      -         17.489      -         
CoreMemCtrl_0.next_transaction_done_RNIPFAOM4                                             OR3                     Y             Out     0.360     17.849      -         
WSCounterLoadVal[0]                                                                       Net                     -             -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A                    B             In      -         18.170      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI1Q8DN4                                                MX2A                    Y             Out     0.553     18.723      -         
N_479                                                                                     Net                     -             -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A                   A             In      -         19.044      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI94UO68                                                NOR2A                   Y             Out     0.516     19.560      -         
NextWait[0]                                                                               Net                     -             -       0.386     -           2         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3                    C             In      -         19.946      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNI08LT6J                                                NOR3                    Y             Out     0.683     20.629      -         
iHready_2_9                                                                               Net                     -             -       0.322     -           1         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B                   B             In      -         20.951      -         
CoreMemCtrl_0.LoadWSCounter_m6_i_RNIFJVO821                                               NOR3B                   Y             Out     0.607     21.557      -         
iHready_2                                                                                 Net                     -             -       0.386     -           2         
CoreMemCtrl_0.iHready                                                                     DFN1P0                  D             In      -         21.943      -         
========================================================================================================================================================================
Total path delay (propagation time + setup) of 22.517 is 8.599(38.2%) logic and 13.918(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 162MB peak: 166MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 162MB peak: 166MB)

--------------------------------------------------------------------------------
Target Part: M1A3PE3000_PQFP208_STD
Report for cell M1Proc.rtl
  Core Cell usage:
              cell count     area count*area
              AND2    13      1.0       13.0
               AO1   173      1.0      173.0
              AO1A    82      1.0       82.0
              AO1B     1      1.0        1.0
              AO1C     3      1.0        3.0
              AO1D     2      1.0        2.0
              AOI1     5      1.0        5.0
             AOI1B     4      1.0        4.0
               AX1     2      1.0        2.0
              AX1B    27      1.0       27.0
              AXO7     1      1.0        1.0
              BUFF     1      1.0        1.0
            CLKINT     5      0.0        0.0
   CortexM1Integration     1      0.0        0.0
               GND    32      0.0        0.0
               INV     3      1.0        3.0
             MIN3X     2      1.0        2.0
               MX2   236      1.0      236.0
              MX2A     4      1.0        4.0
              MX2B    25      1.0       25.0
              MX2C    23      1.0       23.0
              NOR2    69      1.0       69.0
             NOR2A   144      1.0      144.0
             NOR2B   312      1.0      312.0
              NOR3    34      1.0       34.0
             NOR3A    66      1.0       66.0
             NOR3B    92      1.0       92.0
             NOR3C   147      1.0      147.0
               OA1    69      1.0       69.0
              OA1A    16      1.0       16.0
              OA1B     6      1.0        6.0
              OA1C    23      1.0       23.0
              OAI1     2      1.0        2.0
               OR2    89      1.0       89.0
              OR2A    40      1.0       40.0
              OR2B    15      1.0       15.0
               OR3    75      1.0       75.0
              OR3A     6      1.0        6.0
              OR3B     2      1.0        2.0
              OR3C     1      1.0        1.0
               VCC    32      0.0        0.0
               XA1     2      1.0        2.0
              XA1B     5      1.0        5.0
              XA1C     1      1.0        1.0
             XNOR2    12      1.0       12.0
               XO1     3      1.0        3.0
              XO1A     3      1.0        3.0
              XOR2    10      1.0       10.0


            DFI1C0     1      1.0        1.0
            DFI1P0     1      1.0        1.0
            DFN0C0     2      1.0        2.0
            DFN0P0     2      1.0        2.0
            DFN1C0   181      1.0      181.0
            DFN1E0    18      1.0       18.0
          DFN1E0C0    86      1.0       86.0
          DFN1E1C0   215      1.0      215.0
          DFN1E1P0    31      1.0       31.0
            DFN1P0    20      1.0       20.0
            RAM4K9    64      0.0        0.0
                   -----          ----------
             TOTAL  2542              2408.0


  IO Cell usage:
              cell count
             BIBUF     8
            CLKBUF     1
             INBUF     3
            OUTBUF    38
             UJTAG     1
                   -----
             TOTAL    51


Core Cells         : 2408 of 75264 (3%)
IO Cells           : 51

  RAM/ROM Usage Summary
Block Rams : 64 of 112 (57%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 33MB peak: 166MB)

Process took 0h:00m:08s realtime, 0h:00m:07s cputime
# Fri Apr 08 01:58:47 2022

###########################################################]
