*******************************************************************************
** ©2006—2007 Xilinx, Inc. All Rights Reserved.
** Confidential and proprietary information of Xilinx, Inc. 
*******************************************************************************
**   ____  ____ 
**  /   /\/   / 
** /___/  \  /   Vendor: Xilinx 
** \   \   \/    Version: 1.0
**  \   \        Filename:  readme.txt
**  /   /        Date Last Modified:  Nov. 11 2007
** /___/   /\    Date Created: Nov. 11 2007
** \   \  /  \ 
**  \___\/\___\ 
** 
**  Device: Virtex-5 LXT and SXT
**  Purpose: Signal Integrity Simulation using Virtex-5 GTP Front-End TX and RX models.
**  Reference: UG351
**  Revision History: Initial
**   
*******************************************************************************
**
**  Disclaimer: 
**
**		Xilinx licenses this Kit to you “AS-IS” with no warranty of any kind.  
**		Xilinx does not warrant that the functions contained in the Kit will 
**		meet your requirements,that the Kit will operate uninterrupted or be 
**		error-free, or that errors or bugs in the Design will be corrected.  
**		Xilinx makes no warranties or representations in regard to the results 
**		obtained from your use of the Kit with respect to accuracy, reliability, 
**		or otherwise.  
**
**		XILINX MAKES NO REPRESENTATIONS OR WARRANTIES, WHETHER EXPRESS OR IMPLIED, 
**		STATUTORY OR OTHERWISE, INCLUDING, WITHOUT LIMITATION, IMPLIED WARRANTIES 
**		OF MERCHANTABILITY, NONINFRINGEMENT, OR FITNESS FOR A PARTICULAR PURPOSE. 
**		IN NO EVENT WILL XILINX BE LIABLE FOR ANY LOSS OF DATA, LOST PROFITS, OR FOR 
**		ANY SPECIAL, INCIDENTAL, CONSEQUENTIAL, OR INDIRECT DAMAGES ARISING FROM 
**		YOUR USE OF THIS DESIGN. 

*******************************************************************************

This readme describes where to get the User Guide for the Virtex-5 FPGA RocketIO 
Transcevier Signal Integrity Simulation Kit

*******************************************************************************

** IMPORTANT NOTES **

1) The User Guide, ug351.pdf, for this Kit is located at www.xilinx.com.Navigate to 
Documentation and Literature -> Devices tab -> Virtex-5 FPGA Family ->
Virtex-5 FPGA RocketIO Transceiver Signal Integrity Simulation Kit User Guide (PDF)

*******************************************************************************