#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Nov 15 10:01:14 2016
# Process ID: 2436
# Current directory: C:/Projects/Casioproject/Casio/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22564 C:\Projects\Casioproject\Casio\project_1\project_1.xpr
# Log file: C:/Projects/Casioproject/Casio/project_1/vivado.log
# Journal file: C:/Projects/Casioproject/Casio/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/Casioproject/Casio/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Projects/Casioproject/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 834.871 ; gain = 156.125
launch_sdk -workspace C:/Projects/Casioproject/Casio/project_1/project_1.sdk -hwspec C:/Projects/Casioproject/Casio/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Projects/Casioproject/Casio/project_1/project_1.sdk -hwspec C:/Projects/Casioproject/Casio/project_1/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Tue Nov 15 10:34:39 2016] Launched impl_1...
Run output will be captured here: C:/Projects/Casioproject/Casio/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_gpio_0/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/project_1/project_1.runs/impl_1/.Xil/Vivado-3384-Thinkpad/dcp_3/design_1_axi_gpio_0_0.edf:5830]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_gpio_0/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/project_1/project_1.runs/impl_1/.Xil/Vivado-3384-Thinkpad/dcp_3/design_1_axi_gpio_0_0.edf:5837]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_gpio_0/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/project_1/project_1.runs/impl_1/.Xil/Vivado-3384-Thinkpad/dcp_3/design_1_axi_gpio_0_0.edf:5844]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_gpio_0/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/project_1/project_1.runs/impl_1/.Xil/Vivado-3384-Thinkpad/dcp_3/design_1_axi_gpio_0_0.edf:5851]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_gpio_1/gpio_io_t[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/project_1/project_1.runs/impl_1/.Xil/Vivado-3384-Thinkpad/dcp_5/design_1_axi_gpio_1_0.edf:3853]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_gpio_1/gpio_io_t[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/project_1/project_1.runs/impl_1/.Xil/Vivado-3384-Thinkpad/dcp_5/design_1_axi_gpio_1_0.edf:3860]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_gpio_1/gpio_io_t[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/project_1/project_1.runs/impl_1/.Xil/Vivado-3384-Thinkpad/dcp_5/design_1_axi_gpio_1_0.edf:3867]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_gpio_1/gpio_io_t[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/project_1/project_1.runs/impl_1/.Xil/Vivado-3384-Thinkpad/dcp_5/design_1_axi_gpio_1_0.edf:3874]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_gpio_2/gpio_io_i[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/project_1/project_1.runs/impl_1/.Xil/Vivado-3384-Thinkpad/dcp_9/design_1_axi_gpio_2_0.edf:5830]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_gpio_2/gpio_io_i[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/project_1/project_1.runs/impl_1/.Xil/Vivado-3384-Thinkpad/dcp_9/design_1_axi_gpio_2_0.edf:5837]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_gpio_2/gpio_io_i[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/project_1/project_1.runs/impl_1/.Xil/Vivado-3384-Thinkpad/dcp_9/design_1_axi_gpio_2_0.edf:5844]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'design_1_i/axi_gpio_2/gpio_io_i[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [C:/Projects/Casioproject/project_1/project_1.runs/impl_1/.Xil/Vivado-3384-Thinkpad/dcp_9/design_1_axi_gpio_2_0.edf:5851]
Parsing XDC File [C:/Projects/Casioproject/Casio/project_1/.Xil/Vivado-2436-Thinkpad/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [C:/Projects/Casioproject/Casio/project_1/.Xil/Vivado-2436-Thinkpad/dcp/design_1_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.462 . Memory (MB): peak = 1065.637 ; gain = 0.852
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.462 . Memory (MB): peak = 1065.637 ; gain = 0.852
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1166.113 ; gain = 316.461
open_bd_design {C:/Projects/Casioproject/Casio/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Projects/Casioproject/Casio/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1640.773 ; gain = 402.156
