vendor_name = ModelSim
source_file = 1, C:/Dev/FPGA/Project/Test1/test.v
source_file = 1, C:/Dev/FPGA/Project/Test1/output_files/Chain1.cdf
source_file = 1, C:/Dev/FPGA/Project/Test1/db/test.cbx.xml
design_name = test
instance = comp, \HEX0[6]~output , HEX0[6]~output, test, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, test, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, test, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, test, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, test, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, test, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, test, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, test, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, test, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, test, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, test, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, test, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, test, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, test, 1
instance = comp, \KEY[0]~input , KEY[0]~input, test, 1
instance = comp, \SW[1]~input , SW[1]~input, test, 1
instance = comp, \SW[0]~input , SW[0]~input, test, 1
instance = comp, \Q~0 , Q~0, test, 1
instance = comp, \Q[0]~feeder , Q[0]~feeder, test, 1
instance = comp, \Q[0] , Q[0], test, 1
instance = comp, \KEY[1]~input , KEY[1]~input, test, 1
instance = comp, \KEY[2]~input , KEY[2]~input, test, 1
instance = comp, \KEY[3]~input , KEY[3]~input, test, 1
instance = comp, \SW[2]~input , SW[2]~input, test, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, test, 1
