
control_demoliiton_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b83c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000290  0800b9cc  0800b9cc  0000c9cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc5c  0800bc5c  0000d14c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bc5c  0800bc5c  0000cc5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bc64  0800bc64  0000d14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc64  0800bc64  0000cc64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bc68  0800bc68  0000cc68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  20000000  0800bc6c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d14c  2**0
                  CONTENTS
 10 .bss          00002010  2000014c  2000014c  0000d14c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000215c  2000215c  0000d14c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d14c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c7d2  00000000  00000000  0000d17c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004b85  00000000  00000000  0002994e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001760  00000000  00000000  0002e4d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000011e1  00000000  00000000  0002fc38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026367  00000000  00000000  00030e19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ff27  00000000  00000000  00057180  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d368b  00000000  00000000  000770a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014a732  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000653c  00000000  00000000  0014a778  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000083  00000000  00000000  00150cb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000014c 	.word	0x2000014c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b9b4 	.word	0x0800b9b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000150 	.word	0x20000150
 80001cc:	0800b9b4 	.word	0x0800b9b4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <Control_Init>:
/**
  * @brief  Initialize control system
  * @retval None
  */
void Control_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
    // Initialize PWM system
    PWM_Init();
 8000574:	f001 f90e 	bl	8001794 <PWM_Init>

    // Set all outputs to safe state (0%)
    Control_EmergencyStop();
 8000578:	f000 fa41 	bl	80009fe <Control_EmergencyStop>
}
 800057c:	bf00      	nop
 800057e:	bd80      	pop	{r7, pc}

08000580 <Control_Update>:
  * @brief  Update control outputs based on LoRa data
  * @param  lora_data: Pointer to received LoRa data structure
  * @retval None
  */
void Control_Update(LoRa_ReceivedData_t *lora_data)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b088      	sub	sp, #32
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
    if (lora_data == NULL) return;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2b00      	cmp	r3, #0
 800058c:	f000 8233 	beq.w	80009f6 <Control_Update+0x476>
    // ========================================================================
    // Mode UPPER: s5_1 = 0, s5_2 = 0 → Excavator controls (cylinders, slew)
    // Mode DUAL:  s5_1 = 1, s5_2 = 0 → Reserved for future implementation
    // Mode LOWER: s5_1 = 0, s5_2 = 1 → Mobility controls (tracks, outriggers)

    bool mode_upper = (lora_data->s5_1 == 0) && (lora_data->s5_2 == 0);
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	7cdb      	ldrb	r3, [r3, #19]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d105      	bne.n	80005a4 <Control_Update+0x24>
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	7d1b      	ldrb	r3, [r3, #20]
 800059c:	2b00      	cmp	r3, #0
 800059e:	d101      	bne.n	80005a4 <Control_Update+0x24>
 80005a0:	2301      	movs	r3, #1
 80005a2:	e000      	b.n	80005a6 <Control_Update+0x26>
 80005a4:	2300      	movs	r3, #0
 80005a6:	77fb      	strb	r3, [r7, #31]
 80005a8:	7ffb      	ldrb	r3, [r7, #31]
 80005aa:	f003 0301 	and.w	r3, r3, #1
 80005ae:	77fb      	strb	r3, [r7, #31]
    bool mode_dual  = (lora_data->s5_1 == 1) && (lora_data->s5_2 == 0);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	7cdb      	ldrb	r3, [r3, #19]
 80005b4:	2b01      	cmp	r3, #1
 80005b6:	d105      	bne.n	80005c4 <Control_Update+0x44>
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	7d1b      	ldrb	r3, [r3, #20]
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d101      	bne.n	80005c4 <Control_Update+0x44>
 80005c0:	2301      	movs	r3, #1
 80005c2:	e000      	b.n	80005c6 <Control_Update+0x46>
 80005c4:	2300      	movs	r3, #0
 80005c6:	77bb      	strb	r3, [r7, #30]
 80005c8:	7fbb      	ldrb	r3, [r7, #30]
 80005ca:	f003 0301 	and.w	r3, r3, #1
 80005ce:	77bb      	strb	r3, [r7, #30]
    bool mode_lower = (lora_data->s5_1 == 0) && (lora_data->s5_2 == 1);
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	7cdb      	ldrb	r3, [r3, #19]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d105      	bne.n	80005e4 <Control_Update+0x64>
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	7d1b      	ldrb	r3, [r3, #20]
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d101      	bne.n	80005e4 <Control_Update+0x64>
 80005e0:	2301      	movs	r3, #1
 80005e2:	e000      	b.n	80005e6 <Control_Update+0x66>
 80005e4:	2300      	movs	r3, #0
 80005e6:	777b      	strb	r3, [r7, #29]
 80005e8:	7f7b      	ldrb	r3, [r7, #29]
 80005ea:	f003 0301 	and.w	r3, r3, #1
 80005ee:	777b      	strb	r3, [r7, #29]

    // ========================================================================
    // MODE UPPER - EXCAVATOR CONTROLS
    // ========================================================================
    if (mode_upper)
 80005f0:	7ffb      	ldrb	r3, [r7, #31]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	f000 80f9 	beq.w	80007ea <Control_Update+0x26a>
        // LEFT STICK Y-AXIS: CYLINDER 3 (Bucket)
        // --------------------------------------------------------------------
        // joy_left_y: 127→255 = Cylinder 3 OUT (PWM_5) 0→100%
        //             127→0   = Cylinder 3 IN  (PWM_6) 0→100%

        if (lora_data->joy_left_y < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	885b      	ldrh	r3, [r3, #2]
 80005fc:	2b74      	cmp	r3, #116	@ 0x74
 80005fe:	d812      	bhi.n	8000626 <Control_Update+0xa6>
        {
            // Moving DOWN (0-117) → Cylinder 3 IN
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_y, true);
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	885b      	ldrh	r3, [r3, #2]
 8000604:	b2db      	uxtb	r3, r3
 8000606:	2101      	movs	r1, #1
 8000608:	4618      	mov	r0, r3
 800060a:	f000 f9ff 	bl	8000a0c <MapJoystickToPWM>
 800060e:	4603      	mov	r3, r0
 8000610:	74fb      	strb	r3, [r7, #19]
            PWM_SetDutyCycle(PWM_6_CYLINDER_3_IN, pwm_value);
 8000612:	7cfb      	ldrb	r3, [r7, #19]
 8000614:	4619      	mov	r1, r3
 8000616:	2005      	movs	r0, #5
 8000618:	f001 fb36 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_5_CYLINDER_3_OUT, 0);
 800061c:	2100      	movs	r1, #0
 800061e:	2004      	movs	r0, #4
 8000620:	f001 fb32 	bl	8001c88 <PWM_SetDutyCycle>
 8000624:	e01e      	b.n	8000664 <Control_Update+0xe4>
        }
        else if (lora_data->joy_left_y > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	885b      	ldrh	r3, [r3, #2]
 800062a:	2b89      	cmp	r3, #137	@ 0x89
 800062c:	d912      	bls.n	8000654 <Control_Update+0xd4>
        {
            // Moving UP (137-255) → Cylinder 3 OUT
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_y, false);
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	885b      	ldrh	r3, [r3, #2]
 8000632:	b2db      	uxtb	r3, r3
 8000634:	2100      	movs	r1, #0
 8000636:	4618      	mov	r0, r3
 8000638:	f000 f9e8 	bl	8000a0c <MapJoystickToPWM>
 800063c:	4603      	mov	r3, r0
 800063e:	753b      	strb	r3, [r7, #20]
            PWM_SetDutyCycle(PWM_5_CYLINDER_3_OUT, pwm_value);
 8000640:	7d3b      	ldrb	r3, [r7, #20]
 8000642:	4619      	mov	r1, r3
 8000644:	2004      	movs	r0, #4
 8000646:	f001 fb1f 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_6_CYLINDER_3_IN, 0);
 800064a:	2100      	movs	r1, #0
 800064c:	2005      	movs	r0, #5
 800064e:	f001 fb1b 	bl	8001c88 <PWM_SetDutyCycle>
 8000652:	e007      	b.n	8000664 <Control_Update+0xe4>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_5_CYLINDER_3_OUT, 0);
 8000654:	2100      	movs	r1, #0
 8000656:	2004      	movs	r0, #4
 8000658:	f001 fb16 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_6_CYLINDER_3_IN, 0);
 800065c:	2100      	movs	r1, #0
 800065e:	2005      	movs	r0, #5
 8000660:	f001 fb12 	bl	8001c88 <PWM_SetDutyCycle>
        // LEFT STICK X-AXIS: SLEW ROTATION
        // --------------------------------------------------------------------
        // joy_left_x: 127→255 = Slew CW  (PWM_11) 0→100%
        //             127→0   = Slew CCW (PWM_12) 0→100%

        if (lora_data->joy_left_x < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	881b      	ldrh	r3, [r3, #0]
 8000668:	2b74      	cmp	r3, #116	@ 0x74
 800066a:	d812      	bhi.n	8000692 <Control_Update+0x112>
        {
            // Moving LEFT (0-117) → Slew CCW
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_x, true);
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	881b      	ldrh	r3, [r3, #0]
 8000670:	b2db      	uxtb	r3, r3
 8000672:	2101      	movs	r1, #1
 8000674:	4618      	mov	r0, r3
 8000676:	f000 f9c9 	bl	8000a0c <MapJoystickToPWM>
 800067a:	4603      	mov	r3, r0
 800067c:	747b      	strb	r3, [r7, #17]
            PWM_SetDutyCycle(PWM_12_SLEW_CCW, pwm_value);
 800067e:	7c7b      	ldrb	r3, [r7, #17]
 8000680:	4619      	mov	r1, r3
 8000682:	200b      	movs	r0, #11
 8000684:	f001 fb00 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_11_SLEW_CW, 0);
 8000688:	2100      	movs	r1, #0
 800068a:	200a      	movs	r0, #10
 800068c:	f001 fafc 	bl	8001c88 <PWM_SetDutyCycle>
 8000690:	e01e      	b.n	80006d0 <Control_Update+0x150>
        }
        else if (lora_data->joy_left_x > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	881b      	ldrh	r3, [r3, #0]
 8000696:	2b89      	cmp	r3, #137	@ 0x89
 8000698:	d912      	bls.n	80006c0 <Control_Update+0x140>
        {
            // Moving RIGHT (137-255) → Slew CW
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_x, false);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	881b      	ldrh	r3, [r3, #0]
 800069e:	b2db      	uxtb	r3, r3
 80006a0:	2100      	movs	r1, #0
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 f9b2 	bl	8000a0c <MapJoystickToPWM>
 80006a8:	4603      	mov	r3, r0
 80006aa:	74bb      	strb	r3, [r7, #18]
            PWM_SetDutyCycle(PWM_11_SLEW_CW, pwm_value);
 80006ac:	7cbb      	ldrb	r3, [r7, #18]
 80006ae:	4619      	mov	r1, r3
 80006b0:	200a      	movs	r0, #10
 80006b2:	f001 fae9 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_12_SLEW_CCW, 0);
 80006b6:	2100      	movs	r1, #0
 80006b8:	200b      	movs	r0, #11
 80006ba:	f001 fae5 	bl	8001c88 <PWM_SetDutyCycle>
 80006be:	e007      	b.n	80006d0 <Control_Update+0x150>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_11_SLEW_CW, 0);
 80006c0:	2100      	movs	r1, #0
 80006c2:	200a      	movs	r0, #10
 80006c4:	f001 fae0 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_12_SLEW_CCW, 0);
 80006c8:	2100      	movs	r1, #0
 80006ca:	200b      	movs	r0, #11
 80006cc:	f001 fadc 	bl	8001c88 <PWM_SetDutyCycle>
        // RIGHT STICK Y-AXIS: CYLINDER 2 (Stick)
        // --------------------------------------------------------------------
        // joy_right_y: 127→255 = Cylinder 2 IN  (PWM_4) 0→100%
        //              127→0   = Cylinder 2 OUT (PWM_3) 0→100%

        if (lora_data->joy_right_y < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	891b      	ldrh	r3, [r3, #8]
 80006d4:	2b74      	cmp	r3, #116	@ 0x74
 80006d6:	d812      	bhi.n	80006fe <Control_Update+0x17e>
        {
            // Moving DOWN (0-117) → Cylinder 2 OUT
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_y, true);
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	891b      	ldrh	r3, [r3, #8]
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	2101      	movs	r1, #1
 80006e0:	4618      	mov	r0, r3
 80006e2:	f000 f993 	bl	8000a0c <MapJoystickToPWM>
 80006e6:	4603      	mov	r3, r0
 80006e8:	73fb      	strb	r3, [r7, #15]
            PWM_SetDutyCycle(PWM_3_CYLINDER_2_OUT, pwm_value);
 80006ea:	7bfb      	ldrb	r3, [r7, #15]
 80006ec:	4619      	mov	r1, r3
 80006ee:	2002      	movs	r0, #2
 80006f0:	f001 faca 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_4_CYLINDER_2_IN, 0);
 80006f4:	2100      	movs	r1, #0
 80006f6:	2003      	movs	r0, #3
 80006f8:	f001 fac6 	bl	8001c88 <PWM_SetDutyCycle>
 80006fc:	e01e      	b.n	800073c <Control_Update+0x1bc>
        }
        else if (lora_data->joy_right_y > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	891b      	ldrh	r3, [r3, #8]
 8000702:	2b89      	cmp	r3, #137	@ 0x89
 8000704:	d912      	bls.n	800072c <Control_Update+0x1ac>
        {
            // Moving UP (137-255) → Cylinder 2 IN
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_y, false);
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	891b      	ldrh	r3, [r3, #8]
 800070a:	b2db      	uxtb	r3, r3
 800070c:	2100      	movs	r1, #0
 800070e:	4618      	mov	r0, r3
 8000710:	f000 f97c 	bl	8000a0c <MapJoystickToPWM>
 8000714:	4603      	mov	r3, r0
 8000716:	743b      	strb	r3, [r7, #16]
            PWM_SetDutyCycle(PWM_4_CYLINDER_2_IN, pwm_value);
 8000718:	7c3b      	ldrb	r3, [r7, #16]
 800071a:	4619      	mov	r1, r3
 800071c:	2003      	movs	r0, #3
 800071e:	f001 fab3 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_3_CYLINDER_2_OUT, 0);
 8000722:	2100      	movs	r1, #0
 8000724:	2002      	movs	r0, #2
 8000726:	f001 faaf 	bl	8001c88 <PWM_SetDutyCycle>
 800072a:	e007      	b.n	800073c <Control_Update+0x1bc>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_3_CYLINDER_2_OUT, 0);
 800072c:	2100      	movs	r1, #0
 800072e:	2002      	movs	r0, #2
 8000730:	f001 faaa 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_4_CYLINDER_2_IN, 0);
 8000734:	2100      	movs	r1, #0
 8000736:	2003      	movs	r0, #3
 8000738:	f001 faa6 	bl	8001c88 <PWM_SetDutyCycle>
        // RIGHT STICK X-AXIS: CYLINDER 1 (Boom)
        // --------------------------------------------------------------------
        // joy_right_x: 127→255 = Cylinder 1 IN  (PWM_2) 0→100%
        //              127→0   = Cylinder 1 OUT (PWM_1) 0→100%

        if (lora_data->joy_right_x < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	88db      	ldrh	r3, [r3, #6]
 8000740:	2b74      	cmp	r3, #116	@ 0x74
 8000742:	d812      	bhi.n	800076a <Control_Update+0x1ea>
        {
            // Moving LEFT (0-117) → Cylinder 1 OUT
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_x, true);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	88db      	ldrh	r3, [r3, #6]
 8000748:	b2db      	uxtb	r3, r3
 800074a:	2101      	movs	r1, #1
 800074c:	4618      	mov	r0, r3
 800074e:	f000 f95d 	bl	8000a0c <MapJoystickToPWM>
 8000752:	4603      	mov	r3, r0
 8000754:	737b      	strb	r3, [r7, #13]
            PWM_SetDutyCycle(PWM_1_CYLINDER_1_OUT, pwm_value);
 8000756:	7b7b      	ldrb	r3, [r7, #13]
 8000758:	4619      	mov	r1, r3
 800075a:	2000      	movs	r0, #0
 800075c:	f001 fa94 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_2_CYLINDER_1_IN, 0);
 8000760:	2100      	movs	r1, #0
 8000762:	2001      	movs	r0, #1
 8000764:	f001 fa90 	bl	8001c88 <PWM_SetDutyCycle>
 8000768:	e01e      	b.n	80007a8 <Control_Update+0x228>
        }
        else if (lora_data->joy_right_x > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	88db      	ldrh	r3, [r3, #6]
 800076e:	2b89      	cmp	r3, #137	@ 0x89
 8000770:	d912      	bls.n	8000798 <Control_Update+0x218>
        {
            // Moving RIGHT (137-255) → Cylinder 1 IN
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_x, false);
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	88db      	ldrh	r3, [r3, #6]
 8000776:	b2db      	uxtb	r3, r3
 8000778:	2100      	movs	r1, #0
 800077a:	4618      	mov	r0, r3
 800077c:	f000 f946 	bl	8000a0c <MapJoystickToPWM>
 8000780:	4603      	mov	r3, r0
 8000782:	73bb      	strb	r3, [r7, #14]
            PWM_SetDutyCycle(PWM_2_CYLINDER_1_IN, pwm_value);
 8000784:	7bbb      	ldrb	r3, [r7, #14]
 8000786:	4619      	mov	r1, r3
 8000788:	2001      	movs	r0, #1
 800078a:	f001 fa7d 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_1_CYLINDER_1_OUT, 0);
 800078e:	2100      	movs	r1, #0
 8000790:	2000      	movs	r0, #0
 8000792:	f001 fa79 	bl	8001c88 <PWM_SetDutyCycle>
 8000796:	e007      	b.n	80007a8 <Control_Update+0x228>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_1_CYLINDER_1_OUT, 0);
 8000798:	2100      	movs	r1, #0
 800079a:	2000      	movs	r0, #0
 800079c:	f001 fa74 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_2_CYLINDER_1_IN, 0);
 80007a0:	2100      	movs	r1, #0
 80007a2:	2001      	movs	r0, #1
 80007a4:	f001 fa70 	bl	8001c88 <PWM_SetDutyCycle>
        }

        // Stop all mobility controls in UPPER mode
        PWM_SetDutyCycle(PWM_19_TRACK_LEFT_FORWARD, 0);
 80007a8:	2100      	movs	r1, #0
 80007aa:	2012      	movs	r0, #18
 80007ac:	f001 fa6c 	bl	8001c88 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_20_TRACK_LEFT_BACKWARD, 0);
 80007b0:	2100      	movs	r1, #0
 80007b2:	2013      	movs	r0, #19
 80007b4:	f001 fa68 	bl	8001c88 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_17_TRACK_RIGHT_FORWARD, 0);
 80007b8:	2100      	movs	r1, #0
 80007ba:	2010      	movs	r0, #16
 80007bc:	f001 fa64 	bl	8001c88 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_18_TRACK_RIGHT_BACKWARD, 0);
 80007c0:	2100      	movs	r1, #0
 80007c2:	2011      	movs	r0, #17
 80007c4:	f001 fa60 	bl	8001c88 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_13_OUTRIGGER_LEFT_UP, 0);
 80007c8:	2100      	movs	r1, #0
 80007ca:	200c      	movs	r0, #12
 80007cc:	f001 fa5c 	bl	8001c88 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_14_OUTRIGGER_LEFT_DOWN, 0);
 80007d0:	2100      	movs	r1, #0
 80007d2:	200d      	movs	r0, #13
 80007d4:	f001 fa58 	bl	8001c88 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_15_OUTRIGGER_RIGHT_UP, 0);
 80007d8:	2100      	movs	r1, #0
 80007da:	200e      	movs	r0, #14
 80007dc:	f001 fa54 	bl	8001c88 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_16_OUTRIGGER_RIGHT_DOWN, 0);
 80007e0:	2100      	movs	r1, #0
 80007e2:	200f      	movs	r0, #15
 80007e4:	f001 fa50 	bl	8001c88 <PWM_SetDutyCycle>
 80007e8:	e106      	b.n	80009f8 <Control_Update+0x478>
    }

    // ========================================================================
    // MODE LOWER - MOBILITY CONTROLS
    // ========================================================================
    else if (mode_lower)
 80007ea:	7f7b      	ldrb	r3, [r7, #29]
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	f000 80f9 	beq.w	80009e4 <Control_Update+0x464>
        // LEFT STICK Y-AXIS: TRACK LEFT
        // --------------------------------------------------------------------
        // joy_left_y: 127→255 = Track Left Forward  (PWM_19) 0→100%
        //             127→0   = Track Left Backward (PWM_20) 0→100%

        if (lora_data->joy_left_y < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	885b      	ldrh	r3, [r3, #2]
 80007f6:	2b74      	cmp	r3, #116	@ 0x74
 80007f8:	d812      	bhi.n	8000820 <Control_Update+0x2a0>
        {
            // Moving DOWN (0-117) → Track Left Backward
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_y, true);
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	885b      	ldrh	r3, [r3, #2]
 80007fe:	b2db      	uxtb	r3, r3
 8000800:	2101      	movs	r1, #1
 8000802:	4618      	mov	r0, r3
 8000804:	f000 f902 	bl	8000a0c <MapJoystickToPWM>
 8000808:	4603      	mov	r3, r0
 800080a:	76fb      	strb	r3, [r7, #27]
            PWM_SetDutyCycle(PWM_20_TRACK_LEFT_BACKWARD, pwm_value);
 800080c:	7efb      	ldrb	r3, [r7, #27]
 800080e:	4619      	mov	r1, r3
 8000810:	2013      	movs	r0, #19
 8000812:	f001 fa39 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_19_TRACK_LEFT_FORWARD, 0);
 8000816:	2100      	movs	r1, #0
 8000818:	2012      	movs	r0, #18
 800081a:	f001 fa35 	bl	8001c88 <PWM_SetDutyCycle>
 800081e:	e01e      	b.n	800085e <Control_Update+0x2de>
        }
        else if (lora_data->joy_left_y > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	885b      	ldrh	r3, [r3, #2]
 8000824:	2b89      	cmp	r3, #137	@ 0x89
 8000826:	d912      	bls.n	800084e <Control_Update+0x2ce>
        {
            // Moving UP (137-255) → Track Left Forward
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_y, false);
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	885b      	ldrh	r3, [r3, #2]
 800082c:	b2db      	uxtb	r3, r3
 800082e:	2100      	movs	r1, #0
 8000830:	4618      	mov	r0, r3
 8000832:	f000 f8eb 	bl	8000a0c <MapJoystickToPWM>
 8000836:	4603      	mov	r3, r0
 8000838:	773b      	strb	r3, [r7, #28]
            PWM_SetDutyCycle(PWM_19_TRACK_LEFT_FORWARD, pwm_value);
 800083a:	7f3b      	ldrb	r3, [r7, #28]
 800083c:	4619      	mov	r1, r3
 800083e:	2012      	movs	r0, #18
 8000840:	f001 fa22 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_20_TRACK_LEFT_BACKWARD, 0);
 8000844:	2100      	movs	r1, #0
 8000846:	2013      	movs	r0, #19
 8000848:	f001 fa1e 	bl	8001c88 <PWM_SetDutyCycle>
 800084c:	e007      	b.n	800085e <Control_Update+0x2de>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_19_TRACK_LEFT_FORWARD, 0);
 800084e:	2100      	movs	r1, #0
 8000850:	2012      	movs	r0, #18
 8000852:	f001 fa19 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_20_TRACK_LEFT_BACKWARD, 0);
 8000856:	2100      	movs	r1, #0
 8000858:	2013      	movs	r0, #19
 800085a:	f001 fa15 	bl	8001c88 <PWM_SetDutyCycle>
        // LEFT STICK X-AXIS: OUTRIGGER LEFT
        // --------------------------------------------------------------------
        // joy_left_x: 127→255 = Outrigger Left Up   (PWM_13) 0→100%
        //             127→0   = Outrigger Left Down (PWM_14) 0→100%

        if (lora_data->joy_left_x < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	881b      	ldrh	r3, [r3, #0]
 8000862:	2b74      	cmp	r3, #116	@ 0x74
 8000864:	d812      	bhi.n	800088c <Control_Update+0x30c>
        {
            // Moving LEFT (0-117) → Outrigger Left Down
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_x, true);
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	881b      	ldrh	r3, [r3, #0]
 800086a:	b2db      	uxtb	r3, r3
 800086c:	2101      	movs	r1, #1
 800086e:	4618      	mov	r0, r3
 8000870:	f000 f8cc 	bl	8000a0c <MapJoystickToPWM>
 8000874:	4603      	mov	r3, r0
 8000876:	767b      	strb	r3, [r7, #25]
            PWM_SetDutyCycle(PWM_14_OUTRIGGER_LEFT_DOWN, pwm_value);
 8000878:	7e7b      	ldrb	r3, [r7, #25]
 800087a:	4619      	mov	r1, r3
 800087c:	200d      	movs	r0, #13
 800087e:	f001 fa03 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_13_OUTRIGGER_LEFT_UP, 0);
 8000882:	2100      	movs	r1, #0
 8000884:	200c      	movs	r0, #12
 8000886:	f001 f9ff 	bl	8001c88 <PWM_SetDutyCycle>
 800088a:	e01e      	b.n	80008ca <Control_Update+0x34a>
        }
        else if (lora_data->joy_left_x > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	881b      	ldrh	r3, [r3, #0]
 8000890:	2b89      	cmp	r3, #137	@ 0x89
 8000892:	d912      	bls.n	80008ba <Control_Update+0x33a>
        {
            // Moving RIGHT (137-255) → Outrigger Left Up
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_left_x, false);
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	881b      	ldrh	r3, [r3, #0]
 8000898:	b2db      	uxtb	r3, r3
 800089a:	2100      	movs	r1, #0
 800089c:	4618      	mov	r0, r3
 800089e:	f000 f8b5 	bl	8000a0c <MapJoystickToPWM>
 80008a2:	4603      	mov	r3, r0
 80008a4:	76bb      	strb	r3, [r7, #26]
            PWM_SetDutyCycle(PWM_13_OUTRIGGER_LEFT_UP, pwm_value);
 80008a6:	7ebb      	ldrb	r3, [r7, #26]
 80008a8:	4619      	mov	r1, r3
 80008aa:	200c      	movs	r0, #12
 80008ac:	f001 f9ec 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_14_OUTRIGGER_LEFT_DOWN, 0);
 80008b0:	2100      	movs	r1, #0
 80008b2:	200d      	movs	r0, #13
 80008b4:	f001 f9e8 	bl	8001c88 <PWM_SetDutyCycle>
 80008b8:	e007      	b.n	80008ca <Control_Update+0x34a>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_13_OUTRIGGER_LEFT_UP, 0);
 80008ba:	2100      	movs	r1, #0
 80008bc:	200c      	movs	r0, #12
 80008be:	f001 f9e3 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_14_OUTRIGGER_LEFT_DOWN, 0);
 80008c2:	2100      	movs	r1, #0
 80008c4:	200d      	movs	r0, #13
 80008c6:	f001 f9df 	bl	8001c88 <PWM_SetDutyCycle>
        // RIGHT STICK Y-AXIS: TRACK RIGHT
        // --------------------------------------------------------------------
        // joy_right_y: 127→255 = Track Right Forward  (PWM_17) 0→100%
        //              127→0   = Track Right Backward (PWM_18) 0→100%

        if (lora_data->joy_right_y < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	891b      	ldrh	r3, [r3, #8]
 80008ce:	2b74      	cmp	r3, #116	@ 0x74
 80008d0:	d812      	bhi.n	80008f8 <Control_Update+0x378>
        {
            // Moving DOWN (0-117) → Track Right Backward
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_y, true);
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	891b      	ldrh	r3, [r3, #8]
 80008d6:	b2db      	uxtb	r3, r3
 80008d8:	2101      	movs	r1, #1
 80008da:	4618      	mov	r0, r3
 80008dc:	f000 f896 	bl	8000a0c <MapJoystickToPWM>
 80008e0:	4603      	mov	r3, r0
 80008e2:	75fb      	strb	r3, [r7, #23]
            PWM_SetDutyCycle(PWM_18_TRACK_RIGHT_BACKWARD, pwm_value);
 80008e4:	7dfb      	ldrb	r3, [r7, #23]
 80008e6:	4619      	mov	r1, r3
 80008e8:	2011      	movs	r0, #17
 80008ea:	f001 f9cd 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_17_TRACK_RIGHT_FORWARD, 0);
 80008ee:	2100      	movs	r1, #0
 80008f0:	2010      	movs	r0, #16
 80008f2:	f001 f9c9 	bl	8001c88 <PWM_SetDutyCycle>
 80008f6:	e01e      	b.n	8000936 <Control_Update+0x3b6>
        }
        else if (lora_data->joy_right_y > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	891b      	ldrh	r3, [r3, #8]
 80008fc:	2b89      	cmp	r3, #137	@ 0x89
 80008fe:	d912      	bls.n	8000926 <Control_Update+0x3a6>
        {
            // Moving UP (137-255) → Track Right Forward
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_y, false);
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	891b      	ldrh	r3, [r3, #8]
 8000904:	b2db      	uxtb	r3, r3
 8000906:	2100      	movs	r1, #0
 8000908:	4618      	mov	r0, r3
 800090a:	f000 f87f 	bl	8000a0c <MapJoystickToPWM>
 800090e:	4603      	mov	r3, r0
 8000910:	763b      	strb	r3, [r7, #24]
            PWM_SetDutyCycle(PWM_17_TRACK_RIGHT_FORWARD, pwm_value);
 8000912:	7e3b      	ldrb	r3, [r7, #24]
 8000914:	4619      	mov	r1, r3
 8000916:	2010      	movs	r0, #16
 8000918:	f001 f9b6 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_18_TRACK_RIGHT_BACKWARD, 0);
 800091c:	2100      	movs	r1, #0
 800091e:	2011      	movs	r0, #17
 8000920:	f001 f9b2 	bl	8001c88 <PWM_SetDutyCycle>
 8000924:	e007      	b.n	8000936 <Control_Update+0x3b6>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_17_TRACK_RIGHT_FORWARD, 0);
 8000926:	2100      	movs	r1, #0
 8000928:	2010      	movs	r0, #16
 800092a:	f001 f9ad 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_18_TRACK_RIGHT_BACKWARD, 0);
 800092e:	2100      	movs	r1, #0
 8000930:	2011      	movs	r0, #17
 8000932:	f001 f9a9 	bl	8001c88 <PWM_SetDutyCycle>
        // RIGHT STICK X-AXIS: OUTRIGGER RIGHT
        // --------------------------------------------------------------------
        // joy_right_x: 127→255 = Outrigger Right Up   (PWM_15) 0→100%
        //              127→0   = Outrigger Right Down (PWM_16) 0→100%

        if (lora_data->joy_right_x < (JOYSTICK_CENTER - JOYSTICK_DEADZONE))
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	88db      	ldrh	r3, [r3, #6]
 800093a:	2b74      	cmp	r3, #116	@ 0x74
 800093c:	d812      	bhi.n	8000964 <Control_Update+0x3e4>
        {
            // Moving LEFT (0-117) → Outrigger Right Down
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_x, true);
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	88db      	ldrh	r3, [r3, #6]
 8000942:	b2db      	uxtb	r3, r3
 8000944:	2101      	movs	r1, #1
 8000946:	4618      	mov	r0, r3
 8000948:	f000 f860 	bl	8000a0c <MapJoystickToPWM>
 800094c:	4603      	mov	r3, r0
 800094e:	757b      	strb	r3, [r7, #21]
            PWM_SetDutyCycle(PWM_16_OUTRIGGER_RIGHT_DOWN, pwm_value);
 8000950:	7d7b      	ldrb	r3, [r7, #21]
 8000952:	4619      	mov	r1, r3
 8000954:	200f      	movs	r0, #15
 8000956:	f001 f997 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_15_OUTRIGGER_RIGHT_UP, 0);
 800095a:	2100      	movs	r1, #0
 800095c:	200e      	movs	r0, #14
 800095e:	f001 f993 	bl	8001c88 <PWM_SetDutyCycle>
 8000962:	e01e      	b.n	80009a2 <Control_Update+0x422>
        }
        else if (lora_data->joy_right_x > (JOYSTICK_CENTER + JOYSTICK_DEADZONE))
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	88db      	ldrh	r3, [r3, #6]
 8000968:	2b89      	cmp	r3, #137	@ 0x89
 800096a:	d912      	bls.n	8000992 <Control_Update+0x412>
        {
            // Moving RIGHT (137-255) → Outrigger Right Up
            uint8_t pwm_value = MapJoystickToPWM(lora_data->joy_right_x, false);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	88db      	ldrh	r3, [r3, #6]
 8000970:	b2db      	uxtb	r3, r3
 8000972:	2100      	movs	r1, #0
 8000974:	4618      	mov	r0, r3
 8000976:	f000 f849 	bl	8000a0c <MapJoystickToPWM>
 800097a:	4603      	mov	r3, r0
 800097c:	75bb      	strb	r3, [r7, #22]
            PWM_SetDutyCycle(PWM_15_OUTRIGGER_RIGHT_UP, pwm_value);
 800097e:	7dbb      	ldrb	r3, [r7, #22]
 8000980:	4619      	mov	r1, r3
 8000982:	200e      	movs	r0, #14
 8000984:	f001 f980 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_16_OUTRIGGER_RIGHT_DOWN, 0);
 8000988:	2100      	movs	r1, #0
 800098a:	200f      	movs	r0, #15
 800098c:	f001 f97c 	bl	8001c88 <PWM_SetDutyCycle>
 8000990:	e007      	b.n	80009a2 <Control_Update+0x422>
        }
        else
        {
            // Deadzone - stop both
            PWM_SetDutyCycle(PWM_15_OUTRIGGER_RIGHT_UP, 0);
 8000992:	2100      	movs	r1, #0
 8000994:	200e      	movs	r0, #14
 8000996:	f001 f977 	bl	8001c88 <PWM_SetDutyCycle>
            PWM_SetDutyCycle(PWM_16_OUTRIGGER_RIGHT_DOWN, 0);
 800099a:	2100      	movs	r1, #0
 800099c:	200f      	movs	r0, #15
 800099e:	f001 f973 	bl	8001c88 <PWM_SetDutyCycle>
        }

        // Stop all excavator controls in LOWER mode
        PWM_SetDutyCycle(PWM_1_CYLINDER_1_OUT, 0);
 80009a2:	2100      	movs	r1, #0
 80009a4:	2000      	movs	r0, #0
 80009a6:	f001 f96f 	bl	8001c88 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_2_CYLINDER_1_IN, 0);
 80009aa:	2100      	movs	r1, #0
 80009ac:	2001      	movs	r0, #1
 80009ae:	f001 f96b 	bl	8001c88 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_3_CYLINDER_2_OUT, 0);
 80009b2:	2100      	movs	r1, #0
 80009b4:	2002      	movs	r0, #2
 80009b6:	f001 f967 	bl	8001c88 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_4_CYLINDER_2_IN, 0);
 80009ba:	2100      	movs	r1, #0
 80009bc:	2003      	movs	r0, #3
 80009be:	f001 f963 	bl	8001c88 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_5_CYLINDER_3_OUT, 0);
 80009c2:	2100      	movs	r1, #0
 80009c4:	2004      	movs	r0, #4
 80009c6:	f001 f95f 	bl	8001c88 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_6_CYLINDER_3_IN, 0);
 80009ca:	2100      	movs	r1, #0
 80009cc:	2005      	movs	r0, #5
 80009ce:	f001 f95b 	bl	8001c88 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_11_SLEW_CW, 0);
 80009d2:	2100      	movs	r1, #0
 80009d4:	200a      	movs	r0, #10
 80009d6:	f001 f957 	bl	8001c88 <PWM_SetDutyCycle>
        PWM_SetDutyCycle(PWM_12_SLEW_CCW, 0);
 80009da:	2100      	movs	r1, #0
 80009dc:	200b      	movs	r0, #11
 80009de:	f001 f953 	bl	8001c88 <PWM_SetDutyCycle>
 80009e2:	e009      	b.n	80009f8 <Control_Update+0x478>
    }

    // ========================================================================
    // MODE DUAL - RESERVED FOR FUTURE IMPLEMENTATION
    // ========================================================================
    else if (mode_dual)
 80009e4:	7fbb      	ldrb	r3, [r7, #30]
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d002      	beq.n	80009f0 <Control_Update+0x470>
    {
        // TODO: Implement dual mode in the future
        // This mode will combine both excavator and mobility controls
        // Stop all outputs for now
        Control_EmergencyStop();
 80009ea:	f000 f808 	bl	80009fe <Control_EmergencyStop>
 80009ee:	e003      	b.n	80009f8 <Control_Update+0x478>
    // INVALID MODE - EMERGENCY STOP
    // ========================================================================
    else
    {
        // Unknown mode combination - stop all outputs for safety
        Control_EmergencyStop();
 80009f0:	f000 f805 	bl	80009fe <Control_EmergencyStop>
 80009f4:	e000      	b.n	80009f8 <Control_Update+0x478>
    if (lora_data == NULL) return;
 80009f6:	bf00      	nop
    }
}
 80009f8:	3720      	adds	r7, #32
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <Control_EmergencyStop>:
/**
  * @brief  Emergency stop - set all PWM outputs to 0%
  * @retval None
  */
void Control_EmergencyStop(void)
{
 80009fe:	b580      	push	{r7, lr}
 8000a00:	af00      	add	r7, sp, #0
    PWM_StopAll();
 8000a02:	f001 f989 	bl	8001d18 <PWM_StopAll>
}
 8000a06:	bf00      	nop
 8000a08:	bd80      	pop	{r7, pc}
	...

08000a0c <MapJoystickToPWM>:
  * @param  joystick_value: Raw joystick value (0-255)
  * @param  inverse: true = map 0-127 to 0-100%, false = map 127-255 to 0-100%
  * @retval PWM duty cycle percentage (0-100)
  */
static uint8_t MapJoystickToPWM(uint8_t joystick_value, bool inverse)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b085      	sub	sp, #20
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	4603      	mov	r3, r0
 8000a14:	460a      	mov	r2, r1
 8000a16:	71fb      	strb	r3, [r7, #7]
 8000a18:	4613      	mov	r3, r2
 8000a1a:	71bb      	strb	r3, [r7, #6]
    uint8_t pwm_value = 0;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	73fb      	strb	r3, [r7, #15]

    if (inverse)
 8000a20:	79bb      	ldrb	r3, [r7, #6]
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d012      	beq.n	8000a4c <MapJoystickToPWM+0x40>
    {
        // Map 0-127 to 100-0% (inverse: 0 = max, 127 = 0)
        if (joystick_value <= JOYSTICK_CENTER)
 8000a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	db1e      	blt.n	8000a6c <MapJoystickToPWM+0x60>
        {
            pwm_value = ((JOYSTICK_CENTER - joystick_value) * 100) / JOYSTICK_CENTER;
 8000a2e:	79fb      	ldrb	r3, [r7, #7]
 8000a30:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8000a34:	2264      	movs	r2, #100	@ 0x64
 8000a36:	fb02 f303 	mul.w	r3, r2, r3
 8000a3a:	4a12      	ldr	r2, [pc, #72]	@ (8000a84 <MapJoystickToPWM+0x78>)
 8000a3c:	fb82 1203 	smull	r1, r2, r2, r3
 8000a40:	441a      	add	r2, r3
 8000a42:	1192      	asrs	r2, r2, #6
 8000a44:	17db      	asrs	r3, r3, #31
 8000a46:	1ad3      	subs	r3, r2, r3
 8000a48:	73fb      	strb	r3, [r7, #15]
 8000a4a:	e00f      	b.n	8000a6c <MapJoystickToPWM+0x60>
        }
    }
    else
    {
        // Map 127-255 to 0-100% (normal: 127 = 0, 255 = max)
        if (joystick_value >= JOYSTICK_CENTER)
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	2b7e      	cmp	r3, #126	@ 0x7e
 8000a50:	d90c      	bls.n	8000a6c <MapJoystickToPWM+0x60>
        {
            pwm_value = ((joystick_value - JOYSTICK_CENTER) * 100) / JOYSTICK_CENTER;
 8000a52:	79fb      	ldrb	r3, [r7, #7]
 8000a54:	3b7f      	subs	r3, #127	@ 0x7f
 8000a56:	2264      	movs	r2, #100	@ 0x64
 8000a58:	fb02 f303 	mul.w	r3, r2, r3
 8000a5c:	4a09      	ldr	r2, [pc, #36]	@ (8000a84 <MapJoystickToPWM+0x78>)
 8000a5e:	fb82 1203 	smull	r1, r2, r2, r3
 8000a62:	441a      	add	r2, r3
 8000a64:	1192      	asrs	r2, r2, #6
 8000a66:	17db      	asrs	r3, r3, #31
 8000a68:	1ad3      	subs	r3, r2, r3
 8000a6a:	73fb      	strb	r3, [r7, #15]
        }
    }

    // Clamp to 0-100%
    if (pwm_value > 100) pwm_value = 100;
 8000a6c:	7bfb      	ldrb	r3, [r7, #15]
 8000a6e:	2b64      	cmp	r3, #100	@ 0x64
 8000a70:	d901      	bls.n	8000a76 <MapJoystickToPWM+0x6a>
 8000a72:	2364      	movs	r3, #100	@ 0x64
 8000a74:	73fb      	strb	r3, [r7, #15]

    return pwm_value;
 8000a76:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a78:	4618      	mov	r0, r3
 8000a7a:	3714      	adds	r7, #20
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr
 8000a84:	81020409 	.word	0x81020409

08000a88 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b08c      	sub	sp, #48	@ 0x30
 8000a8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a8e:	f107 031c 	add.w	r3, r7, #28
 8000a92:	2200      	movs	r2, #0
 8000a94:	601a      	str	r2, [r3, #0]
 8000a96:	605a      	str	r2, [r3, #4]
 8000a98:	609a      	str	r2, [r3, #8]
 8000a9a:	60da      	str	r2, [r3, #12]
 8000a9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	61bb      	str	r3, [r7, #24]
 8000aa2:	4b75      	ldr	r3, [pc, #468]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aa6:	4a74      	ldr	r2, [pc, #464]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000aa8:	f043 0310 	orr.w	r3, r3, #16
 8000aac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aae:	4b72      	ldr	r3, [pc, #456]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ab2:	f003 0310 	and.w	r3, r3, #16
 8000ab6:	61bb      	str	r3, [r7, #24]
 8000ab8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	617b      	str	r3, [r7, #20]
 8000abe:	4b6e      	ldr	r3, [pc, #440]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac2:	4a6d      	ldr	r2, [pc, #436]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000ac4:	f043 0304 	orr.w	r3, r3, #4
 8000ac8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aca:	4b6b      	ldr	r3, [pc, #428]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ace:	f003 0304 	and.w	r3, r3, #4
 8000ad2:	617b      	str	r3, [r7, #20]
 8000ad4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	613b      	str	r3, [r7, #16]
 8000ada:	4b67      	ldr	r3, [pc, #412]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ade:	4a66      	ldr	r2, [pc, #408]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000ae0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ae4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae6:	4b64      	ldr	r3, [pc, #400]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aee:	613b      	str	r3, [r7, #16]
 8000af0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	60fb      	str	r3, [r7, #12]
 8000af6:	4b60      	ldr	r3, [pc, #384]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afa:	4a5f      	ldr	r2, [pc, #380]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000afc:	f043 0301 	orr.w	r3, r3, #1
 8000b00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b02:	4b5d      	ldr	r3, [pc, #372]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b06:	f003 0301 	and.w	r3, r3, #1
 8000b0a:	60fb      	str	r3, [r7, #12]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b0e:	2300      	movs	r3, #0
 8000b10:	60bb      	str	r3, [r7, #8]
 8000b12:	4b59      	ldr	r3, [pc, #356]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b16:	4a58      	ldr	r2, [pc, #352]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000b18:	f043 0302 	orr.w	r3, r3, #2
 8000b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b1e:	4b56      	ldr	r3, [pc, #344]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b22:	f003 0302 	and.w	r3, r3, #2
 8000b26:	60bb      	str	r3, [r7, #8]
 8000b28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	607b      	str	r3, [r7, #4]
 8000b2e:	4b52      	ldr	r3, [pc, #328]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b32:	4a51      	ldr	r2, [pc, #324]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000b34:	f043 0308 	orr.w	r3, r3, #8
 8000b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3a:	4b4f      	ldr	r3, [pc, #316]	@ (8000c78 <MX_GPIO_Init+0x1f0>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3e:	f003 0308 	and.w	r3, r3, #8
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|Lora_M0_Pin|Lora_M1_Pin, GPIO_PIN_RESET);
 8000b46:	2200      	movs	r2, #0
 8000b48:	2138      	movs	r1, #56	@ 0x38
 8000b4a:	484c      	ldr	r0, [pc, #304]	@ (8000c7c <MX_GPIO_Init+0x1f4>)
 8000b4c:	f001 ff96 	bl	8002a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000b50:	2201      	movs	r2, #1
 8000b52:	2101      	movs	r1, #1
 8000b54:	484a      	ldr	r0, [pc, #296]	@ (8000c80 <MX_GPIO_Init+0x1f8>)
 8000b56:	f001 ff91 	bl	8002a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Audio_RST_GPIO_Port, Audio_RST_Pin, GPIO_PIN_RESET);
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	2110      	movs	r1, #16
 8000b5e:	4849      	ldr	r0, [pc, #292]	@ (8000c84 <MX_GPIO_Init+0x1fc>)
 8000b60:	f001 ff8c 	bl	8002a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000b64:	2200      	movs	r2, #0
 8000b66:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8000b6a:	4847      	ldr	r0, [pc, #284]	@ (8000c88 <MX_GPIO_Init+0x200>)
 8000b6c:	f001 ff86 	bl	8002a7c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|Lora_M0_Pin|Lora_M1_Pin;
 8000b70:	2338      	movs	r3, #56	@ 0x38
 8000b72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b74:	2301      	movs	r3, #1
 8000b76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b80:	f107 031c 	add.w	r3, r7, #28
 8000b84:	4619      	mov	r1, r3
 8000b86:	483d      	ldr	r0, [pc, #244]	@ (8000c7c <MX_GPIO_Init+0x1f4>)
 8000b88:	f001 fddc 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b90:	2301      	movs	r3, #1
 8000b92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b94:	2300      	movs	r3, #0
 8000b96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b9c:	f107 031c 	add.w	r3, r7, #28
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4837      	ldr	r0, [pc, #220]	@ (8000c80 <MX_GPIO_Init+0x1f8>)
 8000ba4:	f001 fdce 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000ba8:	2308      	movs	r3, #8
 8000baa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bac:	2302      	movs	r3, #2
 8000bae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000bb8:	2305      	movs	r3, #5
 8000bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000bbc:	f107 031c 	add.w	r3, r7, #28
 8000bc0:	4619      	mov	r1, r3
 8000bc2:	482f      	ldr	r0, [pc, #188]	@ (8000c80 <MX_GPIO_Init+0x1f8>)
 8000bc4:	f001 fdbe 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000bc8:	2304      	movs	r3, #4
 8000bca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000bd4:	f107 031c 	add.w	r3, r7, #28
 8000bd8:	4619      	mov	r1, r3
 8000bda:	482b      	ldr	r0, [pc, #172]	@ (8000c88 <MX_GPIO_Init+0x200>)
 8000bdc:	f001 fdb2 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000be0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000be4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000be6:	2302      	movs	r3, #2
 8000be8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bea:	2300      	movs	r3, #0
 8000bec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000bf2:	2305      	movs	r3, #5
 8000bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000bf6:	f107 031c 	add.w	r3, r7, #28
 8000bfa:	4619      	mov	r1, r3
 8000bfc:	4822      	ldr	r0, [pc, #136]	@ (8000c88 <MX_GPIO_Init+0x200>)
 8000bfe:	f001 fda1 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8000c02:	2310      	movs	r3, #16
 8000c04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c06:	2301      	movs	r3, #1
 8000c08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8000c12:	f107 031c 	add.w	r3, r7, #28
 8000c16:	4619      	mov	r1, r3
 8000c18:	481a      	ldr	r0, [pc, #104]	@ (8000c84 <MX_GPIO_Init+0x1fc>)
 8000c1a:	f001 fd93 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000c1e:	2320      	movs	r3, #32
 8000c20:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c22:	2300      	movs	r3, #0
 8000c24:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c26:	2300      	movs	r3, #0
 8000c28:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c2a:	f107 031c 	add.w	r3, r7, #28
 8000c2e:	4619      	mov	r1, r3
 8000c30:	4814      	ldr	r0, [pc, #80]	@ (8000c84 <MX_GPIO_Init+0x1fc>)
 8000c32:	f001 fd87 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c36:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c44:	2300      	movs	r3, #0
 8000c46:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c48:	f107 031c 	add.w	r3, r7, #28
 8000c4c:	4619      	mov	r1, r3
 8000c4e:	480e      	ldr	r0, [pc, #56]	@ (8000c88 <MX_GPIO_Init+0x200>)
 8000c50:	f001 fd78 	bl	8002744 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000c54:	2302      	movs	r3, #2
 8000c56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c58:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000c5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000c62:	f107 031c 	add.w	r3, r7, #28
 8000c66:	4619      	mov	r1, r3
 8000c68:	4804      	ldr	r0, [pc, #16]	@ (8000c7c <MX_GPIO_Init+0x1f4>)
 8000c6a:	f001 fd6b 	bl	8002744 <HAL_GPIO_Init>

}
 8000c6e:	bf00      	nop
 8000c70:	3730      	adds	r7, #48	@ 0x30
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40023800 	.word	0x40023800
 8000c7c:	40021000 	.word	0x40021000
 8000c80:	40020800 	.word	0x40020800
 8000c84:	40020c00 	.word	0x40020c00
 8000c88:	40020400 	.word	0x40020400

08000c8c <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000c90:	4b13      	ldr	r3, [pc, #76]	@ (8000ce0 <MX_I2S3_Init+0x54>)
 8000c92:	4a14      	ldr	r2, [pc, #80]	@ (8000ce4 <MX_I2S3_Init+0x58>)
 8000c94:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000c96:	4b12      	ldr	r3, [pc, #72]	@ (8000ce0 <MX_I2S3_Init+0x54>)
 8000c98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c9c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000c9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ce0 <MX_I2S3_Init+0x54>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000ca4:	4b0e      	ldr	r3, [pc, #56]	@ (8000ce0 <MX_I2S3_Init+0x54>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000caa:	4b0d      	ldr	r3, [pc, #52]	@ (8000ce0 <MX_I2S3_Init+0x54>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8000cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce0 <MX_I2S3_Init+0x54>)
 8000cb2:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8000cb6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000cb8:	4b09      	ldr	r3, [pc, #36]	@ (8000ce0 <MX_I2S3_Init+0x54>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000cbe:	4b08      	ldr	r3, [pc, #32]	@ (8000ce0 <MX_I2S3_Init+0x54>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000cc4:	4b06      	ldr	r3, [pc, #24]	@ (8000ce0 <MX_I2S3_Init+0x54>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000cca:	4805      	ldr	r0, [pc, #20]	@ (8000ce0 <MX_I2S3_Init+0x54>)
 8000ccc:	f001 fef0 	bl	8002ab0 <HAL_I2S_Init>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000cd6:	f000 fd57 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000cda:	bf00      	nop
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	20000168 	.word	0x20000168
 8000ce4:	40003c00 	.word	0x40003c00

08000ce8 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b08e      	sub	sp, #56	@ 0x38
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cf0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	601a      	str	r2, [r3, #0]
 8000cf8:	605a      	str	r2, [r3, #4]
 8000cfa:	609a      	str	r2, [r3, #8]
 8000cfc:	60da      	str	r2, [r3, #12]
 8000cfe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d00:	f107 0314 	add.w	r3, r7, #20
 8000d04:	2200      	movs	r2, #0
 8000d06:	601a      	str	r2, [r3, #0]
 8000d08:	605a      	str	r2, [r3, #4]
 8000d0a:	609a      	str	r2, [r3, #8]
 8000d0c:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a31      	ldr	r2, [pc, #196]	@ (8000dd8 <HAL_I2S_MspInit+0xf0>)
 8000d14:	4293      	cmp	r3, r2
 8000d16:	d15a      	bne.n	8000dce <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000d1c:	23c0      	movs	r3, #192	@ 0xc0
 8000d1e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000d20:	2302      	movs	r3, #2
 8000d22:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d24:	f107 0314 	add.w	r3, r7, #20
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f004 fa4b 	bl	80051c4 <HAL_RCCEx_PeriphCLKConfig>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000d34:	f000 fd28 	bl	8001788 <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000d38:	2300      	movs	r3, #0
 8000d3a:	613b      	str	r3, [r7, #16]
 8000d3c:	4b27      	ldr	r3, [pc, #156]	@ (8000ddc <HAL_I2S_MspInit+0xf4>)
 8000d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d40:	4a26      	ldr	r2, [pc, #152]	@ (8000ddc <HAL_I2S_MspInit+0xf4>)
 8000d42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d46:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d48:	4b24      	ldr	r3, [pc, #144]	@ (8000ddc <HAL_I2S_MspInit+0xf4>)
 8000d4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000d50:	613b      	str	r3, [r7, #16]
 8000d52:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d54:	2300      	movs	r3, #0
 8000d56:	60fb      	str	r3, [r7, #12]
 8000d58:	4b20      	ldr	r3, [pc, #128]	@ (8000ddc <HAL_I2S_MspInit+0xf4>)
 8000d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d5c:	4a1f      	ldr	r2, [pc, #124]	@ (8000ddc <HAL_I2S_MspInit+0xf4>)
 8000d5e:	f043 0301 	orr.w	r3, r3, #1
 8000d62:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d64:	4b1d      	ldr	r3, [pc, #116]	@ (8000ddc <HAL_I2S_MspInit+0xf4>)
 8000d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d68:	f003 0301 	and.w	r3, r3, #1
 8000d6c:	60fb      	str	r3, [r7, #12]
 8000d6e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d70:	2300      	movs	r3, #0
 8000d72:	60bb      	str	r3, [r7, #8]
 8000d74:	4b19      	ldr	r3, [pc, #100]	@ (8000ddc <HAL_I2S_MspInit+0xf4>)
 8000d76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d78:	4a18      	ldr	r2, [pc, #96]	@ (8000ddc <HAL_I2S_MspInit+0xf4>)
 8000d7a:	f043 0304 	orr.w	r3, r3, #4
 8000d7e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d80:	4b16      	ldr	r3, [pc, #88]	@ (8000ddc <HAL_I2S_MspInit+0xf4>)
 8000d82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d84:	f003 0304 	and.w	r3, r3, #4
 8000d88:	60bb      	str	r3, [r7, #8]
 8000d8a:	68bb      	ldr	r3, [r7, #8]
    /**I2S3 GPIO Configuration
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000d8c:	2310      	movs	r3, #16
 8000d8e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d90:	2302      	movs	r3, #2
 8000d92:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d94:	2300      	movs	r3, #0
 8000d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d9c:	2306      	movs	r3, #6
 8000d9e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000da0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000da4:	4619      	mov	r1, r3
 8000da6:	480e      	ldr	r0, [pc, #56]	@ (8000de0 <HAL_I2S_MspInit+0xf8>)
 8000da8:	f001 fccc 	bl	8002744 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 8000dac:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000db0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db2:	2302      	movs	r3, #2
 8000db4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db6:	2300      	movs	r3, #0
 8000db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000dbe:	2306      	movs	r3, #6
 8000dc0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dc6:	4619      	mov	r1, r3
 8000dc8:	4806      	ldr	r0, [pc, #24]	@ (8000de4 <HAL_I2S_MspInit+0xfc>)
 8000dca:	f001 fcbb 	bl	8002744 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000dce:	bf00      	nop
 8000dd0:	3738      	adds	r7, #56	@ 0x38
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40003c00 	.word	0x40003c00
 8000ddc:	40023800 	.word	0x40023800
 8000de0:	40020000 	.word	0x40020000
 8000de4:	40020800 	.word	0x40020800

08000de8 <LoRa_CalculateChecksum>:
  * @param  data: pointer to data buffer
  * @param  size: size of data
  * @retval checksum value
  */
static uint8_t LoRa_CalculateChecksum(const uint8_t* data, uint16_t size)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b085      	sub	sp, #20
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	6078      	str	r0, [r7, #4]
 8000df0:	460b      	mov	r3, r1
 8000df2:	807b      	strh	r3, [r7, #2]
    uint8_t checksum = 0;
 8000df4:	2300      	movs	r3, #0
 8000df6:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 8000df8:	2300      	movs	r3, #0
 8000dfa:	81bb      	strh	r3, [r7, #12]
 8000dfc:	e009      	b.n	8000e12 <LoRa_CalculateChecksum+0x2a>
    {
        checksum ^= data[i];
 8000dfe:	89bb      	ldrh	r3, [r7, #12]
 8000e00:	687a      	ldr	r2, [r7, #4]
 8000e02:	4413      	add	r3, r2
 8000e04:	781a      	ldrb	r2, [r3, #0]
 8000e06:	7bfb      	ldrb	r3, [r7, #15]
 8000e08:	4053      	eors	r3, r2
 8000e0a:	73fb      	strb	r3, [r7, #15]
    for (uint16_t i = 0; i < size; i++)
 8000e0c:	89bb      	ldrh	r3, [r7, #12]
 8000e0e:	3301      	adds	r3, #1
 8000e10:	81bb      	strh	r3, [r7, #12]
 8000e12:	89ba      	ldrh	r2, [r7, #12]
 8000e14:	887b      	ldrh	r3, [r7, #2]
 8000e16:	429a      	cmp	r2, r3
 8000e18:	d3f1      	bcc.n	8000dfe <LoRa_CalculateChecksum+0x16>
    }
    return checksum;
 8000e1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	3714      	adds	r7, #20
 8000e20:	46bd      	mov	sp, r7
 8000e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e26:	4770      	bx	lr

08000e28 <LoRa_SetMode>:
  * @brief  Set LoRa module mode
  * @param  mode: LORA_MODE_NORMAL or LORA_MODE_SLEEP
  * @retval None
  */
static void LoRa_SetMode(LoRa_Mode_t mode)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
    if (M0_Port == NULL || M1_Port == NULL)
 8000e32:	4b1a      	ldr	r3, [pc, #104]	@ (8000e9c <LoRa_SetMode+0x74>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d02b      	beq.n	8000e92 <LoRa_SetMode+0x6a>
 8000e3a:	4b19      	ldr	r3, [pc, #100]	@ (8000ea0 <LoRa_SetMode+0x78>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d027      	beq.n	8000e92 <LoRa_SetMode+0x6a>
    {
        return;
    }

    if (mode == LORA_MODE_SLEEP)
 8000e42:	79fb      	ldrb	r3, [r7, #7]
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d110      	bne.n	8000e6a <LoRa_SetMode+0x42>
    {
        // M0=1, M1=1 - Configuration mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_SET);
 8000e48:	4b14      	ldr	r3, [pc, #80]	@ (8000e9c <LoRa_SetMode+0x74>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a15      	ldr	r2, [pc, #84]	@ (8000ea4 <LoRa_SetMode+0x7c>)
 8000e4e:	8811      	ldrh	r1, [r2, #0]
 8000e50:	2201      	movs	r2, #1
 8000e52:	4618      	mov	r0, r3
 8000e54:	f001 fe12 	bl	8002a7c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_SET);
 8000e58:	4b11      	ldr	r3, [pc, #68]	@ (8000ea0 <LoRa_SetMode+0x78>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a12      	ldr	r2, [pc, #72]	@ (8000ea8 <LoRa_SetMode+0x80>)
 8000e5e:	8811      	ldrh	r1, [r2, #0]
 8000e60:	2201      	movs	r2, #1
 8000e62:	4618      	mov	r0, r3
 8000e64:	f001 fe0a 	bl	8002a7c <HAL_GPIO_WritePin>
 8000e68:	e00f      	b.n	8000e8a <LoRa_SetMode+0x62>
    }
    else
    {
        // M0=0, M1=0 - Normal mode
        HAL_GPIO_WritePin(M0_Port, M0_Pin, GPIO_PIN_RESET);
 8000e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e9c <LoRa_SetMode+0x74>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	4a0d      	ldr	r2, [pc, #52]	@ (8000ea4 <LoRa_SetMode+0x7c>)
 8000e70:	8811      	ldrh	r1, [r2, #0]
 8000e72:	2200      	movs	r2, #0
 8000e74:	4618      	mov	r0, r3
 8000e76:	f001 fe01 	bl	8002a7c <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(M1_Port, M1_Pin, GPIO_PIN_RESET);
 8000e7a:	4b09      	ldr	r3, [pc, #36]	@ (8000ea0 <LoRa_SetMode+0x78>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea8 <LoRa_SetMode+0x80>)
 8000e80:	8811      	ldrh	r1, [r2, #0]
 8000e82:	2200      	movs	r2, #0
 8000e84:	4618      	mov	r0, r3
 8000e86:	f001 fdf9 	bl	8002a7c <HAL_GPIO_WritePin>
    }

    HAL_Delay(50);
 8000e8a:	2032      	movs	r0, #50	@ 0x32
 8000e8c:	f001 fa92 	bl	80023b4 <HAL_Delay>
 8000e90:	e000      	b.n	8000e94 <LoRa_SetMode+0x6c>
        return;
 8000e92:	bf00      	nop
}
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	200001b4 	.word	0x200001b4
 8000ea0:	200001bc 	.word	0x200001bc
 8000ea4:	200001b8 	.word	0x200001b8
 8000ea8:	200001c0 	.word	0x200001c0

08000eac <LoRa_Receiver_Init>:
  * @param  m1_pin: GPIO pin for M1
  * @retval None
  */
void LoRa_Receiver_Init(UART_HandleTypeDef *huart, GPIO_TypeDef *m0_port, uint16_t m0_pin,
                        GPIO_TypeDef *m1_port, uint16_t m1_pin)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b084      	sub	sp, #16
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	603b      	str	r3, [r7, #0]
 8000eb8:	4613      	mov	r3, r2
 8000eba:	80fb      	strh	r3, [r7, #6]
    huart_lora = huart;
 8000ebc:	4a1a      	ldr	r2, [pc, #104]	@ (8000f28 <LoRa_Receiver_Init+0x7c>)
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	6013      	str	r3, [r2, #0]
    M0_Port = m0_port;
 8000ec2:	4a1a      	ldr	r2, [pc, #104]	@ (8000f2c <LoRa_Receiver_Init+0x80>)
 8000ec4:	68bb      	ldr	r3, [r7, #8]
 8000ec6:	6013      	str	r3, [r2, #0]
    M0_Pin = m0_pin;
 8000ec8:	4a19      	ldr	r2, [pc, #100]	@ (8000f30 <LoRa_Receiver_Init+0x84>)
 8000eca:	88fb      	ldrh	r3, [r7, #6]
 8000ecc:	8013      	strh	r3, [r2, #0]
    M1_Port = m1_port;
 8000ece:	4a19      	ldr	r2, [pc, #100]	@ (8000f34 <LoRa_Receiver_Init+0x88>)
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	6013      	str	r3, [r2, #0]
    M1_Pin = m1_pin;
 8000ed4:	4a18      	ldr	r2, [pc, #96]	@ (8000f38 <LoRa_Receiver_Init+0x8c>)
 8000ed6:	8b3b      	ldrh	r3, [r7, #24]
 8000ed8:	8013      	strh	r3, [r2, #0]

    rx_state = RX_STATE_WAIT_HEADER1;
 8000eda:	4b18      	ldr	r3, [pc, #96]	@ (8000f3c <LoRa_Receiver_Init+0x90>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	701a      	strb	r2, [r3, #0]
    rx_count = 0;
 8000ee0:	4b17      	ldr	r3, [pc, #92]	@ (8000f40 <LoRa_Receiver_Init+0x94>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	701a      	strb	r2, [r3, #0]
    packet_ready = false;
 8000ee6:	4b17      	ldr	r3, [pc, #92]	@ (8000f44 <LoRa_Receiver_Init+0x98>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	701a      	strb	r2, [r3, #0]
    memset(rx_packet, 0, PACKET_DATA_SIZE);
 8000eec:	2208      	movs	r2, #8
 8000eee:	2100      	movs	r1, #0
 8000ef0:	4815      	ldr	r0, [pc, #84]	@ (8000f48 <LoRa_Receiver_Init+0x9c>)
 8000ef2:	f00a f8d7 	bl	800b0a4 <memset>
    memset(&received_data, 0, sizeof(LoRa_ReceivedData_t));
 8000ef6:	221a      	movs	r2, #26
 8000ef8:	2100      	movs	r1, #0
 8000efa:	4814      	ldr	r0, [pc, #80]	@ (8000f4c <LoRa_Receiver_Init+0xa0>)
 8000efc:	f00a f8d2 	bl	800b0a4 <memset>

    if (huart_lora != NULL && M0_Port != NULL && M1_Port != NULL)
 8000f00:	4b09      	ldr	r3, [pc, #36]	@ (8000f28 <LoRa_Receiver_Init+0x7c>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d00a      	beq.n	8000f1e <LoRa_Receiver_Init+0x72>
 8000f08:	4b08      	ldr	r3, [pc, #32]	@ (8000f2c <LoRa_Receiver_Init+0x80>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d006      	beq.n	8000f1e <LoRa_Receiver_Init+0x72>
 8000f10:	4b08      	ldr	r3, [pc, #32]	@ (8000f34 <LoRa_Receiver_Init+0x88>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d002      	beq.n	8000f1e <LoRa_Receiver_Init+0x72>
    {
        // Set to normal mode
        LoRa_SetMode(LORA_MODE_NORMAL);
 8000f18:	2000      	movs	r0, #0
 8000f1a:	f7ff ff85 	bl	8000e28 <LoRa_SetMode>
    }
}
 8000f1e:	bf00      	nop
 8000f20:	3710      	adds	r7, #16
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
 8000f26:	bf00      	nop
 8000f28:	200001b0 	.word	0x200001b0
 8000f2c:	200001b4 	.word	0x200001b4
 8000f30:	200001b8 	.word	0x200001b8
 8000f34:	200001bc 	.word	0x200001bc
 8000f38:	200001c0 	.word	0x200001c0
 8000f3c:	200001de 	.word	0x200001de
 8000f40:	200001e9 	.word	0x200001e9
 8000f44:	200001ea 	.word	0x200001ea
 8000f48:	200001e0 	.word	0x200001e0
 8000f4c:	200001c4 	.word	0x200001c4

08000f50 <LoRa_Receiver_Configure>:
  * @note   MUST be called once during initialization
  * @note   Configuration MUST BE SAME as transmitter
  * @retval true if successful
  */
bool LoRa_Receiver_Configure(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
    if (huart_lora == NULL || M0_Port == NULL || M1_Port == NULL)
 8000f56:	4b20      	ldr	r3, [pc, #128]	@ (8000fd8 <LoRa_Receiver_Configure+0x88>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d007      	beq.n	8000f6e <LoRa_Receiver_Configure+0x1e>
 8000f5e:	4b1f      	ldr	r3, [pc, #124]	@ (8000fdc <LoRa_Receiver_Configure+0x8c>)
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d003      	beq.n	8000f6e <LoRa_Receiver_Configure+0x1e>
 8000f66:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe0 <LoRa_Receiver_Configure+0x90>)
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d101      	bne.n	8000f72 <LoRa_Receiver_Configure+0x22>
    {
        return false;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	e02e      	b.n	8000fd0 <LoRa_Receiver_Configure+0x80>
    }

    // Enter configuration mode
    LoRa_SetMode(LORA_MODE_SLEEP);
 8000f72:	2001      	movs	r0, #1
 8000f74:	f7ff ff58 	bl	8000e28 <LoRa_SetMode>

    uint8_t cmd_buffer[11];

    // Write configuration command
    cmd_buffer[0] = 0xC0;  // Write command
 8000f78:	23c0      	movs	r3, #192	@ 0xc0
 8000f7a:	713b      	strb	r3, [r7, #4]
    cmd_buffer[1] = 0x00;  // Start address
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	717b      	strb	r3, [r7, #5]
    cmd_buffer[2] = 0x08;  // Length
 8000f80:	2308      	movs	r3, #8
 8000f82:	71bb      	strb	r3, [r7, #6]

    // ADDH - Address High byte
    cmd_buffer[3] = (LORA_ADDRESS >> 8) & 0xFF;
 8000f84:	2300      	movs	r3, #0
 8000f86:	71fb      	strb	r3, [r7, #7]

    // ADDL - Address Low byte
    cmd_buffer[4] = LORA_ADDRESS & 0xFF;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	723b      	strb	r3, [r7, #8]

    // REG0 - UART: 9600bps, 8N1
    cmd_buffer[5] = 0x62;
 8000f8c:	2362      	movs	r3, #98	@ 0x62
 8000f8e:	727b      	strb	r3, [r7, #9]

    // REG1 - Air rate and TX power
    cmd_buffer[6] = ((LORA_AIR_RATE & 0x07) << 5) | (LORA_TX_POWER & 0x03);
 8000f90:	23a0      	movs	r3, #160	@ 0xa0
 8000f92:	72bb      	strb	r3, [r7, #10]

    // REG2 - Channel
    cmd_buffer[7] = LORA_CHANNEL & 0x7F;
 8000f94:	2317      	movs	r3, #23
 8000f96:	72fb      	strb	r3, [r7, #11]

    // REG3 - RSSI enabled, FEC enabled
    cmd_buffer[8] = 0x84;
 8000f98:	2384      	movs	r3, #132	@ 0x84
 8000f9a:	733b      	strb	r3, [r7, #12]

    // CRYPT - No encryption
    cmd_buffer[9] = 0x00;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	737b      	strb	r3, [r7, #13]
    cmd_buffer[10] = 0x00;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	73bb      	strb	r3, [r7, #14]

    // Send configuration
    HAL_StatusTypeDef status = HAL_UART_Transmit(huart_lora, cmd_buffer, 11, LORA_TIMEOUT);
 8000fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd8 <LoRa_Receiver_Configure+0x88>)
 8000fa6:	6818      	ldr	r0, [r3, #0]
 8000fa8:	1d39      	adds	r1, r7, #4
 8000faa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fae:	220b      	movs	r2, #11
 8000fb0:	f004 ffd1 	bl	8005f56 <HAL_UART_Transmit>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	73fb      	strb	r3, [r7, #15]

    HAL_Delay(100);
 8000fb8:	2064      	movs	r0, #100	@ 0x64
 8000fba:	f001 f9fb 	bl	80023b4 <HAL_Delay>

    // Return to normal mode
    LoRa_SetMode(LORA_MODE_NORMAL);
 8000fbe:	2000      	movs	r0, #0
 8000fc0:	f7ff ff32 	bl	8000e28 <LoRa_SetMode>

    return (status == HAL_OK);
 8000fc4:	7bfb      	ldrb	r3, [r7, #15]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	bf0c      	ite	eq
 8000fca:	2301      	moveq	r3, #1
 8000fcc:	2300      	movne	r3, #0
 8000fce:	b2db      	uxtb	r3, r3
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3710      	adds	r7, #16
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	200001b0 	.word	0x200001b0
 8000fdc:	200001b4 	.word	0x200001b4
 8000fe0:	200001bc 	.word	0x200001bc

08000fe4 <LoRa_Receiver_StartListening>:
/**
  * @brief  Start listening for LoRa data (using interrupt)
  * @retval None
  */
void LoRa_Receiver_StartListening(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
    if (huart_lora != NULL)
 8000fe8:	4b06      	ldr	r3, [pc, #24]	@ (8001004 <LoRa_Receiver_StartListening+0x20>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d006      	beq.n	8000ffe <LoRa_Receiver_StartListening+0x1a>
    {
        // Start receiving data in interrupt mode (one byte at a time)
        HAL_UART_Receive_IT(huart_lora, &rx_byte, 1);
 8000ff0:	4b04      	ldr	r3, [pc, #16]	@ (8001004 <LoRa_Receiver_StartListening+0x20>)
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	4904      	ldr	r1, [pc, #16]	@ (8001008 <LoRa_Receiver_StartListening+0x24>)
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	f005 f837 	bl	800606c <HAL_UART_Receive_IT>
    }
}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	200001b0 	.word	0x200001b0
 8001008:	200001e8 	.word	0x200001e8

0800100c <LoRa_Receiver_IsDataAvailable>:
/**
  * @brief  Check if data packet is available
  * @retval true if packet ready, false otherwise
  */
bool LoRa_Receiver_IsDataAvailable(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
    return packet_ready;
 8001010:	4b03      	ldr	r3, [pc, #12]	@ (8001020 <LoRa_Receiver_IsDataAvailable+0x14>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	b2db      	uxtb	r3, r3
}
 8001016:	4618      	mov	r0, r3
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	200001ea 	.word	0x200001ea

08001024 <LoRa_Receiver_GetData>:
  * @brief  Get received data packet
  * @param  data: pointer to LoRa_ReceivedData_t structure
  * @retval true if successful, false otherwise
  */
bool LoRa_Receiver_GetData(LoRa_ReceivedData_t *data)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
    if (!packet_ready || data == NULL)
 800102c:	4b0c      	ldr	r3, [pc, #48]	@ (8001060 <LoRa_Receiver_GetData+0x3c>)
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	b2db      	uxtb	r3, r3
 8001032:	f083 0301 	eor.w	r3, r3, #1
 8001036:	b2db      	uxtb	r3, r3
 8001038:	2b00      	cmp	r3, #0
 800103a:	d102      	bne.n	8001042 <LoRa_Receiver_GetData+0x1e>
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	2b00      	cmp	r3, #0
 8001040:	d101      	bne.n	8001046 <LoRa_Receiver_GetData+0x22>
    {
        return false;
 8001042:	2300      	movs	r3, #0
 8001044:	e008      	b.n	8001058 <LoRa_Receiver_GetData+0x34>
    }

    // Copy data
    memcpy(data, &received_data, sizeof(LoRa_ReceivedData_t));
 8001046:	221a      	movs	r2, #26
 8001048:	4906      	ldr	r1, [pc, #24]	@ (8001064 <LoRa_Receiver_GetData+0x40>)
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f00a f858 	bl	800b100 <memcpy>

    // Reset flag
    packet_ready = false;
 8001050:	4b03      	ldr	r3, [pc, #12]	@ (8001060 <LoRa_Receiver_GetData+0x3c>)
 8001052:	2200      	movs	r2, #0
 8001054:	701a      	strb	r2, [r3, #0]

    return true;
 8001056:	2301      	movs	r3, #1
}
 8001058:	4618      	mov	r0, r3
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	200001ea 	.word	0x200001ea
 8001064:	200001c4 	.word	0x200001c4

08001068 <LoRa_Receiver_IRQHandler>:
  * @note   This function should be called from HAL_UART_RxCpltCallback
  * @note   Uses state machine for packet synchronization
  * @retval None
  */
void LoRa_Receiver_IRQHandler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
    if (huart_lora == NULL) return;
 800106e:	4b32      	ldr	r3, [pc, #200]	@ (8001138 <LoRa_Receiver_IRQHandler+0xd0>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d05c      	beq.n	8001130 <LoRa_Receiver_IRQHandler+0xc8>

    switch (rx_state)
 8001076:	4b31      	ldr	r3, [pc, #196]	@ (800113c <LoRa_Receiver_IRQHandler+0xd4>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	2b03      	cmp	r3, #3
 800107c:	d850      	bhi.n	8001120 <LoRa_Receiver_IRQHandler+0xb8>
 800107e:	a201      	add	r2, pc, #4	@ (adr r2, 8001084 <LoRa_Receiver_IRQHandler+0x1c>)
 8001080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001084:	08001095 	.word	0x08001095
 8001088:	080010a5 	.word	0x080010a5
 800108c:	080010c3 	.word	0x080010c3
 8001090:	080010ed 	.word	0x080010ed
    {
        case RX_STATE_WAIT_HEADER1:
            if (rx_byte == PACKET_HEADER1)  // Wait for 0xAA
 8001094:	4b2a      	ldr	r3, [pc, #168]	@ (8001140 <LoRa_Receiver_IRQHandler+0xd8>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2baa      	cmp	r3, #170	@ 0xaa
 800109a:	d13e      	bne.n	800111a <LoRa_Receiver_IRQHandler+0xb2>
            {
                rx_state = RX_STATE_WAIT_HEADER2;
 800109c:	4b27      	ldr	r3, [pc, #156]	@ (800113c <LoRa_Receiver_IRQHandler+0xd4>)
 800109e:	2201      	movs	r2, #1
 80010a0:	701a      	strb	r2, [r3, #0]
            }
            break;
 80010a2:	e03a      	b.n	800111a <LoRa_Receiver_IRQHandler+0xb2>

        case RX_STATE_WAIT_HEADER2:
            if (rx_byte == PACKET_HEADER2)  // Wait for 0x55
 80010a4:	4b26      	ldr	r3, [pc, #152]	@ (8001140 <LoRa_Receiver_IRQHandler+0xd8>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b55      	cmp	r3, #85	@ 0x55
 80010aa:	d106      	bne.n	80010ba <LoRa_Receiver_IRQHandler+0x52>
            {
                rx_state = RX_STATE_RECEIVING_DATA;
 80010ac:	4b23      	ldr	r3, [pc, #140]	@ (800113c <LoRa_Receiver_IRQHandler+0xd4>)
 80010ae:	2202      	movs	r2, #2
 80010b0:	701a      	strb	r2, [r3, #0]
                rx_count = 0;
 80010b2:	4b24      	ldr	r3, [pc, #144]	@ (8001144 <LoRa_Receiver_IRQHandler+0xdc>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	701a      	strb	r2, [r3, #0]
            else
            {
                // Wrong header, go back to waiting
                rx_state = RX_STATE_WAIT_HEADER1;
            }
            break;
 80010b8:	e032      	b.n	8001120 <LoRa_Receiver_IRQHandler+0xb8>
                rx_state = RX_STATE_WAIT_HEADER1;
 80010ba:	4b20      	ldr	r3, [pc, #128]	@ (800113c <LoRa_Receiver_IRQHandler+0xd4>)
 80010bc:	2200      	movs	r2, #0
 80010be:	701a      	strb	r2, [r3, #0]
            break;
 80010c0:	e02e      	b.n	8001120 <LoRa_Receiver_IRQHandler+0xb8>

        case RX_STATE_RECEIVING_DATA:
            // Collect 8 bytes of data
            rx_packet[rx_count++] = rx_byte;
 80010c2:	4b20      	ldr	r3, [pc, #128]	@ (8001144 <LoRa_Receiver_IRQHandler+0xdc>)
 80010c4:	781b      	ldrb	r3, [r3, #0]
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	1c5a      	adds	r2, r3, #1
 80010ca:	b2d1      	uxtb	r1, r2
 80010cc:	4a1d      	ldr	r2, [pc, #116]	@ (8001144 <LoRa_Receiver_IRQHandler+0xdc>)
 80010ce:	7011      	strb	r1, [r2, #0]
 80010d0:	461a      	mov	r2, r3
 80010d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001140 <LoRa_Receiver_IRQHandler+0xd8>)
 80010d4:	7819      	ldrb	r1, [r3, #0]
 80010d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001148 <LoRa_Receiver_IRQHandler+0xe0>)
 80010d8:	5499      	strb	r1, [r3, r2]

            if (rx_count >= PACKET_DATA_SIZE)
 80010da:	4b1a      	ldr	r3, [pc, #104]	@ (8001144 <LoRa_Receiver_IRQHandler+0xdc>)
 80010dc:	781b      	ldrb	r3, [r3, #0]
 80010de:	b2db      	uxtb	r3, r3
 80010e0:	2b07      	cmp	r3, #7
 80010e2:	d91c      	bls.n	800111e <LoRa_Receiver_IRQHandler+0xb6>
            {
                rx_state = RX_STATE_WAIT_CHECKSUM;
 80010e4:	4b15      	ldr	r3, [pc, #84]	@ (800113c <LoRa_Receiver_IRQHandler+0xd4>)
 80010e6:	2203      	movs	r2, #3
 80010e8:	701a      	strb	r2, [r3, #0]
            }
            break;
 80010ea:	e018      	b.n	800111e <LoRa_Receiver_IRQHandler+0xb6>

        case RX_STATE_WAIT_CHECKSUM:
            // Validate checksum
            {
                uint8_t calculated_checksum = LoRa_CalculateChecksum(rx_packet, PACKET_DATA_SIZE);
 80010ec:	2108      	movs	r1, #8
 80010ee:	4816      	ldr	r0, [pc, #88]	@ (8001148 <LoRa_Receiver_IRQHandler+0xe0>)
 80010f0:	f7ff fe7a 	bl	8000de8 <LoRa_CalculateChecksum>
 80010f4:	4603      	mov	r3, r0
 80010f6:	71fb      	strb	r3, [r7, #7]

                if (calculated_checksum == rx_byte)
 80010f8:	4b11      	ldr	r3, [pc, #68]	@ (8001140 <LoRa_Receiver_IRQHandler+0xd8>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	79fa      	ldrb	r2, [r7, #7]
 80010fe:	429a      	cmp	r2, r3
 8001100:	d104      	bne.n	800110c <LoRa_Receiver_IRQHandler+0xa4>
                {
                    // Checksum valid! Parse packet
                    LoRa_ParseBinaryPacket();
 8001102:	f000 f825 	bl	8001150 <LoRa_ParseBinaryPacket>
                    packet_ready = true;
 8001106:	4b11      	ldr	r3, [pc, #68]	@ (800114c <LoRa_Receiver_IRQHandler+0xe4>)
 8001108:	2201      	movs	r2, #1
 800110a:	701a      	strb	r2, [r3, #0]
                }
                // else: Checksum invalid, discard packet

                // Reset state machine for next packet
                rx_state = RX_STATE_WAIT_HEADER1;
 800110c:	4b0b      	ldr	r3, [pc, #44]	@ (800113c <LoRa_Receiver_IRQHandler+0xd4>)
 800110e:	2200      	movs	r2, #0
 8001110:	701a      	strb	r2, [r3, #0]
                rx_count = 0;
 8001112:	4b0c      	ldr	r3, [pc, #48]	@ (8001144 <LoRa_Receiver_IRQHandler+0xdc>)
 8001114:	2200      	movs	r2, #0
 8001116:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001118:	e002      	b.n	8001120 <LoRa_Receiver_IRQHandler+0xb8>
            break;
 800111a:	bf00      	nop
 800111c:	e000      	b.n	8001120 <LoRa_Receiver_IRQHandler+0xb8>
            break;
 800111e:	bf00      	nop
    }

    // Continue receiving next byte
    HAL_UART_Receive_IT(huart_lora, &rx_byte, 1);
 8001120:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <LoRa_Receiver_IRQHandler+0xd0>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2201      	movs	r2, #1
 8001126:	4906      	ldr	r1, [pc, #24]	@ (8001140 <LoRa_Receiver_IRQHandler+0xd8>)
 8001128:	4618      	mov	r0, r3
 800112a:	f004 ff9f 	bl	800606c <HAL_UART_Receive_IT>
 800112e:	e000      	b.n	8001132 <LoRa_Receiver_IRQHandler+0xca>
    if (huart_lora == NULL) return;
 8001130:	bf00      	nop
}
 8001132:	3708      	adds	r7, #8
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	200001b0 	.word	0x200001b0
 800113c:	200001de 	.word	0x200001de
 8001140:	200001e8 	.word	0x200001e8
 8001144:	200001e9 	.word	0x200001e9
 8001148:	200001e0 	.word	0x200001e0
 800114c:	200001ea 	.word	0x200001ea

08001150 <LoRa_ParseBinaryPacket>:
  *         Byte 5: r1
  *         Byte 6-7: switches (2 bytes bit-packed)
  * @retval None
  */
static void LoRa_ParseBinaryPacket(void)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
    // Direct copy from packet buffer
    received_data.joy_left_x = rx_packet[0];
 8001156:	4b50      	ldr	r3, [pc, #320]	@ (8001298 <LoRa_ParseBinaryPacket+0x148>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	461a      	mov	r2, r3
 800115c:	4b4f      	ldr	r3, [pc, #316]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 800115e:	801a      	strh	r2, [r3, #0]
    received_data.joy_left_y = rx_packet[1];
 8001160:	4b4d      	ldr	r3, [pc, #308]	@ (8001298 <LoRa_ParseBinaryPacket+0x148>)
 8001162:	785b      	ldrb	r3, [r3, #1]
 8001164:	461a      	mov	r2, r3
 8001166:	4b4d      	ldr	r3, [pc, #308]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 8001168:	805a      	strh	r2, [r3, #2]
    received_data.joy_right_x = rx_packet[2];
 800116a:	4b4b      	ldr	r3, [pc, #300]	@ (8001298 <LoRa_ParseBinaryPacket+0x148>)
 800116c:	789b      	ldrb	r3, [r3, #2]
 800116e:	461a      	mov	r2, r3
 8001170:	4b4a      	ldr	r3, [pc, #296]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 8001172:	80da      	strh	r2, [r3, #6]
    received_data.joy_right_y = rx_packet[3];
 8001174:	4b48      	ldr	r3, [pc, #288]	@ (8001298 <LoRa_ParseBinaryPacket+0x148>)
 8001176:	78db      	ldrb	r3, [r3, #3]
 8001178:	461a      	mov	r2, r3
 800117a:	4b48      	ldr	r3, [pc, #288]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 800117c:	811a      	strh	r2, [r3, #8]
    received_data.r8 = rx_packet[4];
 800117e:	4b46      	ldr	r3, [pc, #280]	@ (8001298 <LoRa_ParseBinaryPacket+0x148>)
 8001180:	791b      	ldrb	r3, [r3, #4]
 8001182:	461a      	mov	r2, r3
 8001184:	4b45      	ldr	r3, [pc, #276]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 8001186:	831a      	strh	r2, [r3, #24]
    received_data.r1 = rx_packet[5];
 8001188:	4b43      	ldr	r3, [pc, #268]	@ (8001298 <LoRa_ParseBinaryPacket+0x148>)
 800118a:	795b      	ldrb	r3, [r3, #5]
 800118c:	461a      	mov	r2, r3
 800118e:	4b43      	ldr	r3, [pc, #268]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 8001190:	82da      	strh	r2, [r3, #22]

    // Extract bit-packed switches from bytes 6-7
    uint16_t switches = (rx_packet[7] << 8) | rx_packet[6];
 8001192:	4b41      	ldr	r3, [pc, #260]	@ (8001298 <LoRa_ParseBinaryPacket+0x148>)
 8001194:	79db      	ldrb	r3, [r3, #7]
 8001196:	021b      	lsls	r3, r3, #8
 8001198:	b21a      	sxth	r2, r3
 800119a:	4b3f      	ldr	r3, [pc, #252]	@ (8001298 <LoRa_ParseBinaryPacket+0x148>)
 800119c:	799b      	ldrb	r3, [r3, #6]
 800119e:	b21b      	sxth	r3, r3
 80011a0:	4313      	orrs	r3, r2
 80011a2:	b21b      	sxth	r3, r3
 80011a4:	80fb      	strh	r3, [r7, #6]
    received_data.joy_left_btn1 = (switches >> 0) & 0x01;
 80011a6:	88fb      	ldrh	r3, [r7, #6]
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	f003 0301 	and.w	r3, r3, #1
 80011ae:	b2da      	uxtb	r2, r3
 80011b0:	4b3a      	ldr	r3, [pc, #232]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 80011b2:	711a      	strb	r2, [r3, #4]
    received_data.joy_left_btn2 = (switches >> 1) & 0x01;
 80011b4:	88fb      	ldrh	r3, [r7, #6]
 80011b6:	085b      	lsrs	r3, r3, #1
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	f003 0301 	and.w	r3, r3, #1
 80011c0:	b2da      	uxtb	r2, r3
 80011c2:	4b36      	ldr	r3, [pc, #216]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 80011c4:	715a      	strb	r2, [r3, #5]
    received_data.joy_right_btn1 = (switches >> 2) & 0x01;
 80011c6:	88fb      	ldrh	r3, [r7, #6]
 80011c8:	089b      	lsrs	r3, r3, #2
 80011ca:	b29b      	uxth	r3, r3
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	f003 0301 	and.w	r3, r3, #1
 80011d2:	b2da      	uxtb	r2, r3
 80011d4:	4b31      	ldr	r3, [pc, #196]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 80011d6:	729a      	strb	r2, [r3, #10]
    received_data.joy_right_btn2 = (switches >> 3) & 0x01;
 80011d8:	88fb      	ldrh	r3, [r7, #6]
 80011da:	08db      	lsrs	r3, r3, #3
 80011dc:	b29b      	uxth	r3, r3
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	f003 0301 	and.w	r3, r3, #1
 80011e4:	b2da      	uxtb	r2, r3
 80011e6:	4b2d      	ldr	r3, [pc, #180]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 80011e8:	72da      	strb	r2, [r3, #11]
    received_data.s0 = (switches >> 4) & 0x01;
 80011ea:	88fb      	ldrh	r3, [r7, #6]
 80011ec:	091b      	lsrs	r3, r3, #4
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	f003 0301 	and.w	r3, r3, #1
 80011f6:	b2da      	uxtb	r2, r3
 80011f8:	4b28      	ldr	r3, [pc, #160]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 80011fa:	731a      	strb	r2, [r3, #12]
    received_data.s1_1 = (switches >> 5) & 0x01;
 80011fc:	88fb      	ldrh	r3, [r7, #6]
 80011fe:	095b      	lsrs	r3, r3, #5
 8001200:	b29b      	uxth	r3, r3
 8001202:	b2db      	uxtb	r3, r3
 8001204:	f003 0301 	and.w	r3, r3, #1
 8001208:	b2da      	uxtb	r2, r3
 800120a:	4b24      	ldr	r3, [pc, #144]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 800120c:	735a      	strb	r2, [r3, #13]
    received_data.s1_2 = (switches >> 6) & 0x01;
 800120e:	88fb      	ldrh	r3, [r7, #6]
 8001210:	099b      	lsrs	r3, r3, #6
 8001212:	b29b      	uxth	r3, r3
 8001214:	b2db      	uxtb	r3, r3
 8001216:	f003 0301 	and.w	r3, r3, #1
 800121a:	b2da      	uxtb	r2, r3
 800121c:	4b1f      	ldr	r3, [pc, #124]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 800121e:	739a      	strb	r2, [r3, #14]
    received_data.s2_1 = (switches >> 7) & 0x01;
 8001220:	88fb      	ldrh	r3, [r7, #6]
 8001222:	09db      	lsrs	r3, r3, #7
 8001224:	b29b      	uxth	r3, r3
 8001226:	b2db      	uxtb	r3, r3
 8001228:	f003 0301 	and.w	r3, r3, #1
 800122c:	b2da      	uxtb	r2, r3
 800122e:	4b1b      	ldr	r3, [pc, #108]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 8001230:	73da      	strb	r2, [r3, #15]
    received_data.s2_2 = (switches >> 8) & 0x01;
 8001232:	88fb      	ldrh	r3, [r7, #6]
 8001234:	0a1b      	lsrs	r3, r3, #8
 8001236:	b29b      	uxth	r3, r3
 8001238:	b2db      	uxtb	r3, r3
 800123a:	f003 0301 	and.w	r3, r3, #1
 800123e:	b2da      	uxtb	r2, r3
 8001240:	4b16      	ldr	r3, [pc, #88]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 8001242:	741a      	strb	r2, [r3, #16]
    received_data.s4_1 = (switches >> 9) & 0x01;
 8001244:	88fb      	ldrh	r3, [r7, #6]
 8001246:	0a5b      	lsrs	r3, r3, #9
 8001248:	b29b      	uxth	r3, r3
 800124a:	b2db      	uxtb	r3, r3
 800124c:	f003 0301 	and.w	r3, r3, #1
 8001250:	b2da      	uxtb	r2, r3
 8001252:	4b12      	ldr	r3, [pc, #72]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 8001254:	745a      	strb	r2, [r3, #17]
    received_data.s4_2 = (switches >> 10) & 0x01;
 8001256:	88fb      	ldrh	r3, [r7, #6]
 8001258:	0a9b      	lsrs	r3, r3, #10
 800125a:	b29b      	uxth	r3, r3
 800125c:	b2db      	uxtb	r3, r3
 800125e:	f003 0301 	and.w	r3, r3, #1
 8001262:	b2da      	uxtb	r2, r3
 8001264:	4b0d      	ldr	r3, [pc, #52]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 8001266:	749a      	strb	r2, [r3, #18]
    received_data.s5_1 = (switches >> 11) & 0x01;
 8001268:	88fb      	ldrh	r3, [r7, #6]
 800126a:	0adb      	lsrs	r3, r3, #11
 800126c:	b29b      	uxth	r3, r3
 800126e:	b2db      	uxtb	r3, r3
 8001270:	f003 0301 	and.w	r3, r3, #1
 8001274:	b2da      	uxtb	r2, r3
 8001276:	4b09      	ldr	r3, [pc, #36]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 8001278:	74da      	strb	r2, [r3, #19]
    received_data.s5_2 = (switches >> 12) & 0x01;
 800127a:	88fb      	ldrh	r3, [r7, #6]
 800127c:	0b1b      	lsrs	r3, r3, #12
 800127e:	b29b      	uxth	r3, r3
 8001280:	b2db      	uxtb	r3, r3
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	b2da      	uxtb	r2, r3
 8001288:	4b04      	ldr	r3, [pc, #16]	@ (800129c <LoRa_ParseBinaryPacket+0x14c>)
 800128a:	751a      	strb	r2, [r3, #20]
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr
 8001298:	200001e0 	.word	0x200001e0
 800129c:	200001c4 	.word	0x200001c4

080012a0 <HAL_UART_RxCpltCallback>:
  * @brief  UART receive complete callback
  * @param  huart: UART handle
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	4a04      	ldr	r2, [pc, #16]	@ (80012c0 <HAL_UART_RxCpltCallback+0x20>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d101      	bne.n	80012b6 <HAL_UART_RxCpltCallback+0x16>
    {
        LoRa_Receiver_IRQHandler();
 80012b2:	f7ff fed9 	bl	8001068 <LoRa_Receiver_IRQHandler>
    }
}
 80012b6:	bf00      	nop
 80012b8:	3708      	adds	r7, #8
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40011000 	.word	0x40011000

080012c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012c6:	b0e9      	sub	sp, #420	@ 0x1a4
 80012c8:	af12      	add	r7, sp, #72	@ 0x48
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012ca:	f001 f801 	bl	80022d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012ce:	f000 f9f1 	bl	80016b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012d2:	f7ff fbd9 	bl	8000a88 <MX_GPIO_Init>
  MX_I2S3_Init();
 80012d6:	f7ff fcd9 	bl	8000c8c <MX_I2S3_Init>
  MX_SPI1_Init();
 80012da:	f000 fde1 	bl	8001ea0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80012de:	f000 ff53 	bl	8002188 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 80012e2:	f009 f991 	bl	800a608 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  // Initialize M0 and M1 pins for LoRa configuration
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012e6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]
 80012f2:	60da      	str	r2, [r3, #12]
 80012f4:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_5;  // PE4=M0, PE5=M1
 80012f6:	2330      	movs	r3, #48	@ 0x30
 80012f8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012fc:	2301      	movs	r3, #1
 80012fe:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001302:	2300      	movs	r3, #0
 8001304:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001308:	2300      	movs	r3, #0
 800130a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800130e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001312:	4619      	mov	r1, r3
 8001314:	48b4      	ldr	r0, [pc, #720]	@ (80015e8 <main+0x324>)
 8001316:	f001 fa15 	bl	8002744 <HAL_GPIO_Init>

  // Initialize LoRa receiver
  LoRa_Receiver_Init(&huart1, GPIOE, GPIO_PIN_4, GPIOE, GPIO_PIN_5);
 800131a:	2320      	movs	r3, #32
 800131c:	9300      	str	r3, [sp, #0]
 800131e:	4bb2      	ldr	r3, [pc, #712]	@ (80015e8 <main+0x324>)
 8001320:	2210      	movs	r2, #16
 8001322:	49b1      	ldr	r1, [pc, #708]	@ (80015e8 <main+0x324>)
 8001324:	48b1      	ldr	r0, [pc, #708]	@ (80015ec <main+0x328>)
 8001326:	f7ff fdc1 	bl	8000eac <LoRa_Receiver_Init>

  // Wait for USB to be ready (reduced from 2000ms)
  HAL_Delay(1000);
 800132a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800132e:	f001 f841 	bl	80023b4 <HAL_Delay>

  // Send startup message to USB
  char *startup_msg = "\r\n=================================\r\n";
 8001332:	4baf      	ldr	r3, [pc, #700]	@ (80015f0 <main+0x32c>)
 8001334:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
  CDC_Transmit_FS((uint8_t*)startup_msg, strlen(startup_msg));
 8001338:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 800133c:	f7fe ff48 	bl	80001d0 <strlen>
 8001340:	4603      	mov	r3, r0
 8001342:	b29b      	uxth	r3, r3
 8001344:	4619      	mov	r1, r3
 8001346:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 800134a:	f009 fa1b 	bl	800a784 <CDC_Transmit_FS>
  HAL_Delay(20);
 800134e:	2014      	movs	r0, #20
 8001350:	f001 f830 	bl	80023b4 <HAL_Delay>

  char *title_msg = "   LoRa Receiver Started\r\n";
 8001354:	4ba7      	ldr	r3, [pc, #668]	@ (80015f4 <main+0x330>)
 8001356:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
  CDC_Transmit_FS((uint8_t*)title_msg, strlen(title_msg));
 800135a:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 800135e:	f7fe ff37 	bl	80001d0 <strlen>
 8001362:	4603      	mov	r3, r0
 8001364:	b29b      	uxth	r3, r3
 8001366:	4619      	mov	r1, r3
 8001368:	f8d7 014c 	ldr.w	r0, [r7, #332]	@ 0x14c
 800136c:	f009 fa0a 	bl	800a784 <CDC_Transmit_FS>
  HAL_Delay(20);
 8001370:	2014      	movs	r0, #20
 8001372:	f001 f81f 	bl	80023b4 <HAL_Delay>

  char *port_msg = "   STM32F401CCU6 - UART1\r\n";
 8001376:	4ba0      	ldr	r3, [pc, #640]	@ (80015f8 <main+0x334>)
 8001378:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
  CDC_Transmit_FS((uint8_t*)port_msg, strlen(port_msg));
 800137c:	f8d7 0148 	ldr.w	r0, [r7, #328]	@ 0x148
 8001380:	f7fe ff26 	bl	80001d0 <strlen>
 8001384:	4603      	mov	r3, r0
 8001386:	b29b      	uxth	r3, r3
 8001388:	4619      	mov	r1, r3
 800138a:	f8d7 0148 	ldr.w	r0, [r7, #328]	@ 0x148
 800138e:	f009 f9f9 	bl	800a784 <CDC_Transmit_FS>
  HAL_Delay(20);
 8001392:	2014      	movs	r0, #20
 8001394:	f001 f80e 	bl	80023b4 <HAL_Delay>

  char *pin_msg = "   RX: PA10 | TX: PA9\r\n";
 8001398:	4b98      	ldr	r3, [pc, #608]	@ (80015fc <main+0x338>)
 800139a:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
  CDC_Transmit_FS((uint8_t*)pin_msg, strlen(pin_msg));
 800139e:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 80013a2:	f7fe ff15 	bl	80001d0 <strlen>
 80013a6:	4603      	mov	r3, r0
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	4619      	mov	r1, r3
 80013ac:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 80013b0:	f009 f9e8 	bl	800a784 <CDC_Transmit_FS>
  HAL_Delay(20);
 80013b4:	2014      	movs	r0, #20
 80013b6:	f000 fffd 	bl	80023b4 <HAL_Delay>

  char *end_msg = "=================================\r\n\r\n";
 80013ba:	4b91      	ldr	r3, [pc, #580]	@ (8001600 <main+0x33c>)
 80013bc:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
  CDC_Transmit_FS((uint8_t*)end_msg, strlen(end_msg));
 80013c0:	f8d7 0140 	ldr.w	r0, [r7, #320]	@ 0x140
 80013c4:	f7fe ff04 	bl	80001d0 <strlen>
 80013c8:	4603      	mov	r3, r0
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	4619      	mov	r1, r3
 80013ce:	f8d7 0140 	ldr.w	r0, [r7, #320]	@ 0x140
 80013d2:	f009 f9d7 	bl	800a784 <CDC_Transmit_FS>
  HAL_Delay(50);
 80013d6:	2032      	movs	r0, #50	@ 0x32
 80013d8:	f000 ffec 	bl	80023b4 <HAL_Delay>

  // Configure LoRa module
  char *config_msg = "Configuring LoRa...\r\n";
 80013dc:	4b89      	ldr	r3, [pc, #548]	@ (8001604 <main+0x340>)
 80013de:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
  CDC_Transmit_FS((uint8_t*)config_msg, strlen(config_msg));
 80013e2:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 80013e6:	f7fe fef3 	bl	80001d0 <strlen>
 80013ea:	4603      	mov	r3, r0
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	4619      	mov	r1, r3
 80013f0:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 80013f4:	f009 f9c6 	bl	800a784 <CDC_Transmit_FS>

  if (LoRa_Receiver_Configure())
 80013f8:	f7ff fdaa 	bl	8000f50 <LoRa_Receiver_Configure>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d00e      	beq.n	8001420 <main+0x15c>
  {
      char *success_msg = "LoRa configured successfully!\r\n\r\n";
 8001402:	4b81      	ldr	r3, [pc, #516]	@ (8001608 <main+0x344>)
 8001404:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
      CDC_Transmit_FS((uint8_t*)success_msg, strlen(success_msg));
 8001408:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 800140c:	f7fe fee0 	bl	80001d0 <strlen>
 8001410:	4603      	mov	r3, r0
 8001412:	b29b      	uxth	r3, r3
 8001414:	4619      	mov	r1, r3
 8001416:	f8d7 0134 	ldr.w	r0, [r7, #308]	@ 0x134
 800141a:	f009 f9b3 	bl	800a784 <CDC_Transmit_FS>
 800141e:	e00d      	b.n	800143c <main+0x178>
  }
  else
  {
      char *fail_msg = "LoRa configuration failed!\r\n\r\n";
 8001420:	4b7a      	ldr	r3, [pc, #488]	@ (800160c <main+0x348>)
 8001422:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
      CDC_Transmit_FS((uint8_t*)fail_msg, strlen(fail_msg));
 8001426:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 800142a:	f7fe fed1 	bl	80001d0 <strlen>
 800142e:	4603      	mov	r3, r0
 8001430:	b29b      	uxth	r3, r3
 8001432:	4619      	mov	r1, r3
 8001434:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8001438:	f009 f9a4 	bl	800a784 <CDC_Transmit_FS>
  }

  HAL_Delay(50);
 800143c:	2032      	movs	r0, #50	@ 0x32
 800143e:	f000 ffb9 	bl	80023b4 <HAL_Delay>

  // Send startup info
  char *format_msg = "Format: JL:x,y,b1,b2 JR:x,y,b1,b2 POT:R8=x,R1=x SW:S0=x,S1=xx,S2=xx,S4=xx,S5=xx\r\n\r\n";
 8001442:	4b73      	ldr	r3, [pc, #460]	@ (8001610 <main+0x34c>)
 8001444:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  CDC_Transmit_FS((uint8_t*)format_msg, strlen(format_msg));
 8001448:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 800144c:	f7fe fec0 	bl	80001d0 <strlen>
 8001450:	4603      	mov	r3, r0
 8001452:	b29b      	uxth	r3, r3
 8001454:	4619      	mov	r1, r3
 8001456:	f8d7 0130 	ldr.w	r0, [r7, #304]	@ 0x130
 800145a:	f009 f993 	bl	800a784 <CDC_Transmit_FS>

  HAL_Delay(50);
 800145e:	2032      	movs	r0, #50	@ 0x32
 8001460:	f000 ffa8 	bl	80023b4 <HAL_Delay>

  char *waiting_msg = "Waiting for LoRa data...\r\n\r\n";
 8001464:	4b6b      	ldr	r3, [pc, #428]	@ (8001614 <main+0x350>)
 8001466:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  CDC_Transmit_FS((uint8_t*)waiting_msg, strlen(waiting_msg));
 800146a:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 800146e:	f7fe feaf 	bl	80001d0 <strlen>
 8001472:	4603      	mov	r3, r0
 8001474:	b29b      	uxth	r3, r3
 8001476:	4619      	mov	r1, r3
 8001478:	f8d7 012c 	ldr.w	r0, [r7, #300]	@ 0x12c
 800147c:	f009 f982 	bl	800a784 <CDC_Transmit_FS>
  HAL_Delay(50);
 8001480:	2032      	movs	r0, #50	@ 0x32
 8001482:	f000 ff97 	bl	80023b4 <HAL_Delay>

  // Start listening for LoRa data
  LoRa_Receiver_StartListening();
 8001486:	f7ff fdad 	bl	8000fe4 <LoRa_Receiver_StartListening>

  // Initialize control system (PWM outputs)
  Control_Init();
 800148a:	f7ff f871 	bl	8000570 <Control_Init>

  char *control_msg = "Control system initialized - Ready!\r\n\r\n";
 800148e:	4b62      	ldr	r3, [pc, #392]	@ (8001618 <main+0x354>)
 8001490:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  CDC_Transmit_FS((uint8_t*)control_msg, strlen(control_msg));
 8001494:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 8001498:	f7fe fe9a 	bl	80001d0 <strlen>
 800149c:	4603      	mov	r3, r0
 800149e:	b29b      	uxth	r3, r3
 80014a0:	4619      	mov	r1, r3
 80014a2:	f8d7 0128 	ldr.w	r0, [r7, #296]	@ 0x128
 80014a6:	f009 f96d 	bl	800a784 <CDC_Transmit_FS>
  HAL_Delay(50);
 80014aa:	2032      	movs	r0, #50	@ 0x32
 80014ac:	f000 ff82 	bl	80023b4 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // Check if new data is available
    if (LoRa_Receiver_IsDataAvailable())
 80014b0:	f7ff fdac 	bl	800100c <LoRa_Receiver_IsDataAvailable>
 80014b4:	4603      	mov	r3, r0
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d07d      	beq.n	80015b6 <main+0x2f2>
    {
      // Get received data
      if (LoRa_Receiver_GetData(&lora_data))
 80014ba:	4858      	ldr	r0, [pc, #352]	@ (800161c <main+0x358>)
 80014bc:	f7ff fdb2 	bl	8001024 <LoRa_Receiver_GetData>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d077      	beq.n	80015b6 <main+0x2f2>
      {
        // Update control outputs based on received data
        Control_Update(&lora_data);
 80014c6:	4855      	ldr	r0, [pc, #340]	@ (800161c <main+0x358>)
 80014c8:	f7ff f85a 	bl	8000580 <Control_Update>

        // Print to USB less frequently to avoid blocking
        // USB CDC_Transmit is SLOW and can cause delay if called too often
        static uint8_t usb_counter = 0;
        if (++usb_counter >= 10)  // Print USB every 10 packets (500ms) to minimize blocking
 80014cc:	4b54      	ldr	r3, [pc, #336]	@ (8001620 <main+0x35c>)
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	3301      	adds	r3, #1
 80014d2:	b2da      	uxtb	r2, r3
 80014d4:	4b52      	ldr	r3, [pc, #328]	@ (8001620 <main+0x35c>)
 80014d6:	701a      	strb	r2, [r3, #0]
 80014d8:	4b51      	ldr	r3, [pc, #324]	@ (8001620 <main+0x35c>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	2b09      	cmp	r3, #9
 80014de:	d96a      	bls.n	80015b6 <main+0x2f2>
        {
          usb_counter = 0;
 80014e0:	4b4f      	ldr	r3, [pc, #316]	@ (8001620 <main+0x35c>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	701a      	strb	r2, [r3, #0]

          // Format human-readable string (matching transmitter format)
          char output_buffer[200];
          int len = snprintf(output_buffer, sizeof(output_buffer),
                             "JL:%03d,%03d,%d,%d JR:%03d,%03d,%d,%d POT:R8=%d,R1=%d SW:S0=%d,S1=%d%d,S2=%d%d,S4=%d%d,S5=%d%d\r\n",
                             lora_data.joy_left_x,
 80014e6:	4b4d      	ldr	r3, [pc, #308]	@ (800161c <main+0x358>)
 80014e8:	881b      	ldrh	r3, [r3, #0]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 80014ea:	469c      	mov	ip, r3
                             lora_data.joy_left_y,
 80014ec:	4b4b      	ldr	r3, [pc, #300]	@ (800161c <main+0x358>)
 80014ee:	885b      	ldrh	r3, [r3, #2]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 80014f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                             lora_data.joy_left_btn1,
 80014f2:	4b4a      	ldr	r3, [pc, #296]	@ (800161c <main+0x358>)
 80014f4:	791b      	ldrb	r3, [r3, #4]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 80014f6:	62bb      	str	r3, [r7, #40]	@ 0x28
                             lora_data.joy_left_btn2,
 80014f8:	4b48      	ldr	r3, [pc, #288]	@ (800161c <main+0x358>)
 80014fa:	795b      	ldrb	r3, [r3, #5]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 80014fc:	627b      	str	r3, [r7, #36]	@ 0x24
                             lora_data.joy_right_x,
 80014fe:	4b47      	ldr	r3, [pc, #284]	@ (800161c <main+0x358>)
 8001500:	88db      	ldrh	r3, [r3, #6]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001502:	623b      	str	r3, [r7, #32]
                             lora_data.joy_right_y,
 8001504:	4b45      	ldr	r3, [pc, #276]	@ (800161c <main+0x358>)
 8001506:	891b      	ldrh	r3, [r3, #8]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001508:	61fb      	str	r3, [r7, #28]
                             lora_data.joy_right_btn1,
 800150a:	4b44      	ldr	r3, [pc, #272]	@ (800161c <main+0x358>)
 800150c:	7a9b      	ldrb	r3, [r3, #10]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800150e:	61bb      	str	r3, [r7, #24]
                             lora_data.joy_right_btn2,
 8001510:	4b42      	ldr	r3, [pc, #264]	@ (800161c <main+0x358>)
 8001512:	7adb      	ldrb	r3, [r3, #11]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001514:	617b      	str	r3, [r7, #20]
                             lora_data.r8,
 8001516:	4b41      	ldr	r3, [pc, #260]	@ (800161c <main+0x358>)
 8001518:	8b1b      	ldrh	r3, [r3, #24]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800151a:	613b      	str	r3, [r7, #16]
                             lora_data.r1,
 800151c:	4b3f      	ldr	r3, [pc, #252]	@ (800161c <main+0x358>)
 800151e:	8adb      	ldrh	r3, [r3, #22]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001520:	60fb      	str	r3, [r7, #12]
                             lora_data.s0,
 8001522:	4b3e      	ldr	r3, [pc, #248]	@ (800161c <main+0x358>)
 8001524:	7b1b      	ldrb	r3, [r3, #12]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001526:	60bb      	str	r3, [r7, #8]
                             lora_data.s1_1,
 8001528:	4b3c      	ldr	r3, [pc, #240]	@ (800161c <main+0x358>)
 800152a:	7b5b      	ldrb	r3, [r3, #13]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800152c:	607b      	str	r3, [r7, #4]
                             lora_data.s1_2,
 800152e:	4b3b      	ldr	r3, [pc, #236]	@ (800161c <main+0x358>)
 8001530:	7b9b      	ldrb	r3, [r3, #14]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001532:	603b      	str	r3, [r7, #0]
                             lora_data.s2_1,
 8001534:	4b39      	ldr	r3, [pc, #228]	@ (800161c <main+0x358>)
 8001536:	7bdb      	ldrb	r3, [r3, #15]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001538:	461e      	mov	r6, r3
                             lora_data.s2_2,
 800153a:	4b38      	ldr	r3, [pc, #224]	@ (800161c <main+0x358>)
 800153c:	7c1b      	ldrb	r3, [r3, #16]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800153e:	461d      	mov	r5, r3
                             lora_data.s4_1,
 8001540:	4b36      	ldr	r3, [pc, #216]	@ (800161c <main+0x358>)
 8001542:	7c5b      	ldrb	r3, [r3, #17]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001544:	461c      	mov	r4, r3
                             lora_data.s4_2,
 8001546:	4b35      	ldr	r3, [pc, #212]	@ (800161c <main+0x358>)
 8001548:	7c9b      	ldrb	r3, [r3, #18]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 800154a:	4619      	mov	r1, r3
                             lora_data.s5_1,
 800154c:	4b33      	ldr	r3, [pc, #204]	@ (800161c <main+0x358>)
 800154e:	7cdb      	ldrb	r3, [r3, #19]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001550:	461a      	mov	r2, r3
                             lora_data.s5_2);
 8001552:	4b32      	ldr	r3, [pc, #200]	@ (800161c <main+0x358>)
 8001554:	7d1b      	ldrb	r3, [r3, #20]
          int len = snprintf(output_buffer, sizeof(output_buffer),
 8001556:	f107 0030 	add.w	r0, r7, #48	@ 0x30
 800155a:	9311      	str	r3, [sp, #68]	@ 0x44
 800155c:	9210      	str	r2, [sp, #64]	@ 0x40
 800155e:	910f      	str	r1, [sp, #60]	@ 0x3c
 8001560:	940e      	str	r4, [sp, #56]	@ 0x38
 8001562:	950d      	str	r5, [sp, #52]	@ 0x34
 8001564:	960c      	str	r6, [sp, #48]	@ 0x30
 8001566:	683a      	ldr	r2, [r7, #0]
 8001568:	920b      	str	r2, [sp, #44]	@ 0x2c
 800156a:	687a      	ldr	r2, [r7, #4]
 800156c:	920a      	str	r2, [sp, #40]	@ 0x28
 800156e:	68ba      	ldr	r2, [r7, #8]
 8001570:	9209      	str	r2, [sp, #36]	@ 0x24
 8001572:	68fa      	ldr	r2, [r7, #12]
 8001574:	9208      	str	r2, [sp, #32]
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	9207      	str	r2, [sp, #28]
 800157a:	697a      	ldr	r2, [r7, #20]
 800157c:	9206      	str	r2, [sp, #24]
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	9205      	str	r2, [sp, #20]
 8001582:	69fa      	ldr	r2, [r7, #28]
 8001584:	9204      	str	r2, [sp, #16]
 8001586:	6a3a      	ldr	r2, [r7, #32]
 8001588:	9203      	str	r2, [sp, #12]
 800158a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800158c:	9202      	str	r2, [sp, #8]
 800158e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001590:	9201      	str	r2, [sp, #4]
 8001592:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001594:	9300      	str	r3, [sp, #0]
 8001596:	4663      	mov	r3, ip
 8001598:	4a22      	ldr	r2, [pc, #136]	@ (8001624 <main+0x360>)
 800159a:	21c8      	movs	r1, #200	@ 0xc8
 800159c:	f009 fd4e 	bl	800b03c <sniprintf>
 80015a0:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124

          // Forward to USB CDC (print every 10th packet to minimize blocking delay)
          CDC_Transmit_FS((uint8_t*)output_buffer, len);
 80015a4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80015a8:	b29a      	uxth	r2, r3
 80015aa:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80015ae:	4611      	mov	r1, r2
 80015b0:	4618      	mov	r0, r3
 80015b2:	f009 f8e7 	bl	800a784 <CDC_Transmit_FS>
    // ========================================================================
    // Send PWM data via USB CDC for monitoring
    // Send every 100ms (10Hz) - independent of LoRa packet rate
    // ========================================================================
    static uint32_t last_pwm_send = 0;
    if (HAL_GetTick() - last_pwm_send >= 100)
 80015b6:	f000 fef1 	bl	800239c <HAL_GetTick>
 80015ba:	4602      	mov	r2, r0
 80015bc:	4b1a      	ldr	r3, [pc, #104]	@ (8001628 <main+0x364>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b63      	cmp	r3, #99	@ 0x63
 80015c4:	f67f af74 	bls.w	80014b0 <main+0x1ec>
    {
      last_pwm_send = HAL_GetTick();
 80015c8:	f000 fee8 	bl	800239c <HAL_GetTick>
 80015cc:	4603      	mov	r3, r0
 80015ce:	4a16      	ldr	r2, [pc, #88]	@ (8001628 <main+0x364>)
 80015d0:	6013      	str	r3, [r2, #0]

      // Create binary packet: Header(2) + PWM Data(20) + Checksum(1) = 23 bytes
      uint8_t pwm_packet[23];
      pwm_packet[0] = 0xAA;  // Header byte 1
 80015d2:	23aa      	movs	r3, #170	@ 0xaa
 80015d4:	f887 30f8 	strb.w	r3, [r7, #248]	@ 0xf8
      pwm_packet[1] = 0x55;  // Header byte 2
 80015d8:	2355      	movs	r3, #85	@ 0x55
 80015da:	f887 30f9 	strb.w	r3, [r7, #249]	@ 0xf9

      // Get all 20 PWM duty cycle values (0-100%)
      for (uint8_t i = 0; i < 20; i++)
 80015de:	2300      	movs	r3, #0
 80015e0:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
 80015e4:	e038      	b.n	8001658 <main+0x394>
 80015e6:	bf00      	nop
 80015e8:	40021000 	.word	0x40021000
 80015ec:	200003e0 	.word	0x200003e0
 80015f0:	0800b9cc 	.word	0x0800b9cc
 80015f4:	0800b9f4 	.word	0x0800b9f4
 80015f8:	0800ba10 	.word	0x0800ba10
 80015fc:	0800ba2c 	.word	0x0800ba2c
 8001600:	0800ba44 	.word	0x0800ba44
 8001604:	0800ba6c 	.word	0x0800ba6c
 8001608:	0800ba84 	.word	0x0800ba84
 800160c:	0800baa8 	.word	0x0800baa8
 8001610:	0800bac8 	.word	0x0800bac8
 8001614:	0800bb1c 	.word	0x0800bb1c
 8001618:	0800bb3c 	.word	0x0800bb3c
 800161c:	200001ec 	.word	0x200001ec
 8001620:	20000206 	.word	0x20000206
 8001624:	0800bb64 	.word	0x0800bb64
 8001628:	20000208 	.word	0x20000208
      {
        pwm_packet[2 + i] = PWM_GetDutyCycle((PWM_Channel_t)i);
 800162c:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8001630:	1c9c      	adds	r4, r3, #2
 8001632:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8001636:	4618      	mov	r0, r3
 8001638:	f000 fb4a 	bl	8001cd0 <PWM_GetDutyCycle>
 800163c:	4603      	mov	r3, r0
 800163e:	461a      	mov	r2, r3
 8001640:	f504 7394 	add.w	r3, r4, #296	@ 0x128
 8001644:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8001648:	440b      	add	r3, r1
 800164a:	f803 2c60 	strb.w	r2, [r3, #-96]
      for (uint8_t i = 0; i < 20; i++)
 800164e:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 8001652:	3301      	adds	r3, #1
 8001654:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
 8001658:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800165c:	2b13      	cmp	r3, #19
 800165e:	d9e5      	bls.n	800162c <main+0x368>
      }

      // Calculate XOR checksum of PWM data bytes
      uint8_t checksum = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
      for (uint8_t i = 2; i < 22; i++)
 8001666:	2302      	movs	r3, #2
 8001668:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
 800166c:	e012      	b.n	8001694 <main+0x3d0>
      {
        checksum ^= pwm_packet[i];
 800166e:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8001672:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8001676:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800167a:	4413      	add	r3, r2
 800167c:	f813 2c60 	ldrb.w	r2, [r3, #-96]
 8001680:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8001684:	4053      	eors	r3, r2
 8001686:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
      for (uint8_t i = 2; i < 22; i++)
 800168a:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 800168e:	3301      	adds	r3, #1
 8001690:	f887 3155 	strb.w	r3, [r7, #341]	@ 0x155
 8001694:	f897 3155 	ldrb.w	r3, [r7, #341]	@ 0x155
 8001698:	2b15      	cmp	r3, #21
 800169a:	d9e8      	bls.n	800166e <main+0x3aa>
      }
      pwm_packet[22] = checksum;
 800169c:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 80016a0:	f887 310e 	strb.w	r3, [r7, #270]	@ 0x10e

      // Send packet via USB CDC
      CDC_Transmit_FS(pwm_packet, 23);
 80016a4:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 80016a8:	2117      	movs	r1, #23
 80016aa:	4618      	mov	r0, r3
 80016ac:	f009 f86a 	bl	800a784 <CDC_Transmit_FS>
  {
 80016b0:	e6fe      	b.n	80014b0 <main+0x1ec>
 80016b2:	bf00      	nop

080016b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b094      	sub	sp, #80	@ 0x50
 80016b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016ba:	f107 0320 	add.w	r3, r7, #32
 80016be:	2230      	movs	r2, #48	@ 0x30
 80016c0:	2100      	movs	r1, #0
 80016c2:	4618      	mov	r0, r3
 80016c4:	f009 fcee 	bl	800b0a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016c8:	f107 030c 	add.w	r3, r7, #12
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]
 80016d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016d8:	2300      	movs	r3, #0
 80016da:	60bb      	str	r3, [r7, #8]
 80016dc:	4b28      	ldr	r3, [pc, #160]	@ (8001780 <SystemClock_Config+0xcc>)
 80016de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e0:	4a27      	ldr	r2, [pc, #156]	@ (8001780 <SystemClock_Config+0xcc>)
 80016e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80016e8:	4b25      	ldr	r3, [pc, #148]	@ (8001780 <SystemClock_Config+0xcc>)
 80016ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016f0:	60bb      	str	r3, [r7, #8]
 80016f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016f4:	2300      	movs	r3, #0
 80016f6:	607b      	str	r3, [r7, #4]
 80016f8:	4b22      	ldr	r3, [pc, #136]	@ (8001784 <SystemClock_Config+0xd0>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4a21      	ldr	r2, [pc, #132]	@ (8001784 <SystemClock_Config+0xd0>)
 80016fe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001702:	6013      	str	r3, [r2, #0]
 8001704:	4b1f      	ldr	r3, [pc, #124]	@ (8001784 <SystemClock_Config+0xd0>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800170c:	607b      	str	r3, [r7, #4]
 800170e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001710:	2301      	movs	r3, #1
 8001712:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001714:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001718:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800171a:	2302      	movs	r3, #2
 800171c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800171e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001722:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001724:	2308      	movs	r3, #8
 8001726:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001728:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800172c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800172e:	2302      	movs	r3, #2
 8001730:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001732:	2307      	movs	r3, #7
 8001734:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001736:	f107 0320 	add.w	r3, r7, #32
 800173a:	4618      	mov	r0, r3
 800173c:	f003 f8aa 	bl	8004894 <HAL_RCC_OscConfig>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001746:	f000 f81f 	bl	8001788 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800174a:	230f      	movs	r3, #15
 800174c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800174e:	2302      	movs	r3, #2
 8001750:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001752:	2300      	movs	r3, #0
 8001754:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001756:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800175a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800175c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001760:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001762:	f107 030c 	add.w	r3, r7, #12
 8001766:	2105      	movs	r1, #5
 8001768:	4618      	mov	r0, r3
 800176a:	f003 fb0b 	bl	8004d84 <HAL_RCC_ClockConfig>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	d001      	beq.n	8001778 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001774:	f000 f808 	bl	8001788 <Error_Handler>
  }
}
 8001778:	bf00      	nop
 800177a:	3750      	adds	r7, #80	@ 0x50
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40023800 	.word	0x40023800
 8001784:	40007000 	.word	0x40007000

08001788 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800178c:	b672      	cpsid	i
}
 800178e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001790:	bf00      	nop
 8001792:	e7fd      	b.n	8001790 <Error_Handler+0x8>

08001794 <PWM_Init>:
/**
  * @brief  Initialize all PWM channels
  * @retval None
  */
void PWM_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
    // Configure GPIO pins
    PWM_ConfigureGPIO();
 8001798:	f000 f806 	bl	80017a8 <PWM_ConfigureGPIO>

    // Configure Timers
    PWM_ConfigureTimers();
 800179c:	f000 f8a0 	bl	80018e0 <PWM_ConfigureTimers>

    // Initialize all channels to 0%
    PWM_StopAll();
 80017a0:	f000 faba 	bl	8001d18 <PWM_StopAll>
}
 80017a4:	bf00      	nop
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <PWM_ConfigureGPIO>:
/**
  * @brief  Configure GPIO pins for PWM output
  * @retval None
  */
static void PWM_ConfigureGPIO(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b08a      	sub	sp, #40	@ 0x28
 80017ac:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ae:	f107 0314 	add.w	r3, r7, #20
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]
 80017b8:	609a      	str	r2, [r3, #8]
 80017ba:	60da      	str	r2, [r3, #12]
 80017bc:	611a      	str	r2, [r3, #16]

    // Enable clocks
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	613b      	str	r3, [r7, #16]
 80017c2:	4b41      	ldr	r3, [pc, #260]	@ (80018c8 <PWM_ConfigureGPIO+0x120>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	4a40      	ldr	r2, [pc, #256]	@ (80018c8 <PWM_ConfigureGPIO+0x120>)
 80017c8:	f043 0301 	orr.w	r3, r3, #1
 80017cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ce:	4b3e      	ldr	r3, [pc, #248]	@ (80018c8 <PWM_ConfigureGPIO+0x120>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	613b      	str	r3, [r7, #16]
 80017d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	60fb      	str	r3, [r7, #12]
 80017de:	4b3a      	ldr	r3, [pc, #232]	@ (80018c8 <PWM_ConfigureGPIO+0x120>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	4a39      	ldr	r2, [pc, #228]	@ (80018c8 <PWM_ConfigureGPIO+0x120>)
 80017e4:	f043 0302 	orr.w	r3, r3, #2
 80017e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ea:	4b37      	ldr	r3, [pc, #220]	@ (80018c8 <PWM_ConfigureGPIO+0x120>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ee:	f003 0302 	and.w	r3, r3, #2
 80017f2:	60fb      	str	r3, [r7, #12]
 80017f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	60bb      	str	r3, [r7, #8]
 80017fa:	4b33      	ldr	r3, [pc, #204]	@ (80018c8 <PWM_ConfigureGPIO+0x120>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	4a32      	ldr	r2, [pc, #200]	@ (80018c8 <PWM_ConfigureGPIO+0x120>)
 8001800:	f043 0304 	orr.w	r3, r3, #4
 8001804:	6313      	str	r3, [r2, #48]	@ 0x30
 8001806:	4b30      	ldr	r3, [pc, #192]	@ (80018c8 <PWM_ConfigureGPIO+0x120>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	f003 0304 	and.w	r3, r3, #4
 800180e:	60bb      	str	r3, [r7, #8]
 8001810:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001812:	2300      	movs	r3, #0
 8001814:	607b      	str	r3, [r7, #4]
 8001816:	4b2c      	ldr	r3, [pc, #176]	@ (80018c8 <PWM_ConfigureGPIO+0x120>)
 8001818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800181a:	4a2b      	ldr	r2, [pc, #172]	@ (80018c8 <PWM_ConfigureGPIO+0x120>)
 800181c:	f043 0308 	orr.w	r3, r3, #8
 8001820:	6313      	str	r3, [r2, #48]	@ 0x30
 8001822:	4b29      	ldr	r3, [pc, #164]	@ (80018c8 <PWM_ConfigureGPIO+0x120>)
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	f003 0308 	and.w	r3, r3, #8
 800182a:	607b      	str	r3, [r7, #4]
 800182c:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	603b      	str	r3, [r7, #0]
 8001832:	4b25      	ldr	r3, [pc, #148]	@ (80018c8 <PWM_ConfigureGPIO+0x120>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	4a24      	ldr	r2, [pc, #144]	@ (80018c8 <PWM_ConfigureGPIO+0x120>)
 8001838:	f043 0310 	orr.w	r3, r3, #16
 800183c:	6313      	str	r3, [r2, #48]	@ 0x30
 800183e:	4b22      	ldr	r3, [pc, #136]	@ (80018c8 <PWM_ConfigureGPIO+0x120>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001842:	f003 0310 	and.w	r3, r3, #16
 8001846:	603b      	str	r3, [r7, #0]
 8001848:	683b      	ldr	r3, [r7, #0]

    // Configure TIM1 pins (PE9, PE11, PE13, PE14) - AF1
    GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_11 | GPIO_PIN_13 | GPIO_PIN_14;
 800184a:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 800184e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001850:	2302      	movs	r3, #2
 8001852:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001858:	2302      	movs	r3, #2
 800185a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800185c:	2301      	movs	r3, #1
 800185e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001860:	f107 0314 	add.w	r3, r7, #20
 8001864:	4619      	mov	r1, r3
 8001866:	4819      	ldr	r0, [pc, #100]	@ (80018cc <PWM_ConfigureGPIO+0x124>)
 8001868:	f000 ff6c 	bl	8002744 <HAL_GPIO_Init>

    // Configure TIM2 pins (PA0, PA1, PA2, PA3) - AF1
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3;
 800186c:	230f      	movs	r3, #15
 800186e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001870:	2301      	movs	r3, #1
 8001872:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001874:	f107 0314 	add.w	r3, r7, #20
 8001878:	4619      	mov	r1, r3
 800187a:	4815      	ldr	r0, [pc, #84]	@ (80018d0 <PWM_ConfigureGPIO+0x128>)
 800187c:	f000 ff62 	bl	8002744 <HAL_GPIO_Init>

    // Configure TIM3 pins (PB4, PB5, PB0, PB1) - AF2
    GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5;
 8001880:	2333      	movs	r3, #51	@ 0x33
 8001882:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001884:	2302      	movs	r3, #2
 8001886:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001888:	f107 0314 	add.w	r3, r7, #20
 800188c:	4619      	mov	r1, r3
 800188e:	4811      	ldr	r0, [pc, #68]	@ (80018d4 <PWM_ConfigureGPIO+0x12c>)
 8001890:	f000 ff58 	bl	8002744 <HAL_GPIO_Init>

    // Configure TIM4 pins (PD12, PD13, PD14, PD15) - AF2
    GPIO_InitStruct.Pin = GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 8001894:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001898:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800189a:	2302      	movs	r3, #2
 800189c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800189e:	f107 0314 	add.w	r3, r7, #20
 80018a2:	4619      	mov	r1, r3
 80018a4:	480c      	ldr	r0, [pc, #48]	@ (80018d8 <PWM_ConfigureGPIO+0x130>)
 80018a6:	f000 ff4d 	bl	8002744 <HAL_GPIO_Init>

    // Configure TIM8 pins (PC6, PC7, PC8, PC9) - AF3
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8 | GPIO_PIN_9;
 80018aa:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80018ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80018b0:	2303      	movs	r3, #3
 80018b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018b4:	f107 0314 	add.w	r3, r7, #20
 80018b8:	4619      	mov	r1, r3
 80018ba:	4808      	ldr	r0, [pc, #32]	@ (80018dc <PWM_ConfigureGPIO+0x134>)
 80018bc:	f000 ff42 	bl	8002744 <HAL_GPIO_Init>
}
 80018c0:	bf00      	nop
 80018c2:	3728      	adds	r7, #40	@ 0x28
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	40023800 	.word	0x40023800
 80018cc:	40021000 	.word	0x40021000
 80018d0:	40020000 	.word	0x40020000
 80018d4:	40020400 	.word	0x40020400
 80018d8:	40020c00 	.word	0x40020c00
 80018dc:	40020800 	.word	0x40020800

080018e0 <PWM_ConfigureTimers>:
/**
  * @brief  Configure Timer peripherals for PWM
  * @retval None
  */
static void PWM_ConfigureTimers(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b092      	sub	sp, #72	@ 0x48
 80018e4:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018e6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	609a      	str	r2, [r3, #8]
 80018f2:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018f4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 80018fe:	f107 0314 	add.w	r3, r7, #20
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	605a      	str	r2, [r3, #4]
 8001908:	609a      	str	r2, [r3, #8]
 800190a:	60da      	str	r2, [r3, #12]
 800190c:	611a      	str	r2, [r3, #16]
 800190e:	615a      	str	r2, [r3, #20]
 8001910:	619a      	str	r2, [r3, #24]

    // Enable timer clocks
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001912:	2300      	movs	r3, #0
 8001914:	613b      	str	r3, [r7, #16]
 8001916:	4bb5      	ldr	r3, [pc, #724]	@ (8001bec <PWM_ConfigureTimers+0x30c>)
 8001918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800191a:	4ab4      	ldr	r2, [pc, #720]	@ (8001bec <PWM_ConfigureTimers+0x30c>)
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	6453      	str	r3, [r2, #68]	@ 0x44
 8001922:	4bb2      	ldr	r3, [pc, #712]	@ (8001bec <PWM_ConfigureTimers+0x30c>)
 8001924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001926:	f003 0301 	and.w	r3, r3, #1
 800192a:	613b      	str	r3, [r7, #16]
 800192c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_TIM2_CLK_ENABLE();
 800192e:	2300      	movs	r3, #0
 8001930:	60fb      	str	r3, [r7, #12]
 8001932:	4bae      	ldr	r3, [pc, #696]	@ (8001bec <PWM_ConfigureTimers+0x30c>)
 8001934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001936:	4aad      	ldr	r2, [pc, #692]	@ (8001bec <PWM_ConfigureTimers+0x30c>)
 8001938:	f043 0301 	orr.w	r3, r3, #1
 800193c:	6413      	str	r3, [r2, #64]	@ 0x40
 800193e:	4bab      	ldr	r3, [pc, #684]	@ (8001bec <PWM_ConfigureTimers+0x30c>)
 8001940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM3_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	60bb      	str	r3, [r7, #8]
 800194e:	4ba7      	ldr	r3, [pc, #668]	@ (8001bec <PWM_ConfigureTimers+0x30c>)
 8001950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001952:	4aa6      	ldr	r2, [pc, #664]	@ (8001bec <PWM_ConfigureTimers+0x30c>)
 8001954:	f043 0302 	orr.w	r3, r3, #2
 8001958:	6413      	str	r3, [r2, #64]	@ 0x40
 800195a:	4ba4      	ldr	r3, [pc, #656]	@ (8001bec <PWM_ConfigureTimers+0x30c>)
 800195c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800195e:	f003 0302 	and.w	r3, r3, #2
 8001962:	60bb      	str	r3, [r7, #8]
 8001964:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	607b      	str	r3, [r7, #4]
 800196a:	4ba0      	ldr	r3, [pc, #640]	@ (8001bec <PWM_ConfigureTimers+0x30c>)
 800196c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196e:	4a9f      	ldr	r2, [pc, #636]	@ (8001bec <PWM_ConfigureTimers+0x30c>)
 8001970:	f043 0304 	orr.w	r3, r3, #4
 8001974:	6413      	str	r3, [r2, #64]	@ 0x40
 8001976:	4b9d      	ldr	r3, [pc, #628]	@ (8001bec <PWM_ConfigureTimers+0x30c>)
 8001978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197a:	f003 0304 	and.w	r3, r3, #4
 800197e:	607b      	str	r3, [r7, #4]
 8001980:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	603b      	str	r3, [r7, #0]
 8001986:	4b99      	ldr	r3, [pc, #612]	@ (8001bec <PWM_ConfigureTimers+0x30c>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800198a:	4a98      	ldr	r2, [pc, #608]	@ (8001bec <PWM_ConfigureTimers+0x30c>)
 800198c:	f043 0302 	orr.w	r3, r3, #2
 8001990:	6453      	str	r3, [r2, #68]	@ 0x44
 8001992:	4b96      	ldr	r3, [pc, #600]	@ (8001bec <PWM_ConfigureTimers+0x30c>)
 8001994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	603b      	str	r3, [r7, #0]
 800199c:	683b      	ldr	r3, [r7, #0]
    // Common timer configuration (10kHz PWM for TIP122 switching)
    // Assuming system clock is 84MHz for APB2 timers (TIM1, TIM8)
    // and 42MHz for APB1 timers (TIM2, TIM3, TIM4)

    // Configure TIM1 (84MHz / 84 = 1MHz, 1MHz / 10kHz = 100)
    htim1.Instance = TIM1;
 800199e:	4b94      	ldr	r3, [pc, #592]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 80019a0:	4a94      	ldr	r2, [pc, #592]	@ (8001bf4 <PWM_ConfigureTimers+0x314>)
 80019a2:	601a      	str	r2, [r3, #0]
    htim1.Init.Prescaler = 83;  // 84MHz / 84 = 1MHz
 80019a4:	4b92      	ldr	r3, [pc, #584]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 80019a6:	2253      	movs	r2, #83	@ 0x53
 80019a8:	605a      	str	r2, [r3, #4]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019aa:	4b91      	ldr	r3, [pc, #580]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	609a      	str	r2, [r3, #8]
    htim1.Init.Period = PWM_PERIOD - 1;  // 100 - 1 = 99
 80019b0:	4b8f      	ldr	r3, [pc, #572]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 80019b2:	2263      	movs	r2, #99	@ 0x63
 80019b4:	60da      	str	r2, [r3, #12]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b6:	4b8e      	ldr	r3, [pc, #568]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	611a      	str	r2, [r3, #16]
    htim1.Init.RepetitionCounter = 0;
 80019bc:	4b8c      	ldr	r3, [pc, #560]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 80019be:	2200      	movs	r2, #0
 80019c0:	615a      	str	r2, [r3, #20]
    HAL_TIM_Base_Init(&htim1);
 80019c2:	488b      	ldr	r0, [pc, #556]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 80019c4:	f003 fdc9 	bl	800555a <HAL_TIM_Base_Init>
    HAL_TIM_PWM_Init(&htim1);
 80019c8:	4889      	ldr	r0, [pc, #548]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 80019ca:	f003 fe15 	bl	80055f8 <HAL_TIM_PWM_Init>

    // Configure TIM2, TIM3, TIM4 (42MHz / 42 = 1MHz, 1MHz / 10kHz = 100)
    htim2.Instance = TIM2;
 80019ce:	4b8a      	ldr	r3, [pc, #552]	@ (8001bf8 <PWM_ConfigureTimers+0x318>)
 80019d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80019d4:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 41;  // 42MHz / 42 = 1MHz
 80019d6:	4b88      	ldr	r3, [pc, #544]	@ (8001bf8 <PWM_ConfigureTimers+0x318>)
 80019d8:	2229      	movs	r2, #41	@ 0x29
 80019da:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019dc:	4b86      	ldr	r3, [pc, #536]	@ (8001bf8 <PWM_ConfigureTimers+0x318>)
 80019de:	2200      	movs	r2, #0
 80019e0:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = PWM_PERIOD - 1;  // 100 - 1 = 99
 80019e2:	4b85      	ldr	r3, [pc, #532]	@ (8001bf8 <PWM_ConfigureTimers+0x318>)
 80019e4:	2263      	movs	r2, #99	@ 0x63
 80019e6:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019e8:	4b83      	ldr	r3, [pc, #524]	@ (8001bf8 <PWM_ConfigureTimers+0x318>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Init(&htim2);
 80019ee:	4882      	ldr	r0, [pc, #520]	@ (8001bf8 <PWM_ConfigureTimers+0x318>)
 80019f0:	f003 fdb3 	bl	800555a <HAL_TIM_Base_Init>
    HAL_TIM_PWM_Init(&htim2);
 80019f4:	4880      	ldr	r0, [pc, #512]	@ (8001bf8 <PWM_ConfigureTimers+0x318>)
 80019f6:	f003 fdff 	bl	80055f8 <HAL_TIM_PWM_Init>

    htim3.Instance = TIM3;
 80019fa:	4b80      	ldr	r3, [pc, #512]	@ (8001bfc <PWM_ConfigureTimers+0x31c>)
 80019fc:	4a80      	ldr	r2, [pc, #512]	@ (8001c00 <PWM_ConfigureTimers+0x320>)
 80019fe:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler = 41;
 8001a00:	4b7e      	ldr	r3, [pc, #504]	@ (8001bfc <PWM_ConfigureTimers+0x31c>)
 8001a02:	2229      	movs	r2, #41	@ 0x29
 8001a04:	605a      	str	r2, [r3, #4]
    htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a06:	4b7d      	ldr	r3, [pc, #500]	@ (8001bfc <PWM_ConfigureTimers+0x31c>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	609a      	str	r2, [r3, #8]
    htim3.Init.Period = PWM_PERIOD - 1;
 8001a0c:	4b7b      	ldr	r3, [pc, #492]	@ (8001bfc <PWM_ConfigureTimers+0x31c>)
 8001a0e:	2263      	movs	r2, #99	@ 0x63
 8001a10:	60da      	str	r2, [r3, #12]
    htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a12:	4b7a      	ldr	r3, [pc, #488]	@ (8001bfc <PWM_ConfigureTimers+0x31c>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Init(&htim3);
 8001a18:	4878      	ldr	r0, [pc, #480]	@ (8001bfc <PWM_ConfigureTimers+0x31c>)
 8001a1a:	f003 fd9e 	bl	800555a <HAL_TIM_Base_Init>
    HAL_TIM_PWM_Init(&htim3);
 8001a1e:	4877      	ldr	r0, [pc, #476]	@ (8001bfc <PWM_ConfigureTimers+0x31c>)
 8001a20:	f003 fdea 	bl	80055f8 <HAL_TIM_PWM_Init>

    htim4.Instance = TIM4;
 8001a24:	4b77      	ldr	r3, [pc, #476]	@ (8001c04 <PWM_ConfigureTimers+0x324>)
 8001a26:	4a78      	ldr	r2, [pc, #480]	@ (8001c08 <PWM_ConfigureTimers+0x328>)
 8001a28:	601a      	str	r2, [r3, #0]
    htim4.Init.Prescaler = 41;
 8001a2a:	4b76      	ldr	r3, [pc, #472]	@ (8001c04 <PWM_ConfigureTimers+0x324>)
 8001a2c:	2229      	movs	r2, #41	@ 0x29
 8001a2e:	605a      	str	r2, [r3, #4]
    htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a30:	4b74      	ldr	r3, [pc, #464]	@ (8001c04 <PWM_ConfigureTimers+0x324>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	609a      	str	r2, [r3, #8]
    htim4.Init.Period = PWM_PERIOD - 1;
 8001a36:	4b73      	ldr	r3, [pc, #460]	@ (8001c04 <PWM_ConfigureTimers+0x324>)
 8001a38:	2263      	movs	r2, #99	@ 0x63
 8001a3a:	60da      	str	r2, [r3, #12]
    htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a3c:	4b71      	ldr	r3, [pc, #452]	@ (8001c04 <PWM_ConfigureTimers+0x324>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Init(&htim4);
 8001a42:	4870      	ldr	r0, [pc, #448]	@ (8001c04 <PWM_ConfigureTimers+0x324>)
 8001a44:	f003 fd89 	bl	800555a <HAL_TIM_Base_Init>
    HAL_TIM_PWM_Init(&htim4);
 8001a48:	486e      	ldr	r0, [pc, #440]	@ (8001c04 <PWM_ConfigureTimers+0x324>)
 8001a4a:	f003 fdd5 	bl	80055f8 <HAL_TIM_PWM_Init>

    // Configure TIM8 (84MHz / 84 = 1MHz, 1MHz / 10kHz = 100)
    htim8.Instance = TIM8;
 8001a4e:	4b6f      	ldr	r3, [pc, #444]	@ (8001c0c <PWM_ConfigureTimers+0x32c>)
 8001a50:	4a6f      	ldr	r2, [pc, #444]	@ (8001c10 <PWM_ConfigureTimers+0x330>)
 8001a52:	601a      	str	r2, [r3, #0]
    htim8.Init.Prescaler = 83;
 8001a54:	4b6d      	ldr	r3, [pc, #436]	@ (8001c0c <PWM_ConfigureTimers+0x32c>)
 8001a56:	2253      	movs	r2, #83	@ 0x53
 8001a58:	605a      	str	r2, [r3, #4]
    htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a5a:	4b6c      	ldr	r3, [pc, #432]	@ (8001c0c <PWM_ConfigureTimers+0x32c>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	609a      	str	r2, [r3, #8]
    htim8.Init.Period = PWM_PERIOD - 1;
 8001a60:	4b6a      	ldr	r3, [pc, #424]	@ (8001c0c <PWM_ConfigureTimers+0x32c>)
 8001a62:	2263      	movs	r2, #99	@ 0x63
 8001a64:	60da      	str	r2, [r3, #12]
    htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a66:	4b69      	ldr	r3, [pc, #420]	@ (8001c0c <PWM_ConfigureTimers+0x32c>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	611a      	str	r2, [r3, #16]
    htim8.Init.RepetitionCounter = 0;
 8001a6c:	4b67      	ldr	r3, [pc, #412]	@ (8001c0c <PWM_ConfigureTimers+0x32c>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	615a      	str	r2, [r3, #20]
    HAL_TIM_Base_Init(&htim8);
 8001a72:	4866      	ldr	r0, [pc, #408]	@ (8001c0c <PWM_ConfigureTimers+0x32c>)
 8001a74:	f003 fd71 	bl	800555a <HAL_TIM_Base_Init>
    HAL_TIM_PWM_Init(&htim8);
 8001a78:	4864      	ldr	r0, [pc, #400]	@ (8001c0c <PWM_ConfigureTimers+0x32c>)
 8001a7a:	f003 fdbd 	bl	80055f8 <HAL_TIM_PWM_Init>

    // Configure PWM channels (common settings)
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a7e:	2360      	movs	r3, #96	@ 0x60
 8001a80:	617b      	str	r3, [r7, #20]
    sConfigOC.Pulse = 0;
 8001a82:	2300      	movs	r3, #0
 8001a84:	61bb      	str	r3, [r7, #24]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a86:	2300      	movs	r3, #0
 8001a88:	61fb      	str	r3, [r7, #28]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	627b      	str	r3, [r7, #36]	@ 0x24

    // Configure all channels
    HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1);
 8001a8e:	f107 0314 	add.w	r3, r7, #20
 8001a92:	2200      	movs	r2, #0
 8001a94:	4619      	mov	r1, r3
 8001a96:	4856      	ldr	r0, [pc, #344]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 8001a98:	f003 fed0 	bl	800583c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2);
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	2204      	movs	r2, #4
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	4852      	ldr	r0, [pc, #328]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 8001aa6:	f003 fec9 	bl	800583c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3);
 8001aaa:	f107 0314 	add.w	r3, r7, #20
 8001aae:	2208      	movs	r2, #8
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	484f      	ldr	r0, [pc, #316]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 8001ab4:	f003 fec2 	bl	800583c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4);
 8001ab8:	f107 0314 	add.w	r3, r7, #20
 8001abc:	220c      	movs	r2, #12
 8001abe:	4619      	mov	r1, r3
 8001ac0:	484b      	ldr	r0, [pc, #300]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 8001ac2:	f003 febb 	bl	800583c <HAL_TIM_PWM_ConfigChannel>

    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8001ac6:	f107 0314 	add.w	r3, r7, #20
 8001aca:	2200      	movs	r2, #0
 8001acc:	4619      	mov	r1, r3
 8001ace:	484a      	ldr	r0, [pc, #296]	@ (8001bf8 <PWM_ConfigureTimers+0x318>)
 8001ad0:	f003 feb4 	bl	800583c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 8001ad4:	f107 0314 	add.w	r3, r7, #20
 8001ad8:	2204      	movs	r2, #4
 8001ada:	4619      	mov	r1, r3
 8001adc:	4846      	ldr	r0, [pc, #280]	@ (8001bf8 <PWM_ConfigureTimers+0x318>)
 8001ade:	f003 fead 	bl	800583c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8001ae2:	f107 0314 	add.w	r3, r7, #20
 8001ae6:	2208      	movs	r2, #8
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4843      	ldr	r0, [pc, #268]	@ (8001bf8 <PWM_ConfigureTimers+0x318>)
 8001aec:	f003 fea6 	bl	800583c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 8001af0:	f107 0314 	add.w	r3, r7, #20
 8001af4:	220c      	movs	r2, #12
 8001af6:	4619      	mov	r1, r3
 8001af8:	483f      	ldr	r0, [pc, #252]	@ (8001bf8 <PWM_ConfigureTimers+0x318>)
 8001afa:	f003 fe9f 	bl	800583c <HAL_TIM_PWM_ConfigChannel>

    HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1);
 8001afe:	f107 0314 	add.w	r3, r7, #20
 8001b02:	2200      	movs	r2, #0
 8001b04:	4619      	mov	r1, r3
 8001b06:	483d      	ldr	r0, [pc, #244]	@ (8001bfc <PWM_ConfigureTimers+0x31c>)
 8001b08:	f003 fe98 	bl	800583c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2);
 8001b0c:	f107 0314 	add.w	r3, r7, #20
 8001b10:	2204      	movs	r2, #4
 8001b12:	4619      	mov	r1, r3
 8001b14:	4839      	ldr	r0, [pc, #228]	@ (8001bfc <PWM_ConfigureTimers+0x31c>)
 8001b16:	f003 fe91 	bl	800583c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3);
 8001b1a:	f107 0314 	add.w	r3, r7, #20
 8001b1e:	2208      	movs	r2, #8
 8001b20:	4619      	mov	r1, r3
 8001b22:	4836      	ldr	r0, [pc, #216]	@ (8001bfc <PWM_ConfigureTimers+0x31c>)
 8001b24:	f003 fe8a 	bl	800583c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4);
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	220c      	movs	r2, #12
 8001b2e:	4619      	mov	r1, r3
 8001b30:	4832      	ldr	r0, [pc, #200]	@ (8001bfc <PWM_ConfigureTimers+0x31c>)
 8001b32:	f003 fe83 	bl	800583c <HAL_TIM_PWM_ConfigChannel>

    HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1);
 8001b36:	f107 0314 	add.w	r3, r7, #20
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4831      	ldr	r0, [pc, #196]	@ (8001c04 <PWM_ConfigureTimers+0x324>)
 8001b40:	f003 fe7c 	bl	800583c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2);
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	2204      	movs	r2, #4
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	482d      	ldr	r0, [pc, #180]	@ (8001c04 <PWM_ConfigureTimers+0x324>)
 8001b4e:	f003 fe75 	bl	800583c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3);
 8001b52:	f107 0314 	add.w	r3, r7, #20
 8001b56:	2208      	movs	r2, #8
 8001b58:	4619      	mov	r1, r3
 8001b5a:	482a      	ldr	r0, [pc, #168]	@ (8001c04 <PWM_ConfigureTimers+0x324>)
 8001b5c:	f003 fe6e 	bl	800583c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4);
 8001b60:	f107 0314 	add.w	r3, r7, #20
 8001b64:	220c      	movs	r2, #12
 8001b66:	4619      	mov	r1, r3
 8001b68:	4826      	ldr	r0, [pc, #152]	@ (8001c04 <PWM_ConfigureTimers+0x324>)
 8001b6a:	f003 fe67 	bl	800583c <HAL_TIM_PWM_ConfigChannel>

    HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1);
 8001b6e:	f107 0314 	add.w	r3, r7, #20
 8001b72:	2200      	movs	r2, #0
 8001b74:	4619      	mov	r1, r3
 8001b76:	4825      	ldr	r0, [pc, #148]	@ (8001c0c <PWM_ConfigureTimers+0x32c>)
 8001b78:	f003 fe60 	bl	800583c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2);
 8001b7c:	f107 0314 	add.w	r3, r7, #20
 8001b80:	2204      	movs	r2, #4
 8001b82:	4619      	mov	r1, r3
 8001b84:	4821      	ldr	r0, [pc, #132]	@ (8001c0c <PWM_ConfigureTimers+0x32c>)
 8001b86:	f003 fe59 	bl	800583c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3);
 8001b8a:	f107 0314 	add.w	r3, r7, #20
 8001b8e:	2208      	movs	r2, #8
 8001b90:	4619      	mov	r1, r3
 8001b92:	481e      	ldr	r0, [pc, #120]	@ (8001c0c <PWM_ConfigureTimers+0x32c>)
 8001b94:	f003 fe52 	bl	800583c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4);
 8001b98:	f107 0314 	add.w	r3, r7, #20
 8001b9c:	220c      	movs	r2, #12
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	481a      	ldr	r0, [pc, #104]	@ (8001c0c <PWM_ConfigureTimers+0x32c>)
 8001ba2:	f003 fe4b 	bl	800583c <HAL_TIM_PWM_ConfigChannel>

    // Start all PWM channels
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	4811      	ldr	r0, [pc, #68]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 8001baa:	f003 fd7f 	bl	80056ac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001bae:	2104      	movs	r1, #4
 8001bb0:	480f      	ldr	r0, [pc, #60]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 8001bb2:	f003 fd7b 	bl	80056ac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001bb6:	2108      	movs	r1, #8
 8001bb8:	480d      	ldr	r0, [pc, #52]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 8001bba:	f003 fd77 	bl	80056ac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8001bbe:	210c      	movs	r1, #12
 8001bc0:	480b      	ldr	r0, [pc, #44]	@ (8001bf0 <PWM_ConfigureTimers+0x310>)
 8001bc2:	f003 fd73 	bl	80056ac <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001bc6:	2100      	movs	r1, #0
 8001bc8:	480b      	ldr	r0, [pc, #44]	@ (8001bf8 <PWM_ConfigureTimers+0x318>)
 8001bca:	f003 fd6f 	bl	80056ac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001bce:	2104      	movs	r1, #4
 8001bd0:	4809      	ldr	r0, [pc, #36]	@ (8001bf8 <PWM_ConfigureTimers+0x318>)
 8001bd2:	f003 fd6b 	bl	80056ac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001bd6:	2108      	movs	r1, #8
 8001bd8:	4807      	ldr	r0, [pc, #28]	@ (8001bf8 <PWM_ConfigureTimers+0x318>)
 8001bda:	f003 fd67 	bl	80056ac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001bde:	210c      	movs	r1, #12
 8001be0:	4805      	ldr	r0, [pc, #20]	@ (8001bf8 <PWM_ConfigureTimers+0x318>)
 8001be2:	f003 fd63 	bl	80056ac <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001be6:	2100      	movs	r1, #0
 8001be8:	e014      	b.n	8001c14 <PWM_ConfigureTimers+0x334>
 8001bea:	bf00      	nop
 8001bec:	40023800 	.word	0x40023800
 8001bf0:	20000278 	.word	0x20000278
 8001bf4:	40010000 	.word	0x40010000
 8001bf8:	200002c0 	.word	0x200002c0
 8001bfc:	20000308 	.word	0x20000308
 8001c00:	40000400 	.word	0x40000400
 8001c04:	20000350 	.word	0x20000350
 8001c08:	40000800 	.word	0x40000800
 8001c0c:	20000398 	.word	0x20000398
 8001c10:	40010400 	.word	0x40010400
 8001c14:	4819      	ldr	r0, [pc, #100]	@ (8001c7c <PWM_ConfigureTimers+0x39c>)
 8001c16:	f003 fd49 	bl	80056ac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001c1a:	2104      	movs	r1, #4
 8001c1c:	4817      	ldr	r0, [pc, #92]	@ (8001c7c <PWM_ConfigureTimers+0x39c>)
 8001c1e:	f003 fd45 	bl	80056ac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8001c22:	2108      	movs	r1, #8
 8001c24:	4815      	ldr	r0, [pc, #84]	@ (8001c7c <PWM_ConfigureTimers+0x39c>)
 8001c26:	f003 fd41 	bl	80056ac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8001c2a:	210c      	movs	r1, #12
 8001c2c:	4813      	ldr	r0, [pc, #76]	@ (8001c7c <PWM_ConfigureTimers+0x39c>)
 8001c2e:	f003 fd3d 	bl	80056ac <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001c32:	2100      	movs	r1, #0
 8001c34:	4812      	ldr	r0, [pc, #72]	@ (8001c80 <PWM_ConfigureTimers+0x3a0>)
 8001c36:	f003 fd39 	bl	80056ac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8001c3a:	2104      	movs	r1, #4
 8001c3c:	4810      	ldr	r0, [pc, #64]	@ (8001c80 <PWM_ConfigureTimers+0x3a0>)
 8001c3e:	f003 fd35 	bl	80056ac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001c42:	2108      	movs	r1, #8
 8001c44:	480e      	ldr	r0, [pc, #56]	@ (8001c80 <PWM_ConfigureTimers+0x3a0>)
 8001c46:	f003 fd31 	bl	80056ac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 8001c4a:	210c      	movs	r1, #12
 8001c4c:	480c      	ldr	r0, [pc, #48]	@ (8001c80 <PWM_ConfigureTimers+0x3a0>)
 8001c4e:	f003 fd2d 	bl	80056ac <HAL_TIM_PWM_Start>

    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 8001c52:	2100      	movs	r1, #0
 8001c54:	480b      	ldr	r0, [pc, #44]	@ (8001c84 <PWM_ConfigureTimers+0x3a4>)
 8001c56:	f003 fd29 	bl	80056ac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001c5a:	2104      	movs	r1, #4
 8001c5c:	4809      	ldr	r0, [pc, #36]	@ (8001c84 <PWM_ConfigureTimers+0x3a4>)
 8001c5e:	f003 fd25 	bl	80056ac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8001c62:	2108      	movs	r1, #8
 8001c64:	4807      	ldr	r0, [pc, #28]	@ (8001c84 <PWM_ConfigureTimers+0x3a4>)
 8001c66:	f003 fd21 	bl	80056ac <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_4);
 8001c6a:	210c      	movs	r1, #12
 8001c6c:	4805      	ldr	r0, [pc, #20]	@ (8001c84 <PWM_ConfigureTimers+0x3a4>)
 8001c6e:	f003 fd1d 	bl	80056ac <HAL_TIM_PWM_Start>
}
 8001c72:	bf00      	nop
 8001c74:	3748      	adds	r7, #72	@ 0x48
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20000308 	.word	0x20000308
 8001c80:	20000350 	.word	0x20000350
 8001c84:	20000398 	.word	0x20000398

08001c88 <PWM_SetDutyCycle>:
  *         - 50% duty  = ~1.65V average (TIP122 half power)
  *         - 100% duty = 3.3V average (TIP122 fully ON)
  *         - PWM @ 10kHz will be clearly visible on oscilloscope
  */
void PWM_SetDutyCycle(PWM_Channel_t channel, uint8_t duty_percent)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b084      	sub	sp, #16
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	4603      	mov	r3, r0
 8001c90:	460a      	mov	r2, r1
 8001c92:	71fb      	strb	r3, [r7, #7]
 8001c94:	4613      	mov	r3, r2
 8001c96:	71bb      	strb	r3, [r7, #6]
    if (channel >= PWM_CHANNEL_COUNT) return;
 8001c98:	79fb      	ldrb	r3, [r7, #7]
 8001c9a:	2b13      	cmp	r3, #19
 8001c9c:	d811      	bhi.n	8001cc2 <PWM_SetDutyCycle+0x3a>
    if (duty_percent > 100) duty_percent = 100;
 8001c9e:	79bb      	ldrb	r3, [r7, #6]
 8001ca0:	2b64      	cmp	r3, #100	@ 0x64
 8001ca2:	d901      	bls.n	8001ca8 <PWM_SetDutyCycle+0x20>
 8001ca4:	2364      	movs	r3, #100	@ 0x64
 8001ca6:	71bb      	strb	r3, [r7, #6]

    // Store duty cycle
    pwm_duty[channel] = duty_percent;
 8001ca8:	79fb      	ldrb	r3, [r7, #7]
 8001caa:	4908      	ldr	r1, [pc, #32]	@ (8001ccc <PWM_SetDutyCycle+0x44>)
 8001cac:	79ba      	ldrb	r2, [r7, #6]
 8001cae:	54ca      	strb	r2, [r1, r3]

    // Calculate pulse width directly from duty cycle
    // duty_percent 0-100 maps directly to CCR value 0-100
    uint16_t pulse_width = duty_percent;
 8001cb0:	79bb      	ldrb	r3, [r7, #6]
 8001cb2:	81fb      	strh	r3, [r7, #14]

    // Set channel pulse
    PWM_SetChannelPulse(channel, pulse_width);
 8001cb4:	89fa      	ldrh	r2, [r7, #14]
 8001cb6:	79fb      	ldrb	r3, [r7, #7]
 8001cb8:	4611      	mov	r1, r2
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f000 f842 	bl	8001d44 <PWM_SetChannelPulse>
 8001cc0:	e000      	b.n	8001cc4 <PWM_SetDutyCycle+0x3c>
    if (channel >= PWM_CHANNEL_COUNT) return;
 8001cc2:	bf00      	nop
}
 8001cc4:	3710      	adds	r7, #16
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	2000020c 	.word	0x2000020c

08001cd0 <PWM_GetDutyCycle>:
  * @brief  Get current PWM duty cycle
  * @param  channel: PWM channel
  * @retval Duty cycle percentage (0-100)
  */
uint8_t PWM_GetDutyCycle(PWM_Channel_t channel)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	71fb      	strb	r3, [r7, #7]
    if (channel >= PWM_CHANNEL_COUNT) return 0;
 8001cda:	79fb      	ldrb	r3, [r7, #7]
 8001cdc:	2b13      	cmp	r3, #19
 8001cde:	d901      	bls.n	8001ce4 <PWM_GetDutyCycle+0x14>
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	e002      	b.n	8001cea <PWM_GetDutyCycle+0x1a>
    return pwm_duty[channel];
 8001ce4:	79fb      	ldrb	r3, [r7, #7]
 8001ce6:	4a04      	ldr	r2, [pc, #16]	@ (8001cf8 <PWM_GetDutyCycle+0x28>)
 8001ce8:	5cd3      	ldrb	r3, [r2, r3]
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	370c      	adds	r7, #12
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf4:	4770      	bx	lr
 8001cf6:	bf00      	nop
 8001cf8:	2000020c 	.word	0x2000020c

08001cfc <PWM_Stop>:
  * @brief  Stop PWM on specific channel (set to 0%)
  * @param  channel: PWM channel
  * @retval None
  */
void PWM_Stop(PWM_Channel_t channel)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	4603      	mov	r3, r0
 8001d04:	71fb      	strb	r3, [r7, #7]
    PWM_SetDutyCycle(channel, 0);
 8001d06:	79fb      	ldrb	r3, [r7, #7]
 8001d08:	2100      	movs	r1, #0
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff ffbc 	bl	8001c88 <PWM_SetDutyCycle>
}
 8001d10:	bf00      	nop
 8001d12:	3708      	adds	r7, #8
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <PWM_StopAll>:
/**
  * @brief  Stop all PWM channels
  * @retval None
  */
void PWM_StopAll(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < PWM_CHANNEL_COUNT; i++)
 8001d1e:	2300      	movs	r3, #0
 8001d20:	71fb      	strb	r3, [r7, #7]
 8001d22:	e006      	b.n	8001d32 <PWM_StopAll+0x1a>
    {
        PWM_Stop((PWM_Channel_t)i);
 8001d24:	79fb      	ldrb	r3, [r7, #7]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff ffe8 	bl	8001cfc <PWM_Stop>
    for (uint8_t i = 0; i < PWM_CHANNEL_COUNT; i++)
 8001d2c:	79fb      	ldrb	r3, [r7, #7]
 8001d2e:	3301      	adds	r3, #1
 8001d30:	71fb      	strb	r3, [r7, #7]
 8001d32:	79fb      	ldrb	r3, [r7, #7]
 8001d34:	2b13      	cmp	r3, #19
 8001d36:	d9f5      	bls.n	8001d24 <PWM_StopAll+0xc>
    }
}
 8001d38:	bf00      	nop
 8001d3a:	bf00      	nop
 8001d3c:	3708      	adds	r7, #8
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	bd80      	pop	{r7, pc}
	...

08001d44 <PWM_SetChannelPulse>:
  * @param  channel: PWM channel
  * @param  pulse_width: Pulse width in microseconds
  * @retval None
  */
static void PWM_SetChannelPulse(PWM_Channel_t channel, uint16_t pulse_width)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	460a      	mov	r2, r1
 8001d4e:	71fb      	strb	r3, [r7, #7]
 8001d50:	4613      	mov	r3, r2
 8001d52:	80bb      	strh	r3, [r7, #4]
    switch (channel)
 8001d54:	79fb      	ldrb	r3, [r7, #7]
 8001d56:	2b13      	cmp	r3, #19
 8001d58:	f200 8090 	bhi.w	8001e7c <PWM_SetChannelPulse+0x138>
 8001d5c:	a201      	add	r2, pc, #4	@ (adr r2, 8001d64 <PWM_SetChannelPulse+0x20>)
 8001d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d62:	bf00      	nop
 8001d64:	08001db5 	.word	0x08001db5
 8001d68:	08001dbf 	.word	0x08001dbf
 8001d6c:	08001dc9 	.word	0x08001dc9
 8001d70:	08001e05 	.word	0x08001e05
 8001d74:	08001ddd 	.word	0x08001ddd
 8001d78:	08001e0f 	.word	0x08001e0f
 8001d7c:	08001de7 	.word	0x08001de7
 8001d80:	08001df1 	.word	0x08001df1
 8001d84:	08001e19 	.word	0x08001e19
 8001d88:	08001dd3 	.word	0x08001dd3
 8001d8c:	08001e2d 	.word	0x08001e2d
 8001d90:	08001e37 	.word	0x08001e37
 8001d94:	08001e41 	.word	0x08001e41
 8001d98:	08001e23 	.word	0x08001e23
 8001d9c:	08001dfb 	.word	0x08001dfb
 8001da0:	08001e55 	.word	0x08001e55
 8001da4:	08001e5f 	.word	0x08001e5f
 8001da8:	08001e69 	.word	0x08001e69
 8001dac:	08001e4b 	.word	0x08001e4b
 8001db0:	08001e73 	.word	0x08001e73
    {
        // TIM8 channels
        case PWM_1_CYLINDER_1_OUT:
            __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, pulse_width);
 8001db4:	4b35      	ldr	r3, [pc, #212]	@ (8001e8c <PWM_SetChannelPulse+0x148>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	88ba      	ldrh	r2, [r7, #4]
 8001dba:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8001dbc:	e05f      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>
        case PWM_2_CYLINDER_1_IN:
            __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, pulse_width);
 8001dbe:	4b33      	ldr	r3, [pc, #204]	@ (8001e8c <PWM_SetChannelPulse+0x148>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	88ba      	ldrh	r2, [r7, #4]
 8001dc4:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8001dc6:	e05a      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>
        case PWM_3_CYLINDER_2_OUT:
            __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, pulse_width);
 8001dc8:	4b30      	ldr	r3, [pc, #192]	@ (8001e8c <PWM_SetChannelPulse+0x148>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	88ba      	ldrh	r2, [r7, #4]
 8001dce:	641a      	str	r2, [r3, #64]	@ 0x40
            break;
 8001dd0:	e055      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>
        case PWM_10_TOOL_2:
            __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, pulse_width);
 8001dd2:	4b2e      	ldr	r3, [pc, #184]	@ (8001e8c <PWM_SetChannelPulse+0x148>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	88ba      	ldrh	r2, [r7, #4]
 8001dd8:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 8001dda:	e050      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>

        // TIM2 channels
        case PWM_5_CYLINDER_3_OUT:
            __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, pulse_width);
 8001ddc:	4b2c      	ldr	r3, [pc, #176]	@ (8001e90 <PWM_SetChannelPulse+0x14c>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	88ba      	ldrh	r2, [r7, #4]
 8001de2:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8001de4:	e04b      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>
        case PWM_7_CYLINDER_4_OUT:
            __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, pulse_width);
 8001de6:	4b2a      	ldr	r3, [pc, #168]	@ (8001e90 <PWM_SetChannelPulse+0x14c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	88ba      	ldrh	r2, [r7, #4]
 8001dec:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 8001dee:	e046      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>
        case PWM_8_CYLINDER_4_IN:
            __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulse_width);
 8001df0:	4b27      	ldr	r3, [pc, #156]	@ (8001e90 <PWM_SetChannelPulse+0x14c>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	88ba      	ldrh	r2, [r7, #4]
 8001df6:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8001df8:	e041      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>
        case PWM_15_OUTRIGGER_RIGHT_UP:
            __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, pulse_width);
 8001dfa:	4b25      	ldr	r3, [pc, #148]	@ (8001e90 <PWM_SetChannelPulse+0x14c>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	88ba      	ldrh	r2, [r7, #4]
 8001e00:	641a      	str	r2, [r3, #64]	@ 0x40
            break;
 8001e02:	e03c      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>

        // TIM3 channels
        case PWM_4_CYLINDER_2_IN:
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, pulse_width);
 8001e04:	4b23      	ldr	r3, [pc, #140]	@ (8001e94 <PWM_SetChannelPulse+0x150>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	88ba      	ldrh	r2, [r7, #4]
 8001e0a:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8001e0c:	e037      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>
        case PWM_6_CYLINDER_3_IN:
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, pulse_width);
 8001e0e:	4b21      	ldr	r3, [pc, #132]	@ (8001e94 <PWM_SetChannelPulse+0x150>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	88ba      	ldrh	r2, [r7, #4]
 8001e14:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 8001e16:	e032      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>
        case PWM_9_TOOL_1:
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, pulse_width);
 8001e18:	4b1e      	ldr	r3, [pc, #120]	@ (8001e94 <PWM_SetChannelPulse+0x150>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	88ba      	ldrh	r2, [r7, #4]
 8001e1e:	641a      	str	r2, [r3, #64]	@ 0x40
            break;
 8001e20:	e02d      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>
        case PWM_14_OUTRIGGER_LEFT_DOWN:
            __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, pulse_width);
 8001e22:	4b1c      	ldr	r3, [pc, #112]	@ (8001e94 <PWM_SetChannelPulse+0x150>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	88ba      	ldrh	r2, [r7, #4]
 8001e28:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8001e2a:	e028      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>

        // TIM4 channels
        case PWM_11_SLEW_CW:
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, pulse_width);
 8001e2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001e98 <PWM_SetChannelPulse+0x154>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	88ba      	ldrh	r2, [r7, #4]
 8001e32:	641a      	str	r2, [r3, #64]	@ 0x40
            break;
 8001e34:	e023      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>
        case PWM_12_SLEW_CCW:
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, pulse_width);
 8001e36:	4b18      	ldr	r3, [pc, #96]	@ (8001e98 <PWM_SetChannelPulse+0x154>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	88ba      	ldrh	r2, [r7, #4]
 8001e3c:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 8001e3e:	e01e      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>
        case PWM_13_OUTRIGGER_LEFT_UP:
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, pulse_width);
 8001e40:	4b15      	ldr	r3, [pc, #84]	@ (8001e98 <PWM_SetChannelPulse+0x154>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	88ba      	ldrh	r2, [r7, #4]
 8001e46:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8001e48:	e019      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>
        case PWM_19_TRACK_LEFT_FORWARD:
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, pulse_width);
 8001e4a:	4b13      	ldr	r3, [pc, #76]	@ (8001e98 <PWM_SetChannelPulse+0x154>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	88ba      	ldrh	r2, [r7, #4]
 8001e50:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8001e52:	e014      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>

        // TIM1 channels
        case PWM_16_OUTRIGGER_RIGHT_DOWN:
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pulse_width);
 8001e54:	4b11      	ldr	r3, [pc, #68]	@ (8001e9c <PWM_SetChannelPulse+0x158>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	88ba      	ldrh	r2, [r7, #4]
 8001e5a:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 8001e5c:	e00f      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>
        case PWM_17_TRACK_RIGHT_FORWARD:
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pulse_width);
 8001e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e9c <PWM_SetChannelPulse+0x158>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	88ba      	ldrh	r2, [r7, #4]
 8001e64:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8001e66:	e00a      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>
        case PWM_18_TRACK_RIGHT_BACKWARD:
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pulse_width);
 8001e68:	4b0c      	ldr	r3, [pc, #48]	@ (8001e9c <PWM_SetChannelPulse+0x158>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	88ba      	ldrh	r2, [r7, #4]
 8001e6e:	63da      	str	r2, [r3, #60]	@ 0x3c
            break;
 8001e70:	e005      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>
        case PWM_20_TRACK_LEFT_BACKWARD:
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pulse_width);
 8001e72:	4b0a      	ldr	r3, [pc, #40]	@ (8001e9c <PWM_SetChannelPulse+0x158>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	88ba      	ldrh	r2, [r7, #4]
 8001e78:	641a      	str	r2, [r3, #64]	@ 0x40
            break;
 8001e7a:	e000      	b.n	8001e7e <PWM_SetChannelPulse+0x13a>

        default:
            break;
 8001e7c:	bf00      	nop
    }
}
 8001e7e:	bf00      	nop
 8001e80:	370c      	adds	r7, #12
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	20000398 	.word	0x20000398
 8001e90:	200002c0 	.word	0x200002c0
 8001e94:	20000308 	.word	0x20000308
 8001e98:	20000350 	.word	0x20000350
 8001e9c:	20000278 	.word	0x20000278

08001ea0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001ea4:	4b17      	ldr	r3, [pc, #92]	@ (8001f04 <MX_SPI1_Init+0x64>)
 8001ea6:	4a18      	ldr	r2, [pc, #96]	@ (8001f08 <MX_SPI1_Init+0x68>)
 8001ea8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001eaa:	4b16      	ldr	r3, [pc, #88]	@ (8001f04 <MX_SPI1_Init+0x64>)
 8001eac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001eb0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001eb2:	4b14      	ldr	r3, [pc, #80]	@ (8001f04 <MX_SPI1_Init+0x64>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001eb8:	4b12      	ldr	r3, [pc, #72]	@ (8001f04 <MX_SPI1_Init+0x64>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ebe:	4b11      	ldr	r3, [pc, #68]	@ (8001f04 <MX_SPI1_Init+0x64>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ec4:	4b0f      	ldr	r3, [pc, #60]	@ (8001f04 <MX_SPI1_Init+0x64>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001eca:	4b0e      	ldr	r3, [pc, #56]	@ (8001f04 <MX_SPI1_Init+0x64>)
 8001ecc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ed0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ed2:	4b0c      	ldr	r3, [pc, #48]	@ (8001f04 <MX_SPI1_Init+0x64>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8001f04 <MX_SPI1_Init+0x64>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ede:	4b09      	ldr	r3, [pc, #36]	@ (8001f04 <MX_SPI1_Init+0x64>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ee4:	4b07      	ldr	r3, [pc, #28]	@ (8001f04 <MX_SPI1_Init+0x64>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001eea:	4b06      	ldr	r3, [pc, #24]	@ (8001f04 <MX_SPI1_Init+0x64>)
 8001eec:	220a      	movs	r2, #10
 8001eee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ef0:	4804      	ldr	r0, [pc, #16]	@ (8001f04 <MX_SPI1_Init+0x64>)
 8001ef2:	f003 faa9 	bl	8005448 <HAL_SPI_Init>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001efc:	f7ff fc44 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f00:	bf00      	nop
 8001f02:	bd80      	pop	{r7, pc}
 8001f04:	20000220 	.word	0x20000220
 8001f08:	40013000 	.word	0x40013000

08001f0c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08a      	sub	sp, #40	@ 0x28
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f14:	f107 0314 	add.w	r3, r7, #20
 8001f18:	2200      	movs	r2, #0
 8001f1a:	601a      	str	r2, [r3, #0]
 8001f1c:	605a      	str	r2, [r3, #4]
 8001f1e:	609a      	str	r2, [r3, #8]
 8001f20:	60da      	str	r2, [r3, #12]
 8001f22:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	4a19      	ldr	r2, [pc, #100]	@ (8001f90 <HAL_SPI_MspInit+0x84>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d12b      	bne.n	8001f86 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001f2e:	2300      	movs	r3, #0
 8001f30:	613b      	str	r3, [r7, #16]
 8001f32:	4b18      	ldr	r3, [pc, #96]	@ (8001f94 <HAL_SPI_MspInit+0x88>)
 8001f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f36:	4a17      	ldr	r2, [pc, #92]	@ (8001f94 <HAL_SPI_MspInit+0x88>)
 8001f38:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f3e:	4b15      	ldr	r3, [pc, #84]	@ (8001f94 <HAL_SPI_MspInit+0x88>)
 8001f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f42:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f46:	613b      	str	r3, [r7, #16]
 8001f48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60fb      	str	r3, [r7, #12]
 8001f4e:	4b11      	ldr	r3, [pc, #68]	@ (8001f94 <HAL_SPI_MspInit+0x88>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	4a10      	ldr	r2, [pc, #64]	@ (8001f94 <HAL_SPI_MspInit+0x88>)
 8001f54:	f043 0301 	orr.w	r3, r3, #1
 8001f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f94 <HAL_SPI_MspInit+0x88>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5e:	f003 0301 	and.w	r3, r3, #1
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001f66:	23e0      	movs	r3, #224	@ 0xe0
 8001f68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6a:	2302      	movs	r3, #2
 8001f6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f72:	2300      	movs	r3, #0
 8001f74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f76:	2305      	movs	r3, #5
 8001f78:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f7a:	f107 0314 	add.w	r3, r7, #20
 8001f7e:	4619      	mov	r1, r3
 8001f80:	4805      	ldr	r0, [pc, #20]	@ (8001f98 <HAL_SPI_MspInit+0x8c>)
 8001f82:	f000 fbdf 	bl	8002744 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001f86:	bf00      	nop
 8001f88:	3728      	adds	r7, #40	@ 0x28
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40013000 	.word	0x40013000
 8001f94:	40023800 	.word	0x40023800
 8001f98:	40020000 	.word	0x40020000

08001f9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	607b      	str	r3, [r7, #4]
 8001fa6:	4b10      	ldr	r3, [pc, #64]	@ (8001fe8 <HAL_MspInit+0x4c>)
 8001fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001faa:	4a0f      	ldr	r2, [pc, #60]	@ (8001fe8 <HAL_MspInit+0x4c>)
 8001fac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fb0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe8 <HAL_MspInit+0x4c>)
 8001fb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fba:	607b      	str	r3, [r7, #4]
 8001fbc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	603b      	str	r3, [r7, #0]
 8001fc2:	4b09      	ldr	r3, [pc, #36]	@ (8001fe8 <HAL_MspInit+0x4c>)
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc6:	4a08      	ldr	r2, [pc, #32]	@ (8001fe8 <HAL_MspInit+0x4c>)
 8001fc8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fcc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fce:	4b06      	ldr	r3, [pc, #24]	@ (8001fe8 <HAL_MspInit+0x4c>)
 8001fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fd6:	603b      	str	r3, [r7, #0]
 8001fd8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001fda:	2007      	movs	r0, #7
 8001fdc:	f000 fade 	bl	800259c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fe0:	bf00      	nop
 8001fe2:	3708      	adds	r7, #8
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40023800 	.word	0x40023800

08001fec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fec:	b480      	push	{r7}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ff0:	bf00      	nop
 8001ff2:	e7fd      	b.n	8001ff0 <NMI_Handler+0x4>

08001ff4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ff8:	bf00      	nop
 8001ffa:	e7fd      	b.n	8001ff8 <HardFault_Handler+0x4>

08001ffc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002000:	bf00      	nop
 8002002:	e7fd      	b.n	8002000 <MemManage_Handler+0x4>

08002004 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002008:	bf00      	nop
 800200a:	e7fd      	b.n	8002008 <BusFault_Handler+0x4>

0800200c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002010:	bf00      	nop
 8002012:	e7fd      	b.n	8002010 <UsageFault_Handler+0x4>

08002014 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002018:	bf00      	nop
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr

08002022 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002022:	b480      	push	{r7}
 8002024:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002034:	bf00      	nop
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr

0800203e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800203e:	b580      	push	{r7, lr}
 8002040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002042:	f000 f997 	bl	8002374 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
	...

0800204c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002050:	4802      	ldr	r0, [pc, #8]	@ (800205c <USART1_IRQHandler+0x10>)
 8002052:	f004 f831 	bl	80060b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002056:	bf00      	nop
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	200003e0 	.word	0x200003e0

08002060 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002064:	4802      	ldr	r0, [pc, #8]	@ (8002070 <OTG_FS_IRQHandler+0x10>)
 8002066:	f001 fb07 	bl	8003678 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800206a:	bf00      	nop
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	2000190c 	.word	0x2000190c

08002074 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002078:	4b06      	ldr	r3, [pc, #24]	@ (8002094 <SystemInit+0x20>)
 800207a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800207e:	4a05      	ldr	r2, [pc, #20]	@ (8002094 <SystemInit+0x20>)
 8002080:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002084:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002088:	bf00      	nop
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
 8002092:	bf00      	nop
 8002094:	e000ed00 	.word	0xe000ed00

08002098 <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim8);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002098:	b480      	push	{r7}
 800209a:	b089      	sub	sp, #36	@ 0x24
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a33      	ldr	r2, [pc, #204]	@ (8002174 <HAL_TIM_Base_MspInit+0xdc>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d10e      	bne.n	80020c8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020aa:	2300      	movs	r3, #0
 80020ac:	61fb      	str	r3, [r7, #28]
 80020ae:	4b32      	ldr	r3, [pc, #200]	@ (8002178 <HAL_TIM_Base_MspInit+0xe0>)
 80020b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020b2:	4a31      	ldr	r2, [pc, #196]	@ (8002178 <HAL_TIM_Base_MspInit+0xe0>)
 80020b4:	f043 0301 	orr.w	r3, r3, #1
 80020b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ba:	4b2f      	ldr	r3, [pc, #188]	@ (8002178 <HAL_TIM_Base_MspInit+0xe0>)
 80020bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020be:	f003 0301 	and.w	r3, r3, #1
 80020c2:	61fb      	str	r3, [r7, #28]
 80020c4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80020c6:	e04e      	b.n	8002166 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM2)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020d0:	d10e      	bne.n	80020f0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020d2:	2300      	movs	r3, #0
 80020d4:	61bb      	str	r3, [r7, #24]
 80020d6:	4b28      	ldr	r3, [pc, #160]	@ (8002178 <HAL_TIM_Base_MspInit+0xe0>)
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	4a27      	ldr	r2, [pc, #156]	@ (8002178 <HAL_TIM_Base_MspInit+0xe0>)
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020e2:	4b25      	ldr	r3, [pc, #148]	@ (8002178 <HAL_TIM_Base_MspInit+0xe0>)
 80020e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	61bb      	str	r3, [r7, #24]
 80020ec:	69bb      	ldr	r3, [r7, #24]
}
 80020ee:	e03a      	b.n	8002166 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM3)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a21      	ldr	r2, [pc, #132]	@ (800217c <HAL_TIM_Base_MspInit+0xe4>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d10e      	bne.n	8002118 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020fa:	2300      	movs	r3, #0
 80020fc:	617b      	str	r3, [r7, #20]
 80020fe:	4b1e      	ldr	r3, [pc, #120]	@ (8002178 <HAL_TIM_Base_MspInit+0xe0>)
 8002100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002102:	4a1d      	ldr	r2, [pc, #116]	@ (8002178 <HAL_TIM_Base_MspInit+0xe0>)
 8002104:	f043 0302 	orr.w	r3, r3, #2
 8002108:	6413      	str	r3, [r2, #64]	@ 0x40
 800210a:	4b1b      	ldr	r3, [pc, #108]	@ (8002178 <HAL_TIM_Base_MspInit+0xe0>)
 800210c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	617b      	str	r3, [r7, #20]
 8002114:	697b      	ldr	r3, [r7, #20]
}
 8002116:	e026      	b.n	8002166 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM4)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a18      	ldr	r2, [pc, #96]	@ (8002180 <HAL_TIM_Base_MspInit+0xe8>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d10e      	bne.n	8002140 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002122:	2300      	movs	r3, #0
 8002124:	613b      	str	r3, [r7, #16]
 8002126:	4b14      	ldr	r3, [pc, #80]	@ (8002178 <HAL_TIM_Base_MspInit+0xe0>)
 8002128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212a:	4a13      	ldr	r2, [pc, #76]	@ (8002178 <HAL_TIM_Base_MspInit+0xe0>)
 800212c:	f043 0304 	orr.w	r3, r3, #4
 8002130:	6413      	str	r3, [r2, #64]	@ 0x40
 8002132:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <HAL_TIM_Base_MspInit+0xe0>)
 8002134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002136:	f003 0304 	and.w	r3, r3, #4
 800213a:	613b      	str	r3, [r7, #16]
 800213c:	693b      	ldr	r3, [r7, #16]
}
 800213e:	e012      	b.n	8002166 <HAL_TIM_Base_MspInit+0xce>
  else if(tim_baseHandle->Instance==TIM8)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a0f      	ldr	r2, [pc, #60]	@ (8002184 <HAL_TIM_Base_MspInit+0xec>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d10d      	bne.n	8002166 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	60fb      	str	r3, [r7, #12]
 800214e:	4b0a      	ldr	r3, [pc, #40]	@ (8002178 <HAL_TIM_Base_MspInit+0xe0>)
 8002150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002152:	4a09      	ldr	r2, [pc, #36]	@ (8002178 <HAL_TIM_Base_MspInit+0xe0>)
 8002154:	f043 0302 	orr.w	r3, r3, #2
 8002158:	6453      	str	r3, [r2, #68]	@ 0x44
 800215a:	4b07      	ldr	r3, [pc, #28]	@ (8002178 <HAL_TIM_Base_MspInit+0xe0>)
 800215c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	60fb      	str	r3, [r7, #12]
 8002164:	68fb      	ldr	r3, [r7, #12]
}
 8002166:	bf00      	nop
 8002168:	3724      	adds	r7, #36	@ 0x24
 800216a:	46bd      	mov	sp, r7
 800216c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002170:	4770      	bx	lr
 8002172:	bf00      	nop
 8002174:	40010000 	.word	0x40010000
 8002178:	40023800 	.word	0x40023800
 800217c:	40000400 	.word	0x40000400
 8002180:	40000800 	.word	0x40000800
 8002184:	40010400 	.word	0x40010400

08002188 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800218c:	4b11      	ldr	r3, [pc, #68]	@ (80021d4 <MX_USART1_UART_Init+0x4c>)
 800218e:	4a12      	ldr	r2, [pc, #72]	@ (80021d8 <MX_USART1_UART_Init+0x50>)
 8002190:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002192:	4b10      	ldr	r3, [pc, #64]	@ (80021d4 <MX_USART1_UART_Init+0x4c>)
 8002194:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002198:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800219a:	4b0e      	ldr	r3, [pc, #56]	@ (80021d4 <MX_USART1_UART_Init+0x4c>)
 800219c:	2200      	movs	r2, #0
 800219e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021a0:	4b0c      	ldr	r3, [pc, #48]	@ (80021d4 <MX_USART1_UART_Init+0x4c>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021a6:	4b0b      	ldr	r3, [pc, #44]	@ (80021d4 <MX_USART1_UART_Init+0x4c>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021ac:	4b09      	ldr	r3, [pc, #36]	@ (80021d4 <MX_USART1_UART_Init+0x4c>)
 80021ae:	220c      	movs	r2, #12
 80021b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021b2:	4b08      	ldr	r3, [pc, #32]	@ (80021d4 <MX_USART1_UART_Init+0x4c>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b8:	4b06      	ldr	r3, [pc, #24]	@ (80021d4 <MX_USART1_UART_Init+0x4c>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021be:	4805      	ldr	r0, [pc, #20]	@ (80021d4 <MX_USART1_UART_Init+0x4c>)
 80021c0:	f003 fe79 	bl	8005eb6 <HAL_UART_Init>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021ca:	f7ff fadd 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	200003e0 	.word	0x200003e0
 80021d8:	40011000 	.word	0x40011000

080021dc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08a      	sub	sp, #40	@ 0x28
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a1d      	ldr	r2, [pc, #116]	@ (8002270 <HAL_UART_MspInit+0x94>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d133      	bne.n	8002266 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
 8002202:	4b1c      	ldr	r3, [pc, #112]	@ (8002274 <HAL_UART_MspInit+0x98>)
 8002204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002206:	4a1b      	ldr	r2, [pc, #108]	@ (8002274 <HAL_UART_MspInit+0x98>)
 8002208:	f043 0310 	orr.w	r3, r3, #16
 800220c:	6453      	str	r3, [r2, #68]	@ 0x44
 800220e:	4b19      	ldr	r3, [pc, #100]	@ (8002274 <HAL_UART_MspInit+0x98>)
 8002210:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002212:	f003 0310 	and.w	r3, r3, #16
 8002216:	613b      	str	r3, [r7, #16]
 8002218:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	60fb      	str	r3, [r7, #12]
 800221e:	4b15      	ldr	r3, [pc, #84]	@ (8002274 <HAL_UART_MspInit+0x98>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002222:	4a14      	ldr	r2, [pc, #80]	@ (8002274 <HAL_UART_MspInit+0x98>)
 8002224:	f043 0302 	orr.w	r3, r3, #2
 8002228:	6313      	str	r3, [r2, #48]	@ 0x30
 800222a:	4b12      	ldr	r3, [pc, #72]	@ (8002274 <HAL_UART_MspInit+0x98>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222e:	f003 0302 	and.w	r3, r3, #2
 8002232:	60fb      	str	r3, [r7, #12]
 8002234:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002236:	23c0      	movs	r3, #192	@ 0xc0
 8002238:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223a:	2302      	movs	r3, #2
 800223c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223e:	2300      	movs	r3, #0
 8002240:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002242:	2303      	movs	r3, #3
 8002244:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002246:	2307      	movs	r3, #7
 8002248:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800224a:	f107 0314 	add.w	r3, r7, #20
 800224e:	4619      	mov	r1, r3
 8002250:	4809      	ldr	r0, [pc, #36]	@ (8002278 <HAL_UART_MspInit+0x9c>)
 8002252:	f000 fa77 	bl	8002744 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002256:	2200      	movs	r2, #0
 8002258:	2100      	movs	r1, #0
 800225a:	2025      	movs	r0, #37	@ 0x25
 800225c:	f000 f9a9 	bl	80025b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002260:	2025      	movs	r0, #37	@ 0x25
 8002262:	f000 f9c2 	bl	80025ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002266:	bf00      	nop
 8002268:	3728      	adds	r7, #40	@ 0x28
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40011000 	.word	0x40011000
 8002274:	40023800 	.word	0x40023800
 8002278:	40020400 	.word	0x40020400

0800227c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800227c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80022b4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002280:	f7ff fef8 	bl	8002074 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002284:	480c      	ldr	r0, [pc, #48]	@ (80022b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002286:	490d      	ldr	r1, [pc, #52]	@ (80022bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002288:	4a0d      	ldr	r2, [pc, #52]	@ (80022c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800228a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800228c:	e002      	b.n	8002294 <LoopCopyDataInit>

0800228e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800228e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002290:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002292:	3304      	adds	r3, #4

08002294 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002294:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002296:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002298:	d3f9      	bcc.n	800228e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800229a:	4a0a      	ldr	r2, [pc, #40]	@ (80022c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800229c:	4c0a      	ldr	r4, [pc, #40]	@ (80022c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800229e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022a0:	e001      	b.n	80022a6 <LoopFillZerobss>

080022a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022a4:	3204      	adds	r2, #4

080022a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022a8:	d3fb      	bcc.n	80022a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022aa:	f008 ff03 	bl	800b0b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80022ae:	f7ff f809 	bl	80012c4 <main>
  bx  lr    
 80022b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80022b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80022b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022bc:	2000014c 	.word	0x2000014c
  ldr r2, =_sidata
 80022c0:	0800bc6c 	.word	0x0800bc6c
  ldr r2, =_sbss
 80022c4:	2000014c 	.word	0x2000014c
  ldr r4, =_ebss
 80022c8:	2000215c 	.word	0x2000215c

080022cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80022cc:	e7fe      	b.n	80022cc <ADC_IRQHandler>
	...

080022d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022d0:	b580      	push	{r7, lr}
 80022d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002310 <HAL_Init+0x40>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a0d      	ldr	r2, [pc, #52]	@ (8002310 <HAL_Init+0x40>)
 80022da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002310 <HAL_Init+0x40>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002310 <HAL_Init+0x40>)
 80022e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022ec:	4b08      	ldr	r3, [pc, #32]	@ (8002310 <HAL_Init+0x40>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4a07      	ldr	r2, [pc, #28]	@ (8002310 <HAL_Init+0x40>)
 80022f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022f8:	2003      	movs	r0, #3
 80022fa:	f000 f94f 	bl	800259c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022fe:	2000      	movs	r0, #0
 8002300:	f000 f808 	bl	8002314 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002304:	f7ff fe4a 	bl	8001f9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	40023c00 	.word	0x40023c00

08002314 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800231c:	4b12      	ldr	r3, [pc, #72]	@ (8002368 <HAL_InitTick+0x54>)
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	4b12      	ldr	r3, [pc, #72]	@ (800236c <HAL_InitTick+0x58>)
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	4619      	mov	r1, r3
 8002326:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800232a:	fbb3 f3f1 	udiv	r3, r3, r1
 800232e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002332:	4618      	mov	r0, r3
 8002334:	f000 f967 	bl	8002606 <HAL_SYSTICK_Config>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
 8002340:	e00e      	b.n	8002360 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2b0f      	cmp	r3, #15
 8002346:	d80a      	bhi.n	800235e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002348:	2200      	movs	r2, #0
 800234a:	6879      	ldr	r1, [r7, #4]
 800234c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002350:	f000 f92f 	bl	80025b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002354:	4a06      	ldr	r2, [pc, #24]	@ (8002370 <HAL_InitTick+0x5c>)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800235a:	2300      	movs	r3, #0
 800235c:	e000      	b.n	8002360 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
}
 8002360:	4618      	mov	r0, r3
 8002362:	3708      	adds	r7, #8
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}
 8002368:	20000000 	.word	0x20000000
 800236c:	20000008 	.word	0x20000008
 8002370:	20000004 	.word	0x20000004

08002374 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002378:	4b06      	ldr	r3, [pc, #24]	@ (8002394 <HAL_IncTick+0x20>)
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	461a      	mov	r2, r3
 800237e:	4b06      	ldr	r3, [pc, #24]	@ (8002398 <HAL_IncTick+0x24>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	4413      	add	r3, r2
 8002384:	4a04      	ldr	r2, [pc, #16]	@ (8002398 <HAL_IncTick+0x24>)
 8002386:	6013      	str	r3, [r2, #0]
}
 8002388:	bf00      	nop
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	20000008 	.word	0x20000008
 8002398:	20000428 	.word	0x20000428

0800239c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0
  return uwTick;
 80023a0:	4b03      	ldr	r3, [pc, #12]	@ (80023b0 <HAL_GetTick+0x14>)
 80023a2:	681b      	ldr	r3, [r3, #0]
}
 80023a4:	4618      	mov	r0, r3
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	20000428 	.word	0x20000428

080023b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b084      	sub	sp, #16
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023bc:	f7ff ffee 	bl	800239c <HAL_GetTick>
 80023c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80023cc:	d005      	beq.n	80023da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023ce:	4b0a      	ldr	r3, [pc, #40]	@ (80023f8 <HAL_Delay+0x44>)
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	461a      	mov	r2, r3
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	4413      	add	r3, r2
 80023d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023da:	bf00      	nop
 80023dc:	f7ff ffde 	bl	800239c <HAL_GetTick>
 80023e0:	4602      	mov	r2, r0
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	1ad3      	subs	r3, r2, r3
 80023e6:	68fa      	ldr	r2, [r7, #12]
 80023e8:	429a      	cmp	r2, r3
 80023ea:	d8f7      	bhi.n	80023dc <HAL_Delay+0x28>
  {
  }
}
 80023ec:	bf00      	nop
 80023ee:	bf00      	nop
 80023f0:	3710      	adds	r7, #16
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	20000008 	.word	0x20000008

080023fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b085      	sub	sp, #20
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f003 0307 	and.w	r3, r3, #7
 800240a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800240c:	4b0c      	ldr	r3, [pc, #48]	@ (8002440 <__NVIC_SetPriorityGrouping+0x44>)
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002412:	68ba      	ldr	r2, [r7, #8]
 8002414:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002418:	4013      	ands	r3, r2
 800241a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002424:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002428:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800242c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800242e:	4a04      	ldr	r2, [pc, #16]	@ (8002440 <__NVIC_SetPriorityGrouping+0x44>)
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	60d3      	str	r3, [r2, #12]
}
 8002434:	bf00      	nop
 8002436:	3714      	adds	r7, #20
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr
 8002440:	e000ed00 	.word	0xe000ed00

08002444 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002448:	4b04      	ldr	r3, [pc, #16]	@ (800245c <__NVIC_GetPriorityGrouping+0x18>)
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	0a1b      	lsrs	r3, r3, #8
 800244e:	f003 0307 	and.w	r3, r3, #7
}
 8002452:	4618      	mov	r0, r3
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	e000ed00 	.word	0xe000ed00

08002460 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800246a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800246e:	2b00      	cmp	r3, #0
 8002470:	db0b      	blt.n	800248a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002472:	79fb      	ldrb	r3, [r7, #7]
 8002474:	f003 021f 	and.w	r2, r3, #31
 8002478:	4907      	ldr	r1, [pc, #28]	@ (8002498 <__NVIC_EnableIRQ+0x38>)
 800247a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247e:	095b      	lsrs	r3, r3, #5
 8002480:	2001      	movs	r0, #1
 8002482:	fa00 f202 	lsl.w	r2, r0, r2
 8002486:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800248a:	bf00      	nop
 800248c:	370c      	adds	r7, #12
 800248e:	46bd      	mov	sp, r7
 8002490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002494:	4770      	bx	lr
 8002496:	bf00      	nop
 8002498:	e000e100 	.word	0xe000e100

0800249c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	4603      	mov	r3, r0
 80024a4:	6039      	str	r1, [r7, #0]
 80024a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	db0a      	blt.n	80024c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	b2da      	uxtb	r2, r3
 80024b4:	490c      	ldr	r1, [pc, #48]	@ (80024e8 <__NVIC_SetPriority+0x4c>)
 80024b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ba:	0112      	lsls	r2, r2, #4
 80024bc:	b2d2      	uxtb	r2, r2
 80024be:	440b      	add	r3, r1
 80024c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024c4:	e00a      	b.n	80024dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	b2da      	uxtb	r2, r3
 80024ca:	4908      	ldr	r1, [pc, #32]	@ (80024ec <__NVIC_SetPriority+0x50>)
 80024cc:	79fb      	ldrb	r3, [r7, #7]
 80024ce:	f003 030f 	and.w	r3, r3, #15
 80024d2:	3b04      	subs	r3, #4
 80024d4:	0112      	lsls	r2, r2, #4
 80024d6:	b2d2      	uxtb	r2, r2
 80024d8:	440b      	add	r3, r1
 80024da:	761a      	strb	r2, [r3, #24]
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr
 80024e8:	e000e100 	.word	0xe000e100
 80024ec:	e000ed00 	.word	0xe000ed00

080024f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b089      	sub	sp, #36	@ 0x24
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f003 0307 	and.w	r3, r3, #7
 8002502:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002504:	69fb      	ldr	r3, [r7, #28]
 8002506:	f1c3 0307 	rsb	r3, r3, #7
 800250a:	2b04      	cmp	r3, #4
 800250c:	bf28      	it	cs
 800250e:	2304      	movcs	r3, #4
 8002510:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	3304      	adds	r3, #4
 8002516:	2b06      	cmp	r3, #6
 8002518:	d902      	bls.n	8002520 <NVIC_EncodePriority+0x30>
 800251a:	69fb      	ldr	r3, [r7, #28]
 800251c:	3b03      	subs	r3, #3
 800251e:	e000      	b.n	8002522 <NVIC_EncodePriority+0x32>
 8002520:	2300      	movs	r3, #0
 8002522:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002524:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	fa02 f303 	lsl.w	r3, r2, r3
 800252e:	43da      	mvns	r2, r3
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	401a      	ands	r2, r3
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002538:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	fa01 f303 	lsl.w	r3, r1, r3
 8002542:	43d9      	mvns	r1, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002548:	4313      	orrs	r3, r2
         );
}
 800254a:	4618      	mov	r0, r3
 800254c:	3724      	adds	r7, #36	@ 0x24
 800254e:	46bd      	mov	sp, r7
 8002550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002554:	4770      	bx	lr
	...

08002558 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	3b01      	subs	r3, #1
 8002564:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002568:	d301      	bcc.n	800256e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800256a:	2301      	movs	r3, #1
 800256c:	e00f      	b.n	800258e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800256e:	4a0a      	ldr	r2, [pc, #40]	@ (8002598 <SysTick_Config+0x40>)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	3b01      	subs	r3, #1
 8002574:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002576:	210f      	movs	r1, #15
 8002578:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800257c:	f7ff ff8e 	bl	800249c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002580:	4b05      	ldr	r3, [pc, #20]	@ (8002598 <SysTick_Config+0x40>)
 8002582:	2200      	movs	r2, #0
 8002584:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002586:	4b04      	ldr	r3, [pc, #16]	@ (8002598 <SysTick_Config+0x40>)
 8002588:	2207      	movs	r2, #7
 800258a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	e000e010 	.word	0xe000e010

0800259c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b082      	sub	sp, #8
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025a4:	6878      	ldr	r0, [r7, #4]
 80025a6:	f7ff ff29 	bl	80023fc <__NVIC_SetPriorityGrouping>
}
 80025aa:	bf00      	nop
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025b2:	b580      	push	{r7, lr}
 80025b4:	b086      	sub	sp, #24
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	4603      	mov	r3, r0
 80025ba:	60b9      	str	r1, [r7, #8]
 80025bc:	607a      	str	r2, [r7, #4]
 80025be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025c0:	2300      	movs	r3, #0
 80025c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025c4:	f7ff ff3e 	bl	8002444 <__NVIC_GetPriorityGrouping>
 80025c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	68b9      	ldr	r1, [r7, #8]
 80025ce:	6978      	ldr	r0, [r7, #20]
 80025d0:	f7ff ff8e 	bl	80024f0 <NVIC_EncodePriority>
 80025d4:	4602      	mov	r2, r0
 80025d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025da:	4611      	mov	r1, r2
 80025dc:	4618      	mov	r0, r3
 80025de:	f7ff ff5d 	bl	800249c <__NVIC_SetPriority>
}
 80025e2:	bf00      	nop
 80025e4:	3718      	adds	r7, #24
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}

080025ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ea:	b580      	push	{r7, lr}
 80025ec:	b082      	sub	sp, #8
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	4603      	mov	r3, r0
 80025f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff ff31 	bl	8002460 <__NVIC_EnableIRQ>
}
 80025fe:	bf00      	nop
 8002600:	3708      	adds	r7, #8
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b082      	sub	sp, #8
 800260a:	af00      	add	r7, sp, #0
 800260c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800260e:	6878      	ldr	r0, [r7, #4]
 8002610:	f7ff ffa2 	bl	8002558 <SysTick_Config>
 8002614:	4603      	mov	r3, r0
}
 8002616:	4618      	mov	r0, r3
 8002618:	3708      	adds	r7, #8
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800261e:	b580      	push	{r7, lr}
 8002620:	b084      	sub	sp, #16
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800262a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800262c:	f7ff feb6 	bl	800239c <HAL_GetTick>
 8002630:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002638:	b2db      	uxtb	r3, r3
 800263a:	2b02      	cmp	r3, #2
 800263c:	d008      	beq.n	8002650 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2280      	movs	r2, #128	@ 0x80
 8002642:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2200      	movs	r2, #0
 8002648:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e052      	b.n	80026f6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f022 0216 	bic.w	r2, r2, #22
 800265e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	695a      	ldr	r2, [r3, #20]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800266e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002674:	2b00      	cmp	r3, #0
 8002676:	d103      	bne.n	8002680 <HAL_DMA_Abort+0x62>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800267c:	2b00      	cmp	r3, #0
 800267e:	d007      	beq.n	8002690 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f022 0208 	bic.w	r2, r2, #8
 800268e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f022 0201 	bic.w	r2, r2, #1
 800269e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026a0:	e013      	b.n	80026ca <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026a2:	f7ff fe7b 	bl	800239c <HAL_GetTick>
 80026a6:	4602      	mov	r2, r0
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	1ad3      	subs	r3, r2, r3
 80026ac:	2b05      	cmp	r3, #5
 80026ae:	d90c      	bls.n	80026ca <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2220      	movs	r2, #32
 80026b4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2203      	movs	r2, #3
 80026ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2200      	movs	r2, #0
 80026c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80026c6:	2303      	movs	r3, #3
 80026c8:	e015      	b.n	80026f6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f003 0301 	and.w	r3, r3, #1
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d1e4      	bne.n	80026a2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026dc:	223f      	movs	r2, #63	@ 0x3f
 80026de:	409a      	lsls	r2, r3
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80026f4:	2300      	movs	r3, #0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3710      	adds	r7, #16
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}

080026fe <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026fe:	b480      	push	{r7}
 8002700:	b083      	sub	sp, #12
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800270c:	b2db      	uxtb	r3, r3
 800270e:	2b02      	cmp	r3, #2
 8002710:	d004      	beq.n	800271c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2280      	movs	r2, #128	@ 0x80
 8002716:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	e00c      	b.n	8002736 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2205      	movs	r2, #5
 8002720:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f022 0201 	bic.w	r2, r2, #1
 8002732:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002734:	2300      	movs	r3, #0
}
 8002736:	4618      	mov	r0, r3
 8002738:	370c      	adds	r7, #12
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
	...

08002744 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002744:	b480      	push	{r7}
 8002746:	b089      	sub	sp, #36	@ 0x24
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800274e:	2300      	movs	r3, #0
 8002750:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002752:	2300      	movs	r3, #0
 8002754:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002756:	2300      	movs	r3, #0
 8002758:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800275a:	2300      	movs	r3, #0
 800275c:	61fb      	str	r3, [r7, #28]
 800275e:	e16b      	b.n	8002a38 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002760:	2201      	movs	r2, #1
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	fa02 f303 	lsl.w	r3, r2, r3
 8002768:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	697a      	ldr	r2, [r7, #20]
 8002770:	4013      	ands	r3, r2
 8002772:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002774:	693a      	ldr	r2, [r7, #16]
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	429a      	cmp	r2, r3
 800277a:	f040 815a 	bne.w	8002a32 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f003 0303 	and.w	r3, r3, #3
 8002786:	2b01      	cmp	r3, #1
 8002788:	d005      	beq.n	8002796 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002792:	2b02      	cmp	r3, #2
 8002794:	d130      	bne.n	80027f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	689b      	ldr	r3, [r3, #8]
 800279a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800279c:	69fb      	ldr	r3, [r7, #28]
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	2203      	movs	r2, #3
 80027a2:	fa02 f303 	lsl.w	r3, r2, r3
 80027a6:	43db      	mvns	r3, r3
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	4013      	ands	r3, r2
 80027ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	68da      	ldr	r2, [r3, #12]
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	005b      	lsls	r3, r3, #1
 80027b6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ba:	69ba      	ldr	r2, [r7, #24]
 80027bc:	4313      	orrs	r3, r2
 80027be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	69ba      	ldr	r2, [r7, #24]
 80027c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027cc:	2201      	movs	r2, #1
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	fa02 f303 	lsl.w	r3, r2, r3
 80027d4:	43db      	mvns	r3, r3
 80027d6:	69ba      	ldr	r2, [r7, #24]
 80027d8:	4013      	ands	r3, r2
 80027da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	091b      	lsrs	r3, r3, #4
 80027e2:	f003 0201 	and.w	r2, r3, #1
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027f8:	683b      	ldr	r3, [r7, #0]
 80027fa:	685b      	ldr	r3, [r3, #4]
 80027fc:	f003 0303 	and.w	r3, r3, #3
 8002800:	2b03      	cmp	r3, #3
 8002802:	d017      	beq.n	8002834 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	68db      	ldr	r3, [r3, #12]
 8002808:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	2203      	movs	r2, #3
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	43db      	mvns	r3, r3
 8002816:	69ba      	ldr	r2, [r7, #24]
 8002818:	4013      	ands	r3, r2
 800281a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	689a      	ldr	r2, [r3, #8]
 8002820:	69fb      	ldr	r3, [r7, #28]
 8002822:	005b      	lsls	r3, r3, #1
 8002824:	fa02 f303 	lsl.w	r3, r2, r3
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	4313      	orrs	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f003 0303 	and.w	r3, r3, #3
 800283c:	2b02      	cmp	r3, #2
 800283e:	d123      	bne.n	8002888 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	08da      	lsrs	r2, r3, #3
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	3208      	adds	r2, #8
 8002848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800284c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	f003 0307 	and.w	r3, r3, #7
 8002854:	009b      	lsls	r3, r3, #2
 8002856:	220f      	movs	r2, #15
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	43db      	mvns	r3, r3
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	4013      	ands	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	691a      	ldr	r2, [r3, #16]
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	f003 0307 	and.w	r3, r3, #7
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	4313      	orrs	r3, r2
 8002878:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	08da      	lsrs	r2, r3, #3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	3208      	adds	r2, #8
 8002882:	69b9      	ldr	r1, [r7, #24]
 8002884:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800288e:	69fb      	ldr	r3, [r7, #28]
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	2203      	movs	r2, #3
 8002894:	fa02 f303 	lsl.w	r3, r2, r3
 8002898:	43db      	mvns	r3, r3
 800289a:	69ba      	ldr	r2, [r7, #24]
 800289c:	4013      	ands	r3, r2
 800289e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	f003 0203 	and.w	r2, r3, #3
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	fa02 f303 	lsl.w	r3, r2, r3
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	f000 80b4 	beq.w	8002a32 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ca:	2300      	movs	r3, #0
 80028cc:	60fb      	str	r3, [r7, #12]
 80028ce:	4b60      	ldr	r3, [pc, #384]	@ (8002a50 <HAL_GPIO_Init+0x30c>)
 80028d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028d2:	4a5f      	ldr	r2, [pc, #380]	@ (8002a50 <HAL_GPIO_Init+0x30c>)
 80028d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80028da:	4b5d      	ldr	r3, [pc, #372]	@ (8002a50 <HAL_GPIO_Init+0x30c>)
 80028dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028e2:	60fb      	str	r3, [r7, #12]
 80028e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028e6:	4a5b      	ldr	r2, [pc, #364]	@ (8002a54 <HAL_GPIO_Init+0x310>)
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	089b      	lsrs	r3, r3, #2
 80028ec:	3302      	adds	r3, #2
 80028ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	f003 0303 	and.w	r3, r3, #3
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	220f      	movs	r2, #15
 80028fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002902:	43db      	mvns	r3, r3
 8002904:	69ba      	ldr	r2, [r7, #24]
 8002906:	4013      	ands	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a52      	ldr	r2, [pc, #328]	@ (8002a58 <HAL_GPIO_Init+0x314>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d02b      	beq.n	800296a <HAL_GPIO_Init+0x226>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a51      	ldr	r2, [pc, #324]	@ (8002a5c <HAL_GPIO_Init+0x318>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d025      	beq.n	8002966 <HAL_GPIO_Init+0x222>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a50      	ldr	r2, [pc, #320]	@ (8002a60 <HAL_GPIO_Init+0x31c>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d01f      	beq.n	8002962 <HAL_GPIO_Init+0x21e>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a4f      	ldr	r2, [pc, #316]	@ (8002a64 <HAL_GPIO_Init+0x320>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d019      	beq.n	800295e <HAL_GPIO_Init+0x21a>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a4e      	ldr	r2, [pc, #312]	@ (8002a68 <HAL_GPIO_Init+0x324>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d013      	beq.n	800295a <HAL_GPIO_Init+0x216>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	4a4d      	ldr	r2, [pc, #308]	@ (8002a6c <HAL_GPIO_Init+0x328>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d00d      	beq.n	8002956 <HAL_GPIO_Init+0x212>
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	4a4c      	ldr	r2, [pc, #304]	@ (8002a70 <HAL_GPIO_Init+0x32c>)
 800293e:	4293      	cmp	r3, r2
 8002940:	d007      	beq.n	8002952 <HAL_GPIO_Init+0x20e>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a4b      	ldr	r2, [pc, #300]	@ (8002a74 <HAL_GPIO_Init+0x330>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d101      	bne.n	800294e <HAL_GPIO_Init+0x20a>
 800294a:	2307      	movs	r3, #7
 800294c:	e00e      	b.n	800296c <HAL_GPIO_Init+0x228>
 800294e:	2308      	movs	r3, #8
 8002950:	e00c      	b.n	800296c <HAL_GPIO_Init+0x228>
 8002952:	2306      	movs	r3, #6
 8002954:	e00a      	b.n	800296c <HAL_GPIO_Init+0x228>
 8002956:	2305      	movs	r3, #5
 8002958:	e008      	b.n	800296c <HAL_GPIO_Init+0x228>
 800295a:	2304      	movs	r3, #4
 800295c:	e006      	b.n	800296c <HAL_GPIO_Init+0x228>
 800295e:	2303      	movs	r3, #3
 8002960:	e004      	b.n	800296c <HAL_GPIO_Init+0x228>
 8002962:	2302      	movs	r3, #2
 8002964:	e002      	b.n	800296c <HAL_GPIO_Init+0x228>
 8002966:	2301      	movs	r3, #1
 8002968:	e000      	b.n	800296c <HAL_GPIO_Init+0x228>
 800296a:	2300      	movs	r3, #0
 800296c:	69fa      	ldr	r2, [r7, #28]
 800296e:	f002 0203 	and.w	r2, r2, #3
 8002972:	0092      	lsls	r2, r2, #2
 8002974:	4093      	lsls	r3, r2
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	4313      	orrs	r3, r2
 800297a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800297c:	4935      	ldr	r1, [pc, #212]	@ (8002a54 <HAL_GPIO_Init+0x310>)
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	089b      	lsrs	r3, r3, #2
 8002982:	3302      	adds	r3, #2
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800298a:	4b3b      	ldr	r3, [pc, #236]	@ (8002a78 <HAL_GPIO_Init+0x334>)
 800298c:	689b      	ldr	r3, [r3, #8]
 800298e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002990:	693b      	ldr	r3, [r7, #16]
 8002992:	43db      	mvns	r3, r3
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	4013      	ands	r3, r2
 8002998:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d003      	beq.n	80029ae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80029a6:	69ba      	ldr	r2, [r7, #24]
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029ae:	4a32      	ldr	r2, [pc, #200]	@ (8002a78 <HAL_GPIO_Init+0x334>)
 80029b0:	69bb      	ldr	r3, [r7, #24]
 80029b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029b4:	4b30      	ldr	r3, [pc, #192]	@ (8002a78 <HAL_GPIO_Init+0x334>)
 80029b6:	68db      	ldr	r3, [r3, #12]
 80029b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	43db      	mvns	r3, r3
 80029be:	69ba      	ldr	r2, [r7, #24]
 80029c0:	4013      	ands	r3, r2
 80029c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d003      	beq.n	80029d8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80029d0:	69ba      	ldr	r2, [r7, #24]
 80029d2:	693b      	ldr	r3, [r7, #16]
 80029d4:	4313      	orrs	r3, r2
 80029d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029d8:	4a27      	ldr	r2, [pc, #156]	@ (8002a78 <HAL_GPIO_Init+0x334>)
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029de:	4b26      	ldr	r3, [pc, #152]	@ (8002a78 <HAL_GPIO_Init+0x334>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	43db      	mvns	r3, r3
 80029e8:	69ba      	ldr	r2, [r7, #24]
 80029ea:	4013      	ands	r3, r2
 80029ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d003      	beq.n	8002a02 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80029fa:	69ba      	ldr	r2, [r7, #24]
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	4313      	orrs	r3, r2
 8002a00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a02:	4a1d      	ldr	r2, [pc, #116]	@ (8002a78 <HAL_GPIO_Init+0x334>)
 8002a04:	69bb      	ldr	r3, [r7, #24]
 8002a06:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a08:	4b1b      	ldr	r3, [pc, #108]	@ (8002a78 <HAL_GPIO_Init+0x334>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	43db      	mvns	r3, r3
 8002a12:	69ba      	ldr	r2, [r7, #24]
 8002a14:	4013      	ands	r3, r2
 8002a16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d003      	beq.n	8002a2c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002a24:	69ba      	ldr	r2, [r7, #24]
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	4313      	orrs	r3, r2
 8002a2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a2c:	4a12      	ldr	r2, [pc, #72]	@ (8002a78 <HAL_GPIO_Init+0x334>)
 8002a2e:	69bb      	ldr	r3, [r7, #24]
 8002a30:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	3301      	adds	r3, #1
 8002a36:	61fb      	str	r3, [r7, #28]
 8002a38:	69fb      	ldr	r3, [r7, #28]
 8002a3a:	2b0f      	cmp	r3, #15
 8002a3c:	f67f ae90 	bls.w	8002760 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a40:	bf00      	nop
 8002a42:	bf00      	nop
 8002a44:	3724      	adds	r7, #36	@ 0x24
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr
 8002a4e:	bf00      	nop
 8002a50:	40023800 	.word	0x40023800
 8002a54:	40013800 	.word	0x40013800
 8002a58:	40020000 	.word	0x40020000
 8002a5c:	40020400 	.word	0x40020400
 8002a60:	40020800 	.word	0x40020800
 8002a64:	40020c00 	.word	0x40020c00
 8002a68:	40021000 	.word	0x40021000
 8002a6c:	40021400 	.word	0x40021400
 8002a70:	40021800 	.word	0x40021800
 8002a74:	40021c00 	.word	0x40021c00
 8002a78:	40013c00 	.word	0x40013c00

08002a7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	460b      	mov	r3, r1
 8002a86:	807b      	strh	r3, [r7, #2]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a8c:	787b      	ldrb	r3, [r7, #1]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d003      	beq.n	8002a9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a92:	887a      	ldrh	r2, [r7, #2]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a98:	e003      	b.n	8002aa2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a9a:	887b      	ldrh	r3, [r7, #2]
 8002a9c:	041a      	lsls	r2, r3, #16
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	619a      	str	r2, [r3, #24]
}
 8002aa2:	bf00      	nop
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
	...

08002ab0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b088      	sub	sp, #32
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e128      	b.n	8002d14 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d109      	bne.n	8002ae2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	4a90      	ldr	r2, [pc, #576]	@ (8002d1c <HAL_I2S_Init+0x26c>)
 8002ada:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f7fe f903 	bl	8000ce8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2202      	movs	r2, #2
 8002ae6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	69db      	ldr	r3, [r3, #28]
 8002af0:	687a      	ldr	r2, [r7, #4]
 8002af2:	6812      	ldr	r2, [r2, #0]
 8002af4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002af8:	f023 030f 	bic.w	r3, r3, #15
 8002afc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2202      	movs	r2, #2
 8002b04:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	695b      	ldr	r3, [r3, #20]
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d060      	beq.n	8002bd0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d102      	bne.n	8002b1c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002b16:	2310      	movs	r3, #16
 8002b18:	617b      	str	r3, [r7, #20]
 8002b1a:	e001      	b.n	8002b20 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002b1c:	2320      	movs	r3, #32
 8002b1e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	2b20      	cmp	r3, #32
 8002b26:	d802      	bhi.n	8002b2e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002b2e:	2001      	movs	r0, #1
 8002b30:	f002 fc2a 	bl	8005388 <HAL_RCCEx_GetPeriphCLKFreq>
 8002b34:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b3e:	d125      	bne.n	8002b8c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d010      	beq.n	8002b6a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	68fa      	ldr	r2, [r7, #12]
 8002b4e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b52:	4613      	mov	r3, r2
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	4413      	add	r3, r2
 8002b58:	005b      	lsls	r3, r3, #1
 8002b5a:	461a      	mov	r2, r3
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	695b      	ldr	r3, [r3, #20]
 8002b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b64:	3305      	adds	r3, #5
 8002b66:	613b      	str	r3, [r7, #16]
 8002b68:	e01f      	b.n	8002baa <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	00db      	lsls	r3, r3, #3
 8002b6e:	68fa      	ldr	r2, [r7, #12]
 8002b70:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b74:	4613      	mov	r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	4413      	add	r3, r2
 8002b7a:	005b      	lsls	r3, r3, #1
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	695b      	ldr	r3, [r3, #20]
 8002b82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b86:	3305      	adds	r3, #5
 8002b88:	613b      	str	r3, [r7, #16]
 8002b8a:	e00e      	b.n	8002baa <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002b8c:	68fa      	ldr	r2, [r7, #12]
 8002b8e:	697b      	ldr	r3, [r7, #20]
 8002b90:	fbb2 f2f3 	udiv	r2, r2, r3
 8002b94:	4613      	mov	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	4413      	add	r3, r2
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	695b      	ldr	r3, [r3, #20]
 8002ba2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ba6:	3305      	adds	r3, #5
 8002ba8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	4a5c      	ldr	r2, [pc, #368]	@ (8002d20 <HAL_I2S_Init+0x270>)
 8002bae:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb2:	08db      	lsrs	r3, r3, #3
 8002bb4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	f003 0301 	and.w	r3, r3, #1
 8002bbc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002bbe:	693a      	ldr	r2, [r7, #16]
 8002bc0:	69bb      	ldr	r3, [r7, #24]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	085b      	lsrs	r3, r3, #1
 8002bc6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002bc8:	69bb      	ldr	r3, [r7, #24]
 8002bca:	021b      	lsls	r3, r3, #8
 8002bcc:	61bb      	str	r3, [r7, #24]
 8002bce:	e003      	b.n	8002bd8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d902      	bls.n	8002be4 <HAL_I2S_Init+0x134>
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	2bff      	cmp	r3, #255	@ 0xff
 8002be2:	d907      	bls.n	8002bf4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002be8:	f043 0210 	orr.w	r2, r3, #16
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e08f      	b.n	8002d14 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	691a      	ldr	r2, [r3, #16]
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	ea42 0103 	orr.w	r1, r2, r3
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	69fa      	ldr	r2, [r7, #28]
 8002c04:	430a      	orrs	r2, r1
 8002c06:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	69db      	ldr	r3, [r3, #28]
 8002c0e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002c12:	f023 030f 	bic.w	r3, r3, #15
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	6851      	ldr	r1, [r2, #4]
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	6892      	ldr	r2, [r2, #8]
 8002c1e:	4311      	orrs	r1, r2
 8002c20:	687a      	ldr	r2, [r7, #4]
 8002c22:	68d2      	ldr	r2, [r2, #12]
 8002c24:	4311      	orrs	r1, r2
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	6992      	ldr	r2, [r2, #24]
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	431a      	orrs	r2, r3
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002c36:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6a1b      	ldr	r3, [r3, #32]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d161      	bne.n	8002d04 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	4a38      	ldr	r2, [pc, #224]	@ (8002d24 <HAL_I2S_Init+0x274>)
 8002c44:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a37      	ldr	r2, [pc, #220]	@ (8002d28 <HAL_I2S_Init+0x278>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d101      	bne.n	8002c54 <HAL_I2S_Init+0x1a4>
 8002c50:	4b36      	ldr	r3, [pc, #216]	@ (8002d2c <HAL_I2S_Init+0x27c>)
 8002c52:	e001      	b.n	8002c58 <HAL_I2S_Init+0x1a8>
 8002c54:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c58:	69db      	ldr	r3, [r3, #28]
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	6812      	ldr	r2, [r2, #0]
 8002c5e:	4932      	ldr	r1, [pc, #200]	@ (8002d28 <HAL_I2S_Init+0x278>)
 8002c60:	428a      	cmp	r2, r1
 8002c62:	d101      	bne.n	8002c68 <HAL_I2S_Init+0x1b8>
 8002c64:	4a31      	ldr	r2, [pc, #196]	@ (8002d2c <HAL_I2S_Init+0x27c>)
 8002c66:	e001      	b.n	8002c6c <HAL_I2S_Init+0x1bc>
 8002c68:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002c6c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002c70:	f023 030f 	bic.w	r3, r3, #15
 8002c74:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a2b      	ldr	r2, [pc, #172]	@ (8002d28 <HAL_I2S_Init+0x278>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d101      	bne.n	8002c84 <HAL_I2S_Init+0x1d4>
 8002c80:	4b2a      	ldr	r3, [pc, #168]	@ (8002d2c <HAL_I2S_Init+0x27c>)
 8002c82:	e001      	b.n	8002c88 <HAL_I2S_Init+0x1d8>
 8002c84:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c88:	2202      	movs	r2, #2
 8002c8a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a25      	ldr	r2, [pc, #148]	@ (8002d28 <HAL_I2S_Init+0x278>)
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d101      	bne.n	8002c9a <HAL_I2S_Init+0x1ea>
 8002c96:	4b25      	ldr	r3, [pc, #148]	@ (8002d2c <HAL_I2S_Init+0x27c>)
 8002c98:	e001      	b.n	8002c9e <HAL_I2S_Init+0x1ee>
 8002c9a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002c9e:	69db      	ldr	r3, [r3, #28]
 8002ca0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002caa:	d003      	beq.n	8002cb4 <HAL_I2S_Init+0x204>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d103      	bne.n	8002cbc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002cb4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002cb8:	613b      	str	r3, [r7, #16]
 8002cba:	e001      	b.n	8002cc0 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	689b      	ldr	r3, [r3, #8]
 8002cc8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	68db      	ldr	r3, [r3, #12]
 8002cd2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	699b      	ldr	r3, [r3, #24]
 8002cdc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	b29a      	uxth	r2, r3
 8002ce2:	897b      	ldrh	r3, [r7, #10]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	b29b      	uxth	r3, r3
 8002ce8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002cec:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a0d      	ldr	r2, [pc, #52]	@ (8002d28 <HAL_I2S_Init+0x278>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d101      	bne.n	8002cfc <HAL_I2S_Init+0x24c>
 8002cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8002d2c <HAL_I2S_Init+0x27c>)
 8002cfa:	e001      	b.n	8002d00 <HAL_I2S_Init+0x250>
 8002cfc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d00:	897a      	ldrh	r2, [r7, #10]
 8002d02:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8002d12:	2300      	movs	r3, #0
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3720      	adds	r7, #32
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	08002e27 	.word	0x08002e27
 8002d20:	cccccccd 	.word	0xcccccccd
 8002d24:	08002f3d 	.word	0x08002f3d
 8002d28:	40003800 	.word	0x40003800
 8002d2c:	40003400 	.word	0x40003400

08002d30 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002d4c:	bf00      	nop
 8002d4e:	370c      	adds	r7, #12
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b083      	sub	sp, #12
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002d60:	bf00      	nop
 8002d62:	370c      	adds	r7, #12
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr

08002d6c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b082      	sub	sp, #8
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d78:	881a      	ldrh	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d84:	1c9a      	adds	r2, r3, #2
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d8e:	b29b      	uxth	r3, r3
 8002d90:	3b01      	subs	r3, #1
 8002d92:	b29a      	uxth	r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d9c:	b29b      	uxth	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d10e      	bne.n	8002dc0 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	685a      	ldr	r2, [r3, #4]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002db0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2201      	movs	r2, #1
 8002db6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7ff ffb8 	bl	8002d30 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002dc0:	bf00      	nop
 8002dc2:	3708      	adds	r7, #8
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	bd80      	pop	{r7, pc}

08002dc8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	b082      	sub	sp, #8
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	68da      	ldr	r2, [r3, #12]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dda:	b292      	uxth	r2, r2
 8002ddc:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002de2:	1c9a      	adds	r2, r3, #2
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	3b01      	subs	r3, #1
 8002df0:	b29a      	uxth	r2, r3
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d10e      	bne.n	8002e1e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	685a      	ldr	r2, [r3, #4]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002e0e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f7ff ff93 	bl	8002d44 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002e1e:	bf00      	nop
 8002e20:	3708      	adds	r7, #8
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	b086      	sub	sp, #24
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b04      	cmp	r3, #4
 8002e40:	d13a      	bne.n	8002eb8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	f003 0301 	and.w	r3, r3, #1
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d109      	bne.n	8002e60 <I2S_IRQHandler+0x3a>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e56:	2b40      	cmp	r3, #64	@ 0x40
 8002e58:	d102      	bne.n	8002e60 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f7ff ffb4 	bl	8002dc8 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e66:	2b40      	cmp	r3, #64	@ 0x40
 8002e68:	d126      	bne.n	8002eb8 <I2S_IRQHandler+0x92>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	f003 0320 	and.w	r3, r3, #32
 8002e74:	2b20      	cmp	r3, #32
 8002e76:	d11f      	bne.n	8002eb8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	685a      	ldr	r2, [r3, #4]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002e86:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002e88:	2300      	movs	r3, #0
 8002e8a:	613b      	str	r3, [r7, #16]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	613b      	str	r3, [r7, #16]
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	613b      	str	r3, [r7, #16]
 8002e9c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eaa:	f043 0202 	orr.w	r2, r3, #2
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f7ff ff50 	bl	8002d58 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	2b03      	cmp	r3, #3
 8002ec2:	d136      	bne.n	8002f32 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d109      	bne.n	8002ee2 <I2S_IRQHandler+0xbc>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ed8:	2b80      	cmp	r3, #128	@ 0x80
 8002eda:	d102      	bne.n	8002ee2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f7ff ff45 	bl	8002d6c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	f003 0308 	and.w	r3, r3, #8
 8002ee8:	2b08      	cmp	r3, #8
 8002eea:	d122      	bne.n	8002f32 <I2S_IRQHandler+0x10c>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f003 0320 	and.w	r3, r3, #32
 8002ef6:	2b20      	cmp	r3, #32
 8002ef8:	d11b      	bne.n	8002f32 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	685a      	ldr	r2, [r3, #4]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002f08:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	60fb      	str	r3, [r7, #12]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	60fb      	str	r3, [r7, #12]
 8002f16:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f24:	f043 0204 	orr.w	r2, r3, #4
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f7ff ff13 	bl	8002d58 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002f32:	bf00      	nop
 8002f34:	3718      	adds	r7, #24
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
	...

08002f3c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b088      	sub	sp, #32
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a92      	ldr	r2, [pc, #584]	@ (800319c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d101      	bne.n	8002f5a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002f56:	4b92      	ldr	r3, [pc, #584]	@ (80031a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002f58:	e001      	b.n	8002f5e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002f5a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a8b      	ldr	r2, [pc, #556]	@ (800319c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f70:	4293      	cmp	r3, r2
 8002f72:	d101      	bne.n	8002f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002f74:	4b8a      	ldr	r3, [pc, #552]	@ (80031a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002f76:	e001      	b.n	8002f7c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002f78:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002f7c:	685b      	ldr	r3, [r3, #4]
 8002f7e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f88:	d004      	beq.n	8002f94 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	f040 8099 	bne.w	80030c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	f003 0302 	and.w	r3, r3, #2
 8002f9a:	2b02      	cmp	r3, #2
 8002f9c:	d107      	bne.n	8002fae <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d002      	beq.n	8002fae <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f000 f925 	bl	80031f8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002fae:	69bb      	ldr	r3, [r7, #24]
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	d107      	bne.n	8002fc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d002      	beq.n	8002fc8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002fc2:	6878      	ldr	r0, [r7, #4]
 8002fc4:	f000 f9c8 	bl	8003358 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002fc8:	69bb      	ldr	r3, [r7, #24]
 8002fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fce:	2b40      	cmp	r3, #64	@ 0x40
 8002fd0:	d13a      	bne.n	8003048 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	f003 0320 	and.w	r3, r3, #32
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d035      	beq.n	8003048 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a6e      	ldr	r2, [pc, #440]	@ (800319c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d101      	bne.n	8002fea <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002fe6:	4b6e      	ldr	r3, [pc, #440]	@ (80031a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002fe8:	e001      	b.n	8002fee <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002fea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4969      	ldr	r1, [pc, #420]	@ (800319c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002ff6:	428b      	cmp	r3, r1
 8002ff8:	d101      	bne.n	8002ffe <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002ffa:	4b69      	ldr	r3, [pc, #420]	@ (80031a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002ffc:	e001      	b.n	8003002 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002ffe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003002:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003006:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	685a      	ldr	r2, [r3, #4]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003016:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003018:	2300      	movs	r3, #0
 800301a:	60fb      	str	r3, [r7, #12]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	68db      	ldr	r3, [r3, #12]
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	60fb      	str	r3, [r7, #12]
 800302c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2201      	movs	r2, #1
 8003032:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800303a:	f043 0202 	orr.w	r2, r3, #2
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f7ff fe88 	bl	8002d58 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003048:	69fb      	ldr	r3, [r7, #28]
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	2b08      	cmp	r3, #8
 8003050:	f040 80c3 	bne.w	80031da <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003054:	697b      	ldr	r3, [r7, #20]
 8003056:	f003 0320 	and.w	r3, r3, #32
 800305a:	2b00      	cmp	r3, #0
 800305c:	f000 80bd 	beq.w	80031da <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685a      	ldr	r2, [r3, #4]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800306e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a49      	ldr	r2, [pc, #292]	@ (800319c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d101      	bne.n	800307e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800307a:	4b49      	ldr	r3, [pc, #292]	@ (80031a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800307c:	e001      	b.n	8003082 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800307e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003082:	685a      	ldr	r2, [r3, #4]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4944      	ldr	r1, [pc, #272]	@ (800319c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800308a:	428b      	cmp	r3, r1
 800308c:	d101      	bne.n	8003092 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800308e:	4b44      	ldr	r3, [pc, #272]	@ (80031a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003090:	e001      	b.n	8003096 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003092:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003096:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800309a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800309c:	2300      	movs	r3, #0
 800309e:	60bb      	str	r3, [r7, #8]
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	60bb      	str	r3, [r7, #8]
 80030a8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b6:	f043 0204 	orr.w	r2, r3, #4
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80030be:	6878      	ldr	r0, [r7, #4]
 80030c0:	f7ff fe4a 	bl	8002d58 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80030c4:	e089      	b.n	80031da <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80030c6:	69bb      	ldr	r3, [r7, #24]
 80030c8:	f003 0302 	and.w	r3, r3, #2
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d107      	bne.n	80030e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d002      	beq.n	80030e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f000 f8be 	bl	800325c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	2b01      	cmp	r3, #1
 80030e8:	d107      	bne.n	80030fa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d002      	beq.n	80030fa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80030f4:	6878      	ldr	r0, [r7, #4]
 80030f6:	f000 f8fd 	bl	80032f4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003100:	2b40      	cmp	r3, #64	@ 0x40
 8003102:	d12f      	bne.n	8003164 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	f003 0320 	and.w	r3, r3, #32
 800310a:	2b00      	cmp	r3, #0
 800310c:	d02a      	beq.n	8003164 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	685a      	ldr	r2, [r3, #4]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800311c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a1e      	ldr	r2, [pc, #120]	@ (800319c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d101      	bne.n	800312c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003128:	4b1d      	ldr	r3, [pc, #116]	@ (80031a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800312a:	e001      	b.n	8003130 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800312c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003130:	685a      	ldr	r2, [r3, #4]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	4919      	ldr	r1, [pc, #100]	@ (800319c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003138:	428b      	cmp	r3, r1
 800313a:	d101      	bne.n	8003140 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800313c:	4b18      	ldr	r3, [pc, #96]	@ (80031a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800313e:	e001      	b.n	8003144 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003140:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003144:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003148:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2201      	movs	r2, #1
 800314e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003156:	f043 0202 	orr.w	r2, r3, #2
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f7ff fdfa 	bl	8002d58 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003164:	69bb      	ldr	r3, [r7, #24]
 8003166:	f003 0308 	and.w	r3, r3, #8
 800316a:	2b08      	cmp	r3, #8
 800316c:	d136      	bne.n	80031dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	f003 0320 	and.w	r3, r3, #32
 8003174:	2b00      	cmp	r3, #0
 8003176:	d031      	beq.n	80031dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a07      	ldr	r2, [pc, #28]	@ (800319c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d101      	bne.n	8003186 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8003182:	4b07      	ldr	r3, [pc, #28]	@ (80031a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003184:	e001      	b.n	800318a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003186:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800318a:	685a      	ldr	r2, [r3, #4]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4902      	ldr	r1, [pc, #8]	@ (800319c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003192:	428b      	cmp	r3, r1
 8003194:	d106      	bne.n	80031a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003196:	4b02      	ldr	r3, [pc, #8]	@ (80031a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003198:	e006      	b.n	80031a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800319a:	bf00      	nop
 800319c:	40003800 	.word	0x40003800
 80031a0:	40003400 	.word	0x40003400
 80031a4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80031a8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80031ac:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	685a      	ldr	r2, [r3, #4]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80031bc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2201      	movs	r2, #1
 80031c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ca:	f043 0204 	orr.w	r2, r3, #4
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f7ff fdc0 	bl	8002d58 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80031d8:	e000      	b.n	80031dc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80031da:	bf00      	nop
}
 80031dc:	bf00      	nop
 80031de:	3720      	adds	r7, #32
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80031e4:	b480      	push	{r7}
 80031e6:	b083      	sub	sp, #12
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80031ec:	bf00      	nop
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b082      	sub	sp, #8
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003204:	1c99      	adds	r1, r3, #2
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	6251      	str	r1, [r2, #36]	@ 0x24
 800320a:	881a      	ldrh	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003216:	b29b      	uxth	r3, r3
 8003218:	3b01      	subs	r3, #1
 800321a:	b29a      	uxth	r2, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003224:	b29b      	uxth	r3, r3
 8003226:	2b00      	cmp	r3, #0
 8003228:	d113      	bne.n	8003252 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	685a      	ldr	r2, [r3, #4]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003238:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800323e:	b29b      	uxth	r3, r3
 8003240:	2b00      	cmp	r3, #0
 8003242:	d106      	bne.n	8003252 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800324c:	6878      	ldr	r0, [r7, #4]
 800324e:	f7ff ffc9 	bl	80031e4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003252:	bf00      	nop
 8003254:	3708      	adds	r7, #8
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
	...

0800325c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b082      	sub	sp, #8
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003268:	1c99      	adds	r1, r3, #2
 800326a:	687a      	ldr	r2, [r7, #4]
 800326c:	6251      	str	r1, [r2, #36]	@ 0x24
 800326e:	8819      	ldrh	r1, [r3, #0]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a1d      	ldr	r2, [pc, #116]	@ (80032ec <I2SEx_TxISR_I2SExt+0x90>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d101      	bne.n	800327e <I2SEx_TxISR_I2SExt+0x22>
 800327a:	4b1d      	ldr	r3, [pc, #116]	@ (80032f0 <I2SEx_TxISR_I2SExt+0x94>)
 800327c:	e001      	b.n	8003282 <I2SEx_TxISR_I2SExt+0x26>
 800327e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003282:	460a      	mov	r2, r1
 8003284:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800328a:	b29b      	uxth	r3, r3
 800328c:	3b01      	subs	r3, #1
 800328e:	b29a      	uxth	r2, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003298:	b29b      	uxth	r3, r3
 800329a:	2b00      	cmp	r3, #0
 800329c:	d121      	bne.n	80032e2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a12      	ldr	r2, [pc, #72]	@ (80032ec <I2SEx_TxISR_I2SExt+0x90>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d101      	bne.n	80032ac <I2SEx_TxISR_I2SExt+0x50>
 80032a8:	4b11      	ldr	r3, [pc, #68]	@ (80032f0 <I2SEx_TxISR_I2SExt+0x94>)
 80032aa:	e001      	b.n	80032b0 <I2SEx_TxISR_I2SExt+0x54>
 80032ac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032b0:	685a      	ldr	r2, [r3, #4]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	490d      	ldr	r1, [pc, #52]	@ (80032ec <I2SEx_TxISR_I2SExt+0x90>)
 80032b8:	428b      	cmp	r3, r1
 80032ba:	d101      	bne.n	80032c0 <I2SEx_TxISR_I2SExt+0x64>
 80032bc:	4b0c      	ldr	r3, [pc, #48]	@ (80032f0 <I2SEx_TxISR_I2SExt+0x94>)
 80032be:	e001      	b.n	80032c4 <I2SEx_TxISR_I2SExt+0x68>
 80032c0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032c4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80032c8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d106      	bne.n	80032e2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f7ff ff81 	bl	80031e4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80032e2:	bf00      	nop
 80032e4:	3708      	adds	r7, #8
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	40003800 	.word	0x40003800
 80032f0:	40003400 	.word	0x40003400

080032f4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b082      	sub	sp, #8
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	68d8      	ldr	r0, [r3, #12]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003306:	1c99      	adds	r1, r3, #2
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800330c:	b282      	uxth	r2, r0
 800330e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003314:	b29b      	uxth	r3, r3
 8003316:	3b01      	subs	r3, #1
 8003318:	b29a      	uxth	r2, r3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003322:	b29b      	uxth	r3, r3
 8003324:	2b00      	cmp	r3, #0
 8003326:	d113      	bne.n	8003350 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	685a      	ldr	r2, [r3, #4]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003336:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800333c:	b29b      	uxth	r3, r3
 800333e:	2b00      	cmp	r3, #0
 8003340:	d106      	bne.n	8003350 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2201      	movs	r2, #1
 8003346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f7ff ff4a 	bl	80031e4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003350:	bf00      	nop
 8003352:	3708      	adds	r7, #8
 8003354:	46bd      	mov	sp, r7
 8003356:	bd80      	pop	{r7, pc}

08003358 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a20      	ldr	r2, [pc, #128]	@ (80033e8 <I2SEx_RxISR_I2SExt+0x90>)
 8003366:	4293      	cmp	r3, r2
 8003368:	d101      	bne.n	800336e <I2SEx_RxISR_I2SExt+0x16>
 800336a:	4b20      	ldr	r3, [pc, #128]	@ (80033ec <I2SEx_RxISR_I2SExt+0x94>)
 800336c:	e001      	b.n	8003372 <I2SEx_RxISR_I2SExt+0x1a>
 800336e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003372:	68d8      	ldr	r0, [r3, #12]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003378:	1c99      	adds	r1, r3, #2
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800337e:	b282      	uxth	r2, r0
 8003380:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003386:	b29b      	uxth	r3, r3
 8003388:	3b01      	subs	r3, #1
 800338a:	b29a      	uxth	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003394:	b29b      	uxth	r3, r3
 8003396:	2b00      	cmp	r3, #0
 8003398:	d121      	bne.n	80033de <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a12      	ldr	r2, [pc, #72]	@ (80033e8 <I2SEx_RxISR_I2SExt+0x90>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d101      	bne.n	80033a8 <I2SEx_RxISR_I2SExt+0x50>
 80033a4:	4b11      	ldr	r3, [pc, #68]	@ (80033ec <I2SEx_RxISR_I2SExt+0x94>)
 80033a6:	e001      	b.n	80033ac <I2SEx_RxISR_I2SExt+0x54>
 80033a8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80033ac:	685a      	ldr	r2, [r3, #4]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	490d      	ldr	r1, [pc, #52]	@ (80033e8 <I2SEx_RxISR_I2SExt+0x90>)
 80033b4:	428b      	cmp	r3, r1
 80033b6:	d101      	bne.n	80033bc <I2SEx_RxISR_I2SExt+0x64>
 80033b8:	4b0c      	ldr	r3, [pc, #48]	@ (80033ec <I2SEx_RxISR_I2SExt+0x94>)
 80033ba:	e001      	b.n	80033c0 <I2SEx_RxISR_I2SExt+0x68>
 80033bc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80033c0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80033c4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d106      	bne.n	80033de <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2201      	movs	r2, #1
 80033d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80033d8:	6878      	ldr	r0, [r7, #4]
 80033da:	f7ff ff03 	bl	80031e4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80033de:	bf00      	nop
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	40003800 	.word	0x40003800
 80033ec:	40003400 	.word	0x40003400

080033f0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b086      	sub	sp, #24
 80033f4:	af02      	add	r7, sp, #8
 80033f6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d101      	bne.n	8003402 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e101      	b.n	8003606 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800340e:	b2db      	uxtb	r3, r3
 8003410:	2b00      	cmp	r3, #0
 8003412:	d106      	bne.n	8003422 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800341c:	6878      	ldr	r0, [r7, #4]
 800341e:	f007 faf9 	bl	800aa14 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2203      	movs	r2, #3
 8003426:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003430:	d102      	bne.n	8003438 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2200      	movs	r2, #0
 8003436:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	4618      	mov	r0, r3
 800343e:	f003 febe 	bl	80071be <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6818      	ldr	r0, [r3, #0]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	7c1a      	ldrb	r2, [r3, #16]
 800344a:	f88d 2000 	strb.w	r2, [sp]
 800344e:	3304      	adds	r3, #4
 8003450:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003452:	f003 fd9d 	bl	8006f90 <USB_CoreInit>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d005      	beq.n	8003468 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2202      	movs	r2, #2
 8003460:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e0ce      	b.n	8003606 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2100      	movs	r1, #0
 800346e:	4618      	mov	r0, r3
 8003470:	f003 feb6 	bl	80071e0 <USB_SetCurrentMode>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d005      	beq.n	8003486 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2202      	movs	r2, #2
 800347e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e0bf      	b.n	8003606 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003486:	2300      	movs	r3, #0
 8003488:	73fb      	strb	r3, [r7, #15]
 800348a:	e04a      	b.n	8003522 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800348c:	7bfa      	ldrb	r2, [r7, #15]
 800348e:	6879      	ldr	r1, [r7, #4]
 8003490:	4613      	mov	r3, r2
 8003492:	00db      	lsls	r3, r3, #3
 8003494:	4413      	add	r3, r2
 8003496:	009b      	lsls	r3, r3, #2
 8003498:	440b      	add	r3, r1
 800349a:	3315      	adds	r3, #21
 800349c:	2201      	movs	r2, #1
 800349e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80034a0:	7bfa      	ldrb	r2, [r7, #15]
 80034a2:	6879      	ldr	r1, [r7, #4]
 80034a4:	4613      	mov	r3, r2
 80034a6:	00db      	lsls	r3, r3, #3
 80034a8:	4413      	add	r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	440b      	add	r3, r1
 80034ae:	3314      	adds	r3, #20
 80034b0:	7bfa      	ldrb	r2, [r7, #15]
 80034b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80034b4:	7bfa      	ldrb	r2, [r7, #15]
 80034b6:	7bfb      	ldrb	r3, [r7, #15]
 80034b8:	b298      	uxth	r0, r3
 80034ba:	6879      	ldr	r1, [r7, #4]
 80034bc:	4613      	mov	r3, r2
 80034be:	00db      	lsls	r3, r3, #3
 80034c0:	4413      	add	r3, r2
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	440b      	add	r3, r1
 80034c6:	332e      	adds	r3, #46	@ 0x2e
 80034c8:	4602      	mov	r2, r0
 80034ca:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80034cc:	7bfa      	ldrb	r2, [r7, #15]
 80034ce:	6879      	ldr	r1, [r7, #4]
 80034d0:	4613      	mov	r3, r2
 80034d2:	00db      	lsls	r3, r3, #3
 80034d4:	4413      	add	r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	440b      	add	r3, r1
 80034da:	3318      	adds	r3, #24
 80034dc:	2200      	movs	r2, #0
 80034de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80034e0:	7bfa      	ldrb	r2, [r7, #15]
 80034e2:	6879      	ldr	r1, [r7, #4]
 80034e4:	4613      	mov	r3, r2
 80034e6:	00db      	lsls	r3, r3, #3
 80034e8:	4413      	add	r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	440b      	add	r3, r1
 80034ee:	331c      	adds	r3, #28
 80034f0:	2200      	movs	r2, #0
 80034f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80034f4:	7bfa      	ldrb	r2, [r7, #15]
 80034f6:	6879      	ldr	r1, [r7, #4]
 80034f8:	4613      	mov	r3, r2
 80034fa:	00db      	lsls	r3, r3, #3
 80034fc:	4413      	add	r3, r2
 80034fe:	009b      	lsls	r3, r3, #2
 8003500:	440b      	add	r3, r1
 8003502:	3320      	adds	r3, #32
 8003504:	2200      	movs	r2, #0
 8003506:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003508:	7bfa      	ldrb	r2, [r7, #15]
 800350a:	6879      	ldr	r1, [r7, #4]
 800350c:	4613      	mov	r3, r2
 800350e:	00db      	lsls	r3, r3, #3
 8003510:	4413      	add	r3, r2
 8003512:	009b      	lsls	r3, r3, #2
 8003514:	440b      	add	r3, r1
 8003516:	3324      	adds	r3, #36	@ 0x24
 8003518:	2200      	movs	r2, #0
 800351a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800351c:	7bfb      	ldrb	r3, [r7, #15]
 800351e:	3301      	adds	r3, #1
 8003520:	73fb      	strb	r3, [r7, #15]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	791b      	ldrb	r3, [r3, #4]
 8003526:	7bfa      	ldrb	r2, [r7, #15]
 8003528:	429a      	cmp	r2, r3
 800352a:	d3af      	bcc.n	800348c <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800352c:	2300      	movs	r3, #0
 800352e:	73fb      	strb	r3, [r7, #15]
 8003530:	e044      	b.n	80035bc <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003532:	7bfa      	ldrb	r2, [r7, #15]
 8003534:	6879      	ldr	r1, [r7, #4]
 8003536:	4613      	mov	r3, r2
 8003538:	00db      	lsls	r3, r3, #3
 800353a:	4413      	add	r3, r2
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	440b      	add	r3, r1
 8003540:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003544:	2200      	movs	r2, #0
 8003546:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003548:	7bfa      	ldrb	r2, [r7, #15]
 800354a:	6879      	ldr	r1, [r7, #4]
 800354c:	4613      	mov	r3, r2
 800354e:	00db      	lsls	r3, r3, #3
 8003550:	4413      	add	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	440b      	add	r3, r1
 8003556:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800355a:	7bfa      	ldrb	r2, [r7, #15]
 800355c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800355e:	7bfa      	ldrb	r2, [r7, #15]
 8003560:	6879      	ldr	r1, [r7, #4]
 8003562:	4613      	mov	r3, r2
 8003564:	00db      	lsls	r3, r3, #3
 8003566:	4413      	add	r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	440b      	add	r3, r1
 800356c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003570:	2200      	movs	r2, #0
 8003572:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003574:	7bfa      	ldrb	r2, [r7, #15]
 8003576:	6879      	ldr	r1, [r7, #4]
 8003578:	4613      	mov	r3, r2
 800357a:	00db      	lsls	r3, r3, #3
 800357c:	4413      	add	r3, r2
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	440b      	add	r3, r1
 8003582:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003586:	2200      	movs	r2, #0
 8003588:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800358a:	7bfa      	ldrb	r2, [r7, #15]
 800358c:	6879      	ldr	r1, [r7, #4]
 800358e:	4613      	mov	r3, r2
 8003590:	00db      	lsls	r3, r3, #3
 8003592:	4413      	add	r3, r2
 8003594:	009b      	lsls	r3, r3, #2
 8003596:	440b      	add	r3, r1
 8003598:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800359c:	2200      	movs	r2, #0
 800359e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80035a0:	7bfa      	ldrb	r2, [r7, #15]
 80035a2:	6879      	ldr	r1, [r7, #4]
 80035a4:	4613      	mov	r3, r2
 80035a6:	00db      	lsls	r3, r3, #3
 80035a8:	4413      	add	r3, r2
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	440b      	add	r3, r1
 80035ae:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80035b2:	2200      	movs	r2, #0
 80035b4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035b6:	7bfb      	ldrb	r3, [r7, #15]
 80035b8:	3301      	adds	r3, #1
 80035ba:	73fb      	strb	r3, [r7, #15]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	791b      	ldrb	r3, [r3, #4]
 80035c0:	7bfa      	ldrb	r2, [r7, #15]
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d3b5      	bcc.n	8003532 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6818      	ldr	r0, [r3, #0]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	7c1a      	ldrb	r2, [r3, #16]
 80035ce:	f88d 2000 	strb.w	r2, [sp]
 80035d2:	3304      	adds	r3, #4
 80035d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80035d6:	f003 fe4f 	bl	8007278 <USB_DevInit>
 80035da:	4603      	mov	r3, r0
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d005      	beq.n	80035ec <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2202      	movs	r2, #2
 80035e4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e00c      	b.n	8003606 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4618      	mov	r0, r3
 8003600:	f004 fe99 	bl	8008336 <USB_DevDisconnect>

  return HAL_OK;
 8003604:	2300      	movs	r3, #0
}
 8003606:	4618      	mov	r0, r3
 8003608:	3710      	adds	r7, #16
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}

0800360e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	b084      	sub	sp, #16
 8003612:	af00      	add	r7, sp, #0
 8003614:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003622:	2b01      	cmp	r3, #1
 8003624:	d101      	bne.n	800362a <HAL_PCD_Start+0x1c>
 8003626:	2302      	movs	r3, #2
 8003628:	e022      	b.n	8003670 <HAL_PCD_Start+0x62>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2201      	movs	r2, #1
 800362e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	68db      	ldr	r3, [r3, #12]
 8003636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800363a:	2b00      	cmp	r3, #0
 800363c:	d009      	beq.n	8003652 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003642:	2b01      	cmp	r3, #1
 8003644:	d105      	bne.n	8003652 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800364a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4618      	mov	r0, r3
 8003658:	f003 fda0 	bl	800719c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4618      	mov	r0, r3
 8003662:	f004 fe47 	bl	80082f4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800366e:	2300      	movs	r3, #0
}
 8003670:	4618      	mov	r0, r3
 8003672:	3710      	adds	r7, #16
 8003674:	46bd      	mov	sp, r7
 8003676:	bd80      	pop	{r7, pc}

08003678 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003678:	b590      	push	{r4, r7, lr}
 800367a:	b08d      	sub	sp, #52	@ 0x34
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003686:	6a3b      	ldr	r3, [r7, #32]
 8003688:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f004 ff05 	bl	800849e <USB_GetMode>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	f040 848c 	bne.w	8003fb4 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4618      	mov	r0, r3
 80036a2:	f004 fe69 	bl	8008378 <USB_ReadInterrupts>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	f000 8482 	beq.w	8003fb2 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	0a1b      	lsrs	r3, r3, #8
 80036b8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f004 fe56 	bl	8008378 <USB_ReadInterrupts>
 80036cc:	4603      	mov	r3, r0
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d107      	bne.n	80036e6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	695a      	ldr	r2, [r3, #20]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f002 0202 	and.w	r2, r2, #2
 80036e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f004 fe44 	bl	8008378 <USB_ReadInterrupts>
 80036f0:	4603      	mov	r3, r0
 80036f2:	f003 0310 	and.w	r3, r3, #16
 80036f6:	2b10      	cmp	r3, #16
 80036f8:	d161      	bne.n	80037be <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	699a      	ldr	r2, [r3, #24]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 0210 	bic.w	r2, r2, #16
 8003708:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800370a:	6a3b      	ldr	r3, [r7, #32]
 800370c:	6a1b      	ldr	r3, [r3, #32]
 800370e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003710:	69bb      	ldr	r3, [r7, #24]
 8003712:	f003 020f 	and.w	r2, r3, #15
 8003716:	4613      	mov	r3, r2
 8003718:	00db      	lsls	r3, r3, #3
 800371a:	4413      	add	r3, r2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003722:	687a      	ldr	r2, [r7, #4]
 8003724:	4413      	add	r3, r2
 8003726:	3304      	adds	r3, #4
 8003728:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	0c5b      	lsrs	r3, r3, #17
 800372e:	f003 030f 	and.w	r3, r3, #15
 8003732:	2b02      	cmp	r3, #2
 8003734:	d124      	bne.n	8003780 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003736:	69ba      	ldr	r2, [r7, #24]
 8003738:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800373c:	4013      	ands	r3, r2
 800373e:	2b00      	cmp	r3, #0
 8003740:	d035      	beq.n	80037ae <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	091b      	lsrs	r3, r3, #4
 800374a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800374c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003750:	b29b      	uxth	r3, r3
 8003752:	461a      	mov	r2, r3
 8003754:	6a38      	ldr	r0, [r7, #32]
 8003756:	f004 fc7b 	bl	8008050 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	68da      	ldr	r2, [r3, #12]
 800375e:	69bb      	ldr	r3, [r7, #24]
 8003760:	091b      	lsrs	r3, r3, #4
 8003762:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003766:	441a      	add	r2, r3
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	695a      	ldr	r2, [r3, #20]
 8003770:	69bb      	ldr	r3, [r7, #24]
 8003772:	091b      	lsrs	r3, r3, #4
 8003774:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003778:	441a      	add	r2, r3
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	615a      	str	r2, [r3, #20]
 800377e:	e016      	b.n	80037ae <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	0c5b      	lsrs	r3, r3, #17
 8003784:	f003 030f 	and.w	r3, r3, #15
 8003788:	2b06      	cmp	r3, #6
 800378a:	d110      	bne.n	80037ae <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003792:	2208      	movs	r2, #8
 8003794:	4619      	mov	r1, r3
 8003796:	6a38      	ldr	r0, [r7, #32]
 8003798:	f004 fc5a 	bl	8008050 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	695a      	ldr	r2, [r3, #20]
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	091b      	lsrs	r3, r3, #4
 80037a4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80037a8:	441a      	add	r2, r3
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	699a      	ldr	r2, [r3, #24]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f042 0210 	orr.w	r2, r2, #16
 80037bc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	4618      	mov	r0, r3
 80037c4:	f004 fdd8 	bl	8008378 <USB_ReadInterrupts>
 80037c8:	4603      	mov	r3, r0
 80037ca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80037ce:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80037d2:	f040 80a7 	bne.w	8003924 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80037d6:	2300      	movs	r3, #0
 80037d8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	4618      	mov	r0, r3
 80037e0:	f004 fddd 	bl	800839e <USB_ReadDevAllOutEpInterrupt>
 80037e4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80037e6:	e099      	b.n	800391c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80037e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	f000 808e 	beq.w	8003910 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037fa:	b2d2      	uxtb	r2, r2
 80037fc:	4611      	mov	r1, r2
 80037fe:	4618      	mov	r0, r3
 8003800:	f004 fe01 	bl	8008406 <USB_ReadDevOutEPInterrupt>
 8003804:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003806:	693b      	ldr	r3, [r7, #16]
 8003808:	f003 0301 	and.w	r3, r3, #1
 800380c:	2b00      	cmp	r3, #0
 800380e:	d00c      	beq.n	800382a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003812:	015a      	lsls	r2, r3, #5
 8003814:	69fb      	ldr	r3, [r7, #28]
 8003816:	4413      	add	r3, r2
 8003818:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800381c:	461a      	mov	r2, r3
 800381e:	2301      	movs	r3, #1
 8003820:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003822:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f000 fea3 	bl	8004570 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800382a:	693b      	ldr	r3, [r7, #16]
 800382c:	f003 0308 	and.w	r3, r3, #8
 8003830:	2b00      	cmp	r3, #0
 8003832:	d00c      	beq.n	800384e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003836:	015a      	lsls	r2, r3, #5
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	4413      	add	r3, r2
 800383c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003840:	461a      	mov	r2, r3
 8003842:	2308      	movs	r3, #8
 8003844:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003846:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003848:	6878      	ldr	r0, [r7, #4]
 800384a:	f000 ff79 	bl	8004740 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	f003 0310 	and.w	r3, r3, #16
 8003854:	2b00      	cmp	r3, #0
 8003856:	d008      	beq.n	800386a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385a:	015a      	lsls	r2, r3, #5
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	4413      	add	r3, r2
 8003860:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003864:	461a      	mov	r2, r3
 8003866:	2310      	movs	r3, #16
 8003868:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	f003 0302 	and.w	r3, r3, #2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d030      	beq.n	80038d6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003874:	6a3b      	ldr	r3, [r7, #32]
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800387c:	2b80      	cmp	r3, #128	@ 0x80
 800387e:	d109      	bne.n	8003894 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003880:	69fb      	ldr	r3, [r7, #28]
 8003882:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	69fa      	ldr	r2, [r7, #28]
 800388a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800388e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003892:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003894:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003896:	4613      	mov	r3, r2
 8003898:	00db      	lsls	r3, r3, #3
 800389a:	4413      	add	r3, r2
 800389c:	009b      	lsls	r3, r3, #2
 800389e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	4413      	add	r3, r2
 80038a6:	3304      	adds	r3, #4
 80038a8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80038aa:	697b      	ldr	r3, [r7, #20]
 80038ac:	78db      	ldrb	r3, [r3, #3]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d108      	bne.n	80038c4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	2200      	movs	r2, #0
 80038b6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80038b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ba:	b2db      	uxtb	r3, r3
 80038bc:	4619      	mov	r1, r3
 80038be:	6878      	ldr	r0, [r7, #4]
 80038c0:	f007 f9ae 	bl	800ac20 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80038c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038c6:	015a      	lsls	r2, r3, #5
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	4413      	add	r3, r2
 80038cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038d0:	461a      	mov	r2, r3
 80038d2:	2302      	movs	r3, #2
 80038d4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	f003 0320 	and.w	r3, r3, #32
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d008      	beq.n	80038f2 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80038e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038e2:	015a      	lsls	r2, r3, #5
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	4413      	add	r3, r2
 80038e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80038ec:	461a      	mov	r2, r3
 80038ee:	2320      	movs	r3, #32
 80038f0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d009      	beq.n	8003910 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80038fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038fe:	015a      	lsls	r2, r3, #5
 8003900:	69fb      	ldr	r3, [r7, #28]
 8003902:	4413      	add	r3, r2
 8003904:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003908:	461a      	mov	r2, r3
 800390a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800390e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003912:	3301      	adds	r3, #1
 8003914:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003918:	085b      	lsrs	r3, r3, #1
 800391a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800391c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800391e:	2b00      	cmp	r3, #0
 8003920:	f47f af62 	bne.w	80037e8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4618      	mov	r0, r3
 800392a:	f004 fd25 	bl	8008378 <USB_ReadInterrupts>
 800392e:	4603      	mov	r3, r0
 8003930:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003934:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003938:	f040 80db 	bne.w	8003af2 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4618      	mov	r0, r3
 8003942:	f004 fd46 	bl	80083d2 <USB_ReadDevAllInEpInterrupt>
 8003946:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003948:	2300      	movs	r3, #0
 800394a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800394c:	e0cd      	b.n	8003aea <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800394e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003950:	f003 0301 	and.w	r3, r3, #1
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 80c2 	beq.w	8003ade <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003960:	b2d2      	uxtb	r2, r2
 8003962:	4611      	mov	r1, r2
 8003964:	4618      	mov	r0, r3
 8003966:	f004 fd6c 	bl	8008442 <USB_ReadDevInEPInterrupt>
 800396a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d057      	beq.n	8003a26 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003978:	f003 030f 	and.w	r3, r3, #15
 800397c:	2201      	movs	r2, #1
 800397e:	fa02 f303 	lsl.w	r3, r2, r3
 8003982:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800398a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	43db      	mvns	r3, r3
 8003990:	69f9      	ldr	r1, [r7, #28]
 8003992:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003996:	4013      	ands	r3, r2
 8003998:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800399a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800399c:	015a      	lsls	r2, r3, #5
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	4413      	add	r3, r2
 80039a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80039a6:	461a      	mov	r2, r3
 80039a8:	2301      	movs	r3, #1
 80039aa:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	799b      	ldrb	r3, [r3, #6]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d132      	bne.n	8003a1a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80039b4:	6879      	ldr	r1, [r7, #4]
 80039b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039b8:	4613      	mov	r3, r2
 80039ba:	00db      	lsls	r3, r3, #3
 80039bc:	4413      	add	r3, r2
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	440b      	add	r3, r1
 80039c2:	3320      	adds	r3, #32
 80039c4:	6819      	ldr	r1, [r3, #0]
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039ca:	4613      	mov	r3, r2
 80039cc:	00db      	lsls	r3, r3, #3
 80039ce:	4413      	add	r3, r2
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	4403      	add	r3, r0
 80039d4:	331c      	adds	r3, #28
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4419      	add	r1, r3
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039de:	4613      	mov	r3, r2
 80039e0:	00db      	lsls	r3, r3, #3
 80039e2:	4413      	add	r3, r2
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	4403      	add	r3, r0
 80039e8:	3320      	adds	r3, #32
 80039ea:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80039ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d113      	bne.n	8003a1a <HAL_PCD_IRQHandler+0x3a2>
 80039f2:	6879      	ldr	r1, [r7, #4]
 80039f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039f6:	4613      	mov	r3, r2
 80039f8:	00db      	lsls	r3, r3, #3
 80039fa:	4413      	add	r3, r2
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	440b      	add	r3, r1
 8003a00:	3324      	adds	r3, #36	@ 0x24
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d108      	bne.n	8003a1a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6818      	ldr	r0, [r3, #0]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003a12:	461a      	mov	r2, r3
 8003a14:	2101      	movs	r1, #1
 8003a16:	f004 fd73 	bl	8008500 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	4619      	mov	r1, r3
 8003a20:	6878      	ldr	r0, [r7, #4]
 8003a22:	f007 f878 	bl	800ab16 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	f003 0308 	and.w	r3, r3, #8
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d008      	beq.n	8003a42 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a32:	015a      	lsls	r2, r3, #5
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	4413      	add	r3, r2
 8003a38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	2308      	movs	r3, #8
 8003a40:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	f003 0310 	and.w	r3, r3, #16
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d008      	beq.n	8003a5e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a4e:	015a      	lsls	r2, r3, #5
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	4413      	add	r3, r2
 8003a54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a58:	461a      	mov	r2, r3
 8003a5a:	2310      	movs	r3, #16
 8003a5c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d008      	beq.n	8003a7a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a6a:	015a      	lsls	r2, r3, #5
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	4413      	add	r3, r2
 8003a70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003a74:	461a      	mov	r2, r3
 8003a76:	2340      	movs	r3, #64	@ 0x40
 8003a78:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	f003 0302 	and.w	r3, r3, #2
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d023      	beq.n	8003acc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003a84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003a86:	6a38      	ldr	r0, [r7, #32]
 8003a88:	f003 fd5a 	bl	8007540 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003a8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a8e:	4613      	mov	r3, r2
 8003a90:	00db      	lsls	r3, r3, #3
 8003a92:	4413      	add	r3, r2
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	3310      	adds	r3, #16
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	4413      	add	r3, r2
 8003a9c:	3304      	adds	r3, #4
 8003a9e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	78db      	ldrb	r3, [r3, #3]
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d108      	bne.n	8003aba <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003aae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	4619      	mov	r1, r3
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f007 f8c5 	bl	800ac44 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003abc:	015a      	lsls	r2, r3, #5
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	4413      	add	r3, r2
 8003ac2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ac6:	461a      	mov	r2, r3
 8003ac8:	2302      	movs	r3, #2
 8003aca:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d003      	beq.n	8003ade <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003ad6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 fcbd 	bl	8004458 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ae6:	085b      	lsrs	r3, r3, #1
 8003ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	f47f af2e 	bne.w	800394e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4618      	mov	r0, r3
 8003af8:	f004 fc3e 	bl	8008378 <USB_ReadInterrupts>
 8003afc:	4603      	mov	r3, r0
 8003afe:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003b02:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003b06:	d122      	bne.n	8003b4e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003b08:	69fb      	ldr	r3, [r7, #28]
 8003b0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	69fa      	ldr	r2, [r7, #28]
 8003b12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003b16:	f023 0301 	bic.w	r3, r3, #1
 8003b1a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d108      	bne.n	8003b38 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003b2e:	2100      	movs	r1, #0
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f000 fea3 	bl	800487c <HAL_PCDEx_LPM_Callback>
 8003b36:	e002      	b.n	8003b3e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f007 f863 	bl	800ac04 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	695a      	ldr	r2, [r3, #20]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003b4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4618      	mov	r0, r3
 8003b54:	f004 fc10 	bl	8008378 <USB_ReadInterrupts>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003b62:	d112      	bne.n	8003b8a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003b64:	69fb      	ldr	r3, [r7, #28]
 8003b66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003b6a:	689b      	ldr	r3, [r3, #8]
 8003b6c:	f003 0301 	and.w	r3, r3, #1
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d102      	bne.n	8003b7a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003b74:	6878      	ldr	r0, [r7, #4]
 8003b76:	f007 f81f 	bl	800abb8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	695a      	ldr	r2, [r3, #20]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003b88:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4618      	mov	r0, r3
 8003b90:	f004 fbf2 	bl	8008378 <USB_ReadInterrupts>
 8003b94:	4603      	mov	r3, r0
 8003b96:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b9e:	f040 80b7 	bne.w	8003d10 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	69fa      	ldr	r2, [r7, #28]
 8003bac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003bb0:	f023 0301 	bic.w	r3, r3, #1
 8003bb4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2110      	movs	r1, #16
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f003 fcbf 	bl	8007540 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003bc6:	e046      	b.n	8003c56 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bca:	015a      	lsls	r2, r3, #5
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	4413      	add	r3, r2
 8003bd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003bd4:	461a      	mov	r2, r3
 8003bd6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003bda:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bde:	015a      	lsls	r2, r3, #5
 8003be0:	69fb      	ldr	r3, [r7, #28]
 8003be2:	4413      	add	r3, r2
 8003be4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003bec:	0151      	lsls	r1, r2, #5
 8003bee:	69fa      	ldr	r2, [r7, #28]
 8003bf0:	440a      	add	r2, r1
 8003bf2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003bf6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003bfa:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bfe:	015a      	lsls	r2, r3, #5
 8003c00:	69fb      	ldr	r3, [r7, #28]
 8003c02:	4413      	add	r3, r2
 8003c04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c08:	461a      	mov	r2, r3
 8003c0a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003c0e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c12:	015a      	lsls	r2, r3, #5
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	4413      	add	r3, r2
 8003c18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c20:	0151      	lsls	r1, r2, #5
 8003c22:	69fa      	ldr	r2, [r7, #28]
 8003c24:	440a      	add	r2, r1
 8003c26:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003c2a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003c2e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003c30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c32:	015a      	lsls	r2, r3, #5
 8003c34:	69fb      	ldr	r3, [r7, #28]
 8003c36:	4413      	add	r3, r2
 8003c38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003c40:	0151      	lsls	r1, r2, #5
 8003c42:	69fa      	ldr	r2, [r7, #28]
 8003c44:	440a      	add	r2, r1
 8003c46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003c4a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003c4e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c52:	3301      	adds	r3, #1
 8003c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	791b      	ldrb	r3, [r3, #4]
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d3b2      	bcc.n	8003bc8 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003c62:	69fb      	ldr	r3, [r7, #28]
 8003c64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c68:	69db      	ldr	r3, [r3, #28]
 8003c6a:	69fa      	ldr	r2, [r7, #28]
 8003c6c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c70:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003c74:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	7bdb      	ldrb	r3, [r3, #15]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d016      	beq.n	8003cac <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c84:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c88:	69fa      	ldr	r2, [r7, #28]
 8003c8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c8e:	f043 030b 	orr.w	r3, r3, #11
 8003c92:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c9e:	69fa      	ldr	r2, [r7, #28]
 8003ca0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ca4:	f043 030b 	orr.w	r3, r3, #11
 8003ca8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003caa:	e015      	b.n	8003cd8 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003cac:	69fb      	ldr	r3, [r7, #28]
 8003cae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cb2:	695b      	ldr	r3, [r3, #20]
 8003cb4:	69fa      	ldr	r2, [r7, #28]
 8003cb6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003cba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003cbe:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003cc2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cca:	691b      	ldr	r3, [r3, #16]
 8003ccc:	69fa      	ldr	r2, [r7, #28]
 8003cce:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003cd2:	f043 030b 	orr.w	r3, r3, #11
 8003cd6:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	69fa      	ldr	r2, [r7, #28]
 8003ce2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ce6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003cea:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6818      	ldr	r0, [r3, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	f004 fc00 	bl	8008500 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	695a      	ldr	r2, [r3, #20]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003d0e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4618      	mov	r0, r3
 8003d16:	f004 fb2f 	bl	8008378 <USB_ReadInterrupts>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d24:	d123      	bne.n	8003d6e <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f004 fbc5 	bl	80084ba <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4618      	mov	r0, r3
 8003d36:	f003 fc7c 	bl	8007632 <USB_GetDevSpeed>
 8003d3a:	4603      	mov	r3, r0
 8003d3c:	461a      	mov	r2, r3
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681c      	ldr	r4, [r3, #0]
 8003d46:	f001 fa09 	bl	800515c <HAL_RCC_GetHCLKFreq>
 8003d4a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003d50:	461a      	mov	r2, r3
 8003d52:	4620      	mov	r0, r4
 8003d54:	f003 f980 	bl	8007058 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f006 ff04 	bl	800ab66 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	695a      	ldr	r2, [r3, #20]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003d6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	4618      	mov	r0, r3
 8003d74:	f004 fb00 	bl	8008378 <USB_ReadInterrupts>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	f003 0308 	and.w	r3, r3, #8
 8003d7e:	2b08      	cmp	r3, #8
 8003d80:	d10a      	bne.n	8003d98 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f006 fee1 	bl	800ab4a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	695a      	ldr	r2, [r3, #20]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f002 0208 	and.w	r2, r2, #8
 8003d96:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f004 faeb 	bl	8008378 <USB_ReadInterrupts>
 8003da2:	4603      	mov	r3, r0
 8003da4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003da8:	2b80      	cmp	r3, #128	@ 0x80
 8003daa:	d123      	bne.n	8003df4 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003dac:	6a3b      	ldr	r3, [r7, #32]
 8003dae:	699b      	ldr	r3, [r3, #24]
 8003db0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003db4:	6a3b      	ldr	r3, [r7, #32]
 8003db6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003db8:	2301      	movs	r3, #1
 8003dba:	627b      	str	r3, [r7, #36]	@ 0x24
 8003dbc:	e014      	b.n	8003de8 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003dbe:	6879      	ldr	r1, [r7, #4]
 8003dc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	00db      	lsls	r3, r3, #3
 8003dc6:	4413      	add	r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	440b      	add	r3, r1
 8003dcc:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003dd0:	781b      	ldrb	r3, [r3, #0]
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d105      	bne.n	8003de2 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	4619      	mov	r1, r3
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f000 fb0a 	bl	80043f6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de4:	3301      	adds	r3, #1
 8003de6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	791b      	ldrb	r3, [r3, #4]
 8003dec:	461a      	mov	r2, r3
 8003dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d3e4      	bcc.n	8003dbe <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f004 fabd 	bl	8008378 <USB_ReadInterrupts>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003e08:	d13c      	bne.n	8003e84 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e0e:	e02b      	b.n	8003e68 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e12:	015a      	lsls	r2, r3, #5
 8003e14:	69fb      	ldr	r3, [r7, #28]
 8003e16:	4413      	add	r3, r2
 8003e18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e20:	6879      	ldr	r1, [r7, #4]
 8003e22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e24:	4613      	mov	r3, r2
 8003e26:	00db      	lsls	r3, r3, #3
 8003e28:	4413      	add	r3, r2
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	440b      	add	r3, r1
 8003e2e:	3318      	adds	r3, #24
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d115      	bne.n	8003e62 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003e36:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	da12      	bge.n	8003e62 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003e3c:	6879      	ldr	r1, [r7, #4]
 8003e3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e40:	4613      	mov	r3, r2
 8003e42:	00db      	lsls	r3, r3, #3
 8003e44:	4413      	add	r3, r2
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	440b      	add	r3, r1
 8003e4a:	3317      	adds	r3, #23
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e52:	b2db      	uxtb	r3, r3
 8003e54:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	4619      	mov	r1, r3
 8003e5c:	6878      	ldr	r0, [r7, #4]
 8003e5e:	f000 faca 	bl	80043f6 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e64:	3301      	adds	r3, #1
 8003e66:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	791b      	ldrb	r3, [r3, #4]
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d3cd      	bcc.n	8003e10 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	695a      	ldr	r2, [r3, #20]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003e82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	4618      	mov	r0, r3
 8003e8a:	f004 fa75 	bl	8008378 <USB_ReadInterrupts>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e94:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003e98:	d156      	bne.n	8003f48 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003e9e:	e045      	b.n	8003f2c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea2:	015a      	lsls	r2, r3, #5
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	4413      	add	r3, r2
 8003ea8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003eb0:	6879      	ldr	r1, [r7, #4]
 8003eb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	00db      	lsls	r3, r3, #3
 8003eb8:	4413      	add	r3, r2
 8003eba:	009b      	lsls	r3, r3, #2
 8003ebc:	440b      	add	r3, r1
 8003ebe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	2b01      	cmp	r3, #1
 8003ec6:	d12e      	bne.n	8003f26 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003ec8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	da2b      	bge.n	8003f26 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	0c1a      	lsrs	r2, r3, #16
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003ed8:	4053      	eors	r3, r2
 8003eda:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d121      	bne.n	8003f26 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003ee2:	6879      	ldr	r1, [r7, #4]
 8003ee4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ee6:	4613      	mov	r3, r2
 8003ee8:	00db      	lsls	r3, r3, #3
 8003eea:	4413      	add	r3, r2
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	440b      	add	r3, r1
 8003ef0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003ef8:	6a3b      	ldr	r3, [r7, #32]
 8003efa:	699b      	ldr	r3, [r3, #24]
 8003efc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003f00:	6a3b      	ldr	r3, [r7, #32]
 8003f02:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003f04:	6a3b      	ldr	r3, [r7, #32]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d10a      	bne.n	8003f26 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	69fa      	ldr	r2, [r7, #28]
 8003f1a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003f22:	6053      	str	r3, [r2, #4]
            break;
 8003f24:	e008      	b.n	8003f38 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f28:	3301      	adds	r3, #1
 8003f2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	791b      	ldrb	r3, [r3, #4]
 8003f30:	461a      	mov	r2, r3
 8003f32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d3b3      	bcc.n	8003ea0 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	695a      	ldr	r2, [r3, #20]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003f46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	f004 fa13 	bl	8008378 <USB_ReadInterrupts>
 8003f52:	4603      	mov	r3, r0
 8003f54:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003f58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f5c:	d10a      	bne.n	8003f74 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f006 fe82 	bl	800ac68 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	695a      	ldr	r2, [r3, #20]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003f72:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f004 f9fd 	bl	8008378 <USB_ReadInterrupts>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	f003 0304 	and.w	r3, r3, #4
 8003f84:	2b04      	cmp	r3, #4
 8003f86:	d115      	bne.n	8003fb4 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003f90:	69bb      	ldr	r3, [r7, #24]
 8003f92:	f003 0304 	and.w	r3, r3, #4
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d002      	beq.n	8003fa0 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f006 fe72 	bl	800ac84 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	6859      	ldr	r1, [r3, #4]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	69ba      	ldr	r2, [r7, #24]
 8003fac:	430a      	orrs	r2, r1
 8003fae:	605a      	str	r2, [r3, #4]
 8003fb0:	e000      	b.n	8003fb4 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003fb2:	bf00      	nop
    }
  }
}
 8003fb4:	3734      	adds	r7, #52	@ 0x34
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd90      	pop	{r4, r7, pc}

08003fba <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b082      	sub	sp, #8
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	6078      	str	r0, [r7, #4]
 8003fc2:	460b      	mov	r3, r1
 8003fc4:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d101      	bne.n	8003fd4 <HAL_PCD_SetAddress+0x1a>
 8003fd0:	2302      	movs	r3, #2
 8003fd2:	e012      	b.n	8003ffa <HAL_PCD_SetAddress+0x40>
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	78fa      	ldrb	r2, [r7, #3]
 8003fe0:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	78fa      	ldrb	r2, [r7, #3]
 8003fe8:	4611      	mov	r1, r2
 8003fea:	4618      	mov	r0, r3
 8003fec:	f004 f95c 	bl	80082a8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3708      	adds	r7, #8
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}

08004002 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	b084      	sub	sp, #16
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
 800400a:	4608      	mov	r0, r1
 800400c:	4611      	mov	r1, r2
 800400e:	461a      	mov	r2, r3
 8004010:	4603      	mov	r3, r0
 8004012:	70fb      	strb	r3, [r7, #3]
 8004014:	460b      	mov	r3, r1
 8004016:	803b      	strh	r3, [r7, #0]
 8004018:	4613      	mov	r3, r2
 800401a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800401c:	2300      	movs	r3, #0
 800401e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004020:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004024:	2b00      	cmp	r3, #0
 8004026:	da0f      	bge.n	8004048 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004028:	78fb      	ldrb	r3, [r7, #3]
 800402a:	f003 020f 	and.w	r2, r3, #15
 800402e:	4613      	mov	r3, r2
 8004030:	00db      	lsls	r3, r3, #3
 8004032:	4413      	add	r3, r2
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	3310      	adds	r3, #16
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	4413      	add	r3, r2
 800403c:	3304      	adds	r3, #4
 800403e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2201      	movs	r2, #1
 8004044:	705a      	strb	r2, [r3, #1]
 8004046:	e00f      	b.n	8004068 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004048:	78fb      	ldrb	r3, [r7, #3]
 800404a:	f003 020f 	and.w	r2, r3, #15
 800404e:	4613      	mov	r3, r2
 8004050:	00db      	lsls	r3, r3, #3
 8004052:	4413      	add	r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	4413      	add	r3, r2
 800405e:	3304      	adds	r3, #4
 8004060:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2200      	movs	r2, #0
 8004066:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004068:	78fb      	ldrb	r3, [r7, #3]
 800406a:	f003 030f 	and.w	r3, r3, #15
 800406e:	b2da      	uxtb	r2, r3
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004074:	883b      	ldrh	r3, [r7, #0]
 8004076:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	78ba      	ldrb	r2, [r7, #2]
 8004082:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	785b      	ldrb	r3, [r3, #1]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d004      	beq.n	8004096 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	461a      	mov	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004096:	78bb      	ldrb	r3, [r7, #2]
 8004098:	2b02      	cmp	r3, #2
 800409a:	d102      	bne.n	80040a2 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d101      	bne.n	80040b0 <HAL_PCD_EP_Open+0xae>
 80040ac:	2302      	movs	r3, #2
 80040ae:	e00e      	b.n	80040ce <HAL_PCD_EP_Open+0xcc>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2201      	movs	r2, #1
 80040b4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	68f9      	ldr	r1, [r7, #12]
 80040be:	4618      	mov	r0, r3
 80040c0:	f003 fadc 	bl	800767c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80040cc:	7afb      	ldrb	r3, [r7, #11]
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3710      	adds	r7, #16
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}

080040d6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80040d6:	b580      	push	{r7, lr}
 80040d8:	b084      	sub	sp, #16
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
 80040de:	460b      	mov	r3, r1
 80040e0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80040e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	da0f      	bge.n	800410a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040ea:	78fb      	ldrb	r3, [r7, #3]
 80040ec:	f003 020f 	and.w	r2, r3, #15
 80040f0:	4613      	mov	r3, r2
 80040f2:	00db      	lsls	r3, r3, #3
 80040f4:	4413      	add	r3, r2
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	3310      	adds	r3, #16
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	4413      	add	r3, r2
 80040fe:	3304      	adds	r3, #4
 8004100:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2201      	movs	r2, #1
 8004106:	705a      	strb	r2, [r3, #1]
 8004108:	e00f      	b.n	800412a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800410a:	78fb      	ldrb	r3, [r7, #3]
 800410c:	f003 020f 	and.w	r2, r3, #15
 8004110:	4613      	mov	r3, r2
 8004112:	00db      	lsls	r3, r3, #3
 8004114:	4413      	add	r3, r2
 8004116:	009b      	lsls	r3, r3, #2
 8004118:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	4413      	add	r3, r2
 8004120:	3304      	adds	r3, #4
 8004122:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	2200      	movs	r2, #0
 8004128:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800412a:	78fb      	ldrb	r3, [r7, #3]
 800412c:	f003 030f 	and.w	r3, r3, #15
 8004130:	b2da      	uxtb	r2, r3
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800413c:	2b01      	cmp	r3, #1
 800413e:	d101      	bne.n	8004144 <HAL_PCD_EP_Close+0x6e>
 8004140:	2302      	movs	r3, #2
 8004142:	e00e      	b.n	8004162 <HAL_PCD_EP_Close+0x8c>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	68f9      	ldr	r1, [r7, #12]
 8004152:	4618      	mov	r0, r3
 8004154:	f003 fb1a 	bl	800778c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004160:	2300      	movs	r3, #0
}
 8004162:	4618      	mov	r0, r3
 8004164:	3710      	adds	r7, #16
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}

0800416a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800416a:	b580      	push	{r7, lr}
 800416c:	b086      	sub	sp, #24
 800416e:	af00      	add	r7, sp, #0
 8004170:	60f8      	str	r0, [r7, #12]
 8004172:	607a      	str	r2, [r7, #4]
 8004174:	603b      	str	r3, [r7, #0]
 8004176:	460b      	mov	r3, r1
 8004178:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800417a:	7afb      	ldrb	r3, [r7, #11]
 800417c:	f003 020f 	and.w	r2, r3, #15
 8004180:	4613      	mov	r3, r2
 8004182:	00db      	lsls	r3, r3, #3
 8004184:	4413      	add	r3, r2
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800418c:	68fa      	ldr	r2, [r7, #12]
 800418e:	4413      	add	r3, r2
 8004190:	3304      	adds	r3, #4
 8004192:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004194:	697b      	ldr	r3, [r7, #20]
 8004196:	687a      	ldr	r2, [r7, #4]
 8004198:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800419a:	697b      	ldr	r3, [r7, #20]
 800419c:	683a      	ldr	r2, [r7, #0]
 800419e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	2200      	movs	r2, #0
 80041a4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	2200      	movs	r2, #0
 80041aa:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041ac:	7afb      	ldrb	r3, [r7, #11]
 80041ae:	f003 030f 	and.w	r3, r3, #15
 80041b2:	b2da      	uxtb	r2, r3
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	799b      	ldrb	r3, [r3, #6]
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d102      	bne.n	80041c6 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80041c0:	687a      	ldr	r2, [r7, #4]
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	6818      	ldr	r0, [r3, #0]
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	799b      	ldrb	r3, [r3, #6]
 80041ce:	461a      	mov	r2, r3
 80041d0:	6979      	ldr	r1, [r7, #20]
 80041d2:	f003 fbb7 	bl	8007944 <USB_EPStartXfer>

  return HAL_OK;
 80041d6:	2300      	movs	r3, #0
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3718      	adds	r7, #24
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}

080041e0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80041e0:	b480      	push	{r7}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
 80041e8:	460b      	mov	r3, r1
 80041ea:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80041ec:	78fb      	ldrb	r3, [r7, #3]
 80041ee:	f003 020f 	and.w	r2, r3, #15
 80041f2:	6879      	ldr	r1, [r7, #4]
 80041f4:	4613      	mov	r3, r2
 80041f6:	00db      	lsls	r3, r3, #3
 80041f8:	4413      	add	r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	440b      	add	r3, r1
 80041fe:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8004202:	681b      	ldr	r3, [r3, #0]
}
 8004204:	4618      	mov	r0, r3
 8004206:	370c      	adds	r7, #12
 8004208:	46bd      	mov	sp, r7
 800420a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420e:	4770      	bx	lr

08004210 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b086      	sub	sp, #24
 8004214:	af00      	add	r7, sp, #0
 8004216:	60f8      	str	r0, [r7, #12]
 8004218:	607a      	str	r2, [r7, #4]
 800421a:	603b      	str	r3, [r7, #0]
 800421c:	460b      	mov	r3, r1
 800421e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004220:	7afb      	ldrb	r3, [r7, #11]
 8004222:	f003 020f 	and.w	r2, r3, #15
 8004226:	4613      	mov	r3, r2
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	4413      	add	r3, r2
 800422c:	009b      	lsls	r3, r3, #2
 800422e:	3310      	adds	r3, #16
 8004230:	68fa      	ldr	r2, [r7, #12]
 8004232:	4413      	add	r3, r2
 8004234:	3304      	adds	r3, #4
 8004236:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004238:	697b      	ldr	r3, [r7, #20]
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800423e:	697b      	ldr	r3, [r7, #20]
 8004240:	683a      	ldr	r2, [r7, #0]
 8004242:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	2200      	movs	r2, #0
 8004248:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	2201      	movs	r2, #1
 800424e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004250:	7afb      	ldrb	r3, [r7, #11]
 8004252:	f003 030f 	and.w	r3, r3, #15
 8004256:	b2da      	uxtb	r2, r3
 8004258:	697b      	ldr	r3, [r7, #20]
 800425a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	799b      	ldrb	r3, [r3, #6]
 8004260:	2b01      	cmp	r3, #1
 8004262:	d102      	bne.n	800426a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004264:	687a      	ldr	r2, [r7, #4]
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	6818      	ldr	r0, [r3, #0]
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	799b      	ldrb	r3, [r3, #6]
 8004272:	461a      	mov	r2, r3
 8004274:	6979      	ldr	r1, [r7, #20]
 8004276:	f003 fb65 	bl	8007944 <USB_EPStartXfer>

  return HAL_OK;
 800427a:	2300      	movs	r3, #0
}
 800427c:	4618      	mov	r0, r3
 800427e:	3718      	adds	r7, #24
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}

08004284 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b084      	sub	sp, #16
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	460b      	mov	r3, r1
 800428e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004290:	78fb      	ldrb	r3, [r7, #3]
 8004292:	f003 030f 	and.w	r3, r3, #15
 8004296:	687a      	ldr	r2, [r7, #4]
 8004298:	7912      	ldrb	r2, [r2, #4]
 800429a:	4293      	cmp	r3, r2
 800429c:	d901      	bls.n	80042a2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e04f      	b.n	8004342 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80042a2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	da0f      	bge.n	80042ca <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042aa:	78fb      	ldrb	r3, [r7, #3]
 80042ac:	f003 020f 	and.w	r2, r3, #15
 80042b0:	4613      	mov	r3, r2
 80042b2:	00db      	lsls	r3, r3, #3
 80042b4:	4413      	add	r3, r2
 80042b6:	009b      	lsls	r3, r3, #2
 80042b8:	3310      	adds	r3, #16
 80042ba:	687a      	ldr	r2, [r7, #4]
 80042bc:	4413      	add	r3, r2
 80042be:	3304      	adds	r3, #4
 80042c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2201      	movs	r2, #1
 80042c6:	705a      	strb	r2, [r3, #1]
 80042c8:	e00d      	b.n	80042e6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80042ca:	78fa      	ldrb	r2, [r7, #3]
 80042cc:	4613      	mov	r3, r2
 80042ce:	00db      	lsls	r3, r3, #3
 80042d0:	4413      	add	r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	4413      	add	r3, r2
 80042dc:	3304      	adds	r3, #4
 80042de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2201      	movs	r2, #1
 80042ea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80042ec:	78fb      	ldrb	r3, [r7, #3]
 80042ee:	f003 030f 	and.w	r3, r3, #15
 80042f2:	b2da      	uxtb	r2, r3
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d101      	bne.n	8004306 <HAL_PCD_EP_SetStall+0x82>
 8004302:	2302      	movs	r3, #2
 8004304:	e01d      	b.n	8004342 <HAL_PCD_EP_SetStall+0xbe>
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2201      	movs	r2, #1
 800430a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	68f9      	ldr	r1, [r7, #12]
 8004314:	4618      	mov	r0, r3
 8004316:	f003 fef3 	bl	8008100 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800431a:	78fb      	ldrb	r3, [r7, #3]
 800431c:	f003 030f 	and.w	r3, r3, #15
 8004320:	2b00      	cmp	r3, #0
 8004322:	d109      	bne.n	8004338 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6818      	ldr	r0, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	7999      	ldrb	r1, [r3, #6]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004332:	461a      	mov	r2, r3
 8004334:	f004 f8e4 	bl	8008500 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004340:	2300      	movs	r3, #0
}
 8004342:	4618      	mov	r0, r3
 8004344:	3710      	adds	r7, #16
 8004346:	46bd      	mov	sp, r7
 8004348:	bd80      	pop	{r7, pc}

0800434a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800434a:	b580      	push	{r7, lr}
 800434c:	b084      	sub	sp, #16
 800434e:	af00      	add	r7, sp, #0
 8004350:	6078      	str	r0, [r7, #4]
 8004352:	460b      	mov	r3, r1
 8004354:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004356:	78fb      	ldrb	r3, [r7, #3]
 8004358:	f003 030f 	and.w	r3, r3, #15
 800435c:	687a      	ldr	r2, [r7, #4]
 800435e:	7912      	ldrb	r2, [r2, #4]
 8004360:	4293      	cmp	r3, r2
 8004362:	d901      	bls.n	8004368 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e042      	b.n	80043ee <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004368:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800436c:	2b00      	cmp	r3, #0
 800436e:	da0f      	bge.n	8004390 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004370:	78fb      	ldrb	r3, [r7, #3]
 8004372:	f003 020f 	and.w	r2, r3, #15
 8004376:	4613      	mov	r3, r2
 8004378:	00db      	lsls	r3, r3, #3
 800437a:	4413      	add	r3, r2
 800437c:	009b      	lsls	r3, r3, #2
 800437e:	3310      	adds	r3, #16
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	4413      	add	r3, r2
 8004384:	3304      	adds	r3, #4
 8004386:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	2201      	movs	r2, #1
 800438c:	705a      	strb	r2, [r3, #1]
 800438e:	e00f      	b.n	80043b0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004390:	78fb      	ldrb	r3, [r7, #3]
 8004392:	f003 020f 	and.w	r2, r3, #15
 8004396:	4613      	mov	r3, r2
 8004398:	00db      	lsls	r3, r3, #3
 800439a:	4413      	add	r3, r2
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80043a2:	687a      	ldr	r2, [r7, #4]
 80043a4:	4413      	add	r3, r2
 80043a6:	3304      	adds	r3, #4
 80043a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80043b6:	78fb      	ldrb	r3, [r7, #3]
 80043b8:	f003 030f 	and.w	r3, r3, #15
 80043bc:	b2da      	uxtb	r2, r3
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d101      	bne.n	80043d0 <HAL_PCD_EP_ClrStall+0x86>
 80043cc:	2302      	movs	r3, #2
 80043ce:	e00e      	b.n	80043ee <HAL_PCD_EP_ClrStall+0xa4>
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	68f9      	ldr	r1, [r7, #12]
 80043de:	4618      	mov	r0, r3
 80043e0:	f003 fefc 	bl	80081dc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80043ec:	2300      	movs	r3, #0
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3710      	adds	r7, #16
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}

080043f6 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b084      	sub	sp, #16
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
 80043fe:	460b      	mov	r3, r1
 8004400:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004402:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004406:	2b00      	cmp	r3, #0
 8004408:	da0c      	bge.n	8004424 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800440a:	78fb      	ldrb	r3, [r7, #3]
 800440c:	f003 020f 	and.w	r2, r3, #15
 8004410:	4613      	mov	r3, r2
 8004412:	00db      	lsls	r3, r3, #3
 8004414:	4413      	add	r3, r2
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	3310      	adds	r3, #16
 800441a:	687a      	ldr	r2, [r7, #4]
 800441c:	4413      	add	r3, r2
 800441e:	3304      	adds	r3, #4
 8004420:	60fb      	str	r3, [r7, #12]
 8004422:	e00c      	b.n	800443e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004424:	78fb      	ldrb	r3, [r7, #3]
 8004426:	f003 020f 	and.w	r2, r3, #15
 800442a:	4613      	mov	r3, r2
 800442c:	00db      	lsls	r3, r3, #3
 800442e:	4413      	add	r3, r2
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	4413      	add	r3, r2
 800443a:	3304      	adds	r3, #4
 800443c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	68f9      	ldr	r1, [r7, #12]
 8004444:	4618      	mov	r0, r3
 8004446:	f003 fd1b 	bl	8007e80 <USB_EPStopXfer>
 800444a:	4603      	mov	r3, r0
 800444c:	72fb      	strb	r3, [r7, #11]

  return ret;
 800444e:	7afb      	ldrb	r3, [r7, #11]
}
 8004450:	4618      	mov	r0, r3
 8004452:	3710      	adds	r7, #16
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}

08004458 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b08a      	sub	sp, #40	@ 0x28
 800445c:	af02      	add	r7, sp, #8
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800446c:	683a      	ldr	r2, [r7, #0]
 800446e:	4613      	mov	r3, r2
 8004470:	00db      	lsls	r3, r3, #3
 8004472:	4413      	add	r3, r2
 8004474:	009b      	lsls	r3, r3, #2
 8004476:	3310      	adds	r3, #16
 8004478:	687a      	ldr	r2, [r7, #4]
 800447a:	4413      	add	r3, r2
 800447c:	3304      	adds	r3, #4
 800447e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	695a      	ldr	r2, [r3, #20]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	691b      	ldr	r3, [r3, #16]
 8004488:	429a      	cmp	r2, r3
 800448a:	d901      	bls.n	8004490 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e06b      	b.n	8004568 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	691a      	ldr	r2, [r3, #16]
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	695b      	ldr	r3, [r3, #20]
 8004498:	1ad3      	subs	r3, r2, r3
 800449a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	689b      	ldr	r3, [r3, #8]
 80044a0:	69fa      	ldr	r2, [r7, #28]
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d902      	bls.n	80044ac <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	3303      	adds	r3, #3
 80044b0:	089b      	lsrs	r3, r3, #2
 80044b2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80044b4:	e02a      	b.n	800450c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	691a      	ldr	r2, [r3, #16]
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	69fa      	ldr	r2, [r7, #28]
 80044c8:	429a      	cmp	r2, r3
 80044ca:	d902      	bls.n	80044d2 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	3303      	adds	r3, #3
 80044d6:	089b      	lsrs	r3, r3, #2
 80044d8:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	68d9      	ldr	r1, [r3, #12]
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	b2da      	uxtb	r2, r3
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80044ea:	9300      	str	r3, [sp, #0]
 80044ec:	4603      	mov	r3, r0
 80044ee:	6978      	ldr	r0, [r7, #20]
 80044f0:	f003 fd70 	bl	8007fd4 <USB_WritePacket>

    ep->xfer_buff  += len;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	68da      	ldr	r2, [r3, #12]
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	441a      	add	r2, r3
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	695a      	ldr	r2, [r3, #20]
 8004504:	69fb      	ldr	r3, [r7, #28]
 8004506:	441a      	add	r2, r3
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	015a      	lsls	r2, r3, #5
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	4413      	add	r3, r2
 8004514:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	429a      	cmp	r2, r3
 8004520:	d809      	bhi.n	8004536 <PCD_WriteEmptyTxFifo+0xde>
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	695a      	ldr	r2, [r3, #20]
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800452a:	429a      	cmp	r2, r3
 800452c:	d203      	bcs.n	8004536 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	691b      	ldr	r3, [r3, #16]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d1bf      	bne.n	80044b6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	691a      	ldr	r2, [r3, #16]
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	695b      	ldr	r3, [r3, #20]
 800453e:	429a      	cmp	r2, r3
 8004540:	d811      	bhi.n	8004566 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	f003 030f 	and.w	r3, r3, #15
 8004548:	2201      	movs	r2, #1
 800454a:	fa02 f303 	lsl.w	r3, r2, r3
 800454e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004556:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	43db      	mvns	r3, r3
 800455c:	6939      	ldr	r1, [r7, #16]
 800455e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004562:	4013      	ands	r3, r2
 8004564:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004566:	2300      	movs	r3, #0
}
 8004568:	4618      	mov	r0, r3
 800456a:	3720      	adds	r7, #32
 800456c:	46bd      	mov	sp, r7
 800456e:	bd80      	pop	{r7, pc}

08004570 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b088      	sub	sp, #32
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	333c      	adds	r3, #60	@ 0x3c
 8004588:	3304      	adds	r3, #4
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	015a      	lsls	r2, r3, #5
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	4413      	add	r3, r2
 8004596:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	799b      	ldrb	r3, [r3, #6]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d17b      	bne.n	800469e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	f003 0308 	and.w	r3, r3, #8
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d015      	beq.n	80045dc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	4a61      	ldr	r2, [pc, #388]	@ (8004738 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80045b4:	4293      	cmp	r3, r2
 80045b6:	f240 80b9 	bls.w	800472c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f000 80b3 	beq.w	800472c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	015a      	lsls	r2, r3, #5
 80045ca:	69bb      	ldr	r3, [r7, #24]
 80045cc:	4413      	add	r3, r2
 80045ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045d2:	461a      	mov	r2, r3
 80045d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045d8:	6093      	str	r3, [r2, #8]
 80045da:	e0a7      	b.n	800472c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	f003 0320 	and.w	r3, r3, #32
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d009      	beq.n	80045fa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	015a      	lsls	r2, r3, #5
 80045ea:	69bb      	ldr	r3, [r7, #24]
 80045ec:	4413      	add	r3, r2
 80045ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80045f2:	461a      	mov	r2, r3
 80045f4:	2320      	movs	r3, #32
 80045f6:	6093      	str	r3, [r2, #8]
 80045f8:	e098      	b.n	800472c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004600:	2b00      	cmp	r3, #0
 8004602:	f040 8093 	bne.w	800472c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004606:	697b      	ldr	r3, [r7, #20]
 8004608:	4a4b      	ldr	r2, [pc, #300]	@ (8004738 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800460a:	4293      	cmp	r3, r2
 800460c:	d90f      	bls.n	800462e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004614:	2b00      	cmp	r3, #0
 8004616:	d00a      	beq.n	800462e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	015a      	lsls	r2, r3, #5
 800461c:	69bb      	ldr	r3, [r7, #24]
 800461e:	4413      	add	r3, r2
 8004620:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004624:	461a      	mov	r2, r3
 8004626:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800462a:	6093      	str	r3, [r2, #8]
 800462c:	e07e      	b.n	800472c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800462e:	683a      	ldr	r2, [r7, #0]
 8004630:	4613      	mov	r3, r2
 8004632:	00db      	lsls	r3, r3, #3
 8004634:	4413      	add	r3, r2
 8004636:	009b      	lsls	r3, r3, #2
 8004638:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	4413      	add	r3, r2
 8004640:	3304      	adds	r3, #4
 8004642:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6a1a      	ldr	r2, [r3, #32]
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	0159      	lsls	r1, r3, #5
 800464c:	69bb      	ldr	r3, [r7, #24]
 800464e:	440b      	add	r3, r1
 8004650:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800465a:	1ad2      	subs	r2, r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d114      	bne.n	8004690 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	691b      	ldr	r3, [r3, #16]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d109      	bne.n	8004682 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6818      	ldr	r0, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004678:	461a      	mov	r2, r3
 800467a:	2101      	movs	r1, #1
 800467c:	f003 ff40 	bl	8008500 <USB_EP0_OutStart>
 8004680:	e006      	b.n	8004690 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	68da      	ldr	r2, [r3, #12]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	695b      	ldr	r3, [r3, #20]
 800468a:	441a      	add	r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	b2db      	uxtb	r3, r3
 8004694:	4619      	mov	r1, r3
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f006 fa22 	bl	800aae0 <HAL_PCD_DataOutStageCallback>
 800469c:	e046      	b.n	800472c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800469e:	697b      	ldr	r3, [r7, #20]
 80046a0:	4a26      	ldr	r2, [pc, #152]	@ (800473c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d124      	bne.n	80046f0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d00a      	beq.n	80046c6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	015a      	lsls	r2, r3, #5
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	4413      	add	r3, r2
 80046b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046bc:	461a      	mov	r2, r3
 80046be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80046c2:	6093      	str	r3, [r2, #8]
 80046c4:	e032      	b.n	800472c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	f003 0320 	and.w	r3, r3, #32
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d008      	beq.n	80046e2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	015a      	lsls	r2, r3, #5
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	4413      	add	r3, r2
 80046d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80046dc:	461a      	mov	r2, r3
 80046de:	2320      	movs	r3, #32
 80046e0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	4619      	mov	r1, r3
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	f006 f9f9 	bl	800aae0 <HAL_PCD_DataOutStageCallback>
 80046ee:	e01d      	b.n	800472c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d114      	bne.n	8004720 <PCD_EP_OutXfrComplete_int+0x1b0>
 80046f6:	6879      	ldr	r1, [r7, #4]
 80046f8:	683a      	ldr	r2, [r7, #0]
 80046fa:	4613      	mov	r3, r2
 80046fc:	00db      	lsls	r3, r3, #3
 80046fe:	4413      	add	r3, r2
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	440b      	add	r3, r1
 8004704:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d108      	bne.n	8004720 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6818      	ldr	r0, [r3, #0]
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004718:	461a      	mov	r2, r3
 800471a:	2100      	movs	r1, #0
 800471c:	f003 fef0 	bl	8008500 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	b2db      	uxtb	r3, r3
 8004724:	4619      	mov	r1, r3
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f006 f9da 	bl	800aae0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	3720      	adds	r7, #32
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	4f54300a 	.word	0x4f54300a
 800473c:	4f54310a 	.word	0x4f54310a

08004740 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b086      	sub	sp, #24
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	333c      	adds	r3, #60	@ 0x3c
 8004758:	3304      	adds	r3, #4
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	015a      	lsls	r2, r3, #5
 8004762:	693b      	ldr	r3, [r7, #16]
 8004764:	4413      	add	r3, r2
 8004766:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800476a:	689b      	ldr	r3, [r3, #8]
 800476c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	4a15      	ldr	r2, [pc, #84]	@ (80047c8 <PCD_EP_OutSetupPacket_int+0x88>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d90e      	bls.n	8004794 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800477c:	2b00      	cmp	r3, #0
 800477e:	d009      	beq.n	8004794 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	015a      	lsls	r2, r3, #5
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	4413      	add	r3, r2
 8004788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800478c:	461a      	mov	r2, r3
 800478e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004792:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004794:	6878      	ldr	r0, [r7, #4]
 8004796:	f006 f991 	bl	800aabc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	4a0a      	ldr	r2, [pc, #40]	@ (80047c8 <PCD_EP_OutSetupPacket_int+0x88>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d90c      	bls.n	80047bc <PCD_EP_OutSetupPacket_int+0x7c>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	799b      	ldrb	r3, [r3, #6]
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d108      	bne.n	80047bc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6818      	ldr	r0, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80047b4:	461a      	mov	r2, r3
 80047b6:	2101      	movs	r1, #1
 80047b8:	f003 fea2 	bl	8008500 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3718      	adds	r7, #24
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	4f54300a 	.word	0x4f54300a

080047cc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	460b      	mov	r3, r1
 80047d6:	70fb      	strb	r3, [r7, #3]
 80047d8:	4613      	mov	r3, r2
 80047da:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80047e4:	78fb      	ldrb	r3, [r7, #3]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d107      	bne.n	80047fa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80047ea:	883b      	ldrh	r3, [r7, #0]
 80047ec:	0419      	lsls	r1, r3, #16
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	68ba      	ldr	r2, [r7, #8]
 80047f4:	430a      	orrs	r2, r1
 80047f6:	629a      	str	r2, [r3, #40]	@ 0x28
 80047f8:	e028      	b.n	800484c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004800:	0c1b      	lsrs	r3, r3, #16
 8004802:	68ba      	ldr	r2, [r7, #8]
 8004804:	4413      	add	r3, r2
 8004806:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004808:	2300      	movs	r3, #0
 800480a:	73fb      	strb	r3, [r7, #15]
 800480c:	e00d      	b.n	800482a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	7bfb      	ldrb	r3, [r7, #15]
 8004814:	3340      	adds	r3, #64	@ 0x40
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	4413      	add	r3, r2
 800481a:	685b      	ldr	r3, [r3, #4]
 800481c:	0c1b      	lsrs	r3, r3, #16
 800481e:	68ba      	ldr	r2, [r7, #8]
 8004820:	4413      	add	r3, r2
 8004822:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004824:	7bfb      	ldrb	r3, [r7, #15]
 8004826:	3301      	adds	r3, #1
 8004828:	73fb      	strb	r3, [r7, #15]
 800482a:	7bfa      	ldrb	r2, [r7, #15]
 800482c:	78fb      	ldrb	r3, [r7, #3]
 800482e:	3b01      	subs	r3, #1
 8004830:	429a      	cmp	r2, r3
 8004832:	d3ec      	bcc.n	800480e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004834:	883b      	ldrh	r3, [r7, #0]
 8004836:	0418      	lsls	r0, r3, #16
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6819      	ldr	r1, [r3, #0]
 800483c:	78fb      	ldrb	r3, [r7, #3]
 800483e:	3b01      	subs	r3, #1
 8004840:	68ba      	ldr	r2, [r7, #8]
 8004842:	4302      	orrs	r2, r0
 8004844:	3340      	adds	r3, #64	@ 0x40
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	440b      	add	r3, r1
 800484a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3714      	adds	r7, #20
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr

0800485a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800485a:	b480      	push	{r7}
 800485c:	b083      	sub	sp, #12
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
 8004862:	460b      	mov	r3, r1
 8004864:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	887a      	ldrh	r2, [r7, #2]
 800486c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800486e:	2300      	movs	r3, #0
}
 8004870:	4618      	mov	r0, r3
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	460b      	mov	r3, r1
 8004886:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004888:	bf00      	nop
 800488a:	370c      	adds	r7, #12
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr

08004894 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b086      	sub	sp, #24
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d101      	bne.n	80048a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e267      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0301 	and.w	r3, r3, #1
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d075      	beq.n	800499e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80048b2:	4b88      	ldr	r3, [pc, #544]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f003 030c 	and.w	r3, r3, #12
 80048ba:	2b04      	cmp	r3, #4
 80048bc:	d00c      	beq.n	80048d8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048be:	4b85      	ldr	r3, [pc, #532]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80048c6:	2b08      	cmp	r3, #8
 80048c8:	d112      	bne.n	80048f0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80048ca:	4b82      	ldr	r3, [pc, #520]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 80048cc:	685b      	ldr	r3, [r3, #4]
 80048ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048d6:	d10b      	bne.n	80048f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048d8:	4b7e      	ldr	r3, [pc, #504]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d05b      	beq.n	800499c <HAL_RCC_OscConfig+0x108>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d157      	bne.n	800499c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e242      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048f8:	d106      	bne.n	8004908 <HAL_RCC_OscConfig+0x74>
 80048fa:	4b76      	ldr	r3, [pc, #472]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a75      	ldr	r2, [pc, #468]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 8004900:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004904:	6013      	str	r3, [r2, #0]
 8004906:	e01d      	b.n	8004944 <HAL_RCC_OscConfig+0xb0>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004910:	d10c      	bne.n	800492c <HAL_RCC_OscConfig+0x98>
 8004912:	4b70      	ldr	r3, [pc, #448]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a6f      	ldr	r2, [pc, #444]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 8004918:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800491c:	6013      	str	r3, [r2, #0]
 800491e:	4b6d      	ldr	r3, [pc, #436]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a6c      	ldr	r2, [pc, #432]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 8004924:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004928:	6013      	str	r3, [r2, #0]
 800492a:	e00b      	b.n	8004944 <HAL_RCC_OscConfig+0xb0>
 800492c:	4b69      	ldr	r3, [pc, #420]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a68      	ldr	r2, [pc, #416]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 8004932:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004936:	6013      	str	r3, [r2, #0]
 8004938:	4b66      	ldr	r3, [pc, #408]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a65      	ldr	r2, [pc, #404]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 800493e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004942:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d013      	beq.n	8004974 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800494c:	f7fd fd26 	bl	800239c <HAL_GetTick>
 8004950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004952:	e008      	b.n	8004966 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004954:	f7fd fd22 	bl	800239c <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	2b64      	cmp	r3, #100	@ 0x64
 8004960:	d901      	bls.n	8004966 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004962:	2303      	movs	r3, #3
 8004964:	e207      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004966:	4b5b      	ldr	r3, [pc, #364]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d0f0      	beq.n	8004954 <HAL_RCC_OscConfig+0xc0>
 8004972:	e014      	b.n	800499e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004974:	f7fd fd12 	bl	800239c <HAL_GetTick>
 8004978:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800497a:	e008      	b.n	800498e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800497c:	f7fd fd0e 	bl	800239c <HAL_GetTick>
 8004980:	4602      	mov	r2, r0
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	2b64      	cmp	r3, #100	@ 0x64
 8004988:	d901      	bls.n	800498e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	e1f3      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800498e:	4b51      	ldr	r3, [pc, #324]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1f0      	bne.n	800497c <HAL_RCC_OscConfig+0xe8>
 800499a:	e000      	b.n	800499e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800499c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d063      	beq.n	8004a72 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80049aa:	4b4a      	ldr	r3, [pc, #296]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	f003 030c 	and.w	r3, r3, #12
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d00b      	beq.n	80049ce <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049b6:	4b47      	ldr	r3, [pc, #284]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80049be:	2b08      	cmp	r3, #8
 80049c0:	d11c      	bne.n	80049fc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80049c2:	4b44      	ldr	r3, [pc, #272]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d116      	bne.n	80049fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049ce:	4b41      	ldr	r3, [pc, #260]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0302 	and.w	r3, r3, #2
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d005      	beq.n	80049e6 <HAL_RCC_OscConfig+0x152>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	68db      	ldr	r3, [r3, #12]
 80049de:	2b01      	cmp	r3, #1
 80049e0:	d001      	beq.n	80049e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e1c7      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049e6:	4b3b      	ldr	r3, [pc, #236]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	691b      	ldr	r3, [r3, #16]
 80049f2:	00db      	lsls	r3, r3, #3
 80049f4:	4937      	ldr	r1, [pc, #220]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049fa:	e03a      	b.n	8004a72 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d020      	beq.n	8004a46 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a04:	4b34      	ldr	r3, [pc, #208]	@ (8004ad8 <HAL_RCC_OscConfig+0x244>)
 8004a06:	2201      	movs	r2, #1
 8004a08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a0a:	f7fd fcc7 	bl	800239c <HAL_GetTick>
 8004a0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a10:	e008      	b.n	8004a24 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a12:	f7fd fcc3 	bl	800239c <HAL_GetTick>
 8004a16:	4602      	mov	r2, r0
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	1ad3      	subs	r3, r2, r3
 8004a1c:	2b02      	cmp	r3, #2
 8004a1e:	d901      	bls.n	8004a24 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004a20:	2303      	movs	r3, #3
 8004a22:	e1a8      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a24:	4b2b      	ldr	r3, [pc, #172]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0302 	and.w	r3, r3, #2
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d0f0      	beq.n	8004a12 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a30:	4b28      	ldr	r3, [pc, #160]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	00db      	lsls	r3, r3, #3
 8004a3e:	4925      	ldr	r1, [pc, #148]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 8004a40:	4313      	orrs	r3, r2
 8004a42:	600b      	str	r3, [r1, #0]
 8004a44:	e015      	b.n	8004a72 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a46:	4b24      	ldr	r3, [pc, #144]	@ (8004ad8 <HAL_RCC_OscConfig+0x244>)
 8004a48:	2200      	movs	r2, #0
 8004a4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a4c:	f7fd fca6 	bl	800239c <HAL_GetTick>
 8004a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a52:	e008      	b.n	8004a66 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a54:	f7fd fca2 	bl	800239c <HAL_GetTick>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	693b      	ldr	r3, [r7, #16]
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d901      	bls.n	8004a66 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004a62:	2303      	movs	r3, #3
 8004a64:	e187      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a66:	4b1b      	ldr	r3, [pc, #108]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0302 	and.w	r3, r3, #2
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d1f0      	bne.n	8004a54 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0308 	and.w	r3, r3, #8
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d036      	beq.n	8004aec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d016      	beq.n	8004ab4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a86:	4b15      	ldr	r3, [pc, #84]	@ (8004adc <HAL_RCC_OscConfig+0x248>)
 8004a88:	2201      	movs	r2, #1
 8004a8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a8c:	f7fd fc86 	bl	800239c <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a94:	f7fd fc82 	bl	800239c <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e167      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004aa6:	4b0b      	ldr	r3, [pc, #44]	@ (8004ad4 <HAL_RCC_OscConfig+0x240>)
 8004aa8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d0f0      	beq.n	8004a94 <HAL_RCC_OscConfig+0x200>
 8004ab2:	e01b      	b.n	8004aec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ab4:	4b09      	ldr	r3, [pc, #36]	@ (8004adc <HAL_RCC_OscConfig+0x248>)
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aba:	f7fd fc6f 	bl	800239c <HAL_GetTick>
 8004abe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ac0:	e00e      	b.n	8004ae0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ac2:	f7fd fc6b 	bl	800239c <HAL_GetTick>
 8004ac6:	4602      	mov	r2, r0
 8004ac8:	693b      	ldr	r3, [r7, #16]
 8004aca:	1ad3      	subs	r3, r2, r3
 8004acc:	2b02      	cmp	r3, #2
 8004ace:	d907      	bls.n	8004ae0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e150      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
 8004ad4:	40023800 	.word	0x40023800
 8004ad8:	42470000 	.word	0x42470000
 8004adc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ae0:	4b88      	ldr	r3, [pc, #544]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004ae2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ae4:	f003 0302 	and.w	r3, r3, #2
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d1ea      	bne.n	8004ac2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 0304 	and.w	r3, r3, #4
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	f000 8097 	beq.w	8004c28 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004afa:	2300      	movs	r3, #0
 8004afc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004afe:	4b81      	ldr	r3, [pc, #516]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004b00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d10f      	bne.n	8004b2a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	60bb      	str	r3, [r7, #8]
 8004b0e:	4b7d      	ldr	r3, [pc, #500]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b12:	4a7c      	ldr	r2, [pc, #496]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004b14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b18:	6413      	str	r3, [r2, #64]	@ 0x40
 8004b1a:	4b7a      	ldr	r3, [pc, #488]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b22:	60bb      	str	r3, [r7, #8]
 8004b24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b26:	2301      	movs	r3, #1
 8004b28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b2a:	4b77      	ldr	r3, [pc, #476]	@ (8004d08 <HAL_RCC_OscConfig+0x474>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d118      	bne.n	8004b68 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b36:	4b74      	ldr	r3, [pc, #464]	@ (8004d08 <HAL_RCC_OscConfig+0x474>)
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	4a73      	ldr	r2, [pc, #460]	@ (8004d08 <HAL_RCC_OscConfig+0x474>)
 8004b3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b42:	f7fd fc2b 	bl	800239c <HAL_GetTick>
 8004b46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b48:	e008      	b.n	8004b5c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b4a:	f7fd fc27 	bl	800239c <HAL_GetTick>
 8004b4e:	4602      	mov	r2, r0
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	1ad3      	subs	r3, r2, r3
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d901      	bls.n	8004b5c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004b58:	2303      	movs	r3, #3
 8004b5a:	e10c      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b5c:	4b6a      	ldr	r3, [pc, #424]	@ (8004d08 <HAL_RCC_OscConfig+0x474>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d0f0      	beq.n	8004b4a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d106      	bne.n	8004b7e <HAL_RCC_OscConfig+0x2ea>
 8004b70:	4b64      	ldr	r3, [pc, #400]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004b72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b74:	4a63      	ldr	r2, [pc, #396]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004b76:	f043 0301 	orr.w	r3, r3, #1
 8004b7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b7c:	e01c      	b.n	8004bb8 <HAL_RCC_OscConfig+0x324>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	2b05      	cmp	r3, #5
 8004b84:	d10c      	bne.n	8004ba0 <HAL_RCC_OscConfig+0x30c>
 8004b86:	4b5f      	ldr	r3, [pc, #380]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004b88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b8a:	4a5e      	ldr	r2, [pc, #376]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004b8c:	f043 0304 	orr.w	r3, r3, #4
 8004b90:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b92:	4b5c      	ldr	r3, [pc, #368]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004b94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b96:	4a5b      	ldr	r2, [pc, #364]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004b98:	f043 0301 	orr.w	r3, r3, #1
 8004b9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004b9e:	e00b      	b.n	8004bb8 <HAL_RCC_OscConfig+0x324>
 8004ba0:	4b58      	ldr	r3, [pc, #352]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004ba2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ba4:	4a57      	ldr	r2, [pc, #348]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004ba6:	f023 0301 	bic.w	r3, r3, #1
 8004baa:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bac:	4b55      	ldr	r3, [pc, #340]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004bae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bb0:	4a54      	ldr	r2, [pc, #336]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004bb2:	f023 0304 	bic.w	r3, r3, #4
 8004bb6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d015      	beq.n	8004bec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bc0:	f7fd fbec 	bl	800239c <HAL_GetTick>
 8004bc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bc6:	e00a      	b.n	8004bde <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bc8:	f7fd fbe8 	bl	800239c <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d901      	bls.n	8004bde <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	e0cb      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bde:	4b49      	ldr	r3, [pc, #292]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004be2:	f003 0302 	and.w	r3, r3, #2
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d0ee      	beq.n	8004bc8 <HAL_RCC_OscConfig+0x334>
 8004bea:	e014      	b.n	8004c16 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bec:	f7fd fbd6 	bl	800239c <HAL_GetTick>
 8004bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bf2:	e00a      	b.n	8004c0a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bf4:	f7fd fbd2 	bl	800239c <HAL_GetTick>
 8004bf8:	4602      	mov	r2, r0
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c02:	4293      	cmp	r3, r2
 8004c04:	d901      	bls.n	8004c0a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	e0b5      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c0a:	4b3e      	ldr	r3, [pc, #248]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004c0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c0e:	f003 0302 	and.w	r3, r3, #2
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d1ee      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004c16:	7dfb      	ldrb	r3, [r7, #23]
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d105      	bne.n	8004c28 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c1c:	4b39      	ldr	r3, [pc, #228]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c20:	4a38      	ldr	r2, [pc, #224]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004c22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c26:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	699b      	ldr	r3, [r3, #24]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	f000 80a1 	beq.w	8004d74 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004c32:	4b34      	ldr	r3, [pc, #208]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	f003 030c 	and.w	r3, r3, #12
 8004c3a:	2b08      	cmp	r3, #8
 8004c3c:	d05c      	beq.n	8004cf8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	699b      	ldr	r3, [r3, #24]
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d141      	bne.n	8004cca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c46:	4b31      	ldr	r3, [pc, #196]	@ (8004d0c <HAL_RCC_OscConfig+0x478>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c4c:	f7fd fba6 	bl	800239c <HAL_GetTick>
 8004c50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c52:	e008      	b.n	8004c66 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c54:	f7fd fba2 	bl	800239c <HAL_GetTick>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	693b      	ldr	r3, [r7, #16]
 8004c5c:	1ad3      	subs	r3, r2, r3
 8004c5e:	2b02      	cmp	r3, #2
 8004c60:	d901      	bls.n	8004c66 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004c62:	2303      	movs	r3, #3
 8004c64:	e087      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c66:	4b27      	ldr	r3, [pc, #156]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d1f0      	bne.n	8004c54 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	69da      	ldr	r2, [r3, #28]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a1b      	ldr	r3, [r3, #32]
 8004c7a:	431a      	orrs	r2, r3
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c80:	019b      	lsls	r3, r3, #6
 8004c82:	431a      	orrs	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c88:	085b      	lsrs	r3, r3, #1
 8004c8a:	3b01      	subs	r3, #1
 8004c8c:	041b      	lsls	r3, r3, #16
 8004c8e:	431a      	orrs	r2, r3
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c94:	061b      	lsls	r3, r3, #24
 8004c96:	491b      	ldr	r1, [pc, #108]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8004d0c <HAL_RCC_OscConfig+0x478>)
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ca2:	f7fd fb7b 	bl	800239c <HAL_GetTick>
 8004ca6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ca8:	e008      	b.n	8004cbc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004caa:	f7fd fb77 	bl	800239c <HAL_GetTick>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d901      	bls.n	8004cbc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e05c      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cbc:	4b11      	ldr	r3, [pc, #68]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d0f0      	beq.n	8004caa <HAL_RCC_OscConfig+0x416>
 8004cc8:	e054      	b.n	8004d74 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cca:	4b10      	ldr	r3, [pc, #64]	@ (8004d0c <HAL_RCC_OscConfig+0x478>)
 8004ccc:	2200      	movs	r2, #0
 8004cce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cd0:	f7fd fb64 	bl	800239c <HAL_GetTick>
 8004cd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cd6:	e008      	b.n	8004cea <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cd8:	f7fd fb60 	bl	800239c <HAL_GetTick>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	1ad3      	subs	r3, r2, r3
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d901      	bls.n	8004cea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	e045      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cea:	4b06      	ldr	r3, [pc, #24]	@ (8004d04 <HAL_RCC_OscConfig+0x470>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d1f0      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x444>
 8004cf6:	e03d      	b.n	8004d74 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	699b      	ldr	r3, [r3, #24]
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d107      	bne.n	8004d10 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	e038      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
 8004d04:	40023800 	.word	0x40023800
 8004d08:	40007000 	.word	0x40007000
 8004d0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004d10:	4b1b      	ldr	r3, [pc, #108]	@ (8004d80 <HAL_RCC_OscConfig+0x4ec>)
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	699b      	ldr	r3, [r3, #24]
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d028      	beq.n	8004d70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d121      	bne.n	8004d70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d11a      	bne.n	8004d70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d3a:	68fa      	ldr	r2, [r7, #12]
 8004d3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004d40:	4013      	ands	r3, r2
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004d46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d111      	bne.n	8004d70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d56:	085b      	lsrs	r3, r3, #1
 8004d58:	3b01      	subs	r3, #1
 8004d5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d107      	bne.n	8004d70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d001      	beq.n	8004d74 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e000      	b.n	8004d76 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3718      	adds	r7, #24
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	bf00      	nop
 8004d80:	40023800 	.word	0x40023800

08004d84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d101      	bne.n	8004d98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e0cc      	b.n	8004f32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d98:	4b68      	ldr	r3, [pc, #416]	@ (8004f3c <HAL_RCC_ClockConfig+0x1b8>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f003 0307 	and.w	r3, r3, #7
 8004da0:	683a      	ldr	r2, [r7, #0]
 8004da2:	429a      	cmp	r2, r3
 8004da4:	d90c      	bls.n	8004dc0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004da6:	4b65      	ldr	r3, [pc, #404]	@ (8004f3c <HAL_RCC_ClockConfig+0x1b8>)
 8004da8:	683a      	ldr	r2, [r7, #0]
 8004daa:	b2d2      	uxtb	r2, r2
 8004dac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dae:	4b63      	ldr	r3, [pc, #396]	@ (8004f3c <HAL_RCC_ClockConfig+0x1b8>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f003 0307 	and.w	r3, r3, #7
 8004db6:	683a      	ldr	r2, [r7, #0]
 8004db8:	429a      	cmp	r2, r3
 8004dba:	d001      	beq.n	8004dc0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	e0b8      	b.n	8004f32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0302 	and.w	r3, r3, #2
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d020      	beq.n	8004e0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 0304 	and.w	r3, r3, #4
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d005      	beq.n	8004de4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004dd8:	4b59      	ldr	r3, [pc, #356]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	4a58      	ldr	r2, [pc, #352]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004dde:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004de2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f003 0308 	and.w	r3, r3, #8
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d005      	beq.n	8004dfc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004df0:	4b53      	ldr	r3, [pc, #332]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	4a52      	ldr	r2, [pc, #328]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004df6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004dfa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004dfc:	4b50      	ldr	r3, [pc, #320]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	494d      	ldr	r1, [pc, #308]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004e0a:	4313      	orrs	r3, r2
 8004e0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0301 	and.w	r3, r3, #1
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d044      	beq.n	8004ea4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	685b      	ldr	r3, [r3, #4]
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d107      	bne.n	8004e32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e22:	4b47      	ldr	r3, [pc, #284]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d119      	bne.n	8004e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e07f      	b.n	8004f32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d003      	beq.n	8004e42 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004e3e:	2b03      	cmp	r3, #3
 8004e40:	d107      	bne.n	8004e52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e42:	4b3f      	ldr	r3, [pc, #252]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d109      	bne.n	8004e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e4e:	2301      	movs	r3, #1
 8004e50:	e06f      	b.n	8004f32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e52:	4b3b      	ldr	r3, [pc, #236]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f003 0302 	and.w	r3, r3, #2
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d101      	bne.n	8004e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	e067      	b.n	8004f32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e62:	4b37      	ldr	r3, [pc, #220]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	f023 0203 	bic.w	r2, r3, #3
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	4934      	ldr	r1, [pc, #208]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004e70:	4313      	orrs	r3, r2
 8004e72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e74:	f7fd fa92 	bl	800239c <HAL_GetTick>
 8004e78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e7a:	e00a      	b.n	8004e92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e7c:	f7fd fa8e 	bl	800239c <HAL_GetTick>
 8004e80:	4602      	mov	r2, r0
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	1ad3      	subs	r3, r2, r3
 8004e86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d901      	bls.n	8004e92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e04f      	b.n	8004f32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e92:	4b2b      	ldr	r3, [pc, #172]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004e94:	689b      	ldr	r3, [r3, #8]
 8004e96:	f003 020c 	and.w	r2, r3, #12
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	009b      	lsls	r3, r3, #2
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d1eb      	bne.n	8004e7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ea4:	4b25      	ldr	r3, [pc, #148]	@ (8004f3c <HAL_RCC_ClockConfig+0x1b8>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 0307 	and.w	r3, r3, #7
 8004eac:	683a      	ldr	r2, [r7, #0]
 8004eae:	429a      	cmp	r2, r3
 8004eb0:	d20c      	bcs.n	8004ecc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eb2:	4b22      	ldr	r3, [pc, #136]	@ (8004f3c <HAL_RCC_ClockConfig+0x1b8>)
 8004eb4:	683a      	ldr	r2, [r7, #0]
 8004eb6:	b2d2      	uxtb	r2, r2
 8004eb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eba:	4b20      	ldr	r3, [pc, #128]	@ (8004f3c <HAL_RCC_ClockConfig+0x1b8>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f003 0307 	and.w	r3, r3, #7
 8004ec2:	683a      	ldr	r2, [r7, #0]
 8004ec4:	429a      	cmp	r2, r3
 8004ec6:	d001      	beq.n	8004ecc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	e032      	b.n	8004f32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0304 	and.w	r3, r3, #4
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d008      	beq.n	8004eea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ed8:	4b19      	ldr	r3, [pc, #100]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	4916      	ldr	r1, [pc, #88]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f003 0308 	and.w	r3, r3, #8
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d009      	beq.n	8004f0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004ef6:	4b12      	ldr	r3, [pc, #72]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004ef8:	689b      	ldr	r3, [r3, #8]
 8004efa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	691b      	ldr	r3, [r3, #16]
 8004f02:	00db      	lsls	r3, r3, #3
 8004f04:	490e      	ldr	r1, [pc, #56]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004f06:	4313      	orrs	r3, r2
 8004f08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f0a:	f000 f821 	bl	8004f50 <HAL_RCC_GetSysClockFreq>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	4b0b      	ldr	r3, [pc, #44]	@ (8004f40 <HAL_RCC_ClockConfig+0x1bc>)
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	091b      	lsrs	r3, r3, #4
 8004f16:	f003 030f 	and.w	r3, r3, #15
 8004f1a:	490a      	ldr	r1, [pc, #40]	@ (8004f44 <HAL_RCC_ClockConfig+0x1c0>)
 8004f1c:	5ccb      	ldrb	r3, [r1, r3]
 8004f1e:	fa22 f303 	lsr.w	r3, r2, r3
 8004f22:	4a09      	ldr	r2, [pc, #36]	@ (8004f48 <HAL_RCC_ClockConfig+0x1c4>)
 8004f24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004f26:	4b09      	ldr	r3, [pc, #36]	@ (8004f4c <HAL_RCC_ClockConfig+0x1c8>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f7fd f9f2 	bl	8002314 <HAL_InitTick>

  return HAL_OK;
 8004f30:	2300      	movs	r3, #0
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3710      	adds	r7, #16
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}
 8004f3a:	bf00      	nop
 8004f3c:	40023c00 	.word	0x40023c00
 8004f40:	40023800 	.word	0x40023800
 8004f44:	0800bc10 	.word	0x0800bc10
 8004f48:	20000000 	.word	0x20000000
 8004f4c:	20000004 	.word	0x20000004

08004f50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f54:	b094      	sub	sp, #80	@ 0x50
 8004f56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004f60:	2300      	movs	r3, #0
 8004f62:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004f64:	2300      	movs	r3, #0
 8004f66:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f68:	4b79      	ldr	r3, [pc, #484]	@ (8005150 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	f003 030c 	and.w	r3, r3, #12
 8004f70:	2b08      	cmp	r3, #8
 8004f72:	d00d      	beq.n	8004f90 <HAL_RCC_GetSysClockFreq+0x40>
 8004f74:	2b08      	cmp	r3, #8
 8004f76:	f200 80e1 	bhi.w	800513c <HAL_RCC_GetSysClockFreq+0x1ec>
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d002      	beq.n	8004f84 <HAL_RCC_GetSysClockFreq+0x34>
 8004f7e:	2b04      	cmp	r3, #4
 8004f80:	d003      	beq.n	8004f8a <HAL_RCC_GetSysClockFreq+0x3a>
 8004f82:	e0db      	b.n	800513c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f84:	4b73      	ldr	r3, [pc, #460]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x204>)
 8004f86:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f88:	e0db      	b.n	8005142 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f8a:	4b73      	ldr	r3, [pc, #460]	@ (8005158 <HAL_RCC_GetSysClockFreq+0x208>)
 8004f8c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004f8e:	e0d8      	b.n	8005142 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f90:	4b6f      	ldr	r3, [pc, #444]	@ (8005150 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004f98:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f9a:	4b6d      	ldr	r3, [pc, #436]	@ (8005150 <HAL_RCC_GetSysClockFreq+0x200>)
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d063      	beq.n	800506e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004fa6:	4b6a      	ldr	r3, [pc, #424]	@ (8005150 <HAL_RCC_GetSysClockFreq+0x200>)
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	099b      	lsrs	r3, r3, #6
 8004fac:	2200      	movs	r2, #0
 8004fae:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004fb0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004fb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fb8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fba:	2300      	movs	r3, #0
 8004fbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fbe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004fc2:	4622      	mov	r2, r4
 8004fc4:	462b      	mov	r3, r5
 8004fc6:	f04f 0000 	mov.w	r0, #0
 8004fca:	f04f 0100 	mov.w	r1, #0
 8004fce:	0159      	lsls	r1, r3, #5
 8004fd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004fd4:	0150      	lsls	r0, r2, #5
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	460b      	mov	r3, r1
 8004fda:	4621      	mov	r1, r4
 8004fdc:	1a51      	subs	r1, r2, r1
 8004fde:	6139      	str	r1, [r7, #16]
 8004fe0:	4629      	mov	r1, r5
 8004fe2:	eb63 0301 	sbc.w	r3, r3, r1
 8004fe6:	617b      	str	r3, [r7, #20]
 8004fe8:	f04f 0200 	mov.w	r2, #0
 8004fec:	f04f 0300 	mov.w	r3, #0
 8004ff0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004ff4:	4659      	mov	r1, fp
 8004ff6:	018b      	lsls	r3, r1, #6
 8004ff8:	4651      	mov	r1, sl
 8004ffa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ffe:	4651      	mov	r1, sl
 8005000:	018a      	lsls	r2, r1, #6
 8005002:	4651      	mov	r1, sl
 8005004:	ebb2 0801 	subs.w	r8, r2, r1
 8005008:	4659      	mov	r1, fp
 800500a:	eb63 0901 	sbc.w	r9, r3, r1
 800500e:	f04f 0200 	mov.w	r2, #0
 8005012:	f04f 0300 	mov.w	r3, #0
 8005016:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800501a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800501e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005022:	4690      	mov	r8, r2
 8005024:	4699      	mov	r9, r3
 8005026:	4623      	mov	r3, r4
 8005028:	eb18 0303 	adds.w	r3, r8, r3
 800502c:	60bb      	str	r3, [r7, #8]
 800502e:	462b      	mov	r3, r5
 8005030:	eb49 0303 	adc.w	r3, r9, r3
 8005034:	60fb      	str	r3, [r7, #12]
 8005036:	f04f 0200 	mov.w	r2, #0
 800503a:	f04f 0300 	mov.w	r3, #0
 800503e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005042:	4629      	mov	r1, r5
 8005044:	024b      	lsls	r3, r1, #9
 8005046:	4621      	mov	r1, r4
 8005048:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800504c:	4621      	mov	r1, r4
 800504e:	024a      	lsls	r2, r1, #9
 8005050:	4610      	mov	r0, r2
 8005052:	4619      	mov	r1, r3
 8005054:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005056:	2200      	movs	r2, #0
 8005058:	62bb      	str	r3, [r7, #40]	@ 0x28
 800505a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800505c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005060:	f7fb f90e 	bl	8000280 <__aeabi_uldivmod>
 8005064:	4602      	mov	r2, r0
 8005066:	460b      	mov	r3, r1
 8005068:	4613      	mov	r3, r2
 800506a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800506c:	e058      	b.n	8005120 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800506e:	4b38      	ldr	r3, [pc, #224]	@ (8005150 <HAL_RCC_GetSysClockFreq+0x200>)
 8005070:	685b      	ldr	r3, [r3, #4]
 8005072:	099b      	lsrs	r3, r3, #6
 8005074:	2200      	movs	r2, #0
 8005076:	4618      	mov	r0, r3
 8005078:	4611      	mov	r1, r2
 800507a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800507e:	623b      	str	r3, [r7, #32]
 8005080:	2300      	movs	r3, #0
 8005082:	627b      	str	r3, [r7, #36]	@ 0x24
 8005084:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005088:	4642      	mov	r2, r8
 800508a:	464b      	mov	r3, r9
 800508c:	f04f 0000 	mov.w	r0, #0
 8005090:	f04f 0100 	mov.w	r1, #0
 8005094:	0159      	lsls	r1, r3, #5
 8005096:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800509a:	0150      	lsls	r0, r2, #5
 800509c:	4602      	mov	r2, r0
 800509e:	460b      	mov	r3, r1
 80050a0:	4641      	mov	r1, r8
 80050a2:	ebb2 0a01 	subs.w	sl, r2, r1
 80050a6:	4649      	mov	r1, r9
 80050a8:	eb63 0b01 	sbc.w	fp, r3, r1
 80050ac:	f04f 0200 	mov.w	r2, #0
 80050b0:	f04f 0300 	mov.w	r3, #0
 80050b4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80050b8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80050bc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80050c0:	ebb2 040a 	subs.w	r4, r2, sl
 80050c4:	eb63 050b 	sbc.w	r5, r3, fp
 80050c8:	f04f 0200 	mov.w	r2, #0
 80050cc:	f04f 0300 	mov.w	r3, #0
 80050d0:	00eb      	lsls	r3, r5, #3
 80050d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050d6:	00e2      	lsls	r2, r4, #3
 80050d8:	4614      	mov	r4, r2
 80050da:	461d      	mov	r5, r3
 80050dc:	4643      	mov	r3, r8
 80050de:	18e3      	adds	r3, r4, r3
 80050e0:	603b      	str	r3, [r7, #0]
 80050e2:	464b      	mov	r3, r9
 80050e4:	eb45 0303 	adc.w	r3, r5, r3
 80050e8:	607b      	str	r3, [r7, #4]
 80050ea:	f04f 0200 	mov.w	r2, #0
 80050ee:	f04f 0300 	mov.w	r3, #0
 80050f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80050f6:	4629      	mov	r1, r5
 80050f8:	028b      	lsls	r3, r1, #10
 80050fa:	4621      	mov	r1, r4
 80050fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005100:	4621      	mov	r1, r4
 8005102:	028a      	lsls	r2, r1, #10
 8005104:	4610      	mov	r0, r2
 8005106:	4619      	mov	r1, r3
 8005108:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800510a:	2200      	movs	r2, #0
 800510c:	61bb      	str	r3, [r7, #24]
 800510e:	61fa      	str	r2, [r7, #28]
 8005110:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005114:	f7fb f8b4 	bl	8000280 <__aeabi_uldivmod>
 8005118:	4602      	mov	r2, r0
 800511a:	460b      	mov	r3, r1
 800511c:	4613      	mov	r3, r2
 800511e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005120:	4b0b      	ldr	r3, [pc, #44]	@ (8005150 <HAL_RCC_GetSysClockFreq+0x200>)
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	0c1b      	lsrs	r3, r3, #16
 8005126:	f003 0303 	and.w	r3, r3, #3
 800512a:	3301      	adds	r3, #1
 800512c:	005b      	lsls	r3, r3, #1
 800512e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005130:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005132:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005134:	fbb2 f3f3 	udiv	r3, r2, r3
 8005138:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800513a:	e002      	b.n	8005142 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800513c:	4b05      	ldr	r3, [pc, #20]	@ (8005154 <HAL_RCC_GetSysClockFreq+0x204>)
 800513e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005140:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005142:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005144:	4618      	mov	r0, r3
 8005146:	3750      	adds	r7, #80	@ 0x50
 8005148:	46bd      	mov	sp, r7
 800514a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800514e:	bf00      	nop
 8005150:	40023800 	.word	0x40023800
 8005154:	00f42400 	.word	0x00f42400
 8005158:	007a1200 	.word	0x007a1200

0800515c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800515c:	b480      	push	{r7}
 800515e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005160:	4b03      	ldr	r3, [pc, #12]	@ (8005170 <HAL_RCC_GetHCLKFreq+0x14>)
 8005162:	681b      	ldr	r3, [r3, #0]
}
 8005164:	4618      	mov	r0, r3
 8005166:	46bd      	mov	sp, r7
 8005168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516c:	4770      	bx	lr
 800516e:	bf00      	nop
 8005170:	20000000 	.word	0x20000000

08005174 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005178:	f7ff fff0 	bl	800515c <HAL_RCC_GetHCLKFreq>
 800517c:	4602      	mov	r2, r0
 800517e:	4b05      	ldr	r3, [pc, #20]	@ (8005194 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	0a9b      	lsrs	r3, r3, #10
 8005184:	f003 0307 	and.w	r3, r3, #7
 8005188:	4903      	ldr	r1, [pc, #12]	@ (8005198 <HAL_RCC_GetPCLK1Freq+0x24>)
 800518a:	5ccb      	ldrb	r3, [r1, r3]
 800518c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005190:	4618      	mov	r0, r3
 8005192:	bd80      	pop	{r7, pc}
 8005194:	40023800 	.word	0x40023800
 8005198:	0800bc20 	.word	0x0800bc20

0800519c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80051a0:	f7ff ffdc 	bl	800515c <HAL_RCC_GetHCLKFreq>
 80051a4:	4602      	mov	r2, r0
 80051a6:	4b05      	ldr	r3, [pc, #20]	@ (80051bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	0b5b      	lsrs	r3, r3, #13
 80051ac:	f003 0307 	and.w	r3, r3, #7
 80051b0:	4903      	ldr	r1, [pc, #12]	@ (80051c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80051b2:	5ccb      	ldrb	r3, [r1, r3]
 80051b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	40023800 	.word	0x40023800
 80051c0:	0800bc20 	.word	0x0800bc20

080051c4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b086      	sub	sp, #24
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80051cc:	2300      	movs	r3, #0
 80051ce:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80051d0:	2300      	movs	r3, #0
 80051d2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f003 0301 	and.w	r3, r3, #1
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d105      	bne.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d035      	beq.n	8005258 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80051ec:	4b62      	ldr	r3, [pc, #392]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80051ee:	2200      	movs	r2, #0
 80051f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80051f2:	f7fd f8d3 	bl	800239c <HAL_GetTick>
 80051f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80051f8:	e008      	b.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80051fa:	f7fd f8cf 	bl	800239c <HAL_GetTick>
 80051fe:	4602      	mov	r2, r0
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	2b02      	cmp	r3, #2
 8005206:	d901      	bls.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e0b0      	b.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800520c:	4b5b      	ldr	r3, [pc, #364]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d1f0      	bne.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	019a      	lsls	r2, r3, #6
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	071b      	lsls	r3, r3, #28
 8005224:	4955      	ldr	r1, [pc, #340]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005226:	4313      	orrs	r3, r2
 8005228:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800522c:	4b52      	ldr	r3, [pc, #328]	@ (8005378 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800522e:	2201      	movs	r2, #1
 8005230:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005232:	f7fd f8b3 	bl	800239c <HAL_GetTick>
 8005236:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005238:	e008      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800523a:	f7fd f8af 	bl	800239c <HAL_GetTick>
 800523e:	4602      	mov	r2, r0
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	2b02      	cmp	r3, #2
 8005246:	d901      	bls.n	800524c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005248:	2303      	movs	r3, #3
 800524a:	e090      	b.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800524c:	4b4b      	ldr	r3, [pc, #300]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005254:	2b00      	cmp	r3, #0
 8005256:	d0f0      	beq.n	800523a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0302 	and.w	r3, r3, #2
 8005260:	2b00      	cmp	r3, #0
 8005262:	f000 8083 	beq.w	800536c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005266:	2300      	movs	r3, #0
 8005268:	60fb      	str	r3, [r7, #12]
 800526a:	4b44      	ldr	r3, [pc, #272]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800526c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800526e:	4a43      	ldr	r2, [pc, #268]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005270:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005274:	6413      	str	r3, [r2, #64]	@ 0x40
 8005276:	4b41      	ldr	r3, [pc, #260]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800527a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800527e:	60fb      	str	r3, [r7, #12]
 8005280:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005282:	4b3f      	ldr	r3, [pc, #252]	@ (8005380 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	4a3e      	ldr	r2, [pc, #248]	@ (8005380 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005288:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800528c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800528e:	f7fd f885 	bl	800239c <HAL_GetTick>
 8005292:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8005294:	e008      	b.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005296:	f7fd f881 	bl	800239c <HAL_GetTick>
 800529a:	4602      	mov	r2, r0
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	1ad3      	subs	r3, r2, r3
 80052a0:	2b02      	cmp	r3, #2
 80052a2:	d901      	bls.n	80052a8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e062      	b.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80052a8:	4b35      	ldr	r3, [pc, #212]	@ (8005380 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d0f0      	beq.n	8005296 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80052b4:	4b31      	ldr	r3, [pc, #196]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052bc:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d02f      	beq.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	68db      	ldr	r3, [r3, #12]
 80052c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052cc:	693a      	ldr	r2, [r7, #16]
 80052ce:	429a      	cmp	r2, r3
 80052d0:	d028      	beq.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052d2:	4b2a      	ldr	r3, [pc, #168]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052da:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80052dc:	4b29      	ldr	r3, [pc, #164]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80052de:	2201      	movs	r2, #1
 80052e0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052e2:	4b28      	ldr	r3, [pc, #160]	@ (8005384 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80052e4:	2200      	movs	r2, #0
 80052e6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80052e8:	4a24      	ldr	r2, [pc, #144]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052ea:	693b      	ldr	r3, [r7, #16]
 80052ec:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80052ee:	4b23      	ldr	r3, [pc, #140]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80052f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052f2:	f003 0301 	and.w	r3, r3, #1
 80052f6:	2b01      	cmp	r3, #1
 80052f8:	d114      	bne.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80052fa:	f7fd f84f 	bl	800239c <HAL_GetTick>
 80052fe:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005300:	e00a      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005302:	f7fd f84b 	bl	800239c <HAL_GetTick>
 8005306:	4602      	mov	r2, r0
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	1ad3      	subs	r3, r2, r3
 800530c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005310:	4293      	cmp	r3, r2
 8005312:	d901      	bls.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005314:	2303      	movs	r3, #3
 8005316:	e02a      	b.n	800536e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005318:	4b18      	ldr	r3, [pc, #96]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800531a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800531c:	f003 0302 	and.w	r3, r3, #2
 8005320:	2b00      	cmp	r3, #0
 8005322:	d0ee      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800532c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005330:	d10d      	bne.n	800534e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005332:	4b12      	ldr	r3, [pc, #72]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	68db      	ldr	r3, [r3, #12]
 800533e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005342:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005346:	490d      	ldr	r1, [pc, #52]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005348:	4313      	orrs	r3, r2
 800534a:	608b      	str	r3, [r1, #8]
 800534c:	e005      	b.n	800535a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800534e:	4b0b      	ldr	r3, [pc, #44]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	4a0a      	ldr	r2, [pc, #40]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005354:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005358:	6093      	str	r3, [r2, #8]
 800535a:	4b08      	ldr	r3, [pc, #32]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800535c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	68db      	ldr	r3, [r3, #12]
 8005362:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005366:	4905      	ldr	r1, [pc, #20]	@ (800537c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005368:	4313      	orrs	r3, r2
 800536a:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800536c:	2300      	movs	r3, #0
}
 800536e:	4618      	mov	r0, r3
 8005370:	3718      	adds	r7, #24
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	42470068 	.word	0x42470068
 800537c:	40023800 	.word	0x40023800
 8005380:	40007000 	.word	0x40007000
 8005384:	42470e40 	.word	0x42470e40

08005388 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005388:	b480      	push	{r7}
 800538a:	b087      	sub	sp, #28
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005390:	2300      	movs	r3, #0
 8005392:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005394:	2300      	movs	r3, #0
 8005396:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005398:	2300      	movs	r3, #0
 800539a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800539c:	2300      	movs	r3, #0
 800539e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d13f      	bne.n	8005426 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80053a6:	4b24      	ldr	r3, [pc, #144]	@ (8005438 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053ae:	60fb      	str	r3, [r7, #12]
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d006      	beq.n	80053c4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80053bc:	d12f      	bne.n	800541e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80053be:	4b1f      	ldr	r3, [pc, #124]	@ (800543c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80053c0:	617b      	str	r3, [r7, #20]
          break;
 80053c2:	e02f      	b.n	8005424 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80053c4:	4b1c      	ldr	r3, [pc, #112]	@ (8005438 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053d0:	d108      	bne.n	80053e4 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80053d2:	4b19      	ldr	r3, [pc, #100]	@ (8005438 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053da:	4a19      	ldr	r2, [pc, #100]	@ (8005440 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80053dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80053e0:	613b      	str	r3, [r7, #16]
 80053e2:	e007      	b.n	80053f4 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80053e4:	4b14      	ldr	r3, [pc, #80]	@ (8005438 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80053ec:	4a15      	ldr	r2, [pc, #84]	@ (8005444 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80053ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80053f2:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80053f4:	4b10      	ldr	r3, [pc, #64]	@ (8005438 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80053f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053fa:	099b      	lsrs	r3, r3, #6
 80053fc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	fb02 f303 	mul.w	r3, r2, r3
 8005406:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005408:	4b0b      	ldr	r3, [pc, #44]	@ (8005438 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800540a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800540e:	0f1b      	lsrs	r3, r3, #28
 8005410:	f003 0307 	and.w	r3, r3, #7
 8005414:	68ba      	ldr	r2, [r7, #8]
 8005416:	fbb2 f3f3 	udiv	r3, r2, r3
 800541a:	617b      	str	r3, [r7, #20]
          break;
 800541c:	e002      	b.n	8005424 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800541e:	2300      	movs	r3, #0
 8005420:	617b      	str	r3, [r7, #20]
          break;
 8005422:	bf00      	nop
        }
      }
      break;
 8005424:	e000      	b.n	8005428 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8005426:	bf00      	nop
    }
  }
  return frequency;
 8005428:	697b      	ldr	r3, [r7, #20]
}
 800542a:	4618      	mov	r0, r3
 800542c:	371c      	adds	r7, #28
 800542e:	46bd      	mov	sp, r7
 8005430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	40023800 	.word	0x40023800
 800543c:	00bb8000 	.word	0x00bb8000
 8005440:	007a1200 	.word	0x007a1200
 8005444:	00f42400 	.word	0x00f42400

08005448 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b082      	sub	sp, #8
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d101      	bne.n	800545a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e07b      	b.n	8005552 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800545e:	2b00      	cmp	r3, #0
 8005460:	d108      	bne.n	8005474 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	685b      	ldr	r3, [r3, #4]
 8005466:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800546a:	d009      	beq.n	8005480 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	61da      	str	r2, [r3, #28]
 8005472:	e005      	b.n	8005480 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2200      	movs	r2, #0
 800547e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800548c:	b2db      	uxtb	r3, r3
 800548e:	2b00      	cmp	r3, #0
 8005490:	d106      	bne.n	80054a0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800549a:	6878      	ldr	r0, [r7, #4]
 800549c:	f7fc fd36 	bl	8001f0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2202      	movs	r2, #2
 80054a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	681a      	ldr	r2, [r3, #0]
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80054b6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80054c8:	431a      	orrs	r2, r3
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	68db      	ldr	r3, [r3, #12]
 80054ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054d2:	431a      	orrs	r2, r3
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	691b      	ldr	r3, [r3, #16]
 80054d8:	f003 0302 	and.w	r3, r3, #2
 80054dc:	431a      	orrs	r2, r3
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	695b      	ldr	r3, [r3, #20]
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	431a      	orrs	r2, r3
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	699b      	ldr	r3, [r3, #24]
 80054ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054f0:	431a      	orrs	r2, r3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	69db      	ldr	r3, [r3, #28]
 80054f6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80054fa:	431a      	orrs	r2, r3
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a1b      	ldr	r3, [r3, #32]
 8005500:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005504:	ea42 0103 	orr.w	r1, r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800550c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	430a      	orrs	r2, r1
 8005516:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	699b      	ldr	r3, [r3, #24]
 800551c:	0c1b      	lsrs	r3, r3, #16
 800551e:	f003 0104 	and.w	r1, r3, #4
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005526:	f003 0210 	and.w	r2, r3, #16
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	430a      	orrs	r2, r1
 8005530:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	69da      	ldr	r2, [r3, #28]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005540:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005550:	2300      	movs	r3, #0
}
 8005552:	4618      	mov	r0, r3
 8005554:	3708      	adds	r7, #8
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}

0800555a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800555a:	b580      	push	{r7, lr}
 800555c:	b082      	sub	sp, #8
 800555e:	af00      	add	r7, sp, #0
 8005560:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d101      	bne.n	800556c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e041      	b.n	80055f0 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005572:	b2db      	uxtb	r3, r3
 8005574:	2b00      	cmp	r3, #0
 8005576:	d106      	bne.n	8005586 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2200      	movs	r2, #0
 800557c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f7fc fd89 	bl	8002098 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2202      	movs	r2, #2
 800558a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	3304      	adds	r3, #4
 8005596:	4619      	mov	r1, r3
 8005598:	4610      	mov	r0, r2
 800559a:	f000 fa11 	bl	80059c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2201      	movs	r2, #1
 80055a2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2201      	movs	r2, #1
 80055aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2201      	movs	r2, #1
 80055b2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2201      	movs	r2, #1
 80055ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	2201      	movs	r2, #1
 80055c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2201      	movs	r2, #1
 80055ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2201      	movs	r2, #1
 80055da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2201      	movs	r2, #1
 80055e2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055ee:	2300      	movs	r3, #0
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	3708      	adds	r7, #8
 80055f4:	46bd      	mov	sp, r7
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b082      	sub	sp, #8
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d101      	bne.n	800560a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e041      	b.n	800568e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005610:	b2db      	uxtb	r3, r3
 8005612:	2b00      	cmp	r3, #0
 8005614:	d106      	bne.n	8005624 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 f839 	bl	8005696 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	2202      	movs	r2, #2
 8005628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	3304      	adds	r3, #4
 8005634:	4619      	mov	r1, r3
 8005636:	4610      	mov	r0, r2
 8005638:	f000 f9c2 	bl	80059c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2201      	movs	r2, #1
 8005648:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2201      	movs	r2, #1
 8005650:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	2201      	movs	r2, #1
 8005668:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2201      	movs	r2, #1
 8005678:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2201      	movs	r2, #1
 8005680:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3708      	adds	r7, #8
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}

08005696 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005696:	b480      	push	{r7}
 8005698:	b083      	sub	sp, #12
 800569a:	af00      	add	r7, sp, #0
 800569c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800569e:	bf00      	nop
 80056a0:	370c      	adds	r7, #12
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr
	...

080056ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b084      	sub	sp, #16
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
 80056b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d109      	bne.n	80056d0 <HAL_TIM_PWM_Start+0x24>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80056c2:	b2db      	uxtb	r3, r3
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	bf14      	ite	ne
 80056c8:	2301      	movne	r3, #1
 80056ca:	2300      	moveq	r3, #0
 80056cc:	b2db      	uxtb	r3, r3
 80056ce:	e022      	b.n	8005716 <HAL_TIM_PWM_Start+0x6a>
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	2b04      	cmp	r3, #4
 80056d4:	d109      	bne.n	80056ea <HAL_TIM_PWM_Start+0x3e>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80056dc:	b2db      	uxtb	r3, r3
 80056de:	2b01      	cmp	r3, #1
 80056e0:	bf14      	ite	ne
 80056e2:	2301      	movne	r3, #1
 80056e4:	2300      	moveq	r3, #0
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	e015      	b.n	8005716 <HAL_TIM_PWM_Start+0x6a>
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	2b08      	cmp	r3, #8
 80056ee:	d109      	bne.n	8005704 <HAL_TIM_PWM_Start+0x58>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056f6:	b2db      	uxtb	r3, r3
 80056f8:	2b01      	cmp	r3, #1
 80056fa:	bf14      	ite	ne
 80056fc:	2301      	movne	r3, #1
 80056fe:	2300      	moveq	r3, #0
 8005700:	b2db      	uxtb	r3, r3
 8005702:	e008      	b.n	8005716 <HAL_TIM_PWM_Start+0x6a>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800570a:	b2db      	uxtb	r3, r3
 800570c:	2b01      	cmp	r3, #1
 800570e:	bf14      	ite	ne
 8005710:	2301      	movne	r3, #1
 8005712:	2300      	moveq	r3, #0
 8005714:	b2db      	uxtb	r3, r3
 8005716:	2b00      	cmp	r3, #0
 8005718:	d001      	beq.n	800571e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e07c      	b.n	8005818 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d104      	bne.n	800572e <HAL_TIM_PWM_Start+0x82>
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2202      	movs	r2, #2
 8005728:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800572c:	e013      	b.n	8005756 <HAL_TIM_PWM_Start+0xaa>
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	2b04      	cmp	r3, #4
 8005732:	d104      	bne.n	800573e <HAL_TIM_PWM_Start+0x92>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2202      	movs	r2, #2
 8005738:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800573c:	e00b      	b.n	8005756 <HAL_TIM_PWM_Start+0xaa>
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	2b08      	cmp	r3, #8
 8005742:	d104      	bne.n	800574e <HAL_TIM_PWM_Start+0xa2>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2202      	movs	r2, #2
 8005748:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800574c:	e003      	b.n	8005756 <HAL_TIM_PWM_Start+0xaa>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	2202      	movs	r2, #2
 8005752:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	2201      	movs	r2, #1
 800575c:	6839      	ldr	r1, [r7, #0]
 800575e:	4618      	mov	r0, r3
 8005760:	f000 fb84 	bl	8005e6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a2d      	ldr	r2, [pc, #180]	@ (8005820 <HAL_TIM_PWM_Start+0x174>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d004      	beq.n	8005778 <HAL_TIM_PWM_Start+0xcc>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a2c      	ldr	r2, [pc, #176]	@ (8005824 <HAL_TIM_PWM_Start+0x178>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d101      	bne.n	800577c <HAL_TIM_PWM_Start+0xd0>
 8005778:	2301      	movs	r3, #1
 800577a:	e000      	b.n	800577e <HAL_TIM_PWM_Start+0xd2>
 800577c:	2300      	movs	r3, #0
 800577e:	2b00      	cmp	r3, #0
 8005780:	d007      	beq.n	8005792 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005790:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a22      	ldr	r2, [pc, #136]	@ (8005820 <HAL_TIM_PWM_Start+0x174>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d022      	beq.n	80057e2 <HAL_TIM_PWM_Start+0x136>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80057a4:	d01d      	beq.n	80057e2 <HAL_TIM_PWM_Start+0x136>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a1f      	ldr	r2, [pc, #124]	@ (8005828 <HAL_TIM_PWM_Start+0x17c>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d018      	beq.n	80057e2 <HAL_TIM_PWM_Start+0x136>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a1d      	ldr	r2, [pc, #116]	@ (800582c <HAL_TIM_PWM_Start+0x180>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d013      	beq.n	80057e2 <HAL_TIM_PWM_Start+0x136>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a1c      	ldr	r2, [pc, #112]	@ (8005830 <HAL_TIM_PWM_Start+0x184>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d00e      	beq.n	80057e2 <HAL_TIM_PWM_Start+0x136>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a16      	ldr	r2, [pc, #88]	@ (8005824 <HAL_TIM_PWM_Start+0x178>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d009      	beq.n	80057e2 <HAL_TIM_PWM_Start+0x136>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a18      	ldr	r2, [pc, #96]	@ (8005834 <HAL_TIM_PWM_Start+0x188>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d004      	beq.n	80057e2 <HAL_TIM_PWM_Start+0x136>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a16      	ldr	r2, [pc, #88]	@ (8005838 <HAL_TIM_PWM_Start+0x18c>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d111      	bne.n	8005806 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	f003 0307 	and.w	r3, r3, #7
 80057ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2b06      	cmp	r3, #6
 80057f2:	d010      	beq.n	8005816 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f042 0201 	orr.w	r2, r2, #1
 8005802:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005804:	e007      	b.n	8005816 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f042 0201 	orr.w	r2, r2, #1
 8005814:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005816:	2300      	movs	r3, #0
}
 8005818:	4618      	mov	r0, r3
 800581a:	3710      	adds	r7, #16
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	40010000 	.word	0x40010000
 8005824:	40010400 	.word	0x40010400
 8005828:	40000400 	.word	0x40000400
 800582c:	40000800 	.word	0x40000800
 8005830:	40000c00 	.word	0x40000c00
 8005834:	40014000 	.word	0x40014000
 8005838:	40001800 	.word	0x40001800

0800583c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b086      	sub	sp, #24
 8005840:	af00      	add	r7, sp, #0
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	60b9      	str	r1, [r7, #8]
 8005846:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005848:	2300      	movs	r3, #0
 800584a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005852:	2b01      	cmp	r3, #1
 8005854:	d101      	bne.n	800585a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005856:	2302      	movs	r3, #2
 8005858:	e0ae      	b.n	80059b8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2201      	movs	r2, #1
 800585e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2b0c      	cmp	r3, #12
 8005866:	f200 809f 	bhi.w	80059a8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800586a:	a201      	add	r2, pc, #4	@ (adr r2, 8005870 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800586c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005870:	080058a5 	.word	0x080058a5
 8005874:	080059a9 	.word	0x080059a9
 8005878:	080059a9 	.word	0x080059a9
 800587c:	080059a9 	.word	0x080059a9
 8005880:	080058e5 	.word	0x080058e5
 8005884:	080059a9 	.word	0x080059a9
 8005888:	080059a9 	.word	0x080059a9
 800588c:	080059a9 	.word	0x080059a9
 8005890:	08005927 	.word	0x08005927
 8005894:	080059a9 	.word	0x080059a9
 8005898:	080059a9 	.word	0x080059a9
 800589c:	080059a9 	.word	0x080059a9
 80058a0:	08005967 	.word	0x08005967
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68b9      	ldr	r1, [r7, #8]
 80058aa:	4618      	mov	r0, r3
 80058ac:	f000 f92e 	bl	8005b0c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	699a      	ldr	r2, [r3, #24]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f042 0208 	orr.w	r2, r2, #8
 80058be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	699a      	ldr	r2, [r3, #24]
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f022 0204 	bic.w	r2, r2, #4
 80058ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	6999      	ldr	r1, [r3, #24]
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	691a      	ldr	r2, [r3, #16]
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	430a      	orrs	r2, r1
 80058e0:	619a      	str	r2, [r3, #24]
      break;
 80058e2:	e064      	b.n	80059ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	68b9      	ldr	r1, [r7, #8]
 80058ea:	4618      	mov	r0, r3
 80058ec:	f000 f97e 	bl	8005bec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	699a      	ldr	r2, [r3, #24]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80058fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	699a      	ldr	r2, [r3, #24]
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800590e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	6999      	ldr	r1, [r3, #24]
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	691b      	ldr	r3, [r3, #16]
 800591a:	021a      	lsls	r2, r3, #8
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	430a      	orrs	r2, r1
 8005922:	619a      	str	r2, [r3, #24]
      break;
 8005924:	e043      	b.n	80059ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	68b9      	ldr	r1, [r7, #8]
 800592c:	4618      	mov	r0, r3
 800592e:	f000 f9d3 	bl	8005cd8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	69da      	ldr	r2, [r3, #28]
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f042 0208 	orr.w	r2, r2, #8
 8005940:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	69da      	ldr	r2, [r3, #28]
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f022 0204 	bic.w	r2, r2, #4
 8005950:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	69d9      	ldr	r1, [r3, #28]
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	691a      	ldr	r2, [r3, #16]
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	430a      	orrs	r2, r1
 8005962:	61da      	str	r2, [r3, #28]
      break;
 8005964:	e023      	b.n	80059ae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68b9      	ldr	r1, [r7, #8]
 800596c:	4618      	mov	r0, r3
 800596e:	f000 fa27 	bl	8005dc0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	69da      	ldr	r2, [r3, #28]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005980:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	69da      	ldr	r2, [r3, #28]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005990:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	69d9      	ldr	r1, [r3, #28]
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	691b      	ldr	r3, [r3, #16]
 800599c:	021a      	lsls	r2, r3, #8
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	430a      	orrs	r2, r1
 80059a4:	61da      	str	r2, [r3, #28]
      break;
 80059a6:	e002      	b.n	80059ae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	75fb      	strb	r3, [r7, #23]
      break;
 80059ac:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2200      	movs	r2, #0
 80059b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80059b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	3718      	adds	r7, #24
 80059bc:	46bd      	mov	sp, r7
 80059be:	bd80      	pop	{r7, pc}

080059c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b085      	sub	sp, #20
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	4a43      	ldr	r2, [pc, #268]	@ (8005ae0 <TIM_Base_SetConfig+0x120>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d013      	beq.n	8005a00 <TIM_Base_SetConfig+0x40>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059de:	d00f      	beq.n	8005a00 <TIM_Base_SetConfig+0x40>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a40      	ldr	r2, [pc, #256]	@ (8005ae4 <TIM_Base_SetConfig+0x124>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d00b      	beq.n	8005a00 <TIM_Base_SetConfig+0x40>
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	4a3f      	ldr	r2, [pc, #252]	@ (8005ae8 <TIM_Base_SetConfig+0x128>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d007      	beq.n	8005a00 <TIM_Base_SetConfig+0x40>
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	4a3e      	ldr	r2, [pc, #248]	@ (8005aec <TIM_Base_SetConfig+0x12c>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d003      	beq.n	8005a00 <TIM_Base_SetConfig+0x40>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a3d      	ldr	r2, [pc, #244]	@ (8005af0 <TIM_Base_SetConfig+0x130>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d108      	bne.n	8005a12 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a06:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	68fa      	ldr	r2, [r7, #12]
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	4a32      	ldr	r2, [pc, #200]	@ (8005ae0 <TIM_Base_SetConfig+0x120>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d02b      	beq.n	8005a72 <TIM_Base_SetConfig+0xb2>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a20:	d027      	beq.n	8005a72 <TIM_Base_SetConfig+0xb2>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	4a2f      	ldr	r2, [pc, #188]	@ (8005ae4 <TIM_Base_SetConfig+0x124>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d023      	beq.n	8005a72 <TIM_Base_SetConfig+0xb2>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	4a2e      	ldr	r2, [pc, #184]	@ (8005ae8 <TIM_Base_SetConfig+0x128>)
 8005a2e:	4293      	cmp	r3, r2
 8005a30:	d01f      	beq.n	8005a72 <TIM_Base_SetConfig+0xb2>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a2d      	ldr	r2, [pc, #180]	@ (8005aec <TIM_Base_SetConfig+0x12c>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d01b      	beq.n	8005a72 <TIM_Base_SetConfig+0xb2>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a2c      	ldr	r2, [pc, #176]	@ (8005af0 <TIM_Base_SetConfig+0x130>)
 8005a3e:	4293      	cmp	r3, r2
 8005a40:	d017      	beq.n	8005a72 <TIM_Base_SetConfig+0xb2>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	4a2b      	ldr	r2, [pc, #172]	@ (8005af4 <TIM_Base_SetConfig+0x134>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d013      	beq.n	8005a72 <TIM_Base_SetConfig+0xb2>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	4a2a      	ldr	r2, [pc, #168]	@ (8005af8 <TIM_Base_SetConfig+0x138>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d00f      	beq.n	8005a72 <TIM_Base_SetConfig+0xb2>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	4a29      	ldr	r2, [pc, #164]	@ (8005afc <TIM_Base_SetConfig+0x13c>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d00b      	beq.n	8005a72 <TIM_Base_SetConfig+0xb2>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	4a28      	ldr	r2, [pc, #160]	@ (8005b00 <TIM_Base_SetConfig+0x140>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d007      	beq.n	8005a72 <TIM_Base_SetConfig+0xb2>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4a27      	ldr	r2, [pc, #156]	@ (8005b04 <TIM_Base_SetConfig+0x144>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d003      	beq.n	8005a72 <TIM_Base_SetConfig+0xb2>
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	4a26      	ldr	r2, [pc, #152]	@ (8005b08 <TIM_Base_SetConfig+0x148>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d108      	bne.n	8005a84 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a78:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	68db      	ldr	r3, [r3, #12]
 8005a7e:	68fa      	ldr	r2, [r7, #12]
 8005a80:	4313      	orrs	r3, r2
 8005a82:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	695b      	ldr	r3, [r3, #20]
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	689a      	ldr	r2, [r3, #8]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a0e      	ldr	r2, [pc, #56]	@ (8005ae0 <TIM_Base_SetConfig+0x120>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d003      	beq.n	8005ab2 <TIM_Base_SetConfig+0xf2>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a10      	ldr	r2, [pc, #64]	@ (8005af0 <TIM_Base_SetConfig+0x130>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d103      	bne.n	8005aba <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ab2:	683b      	ldr	r3, [r7, #0]
 8005ab4:	691a      	ldr	r2, [r3, #16]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	f043 0204 	orr.w	r2, r3, #4
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2201      	movs	r2, #1
 8005aca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	601a      	str	r2, [r3, #0]
}
 8005ad2:	bf00      	nop
 8005ad4:	3714      	adds	r7, #20
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005adc:	4770      	bx	lr
 8005ade:	bf00      	nop
 8005ae0:	40010000 	.word	0x40010000
 8005ae4:	40000400 	.word	0x40000400
 8005ae8:	40000800 	.word	0x40000800
 8005aec:	40000c00 	.word	0x40000c00
 8005af0:	40010400 	.word	0x40010400
 8005af4:	40014000 	.word	0x40014000
 8005af8:	40014400 	.word	0x40014400
 8005afc:	40014800 	.word	0x40014800
 8005b00:	40001800 	.word	0x40001800
 8005b04:	40001c00 	.word	0x40001c00
 8005b08:	40002000 	.word	0x40002000

08005b0c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b087      	sub	sp, #28
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
 8005b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6a1b      	ldr	r3, [r3, #32]
 8005b1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6a1b      	ldr	r3, [r3, #32]
 8005b20:	f023 0201 	bic.w	r2, r3, #1
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	699b      	ldr	r3, [r3, #24]
 8005b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f023 0303 	bic.w	r3, r3, #3
 8005b42:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	68fa      	ldr	r2, [r7, #12]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	f023 0302 	bic.w	r3, r3, #2
 8005b54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005b56:	683b      	ldr	r3, [r7, #0]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	697a      	ldr	r2, [r7, #20]
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	4a20      	ldr	r2, [pc, #128]	@ (8005be4 <TIM_OC1_SetConfig+0xd8>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d003      	beq.n	8005b70 <TIM_OC1_SetConfig+0x64>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	4a1f      	ldr	r2, [pc, #124]	@ (8005be8 <TIM_OC1_SetConfig+0xdc>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d10c      	bne.n	8005b8a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	f023 0308 	bic.w	r3, r3, #8
 8005b76:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	697a      	ldr	r2, [r7, #20]
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005b82:	697b      	ldr	r3, [r7, #20]
 8005b84:	f023 0304 	bic.w	r3, r3, #4
 8005b88:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	4a15      	ldr	r2, [pc, #84]	@ (8005be4 <TIM_OC1_SetConfig+0xd8>)
 8005b8e:	4293      	cmp	r3, r2
 8005b90:	d003      	beq.n	8005b9a <TIM_OC1_SetConfig+0x8e>
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	4a14      	ldr	r2, [pc, #80]	@ (8005be8 <TIM_OC1_SetConfig+0xdc>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d111      	bne.n	8005bbe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005ba0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ba8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	695b      	ldr	r3, [r3, #20]
 8005bae:	693a      	ldr	r2, [r7, #16]
 8005bb0:	4313      	orrs	r3, r2
 8005bb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	699b      	ldr	r3, [r3, #24]
 8005bb8:	693a      	ldr	r2, [r7, #16]
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	693a      	ldr	r2, [r7, #16]
 8005bc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	68fa      	ldr	r2, [r7, #12]
 8005bc8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	685a      	ldr	r2, [r3, #4]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	697a      	ldr	r2, [r7, #20]
 8005bd6:	621a      	str	r2, [r3, #32]
}
 8005bd8:	bf00      	nop
 8005bda:	371c      	adds	r7, #28
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr
 8005be4:	40010000 	.word	0x40010000
 8005be8:	40010400 	.word	0x40010400

08005bec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bec:	b480      	push	{r7}
 8005bee:	b087      	sub	sp, #28
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
 8005bf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6a1b      	ldr	r3, [r3, #32]
 8005bfa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	6a1b      	ldr	r3, [r3, #32]
 8005c00:	f023 0210 	bic.w	r2, r3, #16
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	699b      	ldr	r3, [r3, #24]
 8005c12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005c1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	021b      	lsls	r3, r3, #8
 8005c2a:	68fa      	ldr	r2, [r7, #12]
 8005c2c:	4313      	orrs	r3, r2
 8005c2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005c30:	697b      	ldr	r3, [r7, #20]
 8005c32:	f023 0320 	bic.w	r3, r3, #32
 8005c36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	011b      	lsls	r3, r3, #4
 8005c3e:	697a      	ldr	r2, [r7, #20]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	4a22      	ldr	r2, [pc, #136]	@ (8005cd0 <TIM_OC2_SetConfig+0xe4>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d003      	beq.n	8005c54 <TIM_OC2_SetConfig+0x68>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a21      	ldr	r2, [pc, #132]	@ (8005cd4 <TIM_OC2_SetConfig+0xe8>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d10d      	bne.n	8005c70 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005c54:	697b      	ldr	r3, [r7, #20]
 8005c56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	68db      	ldr	r3, [r3, #12]
 8005c60:	011b      	lsls	r3, r3, #4
 8005c62:	697a      	ldr	r2, [r7, #20]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c6e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	4a17      	ldr	r2, [pc, #92]	@ (8005cd0 <TIM_OC2_SetConfig+0xe4>)
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d003      	beq.n	8005c80 <TIM_OC2_SetConfig+0x94>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	4a16      	ldr	r2, [pc, #88]	@ (8005cd4 <TIM_OC2_SetConfig+0xe8>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d113      	bne.n	8005ca8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005c80:	693b      	ldr	r3, [r7, #16]
 8005c82:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005c86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005c8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005c90:	683b      	ldr	r3, [r7, #0]
 8005c92:	695b      	ldr	r3, [r3, #20]
 8005c94:	009b      	lsls	r3, r3, #2
 8005c96:	693a      	ldr	r2, [r7, #16]
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	699b      	ldr	r3, [r3, #24]
 8005ca0:	009b      	lsls	r3, r3, #2
 8005ca2:	693a      	ldr	r2, [r7, #16]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	693a      	ldr	r2, [r7, #16]
 8005cac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	68fa      	ldr	r2, [r7, #12]
 8005cb2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	685a      	ldr	r2, [r3, #4]
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	621a      	str	r2, [r3, #32]
}
 8005cc2:	bf00      	nop
 8005cc4:	371c      	adds	r7, #28
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ccc:	4770      	bx	lr
 8005cce:	bf00      	nop
 8005cd0:	40010000 	.word	0x40010000
 8005cd4:	40010400 	.word	0x40010400

08005cd8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005cd8:	b480      	push	{r7}
 8005cda:	b087      	sub	sp, #28
 8005cdc:	af00      	add	r7, sp, #0
 8005cde:	6078      	str	r0, [r7, #4]
 8005ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a1b      	ldr	r3, [r3, #32]
 8005ce6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6a1b      	ldr	r3, [r3, #32]
 8005cec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	69db      	ldr	r3, [r3, #28]
 8005cfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	f023 0303 	bic.w	r3, r3, #3
 8005d0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	68fa      	ldr	r2, [r7, #12]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005d20:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	689b      	ldr	r3, [r3, #8]
 8005d26:	021b      	lsls	r3, r3, #8
 8005d28:	697a      	ldr	r2, [r7, #20]
 8005d2a:	4313      	orrs	r3, r2
 8005d2c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	4a21      	ldr	r2, [pc, #132]	@ (8005db8 <TIM_OC3_SetConfig+0xe0>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d003      	beq.n	8005d3e <TIM_OC3_SetConfig+0x66>
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	4a20      	ldr	r2, [pc, #128]	@ (8005dbc <TIM_OC3_SetConfig+0xe4>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d10d      	bne.n	8005d5a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005d3e:	697b      	ldr	r3, [r7, #20]
 8005d40:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d44:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	021b      	lsls	r3, r3, #8
 8005d4c:	697a      	ldr	r2, [r7, #20]
 8005d4e:	4313      	orrs	r3, r2
 8005d50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a16      	ldr	r2, [pc, #88]	@ (8005db8 <TIM_OC3_SetConfig+0xe0>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d003      	beq.n	8005d6a <TIM_OC3_SetConfig+0x92>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a15      	ldr	r2, [pc, #84]	@ (8005dbc <TIM_OC3_SetConfig+0xe4>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d113      	bne.n	8005d92 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005d70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	695b      	ldr	r3, [r3, #20]
 8005d7e:	011b      	lsls	r3, r3, #4
 8005d80:	693a      	ldr	r2, [r7, #16]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	699b      	ldr	r3, [r3, #24]
 8005d8a:	011b      	lsls	r3, r3, #4
 8005d8c:	693a      	ldr	r2, [r7, #16]
 8005d8e:	4313      	orrs	r3, r2
 8005d90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	693a      	ldr	r2, [r7, #16]
 8005d96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	68fa      	ldr	r2, [r7, #12]
 8005d9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	685a      	ldr	r2, [r3, #4]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	697a      	ldr	r2, [r7, #20]
 8005daa:	621a      	str	r2, [r3, #32]
}
 8005dac:	bf00      	nop
 8005dae:	371c      	adds	r7, #28
 8005db0:	46bd      	mov	sp, r7
 8005db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db6:	4770      	bx	lr
 8005db8:	40010000 	.word	0x40010000
 8005dbc:	40010400 	.word	0x40010400

08005dc0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005dc0:	b480      	push	{r7}
 8005dc2:	b087      	sub	sp, #28
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
 8005dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
 8005dce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6a1b      	ldr	r3, [r3, #32]
 8005dd4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	69db      	ldr	r3, [r3, #28]
 8005de6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005dee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005df6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	021b      	lsls	r3, r3, #8
 8005dfe:	68fa      	ldr	r2, [r7, #12]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e0a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	689b      	ldr	r3, [r3, #8]
 8005e10:	031b      	lsls	r3, r3, #12
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a12      	ldr	r2, [pc, #72]	@ (8005e64 <TIM_OC4_SetConfig+0xa4>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d003      	beq.n	8005e28 <TIM_OC4_SetConfig+0x68>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	4a11      	ldr	r2, [pc, #68]	@ (8005e68 <TIM_OC4_SetConfig+0xa8>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d109      	bne.n	8005e3c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e2e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	695b      	ldr	r3, [r3, #20]
 8005e34:	019b      	lsls	r3, r3, #6
 8005e36:	697a      	ldr	r2, [r7, #20]
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	697a      	ldr	r2, [r7, #20]
 8005e40:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	68fa      	ldr	r2, [r7, #12]
 8005e46:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	685a      	ldr	r2, [r3, #4]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	693a      	ldr	r2, [r7, #16]
 8005e54:	621a      	str	r2, [r3, #32]
}
 8005e56:	bf00      	nop
 8005e58:	371c      	adds	r7, #28
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e60:	4770      	bx	lr
 8005e62:	bf00      	nop
 8005e64:	40010000 	.word	0x40010000
 8005e68:	40010400 	.word	0x40010400

08005e6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b087      	sub	sp, #28
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	f003 031f 	and.w	r3, r3, #31
 8005e7e:	2201      	movs	r2, #1
 8005e80:	fa02 f303 	lsl.w	r3, r2, r3
 8005e84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6a1a      	ldr	r2, [r3, #32]
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	43db      	mvns	r3, r3
 8005e8e:	401a      	ands	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6a1a      	ldr	r2, [r3, #32]
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	f003 031f 	and.w	r3, r3, #31
 8005e9e:	6879      	ldr	r1, [r7, #4]
 8005ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ea4:	431a      	orrs	r2, r3
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	621a      	str	r2, [r3, #32]
}
 8005eaa:	bf00      	nop
 8005eac:	371c      	adds	r7, #28
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr

08005eb6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005eb6:	b580      	push	{r7, lr}
 8005eb8:	b082      	sub	sp, #8
 8005eba:	af00      	add	r7, sp, #0
 8005ebc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d101      	bne.n	8005ec8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	e042      	b.n	8005f4e <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d106      	bne.n	8005ee2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005edc:	6878      	ldr	r0, [r7, #4]
 8005ede:	f7fc f97d 	bl	80021dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2224      	movs	r2, #36	@ 0x24
 8005ee6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	68da      	ldr	r2, [r3, #12]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005ef8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 fdd4 	bl	8006aa8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	691a      	ldr	r2, [r3, #16]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005f0e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	695a      	ldr	r2, [r3, #20]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005f1e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	68da      	ldr	r2, [r3, #12]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f2e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2220      	movs	r2, #32
 8005f3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2220      	movs	r2, #32
 8005f42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005f4c:	2300      	movs	r3, #0
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3708      	adds	r7, #8
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}

08005f56 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f56:	b580      	push	{r7, lr}
 8005f58:	b08a      	sub	sp, #40	@ 0x28
 8005f5a:	af02      	add	r7, sp, #8
 8005f5c:	60f8      	str	r0, [r7, #12]
 8005f5e:	60b9      	str	r1, [r7, #8]
 8005f60:	603b      	str	r3, [r7, #0]
 8005f62:	4613      	mov	r3, r2
 8005f64:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005f66:	2300      	movs	r3, #0
 8005f68:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	2b20      	cmp	r3, #32
 8005f74:	d175      	bne.n	8006062 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f76:	68bb      	ldr	r3, [r7, #8]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d002      	beq.n	8005f82 <HAL_UART_Transmit+0x2c>
 8005f7c:	88fb      	ldrh	r3, [r7, #6]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d101      	bne.n	8005f86 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005f82:	2301      	movs	r3, #1
 8005f84:	e06e      	b.n	8006064 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	2200      	movs	r2, #0
 8005f8a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2221      	movs	r2, #33	@ 0x21
 8005f90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005f94:	f7fc fa02 	bl	800239c <HAL_GetTick>
 8005f98:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	88fa      	ldrh	r2, [r7, #6]
 8005f9e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	88fa      	ldrh	r2, [r7, #6]
 8005fa4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005fae:	d108      	bne.n	8005fc2 <HAL_UART_Transmit+0x6c>
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	691b      	ldr	r3, [r3, #16]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d104      	bne.n	8005fc2 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005fb8:	2300      	movs	r3, #0
 8005fba:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	61bb      	str	r3, [r7, #24]
 8005fc0:	e003      	b.n	8005fca <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005fca:	e02e      	b.n	800602a <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	9300      	str	r3, [sp, #0]
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	2180      	movs	r1, #128	@ 0x80
 8005fd6:	68f8      	ldr	r0, [r7, #12]
 8005fd8:	f000 fb38 	bl	800664c <UART_WaitOnFlagUntilTimeout>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d005      	beq.n	8005fee <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2220      	movs	r2, #32
 8005fe6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005fea:	2303      	movs	r3, #3
 8005fec:	e03a      	b.n	8006064 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005fee:	69fb      	ldr	r3, [r7, #28]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d10b      	bne.n	800600c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ff4:	69bb      	ldr	r3, [r7, #24]
 8005ff6:	881b      	ldrh	r3, [r3, #0]
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006002:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	3302      	adds	r3, #2
 8006008:	61bb      	str	r3, [r7, #24]
 800600a:	e007      	b.n	800601c <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	781a      	ldrb	r2, [r3, #0]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	3301      	adds	r3, #1
 800601a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006020:	b29b      	uxth	r3, r3
 8006022:	3b01      	subs	r3, #1
 8006024:	b29a      	uxth	r2, r3
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800602e:	b29b      	uxth	r3, r3
 8006030:	2b00      	cmp	r3, #0
 8006032:	d1cb      	bne.n	8005fcc <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	9300      	str	r3, [sp, #0]
 8006038:	697b      	ldr	r3, [r7, #20]
 800603a:	2200      	movs	r2, #0
 800603c:	2140      	movs	r1, #64	@ 0x40
 800603e:	68f8      	ldr	r0, [r7, #12]
 8006040:	f000 fb04 	bl	800664c <UART_WaitOnFlagUntilTimeout>
 8006044:	4603      	mov	r3, r0
 8006046:	2b00      	cmp	r3, #0
 8006048:	d005      	beq.n	8006056 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2220      	movs	r2, #32
 800604e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006052:	2303      	movs	r3, #3
 8006054:	e006      	b.n	8006064 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2220      	movs	r2, #32
 800605a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800605e:	2300      	movs	r3, #0
 8006060:	e000      	b.n	8006064 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006062:	2302      	movs	r3, #2
  }
}
 8006064:	4618      	mov	r0, r3
 8006066:	3720      	adds	r7, #32
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	4613      	mov	r3, r2
 8006078:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006080:	b2db      	uxtb	r3, r3
 8006082:	2b20      	cmp	r3, #32
 8006084:	d112      	bne.n	80060ac <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d002      	beq.n	8006092 <HAL_UART_Receive_IT+0x26>
 800608c:	88fb      	ldrh	r3, [r7, #6]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d101      	bne.n	8006096 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	e00b      	b.n	80060ae <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	2200      	movs	r2, #0
 800609a:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800609c:	88fb      	ldrh	r3, [r7, #6]
 800609e:	461a      	mov	r2, r3
 80060a0:	68b9      	ldr	r1, [r7, #8]
 80060a2:	68f8      	ldr	r0, [r7, #12]
 80060a4:	f000 fb2b 	bl	80066fe <UART_Start_Receive_IT>
 80060a8:	4603      	mov	r3, r0
 80060aa:	e000      	b.n	80060ae <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80060ac:	2302      	movs	r3, #2
  }
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3710      	adds	r7, #16
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}
	...

080060b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b0ba      	sub	sp, #232	@ 0xe8
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68db      	ldr	r3, [r3, #12]
 80060d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	695b      	ldr	r3, [r3, #20]
 80060da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80060de:	2300      	movs	r3, #0
 80060e0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80060e4:	2300      	movs	r3, #0
 80060e6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80060ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060ee:	f003 030f 	and.w	r3, r3, #15
 80060f2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80060f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d10f      	bne.n	800611e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80060fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006102:	f003 0320 	and.w	r3, r3, #32
 8006106:	2b00      	cmp	r3, #0
 8006108:	d009      	beq.n	800611e <HAL_UART_IRQHandler+0x66>
 800610a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800610e:	f003 0320 	and.w	r3, r3, #32
 8006112:	2b00      	cmp	r3, #0
 8006114:	d003      	beq.n	800611e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f000 fc07 	bl	800692a <UART_Receive_IT>
      return;
 800611c:	e273      	b.n	8006606 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800611e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006122:	2b00      	cmp	r3, #0
 8006124:	f000 80de 	beq.w	80062e4 <HAL_UART_IRQHandler+0x22c>
 8006128:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800612c:	f003 0301 	and.w	r3, r3, #1
 8006130:	2b00      	cmp	r3, #0
 8006132:	d106      	bne.n	8006142 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006134:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006138:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800613c:	2b00      	cmp	r3, #0
 800613e:	f000 80d1 	beq.w	80062e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006142:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006146:	f003 0301 	and.w	r3, r3, #1
 800614a:	2b00      	cmp	r3, #0
 800614c:	d00b      	beq.n	8006166 <HAL_UART_IRQHandler+0xae>
 800614e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006156:	2b00      	cmp	r3, #0
 8006158:	d005      	beq.n	8006166 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800615e:	f043 0201 	orr.w	r2, r3, #1
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800616a:	f003 0304 	and.w	r3, r3, #4
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00b      	beq.n	800618a <HAL_UART_IRQHandler+0xd2>
 8006172:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006176:	f003 0301 	and.w	r3, r3, #1
 800617a:	2b00      	cmp	r3, #0
 800617c:	d005      	beq.n	800618a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006182:	f043 0202 	orr.w	r2, r3, #2
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800618a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800618e:	f003 0302 	and.w	r3, r3, #2
 8006192:	2b00      	cmp	r3, #0
 8006194:	d00b      	beq.n	80061ae <HAL_UART_IRQHandler+0xf6>
 8006196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d005      	beq.n	80061ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061a6:	f043 0204 	orr.w	r2, r3, #4
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80061ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061b2:	f003 0308 	and.w	r3, r3, #8
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d011      	beq.n	80061de <HAL_UART_IRQHandler+0x126>
 80061ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061be:	f003 0320 	and.w	r3, r3, #32
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d105      	bne.n	80061d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80061c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80061ca:	f003 0301 	and.w	r3, r3, #1
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d005      	beq.n	80061de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061d6:	f043 0208 	orr.w	r2, r3, #8
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	f000 820a 	beq.w	80065fc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80061ec:	f003 0320 	and.w	r3, r3, #32
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d008      	beq.n	8006206 <HAL_UART_IRQHandler+0x14e>
 80061f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80061f8:	f003 0320 	and.w	r3, r3, #32
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d002      	beq.n	8006206 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 fb92 	bl	800692a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	695b      	ldr	r3, [r3, #20]
 800620c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006210:	2b40      	cmp	r3, #64	@ 0x40
 8006212:	bf0c      	ite	eq
 8006214:	2301      	moveq	r3, #1
 8006216:	2300      	movne	r3, #0
 8006218:	b2db      	uxtb	r3, r3
 800621a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006222:	f003 0308 	and.w	r3, r3, #8
 8006226:	2b00      	cmp	r3, #0
 8006228:	d103      	bne.n	8006232 <HAL_UART_IRQHandler+0x17a>
 800622a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800622e:	2b00      	cmp	r3, #0
 8006230:	d04f      	beq.n	80062d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 fa9d 	bl	8006772 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	695b      	ldr	r3, [r3, #20]
 800623e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006242:	2b40      	cmp	r3, #64	@ 0x40
 8006244:	d141      	bne.n	80062ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	3314      	adds	r3, #20
 800624c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006250:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006254:	e853 3f00 	ldrex	r3, [r3]
 8006258:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800625c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006260:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006264:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	3314      	adds	r3, #20
 800626e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006272:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006276:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800627a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800627e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006282:	e841 2300 	strex	r3, r2, [r1]
 8006286:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800628a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800628e:	2b00      	cmp	r3, #0
 8006290:	d1d9      	bne.n	8006246 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006296:	2b00      	cmp	r3, #0
 8006298:	d013      	beq.n	80062c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800629e:	4a8a      	ldr	r2, [pc, #552]	@ (80064c8 <HAL_UART_IRQHandler+0x410>)
 80062a0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062a6:	4618      	mov	r0, r3
 80062a8:	f7fc fa29 	bl	80026fe <HAL_DMA_Abort_IT>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d016      	beq.n	80062e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80062b8:	687a      	ldr	r2, [r7, #4]
 80062ba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80062bc:	4610      	mov	r0, r2
 80062be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062c0:	e00e      	b.n	80062e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f000 f9ac 	bl	8006620 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062c8:	e00a      	b.n	80062e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f000 f9a8 	bl	8006620 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062d0:	e006      	b.n	80062e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f000 f9a4 	bl	8006620 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80062de:	e18d      	b.n	80065fc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062e0:	bf00      	nop
    return;
 80062e2:	e18b      	b.n	80065fc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	f040 8167 	bne.w	80065bc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80062ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80062f2:	f003 0310 	and.w	r3, r3, #16
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	f000 8160 	beq.w	80065bc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80062fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006300:	f003 0310 	and.w	r3, r3, #16
 8006304:	2b00      	cmp	r3, #0
 8006306:	f000 8159 	beq.w	80065bc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800630a:	2300      	movs	r3, #0
 800630c:	60bb      	str	r3, [r7, #8]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	60bb      	str	r3, [r7, #8]
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	60bb      	str	r3, [r7, #8]
 800631e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	695b      	ldr	r3, [r3, #20]
 8006326:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800632a:	2b40      	cmp	r3, #64	@ 0x40
 800632c:	f040 80ce 	bne.w	80064cc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800633c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006340:	2b00      	cmp	r3, #0
 8006342:	f000 80a9 	beq.w	8006498 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800634a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800634e:	429a      	cmp	r2, r3
 8006350:	f080 80a2 	bcs.w	8006498 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800635a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006360:	69db      	ldr	r3, [r3, #28]
 8006362:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006366:	f000 8088 	beq.w	800647a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	330c      	adds	r3, #12
 8006370:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006374:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006378:	e853 3f00 	ldrex	r3, [r3]
 800637c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006380:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006384:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006388:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	330c      	adds	r3, #12
 8006392:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006396:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800639a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800639e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80063a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80063a6:	e841 2300 	strex	r3, r2, [r1]
 80063aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80063ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1d9      	bne.n	800636a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	3314      	adds	r3, #20
 80063bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80063c0:	e853 3f00 	ldrex	r3, [r3]
 80063c4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80063c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80063c8:	f023 0301 	bic.w	r3, r3, #1
 80063cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	3314      	adds	r3, #20
 80063d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80063da:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80063de:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80063e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80063e6:	e841 2300 	strex	r3, r2, [r1]
 80063ea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80063ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1e1      	bne.n	80063b6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	3314      	adds	r3, #20
 80063f8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80063fc:	e853 3f00 	ldrex	r3, [r3]
 8006400:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006402:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006404:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006408:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	3314      	adds	r3, #20
 8006412:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006416:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006418:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800641a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800641c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800641e:	e841 2300 	strex	r3, r2, [r1]
 8006422:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006424:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006426:	2b00      	cmp	r3, #0
 8006428:	d1e3      	bne.n	80063f2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2220      	movs	r2, #32
 800642e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	330c      	adds	r3, #12
 800643e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006440:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006442:	e853 3f00 	ldrex	r3, [r3]
 8006446:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006448:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800644a:	f023 0310 	bic.w	r3, r3, #16
 800644e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	330c      	adds	r3, #12
 8006458:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800645c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800645e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006460:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006462:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006464:	e841 2300 	strex	r3, r2, [r1]
 8006468:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800646a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800646c:	2b00      	cmp	r3, #0
 800646e:	d1e3      	bne.n	8006438 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006474:	4618      	mov	r0, r3
 8006476:	f7fc f8d2 	bl	800261e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2202      	movs	r2, #2
 800647e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006488:	b29b      	uxth	r3, r3
 800648a:	1ad3      	subs	r3, r2, r3
 800648c:	b29b      	uxth	r3, r3
 800648e:	4619      	mov	r1, r3
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f000 f8cf 	bl	8006634 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006496:	e0b3      	b.n	8006600 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800649c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80064a0:	429a      	cmp	r2, r3
 80064a2:	f040 80ad 	bne.w	8006600 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064aa:	69db      	ldr	r3, [r3, #28]
 80064ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064b0:	f040 80a6 	bne.w	8006600 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2202      	movs	r2, #2
 80064b8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80064be:	4619      	mov	r1, r3
 80064c0:	6878      	ldr	r0, [r7, #4]
 80064c2:	f000 f8b7 	bl	8006634 <HAL_UARTEx_RxEventCallback>
      return;
 80064c6:	e09b      	b.n	8006600 <HAL_UART_IRQHandler+0x548>
 80064c8:	08006839 	.word	0x08006839
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80064d4:	b29b      	uxth	r3, r3
 80064d6:	1ad3      	subs	r3, r2, r3
 80064d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80064e0:	b29b      	uxth	r3, r3
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	f000 808e 	beq.w	8006604 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80064e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	f000 8089 	beq.w	8006604 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	330c      	adds	r3, #12
 80064f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064fc:	e853 3f00 	ldrex	r3, [r3]
 8006500:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006502:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006504:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006508:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	330c      	adds	r3, #12
 8006512:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006516:	647a      	str	r2, [r7, #68]	@ 0x44
 8006518:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800651a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800651c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800651e:	e841 2300 	strex	r3, r2, [r1]
 8006522:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006524:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006526:	2b00      	cmp	r3, #0
 8006528:	d1e3      	bne.n	80064f2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	3314      	adds	r3, #20
 8006530:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006534:	e853 3f00 	ldrex	r3, [r3]
 8006538:	623b      	str	r3, [r7, #32]
   return(result);
 800653a:	6a3b      	ldr	r3, [r7, #32]
 800653c:	f023 0301 	bic.w	r3, r3, #1
 8006540:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	3314      	adds	r3, #20
 800654a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800654e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006550:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006552:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006554:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006556:	e841 2300 	strex	r3, r2, [r1]
 800655a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800655c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800655e:	2b00      	cmp	r3, #0
 8006560:	d1e3      	bne.n	800652a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2220      	movs	r2, #32
 8006566:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2200      	movs	r2, #0
 800656e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	330c      	adds	r3, #12
 8006576:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006578:	693b      	ldr	r3, [r7, #16]
 800657a:	e853 3f00 	ldrex	r3, [r3]
 800657e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	f023 0310 	bic.w	r3, r3, #16
 8006586:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	330c      	adds	r3, #12
 8006590:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8006594:	61fa      	str	r2, [r7, #28]
 8006596:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006598:	69b9      	ldr	r1, [r7, #24]
 800659a:	69fa      	ldr	r2, [r7, #28]
 800659c:	e841 2300 	strex	r3, r2, [r1]
 80065a0:	617b      	str	r3, [r7, #20]
   return(result);
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d1e3      	bne.n	8006570 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2202      	movs	r2, #2
 80065ac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80065ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80065b2:	4619      	mov	r1, r3
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f000 f83d 	bl	8006634 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80065ba:	e023      	b.n	8006604 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80065bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d009      	beq.n	80065dc <HAL_UART_IRQHandler+0x524>
 80065c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d003      	beq.n	80065dc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f000 f940 	bl	800685a <UART_Transmit_IT>
    return;
 80065da:	e014      	b.n	8006606 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80065dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d00e      	beq.n	8006606 <HAL_UART_IRQHandler+0x54e>
 80065e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d008      	beq.n	8006606 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80065f4:	6878      	ldr	r0, [r7, #4]
 80065f6:	f000 f980 	bl	80068fa <UART_EndTransmit_IT>
    return;
 80065fa:	e004      	b.n	8006606 <HAL_UART_IRQHandler+0x54e>
    return;
 80065fc:	bf00      	nop
 80065fe:	e002      	b.n	8006606 <HAL_UART_IRQHandler+0x54e>
      return;
 8006600:	bf00      	nop
 8006602:	e000      	b.n	8006606 <HAL_UART_IRQHandler+0x54e>
      return;
 8006604:	bf00      	nop
  }
}
 8006606:	37e8      	adds	r7, #232	@ 0xe8
 8006608:	46bd      	mov	sp, r7
 800660a:	bd80      	pop	{r7, pc}

0800660c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800660c:	b480      	push	{r7}
 800660e:	b083      	sub	sp, #12
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006614:	bf00      	nop
 8006616:	370c      	adds	r7, #12
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006620:	b480      	push	{r7}
 8006622:	b083      	sub	sp, #12
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006628:	bf00      	nop
 800662a:	370c      	adds	r7, #12
 800662c:	46bd      	mov	sp, r7
 800662e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006632:	4770      	bx	lr

08006634 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006634:	b480      	push	{r7}
 8006636:	b083      	sub	sp, #12
 8006638:	af00      	add	r7, sp, #0
 800663a:	6078      	str	r0, [r7, #4]
 800663c:	460b      	mov	r3, r1
 800663e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006640:	bf00      	nop
 8006642:	370c      	adds	r7, #12
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr

0800664c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b086      	sub	sp, #24
 8006650:	af00      	add	r7, sp, #0
 8006652:	60f8      	str	r0, [r7, #12]
 8006654:	60b9      	str	r1, [r7, #8]
 8006656:	603b      	str	r3, [r7, #0]
 8006658:	4613      	mov	r3, r2
 800665a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800665c:	e03b      	b.n	80066d6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800665e:	6a3b      	ldr	r3, [r7, #32]
 8006660:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006664:	d037      	beq.n	80066d6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006666:	f7fb fe99 	bl	800239c <HAL_GetTick>
 800666a:	4602      	mov	r2, r0
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	1ad3      	subs	r3, r2, r3
 8006670:	6a3a      	ldr	r2, [r7, #32]
 8006672:	429a      	cmp	r2, r3
 8006674:	d302      	bcc.n	800667c <UART_WaitOnFlagUntilTimeout+0x30>
 8006676:	6a3b      	ldr	r3, [r7, #32]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d101      	bne.n	8006680 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800667c:	2303      	movs	r3, #3
 800667e:	e03a      	b.n	80066f6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	68db      	ldr	r3, [r3, #12]
 8006686:	f003 0304 	and.w	r3, r3, #4
 800668a:	2b00      	cmp	r3, #0
 800668c:	d023      	beq.n	80066d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	2b80      	cmp	r3, #128	@ 0x80
 8006692:	d020      	beq.n	80066d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	2b40      	cmp	r3, #64	@ 0x40
 8006698:	d01d      	beq.n	80066d6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 0308 	and.w	r3, r3, #8
 80066a4:	2b08      	cmp	r3, #8
 80066a6:	d116      	bne.n	80066d6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80066a8:	2300      	movs	r3, #0
 80066aa:	617b      	str	r3, [r7, #20]
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	617b      	str	r3, [r7, #20]
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	685b      	ldr	r3, [r3, #4]
 80066ba:	617b      	str	r3, [r7, #20]
 80066bc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80066be:	68f8      	ldr	r0, [r7, #12]
 80066c0:	f000 f857 	bl	8006772 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	2208      	movs	r2, #8
 80066c8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	2200      	movs	r2, #0
 80066ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e00f      	b.n	80066f6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	681a      	ldr	r2, [r3, #0]
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	4013      	ands	r3, r2
 80066e0:	68ba      	ldr	r2, [r7, #8]
 80066e2:	429a      	cmp	r2, r3
 80066e4:	bf0c      	ite	eq
 80066e6:	2301      	moveq	r3, #1
 80066e8:	2300      	movne	r3, #0
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	461a      	mov	r2, r3
 80066ee:	79fb      	ldrb	r3, [r7, #7]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d0b4      	beq.n	800665e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80066f4:	2300      	movs	r3, #0
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3718      	adds	r7, #24
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}

080066fe <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066fe:	b480      	push	{r7}
 8006700:	b085      	sub	sp, #20
 8006702:	af00      	add	r7, sp, #0
 8006704:	60f8      	str	r0, [r7, #12]
 8006706:	60b9      	str	r1, [r7, #8]
 8006708:	4613      	mov	r3, r2
 800670a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	68ba      	ldr	r2, [r7, #8]
 8006710:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	88fa      	ldrh	r2, [r7, #6]
 8006716:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	88fa      	ldrh	r2, [r7, #6]
 800671c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	2200      	movs	r2, #0
 8006722:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2222      	movs	r2, #34	@ 0x22
 8006728:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	691b      	ldr	r3, [r3, #16]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d007      	beq.n	8006744 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	68da      	ldr	r2, [r3, #12]
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006742:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	695a      	ldr	r2, [r3, #20]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f042 0201 	orr.w	r2, r2, #1
 8006752:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68da      	ldr	r2, [r3, #12]
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f042 0220 	orr.w	r2, r2, #32
 8006762:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3714      	adds	r7, #20
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr

08006772 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006772:	b480      	push	{r7}
 8006774:	b095      	sub	sp, #84	@ 0x54
 8006776:	af00      	add	r7, sp, #0
 8006778:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	330c      	adds	r3, #12
 8006780:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006784:	e853 3f00 	ldrex	r3, [r3]
 8006788:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800678a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800678c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006790:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	330c      	adds	r3, #12
 8006798:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800679a:	643a      	str	r2, [r7, #64]	@ 0x40
 800679c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80067a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80067a2:	e841 2300 	strex	r3, r2, [r1]
 80067a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80067a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d1e5      	bne.n	800677a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	3314      	adds	r3, #20
 80067b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b6:	6a3b      	ldr	r3, [r7, #32]
 80067b8:	e853 3f00 	ldrex	r3, [r3]
 80067bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80067be:	69fb      	ldr	r3, [r7, #28]
 80067c0:	f023 0301 	bic.w	r3, r3, #1
 80067c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	3314      	adds	r3, #20
 80067cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80067ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80067d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80067d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80067d6:	e841 2300 	strex	r3, r2, [r1]
 80067da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80067dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d1e5      	bne.n	80067ae <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	d119      	bne.n	800681e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	330c      	adds	r3, #12
 80067f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	e853 3f00 	ldrex	r3, [r3]
 80067f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	f023 0310 	bic.w	r3, r3, #16
 8006800:	647b      	str	r3, [r7, #68]	@ 0x44
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	330c      	adds	r3, #12
 8006808:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800680a:	61ba      	str	r2, [r7, #24]
 800680c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800680e:	6979      	ldr	r1, [r7, #20]
 8006810:	69ba      	ldr	r2, [r7, #24]
 8006812:	e841 2300 	strex	r3, r2, [r1]
 8006816:	613b      	str	r3, [r7, #16]
   return(result);
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d1e5      	bne.n	80067ea <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2220      	movs	r2, #32
 8006822:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2200      	movs	r2, #0
 800682a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800682c:	bf00      	nop
 800682e:	3754      	adds	r7, #84	@ 0x54
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr

08006838 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b084      	sub	sp, #16
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006844:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	2200      	movs	r2, #0
 800684a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800684c:	68f8      	ldr	r0, [r7, #12]
 800684e:	f7ff fee7 	bl	8006620 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006852:	bf00      	nop
 8006854:	3710      	adds	r7, #16
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}

0800685a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800685a:	b480      	push	{r7}
 800685c:	b085      	sub	sp, #20
 800685e:	af00      	add	r7, sp, #0
 8006860:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006868:	b2db      	uxtb	r3, r3
 800686a:	2b21      	cmp	r3, #33	@ 0x21
 800686c:	d13e      	bne.n	80068ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006876:	d114      	bne.n	80068a2 <UART_Transmit_IT+0x48>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	691b      	ldr	r3, [r3, #16]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d110      	bne.n	80068a2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	6a1b      	ldr	r3, [r3, #32]
 8006884:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	881b      	ldrh	r3, [r3, #0]
 800688a:	461a      	mov	r2, r3
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006894:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6a1b      	ldr	r3, [r3, #32]
 800689a:	1c9a      	adds	r2, r3, #2
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	621a      	str	r2, [r3, #32]
 80068a0:	e008      	b.n	80068b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a1b      	ldr	r3, [r3, #32]
 80068a6:	1c59      	adds	r1, r3, #1
 80068a8:	687a      	ldr	r2, [r7, #4]
 80068aa:	6211      	str	r1, [r2, #32]
 80068ac:	781a      	ldrb	r2, [r3, #0]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	3b01      	subs	r3, #1
 80068bc:	b29b      	uxth	r3, r3
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	4619      	mov	r1, r3
 80068c2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d10f      	bne.n	80068e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	68da      	ldr	r2, [r3, #12]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80068d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	68da      	ldr	r2, [r3, #12]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80068e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80068e8:	2300      	movs	r3, #0
 80068ea:	e000      	b.n	80068ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80068ec:	2302      	movs	r3, #2
  }
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3714      	adds	r7, #20
 80068f2:	46bd      	mov	sp, r7
 80068f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f8:	4770      	bx	lr

080068fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80068fa:	b580      	push	{r7, lr}
 80068fc:	b082      	sub	sp, #8
 80068fe:	af00      	add	r7, sp, #0
 8006900:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	68da      	ldr	r2, [r3, #12]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006910:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2220      	movs	r2, #32
 8006916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f7ff fe76 	bl	800660c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006920:	2300      	movs	r3, #0
}
 8006922:	4618      	mov	r0, r3
 8006924:	3708      	adds	r7, #8
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}

0800692a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800692a:	b580      	push	{r7, lr}
 800692c:	b08c      	sub	sp, #48	@ 0x30
 800692e:	af00      	add	r7, sp, #0
 8006930:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006932:	2300      	movs	r3, #0
 8006934:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006936:	2300      	movs	r3, #0
 8006938:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006940:	b2db      	uxtb	r3, r3
 8006942:	2b22      	cmp	r3, #34	@ 0x22
 8006944:	f040 80aa 	bne.w	8006a9c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	689b      	ldr	r3, [r3, #8]
 800694c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006950:	d115      	bne.n	800697e <UART_Receive_IT+0x54>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d111      	bne.n	800697e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800695e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	685b      	ldr	r3, [r3, #4]
 8006966:	b29b      	uxth	r3, r3
 8006968:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800696c:	b29a      	uxth	r2, r3
 800696e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006970:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006976:	1c9a      	adds	r2, r3, #2
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	629a      	str	r2, [r3, #40]	@ 0x28
 800697c:	e024      	b.n	80069c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006982:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	689b      	ldr	r3, [r3, #8]
 8006988:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800698c:	d007      	beq.n	800699e <UART_Receive_IT+0x74>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d10a      	bne.n	80069ac <UART_Receive_IT+0x82>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	691b      	ldr	r3, [r3, #16]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d106      	bne.n	80069ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	b2da      	uxtb	r2, r3
 80069a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069a8:	701a      	strb	r2, [r3, #0]
 80069aa:	e008      	b.n	80069be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	685b      	ldr	r3, [r3, #4]
 80069b2:	b2db      	uxtb	r3, r3
 80069b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80069b8:	b2da      	uxtb	r2, r3
 80069ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069c2:	1c5a      	adds	r2, r3, #1
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	3b01      	subs	r3, #1
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	4619      	mov	r1, r3
 80069d6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d15d      	bne.n	8006a98 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	68da      	ldr	r2, [r3, #12]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f022 0220 	bic.w	r2, r2, #32
 80069ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	68da      	ldr	r2, [r3, #12]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80069fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	695a      	ldr	r2, [r3, #20]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f022 0201 	bic.w	r2, r2, #1
 8006a0a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2220      	movs	r2, #32
 8006a10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a1e:	2b01      	cmp	r3, #1
 8006a20:	d135      	bne.n	8006a8e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	330c      	adds	r3, #12
 8006a2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	e853 3f00 	ldrex	r3, [r3]
 8006a36:	613b      	str	r3, [r7, #16]
   return(result);
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	f023 0310 	bic.w	r3, r3, #16
 8006a3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	330c      	adds	r3, #12
 8006a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a48:	623a      	str	r2, [r7, #32]
 8006a4a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a4c:	69f9      	ldr	r1, [r7, #28]
 8006a4e:	6a3a      	ldr	r2, [r7, #32]
 8006a50:	e841 2300 	strex	r3, r2, [r1]
 8006a54:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d1e5      	bne.n	8006a28 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f003 0310 	and.w	r3, r3, #16
 8006a66:	2b10      	cmp	r3, #16
 8006a68:	d10a      	bne.n	8006a80 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	60fb      	str	r3, [r7, #12]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	60fb      	str	r3, [r7, #12]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	685b      	ldr	r3, [r3, #4]
 8006a7c:	60fb      	str	r3, [r7, #12]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006a84:	4619      	mov	r1, r3
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f7ff fdd4 	bl	8006634 <HAL_UARTEx_RxEventCallback>
 8006a8c:	e002      	b.n	8006a94 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f7fa fc06 	bl	80012a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006a94:	2300      	movs	r3, #0
 8006a96:	e002      	b.n	8006a9e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	e000      	b.n	8006a9e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006a9c:	2302      	movs	r3, #2
  }
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3730      	adds	r7, #48	@ 0x30
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
	...

08006aa8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006aa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006aac:	b0c0      	sub	sp, #256	@ 0x100
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	691b      	ldr	r3, [r3, #16]
 8006abc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ac4:	68d9      	ldr	r1, [r3, #12]
 8006ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	ea40 0301 	orr.w	r3, r0, r1
 8006ad0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ad6:	689a      	ldr	r2, [r3, #8]
 8006ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006adc:	691b      	ldr	r3, [r3, #16]
 8006ade:	431a      	orrs	r2, r3
 8006ae0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ae4:	695b      	ldr	r3, [r3, #20]
 8006ae6:	431a      	orrs	r2, r3
 8006ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006aec:	69db      	ldr	r3, [r3, #28]
 8006aee:	4313      	orrs	r3, r2
 8006af0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	68db      	ldr	r3, [r3, #12]
 8006afc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006b00:	f021 010c 	bic.w	r1, r1, #12
 8006b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006b0e:	430b      	orrs	r3, r1
 8006b10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	695b      	ldr	r3, [r3, #20]
 8006b1a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b22:	6999      	ldr	r1, [r3, #24]
 8006b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	ea40 0301 	orr.w	r3, r0, r1
 8006b2e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006b30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	4b8f      	ldr	r3, [pc, #572]	@ (8006d74 <UART_SetConfig+0x2cc>)
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d005      	beq.n	8006b48 <UART_SetConfig+0xa0>
 8006b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b40:	681a      	ldr	r2, [r3, #0]
 8006b42:	4b8d      	ldr	r3, [pc, #564]	@ (8006d78 <UART_SetConfig+0x2d0>)
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d104      	bne.n	8006b52 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006b48:	f7fe fb28 	bl	800519c <HAL_RCC_GetPCLK2Freq>
 8006b4c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006b50:	e003      	b.n	8006b5a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006b52:	f7fe fb0f 	bl	8005174 <HAL_RCC_GetPCLK1Freq>
 8006b56:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b5e:	69db      	ldr	r3, [r3, #28]
 8006b60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b64:	f040 810c 	bne.w	8006d80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006b68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b6c:	2200      	movs	r2, #0
 8006b6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006b72:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006b76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006b7a:	4622      	mov	r2, r4
 8006b7c:	462b      	mov	r3, r5
 8006b7e:	1891      	adds	r1, r2, r2
 8006b80:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006b82:	415b      	adcs	r3, r3
 8006b84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006b86:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006b8a:	4621      	mov	r1, r4
 8006b8c:	eb12 0801 	adds.w	r8, r2, r1
 8006b90:	4629      	mov	r1, r5
 8006b92:	eb43 0901 	adc.w	r9, r3, r1
 8006b96:	f04f 0200 	mov.w	r2, #0
 8006b9a:	f04f 0300 	mov.w	r3, #0
 8006b9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006ba2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006ba6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006baa:	4690      	mov	r8, r2
 8006bac:	4699      	mov	r9, r3
 8006bae:	4623      	mov	r3, r4
 8006bb0:	eb18 0303 	adds.w	r3, r8, r3
 8006bb4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006bb8:	462b      	mov	r3, r5
 8006bba:	eb49 0303 	adc.w	r3, r9, r3
 8006bbe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006bc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006bce:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006bd2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	18db      	adds	r3, r3, r3
 8006bda:	653b      	str	r3, [r7, #80]	@ 0x50
 8006bdc:	4613      	mov	r3, r2
 8006bde:	eb42 0303 	adc.w	r3, r2, r3
 8006be2:	657b      	str	r3, [r7, #84]	@ 0x54
 8006be4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006be8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006bec:	f7f9 fb48 	bl	8000280 <__aeabi_uldivmod>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	460b      	mov	r3, r1
 8006bf4:	4b61      	ldr	r3, [pc, #388]	@ (8006d7c <UART_SetConfig+0x2d4>)
 8006bf6:	fba3 2302 	umull	r2, r3, r3, r2
 8006bfa:	095b      	lsrs	r3, r3, #5
 8006bfc:	011c      	lsls	r4, r3, #4
 8006bfe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c02:	2200      	movs	r2, #0
 8006c04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006c08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006c0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006c10:	4642      	mov	r2, r8
 8006c12:	464b      	mov	r3, r9
 8006c14:	1891      	adds	r1, r2, r2
 8006c16:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006c18:	415b      	adcs	r3, r3
 8006c1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006c20:	4641      	mov	r1, r8
 8006c22:	eb12 0a01 	adds.w	sl, r2, r1
 8006c26:	4649      	mov	r1, r9
 8006c28:	eb43 0b01 	adc.w	fp, r3, r1
 8006c2c:	f04f 0200 	mov.w	r2, #0
 8006c30:	f04f 0300 	mov.w	r3, #0
 8006c34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006c38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006c3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006c40:	4692      	mov	sl, r2
 8006c42:	469b      	mov	fp, r3
 8006c44:	4643      	mov	r3, r8
 8006c46:	eb1a 0303 	adds.w	r3, sl, r3
 8006c4a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006c4e:	464b      	mov	r3, r9
 8006c50:	eb4b 0303 	adc.w	r3, fp, r3
 8006c54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c5c:	685b      	ldr	r3, [r3, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006c64:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006c68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006c6c:	460b      	mov	r3, r1
 8006c6e:	18db      	adds	r3, r3, r3
 8006c70:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c72:	4613      	mov	r3, r2
 8006c74:	eb42 0303 	adc.w	r3, r2, r3
 8006c78:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006c7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006c82:	f7f9 fafd 	bl	8000280 <__aeabi_uldivmod>
 8006c86:	4602      	mov	r2, r0
 8006c88:	460b      	mov	r3, r1
 8006c8a:	4611      	mov	r1, r2
 8006c8c:	4b3b      	ldr	r3, [pc, #236]	@ (8006d7c <UART_SetConfig+0x2d4>)
 8006c8e:	fba3 2301 	umull	r2, r3, r3, r1
 8006c92:	095b      	lsrs	r3, r3, #5
 8006c94:	2264      	movs	r2, #100	@ 0x64
 8006c96:	fb02 f303 	mul.w	r3, r2, r3
 8006c9a:	1acb      	subs	r3, r1, r3
 8006c9c:	00db      	lsls	r3, r3, #3
 8006c9e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006ca2:	4b36      	ldr	r3, [pc, #216]	@ (8006d7c <UART_SetConfig+0x2d4>)
 8006ca4:	fba3 2302 	umull	r2, r3, r3, r2
 8006ca8:	095b      	lsrs	r3, r3, #5
 8006caa:	005b      	lsls	r3, r3, #1
 8006cac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006cb0:	441c      	add	r4, r3
 8006cb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006cbc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006cc0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006cc4:	4642      	mov	r2, r8
 8006cc6:	464b      	mov	r3, r9
 8006cc8:	1891      	adds	r1, r2, r2
 8006cca:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006ccc:	415b      	adcs	r3, r3
 8006cce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006cd0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006cd4:	4641      	mov	r1, r8
 8006cd6:	1851      	adds	r1, r2, r1
 8006cd8:	6339      	str	r1, [r7, #48]	@ 0x30
 8006cda:	4649      	mov	r1, r9
 8006cdc:	414b      	adcs	r3, r1
 8006cde:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ce0:	f04f 0200 	mov.w	r2, #0
 8006ce4:	f04f 0300 	mov.w	r3, #0
 8006ce8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006cec:	4659      	mov	r1, fp
 8006cee:	00cb      	lsls	r3, r1, #3
 8006cf0:	4651      	mov	r1, sl
 8006cf2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cf6:	4651      	mov	r1, sl
 8006cf8:	00ca      	lsls	r2, r1, #3
 8006cfa:	4610      	mov	r0, r2
 8006cfc:	4619      	mov	r1, r3
 8006cfe:	4603      	mov	r3, r0
 8006d00:	4642      	mov	r2, r8
 8006d02:	189b      	adds	r3, r3, r2
 8006d04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006d08:	464b      	mov	r3, r9
 8006d0a:	460a      	mov	r2, r1
 8006d0c:	eb42 0303 	adc.w	r3, r2, r3
 8006d10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006d20:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006d24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006d28:	460b      	mov	r3, r1
 8006d2a:	18db      	adds	r3, r3, r3
 8006d2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d2e:	4613      	mov	r3, r2
 8006d30:	eb42 0303 	adc.w	r3, r2, r3
 8006d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006d3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006d3e:	f7f9 fa9f 	bl	8000280 <__aeabi_uldivmod>
 8006d42:	4602      	mov	r2, r0
 8006d44:	460b      	mov	r3, r1
 8006d46:	4b0d      	ldr	r3, [pc, #52]	@ (8006d7c <UART_SetConfig+0x2d4>)
 8006d48:	fba3 1302 	umull	r1, r3, r3, r2
 8006d4c:	095b      	lsrs	r3, r3, #5
 8006d4e:	2164      	movs	r1, #100	@ 0x64
 8006d50:	fb01 f303 	mul.w	r3, r1, r3
 8006d54:	1ad3      	subs	r3, r2, r3
 8006d56:	00db      	lsls	r3, r3, #3
 8006d58:	3332      	adds	r3, #50	@ 0x32
 8006d5a:	4a08      	ldr	r2, [pc, #32]	@ (8006d7c <UART_SetConfig+0x2d4>)
 8006d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8006d60:	095b      	lsrs	r3, r3, #5
 8006d62:	f003 0207 	and.w	r2, r3, #7
 8006d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4422      	add	r2, r4
 8006d6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006d70:	e106      	b.n	8006f80 <UART_SetConfig+0x4d8>
 8006d72:	bf00      	nop
 8006d74:	40011000 	.word	0x40011000
 8006d78:	40011400 	.word	0x40011400
 8006d7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006d80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d84:	2200      	movs	r2, #0
 8006d86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006d8a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006d8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006d92:	4642      	mov	r2, r8
 8006d94:	464b      	mov	r3, r9
 8006d96:	1891      	adds	r1, r2, r2
 8006d98:	6239      	str	r1, [r7, #32]
 8006d9a:	415b      	adcs	r3, r3
 8006d9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006da2:	4641      	mov	r1, r8
 8006da4:	1854      	adds	r4, r2, r1
 8006da6:	4649      	mov	r1, r9
 8006da8:	eb43 0501 	adc.w	r5, r3, r1
 8006dac:	f04f 0200 	mov.w	r2, #0
 8006db0:	f04f 0300 	mov.w	r3, #0
 8006db4:	00eb      	lsls	r3, r5, #3
 8006db6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006dba:	00e2      	lsls	r2, r4, #3
 8006dbc:	4614      	mov	r4, r2
 8006dbe:	461d      	mov	r5, r3
 8006dc0:	4643      	mov	r3, r8
 8006dc2:	18e3      	adds	r3, r4, r3
 8006dc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006dc8:	464b      	mov	r3, r9
 8006dca:	eb45 0303 	adc.w	r3, r5, r3
 8006dce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	2200      	movs	r2, #0
 8006dda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006dde:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006de2:	f04f 0200 	mov.w	r2, #0
 8006de6:	f04f 0300 	mov.w	r3, #0
 8006dea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006dee:	4629      	mov	r1, r5
 8006df0:	008b      	lsls	r3, r1, #2
 8006df2:	4621      	mov	r1, r4
 8006df4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006df8:	4621      	mov	r1, r4
 8006dfa:	008a      	lsls	r2, r1, #2
 8006dfc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006e00:	f7f9 fa3e 	bl	8000280 <__aeabi_uldivmod>
 8006e04:	4602      	mov	r2, r0
 8006e06:	460b      	mov	r3, r1
 8006e08:	4b60      	ldr	r3, [pc, #384]	@ (8006f8c <UART_SetConfig+0x4e4>)
 8006e0a:	fba3 2302 	umull	r2, r3, r3, r2
 8006e0e:	095b      	lsrs	r3, r3, #5
 8006e10:	011c      	lsls	r4, r3, #4
 8006e12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e16:	2200      	movs	r2, #0
 8006e18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006e1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006e20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006e24:	4642      	mov	r2, r8
 8006e26:	464b      	mov	r3, r9
 8006e28:	1891      	adds	r1, r2, r2
 8006e2a:	61b9      	str	r1, [r7, #24]
 8006e2c:	415b      	adcs	r3, r3
 8006e2e:	61fb      	str	r3, [r7, #28]
 8006e30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006e34:	4641      	mov	r1, r8
 8006e36:	1851      	adds	r1, r2, r1
 8006e38:	6139      	str	r1, [r7, #16]
 8006e3a:	4649      	mov	r1, r9
 8006e3c:	414b      	adcs	r3, r1
 8006e3e:	617b      	str	r3, [r7, #20]
 8006e40:	f04f 0200 	mov.w	r2, #0
 8006e44:	f04f 0300 	mov.w	r3, #0
 8006e48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006e4c:	4659      	mov	r1, fp
 8006e4e:	00cb      	lsls	r3, r1, #3
 8006e50:	4651      	mov	r1, sl
 8006e52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e56:	4651      	mov	r1, sl
 8006e58:	00ca      	lsls	r2, r1, #3
 8006e5a:	4610      	mov	r0, r2
 8006e5c:	4619      	mov	r1, r3
 8006e5e:	4603      	mov	r3, r0
 8006e60:	4642      	mov	r2, r8
 8006e62:	189b      	adds	r3, r3, r2
 8006e64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006e68:	464b      	mov	r3, r9
 8006e6a:	460a      	mov	r2, r1
 8006e6c:	eb42 0303 	adc.w	r3, r2, r3
 8006e70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006e7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006e80:	f04f 0200 	mov.w	r2, #0
 8006e84:	f04f 0300 	mov.w	r3, #0
 8006e88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006e8c:	4649      	mov	r1, r9
 8006e8e:	008b      	lsls	r3, r1, #2
 8006e90:	4641      	mov	r1, r8
 8006e92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e96:	4641      	mov	r1, r8
 8006e98:	008a      	lsls	r2, r1, #2
 8006e9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006e9e:	f7f9 f9ef 	bl	8000280 <__aeabi_uldivmod>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	4611      	mov	r1, r2
 8006ea8:	4b38      	ldr	r3, [pc, #224]	@ (8006f8c <UART_SetConfig+0x4e4>)
 8006eaa:	fba3 2301 	umull	r2, r3, r3, r1
 8006eae:	095b      	lsrs	r3, r3, #5
 8006eb0:	2264      	movs	r2, #100	@ 0x64
 8006eb2:	fb02 f303 	mul.w	r3, r2, r3
 8006eb6:	1acb      	subs	r3, r1, r3
 8006eb8:	011b      	lsls	r3, r3, #4
 8006eba:	3332      	adds	r3, #50	@ 0x32
 8006ebc:	4a33      	ldr	r2, [pc, #204]	@ (8006f8c <UART_SetConfig+0x4e4>)
 8006ebe:	fba2 2303 	umull	r2, r3, r2, r3
 8006ec2:	095b      	lsrs	r3, r3, #5
 8006ec4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ec8:	441c      	add	r4, r3
 8006eca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ece:	2200      	movs	r2, #0
 8006ed0:	673b      	str	r3, [r7, #112]	@ 0x70
 8006ed2:	677a      	str	r2, [r7, #116]	@ 0x74
 8006ed4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006ed8:	4642      	mov	r2, r8
 8006eda:	464b      	mov	r3, r9
 8006edc:	1891      	adds	r1, r2, r2
 8006ede:	60b9      	str	r1, [r7, #8]
 8006ee0:	415b      	adcs	r3, r3
 8006ee2:	60fb      	str	r3, [r7, #12]
 8006ee4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ee8:	4641      	mov	r1, r8
 8006eea:	1851      	adds	r1, r2, r1
 8006eec:	6039      	str	r1, [r7, #0]
 8006eee:	4649      	mov	r1, r9
 8006ef0:	414b      	adcs	r3, r1
 8006ef2:	607b      	str	r3, [r7, #4]
 8006ef4:	f04f 0200 	mov.w	r2, #0
 8006ef8:	f04f 0300 	mov.w	r3, #0
 8006efc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006f00:	4659      	mov	r1, fp
 8006f02:	00cb      	lsls	r3, r1, #3
 8006f04:	4651      	mov	r1, sl
 8006f06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f0a:	4651      	mov	r1, sl
 8006f0c:	00ca      	lsls	r2, r1, #3
 8006f0e:	4610      	mov	r0, r2
 8006f10:	4619      	mov	r1, r3
 8006f12:	4603      	mov	r3, r0
 8006f14:	4642      	mov	r2, r8
 8006f16:	189b      	adds	r3, r3, r2
 8006f18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006f1a:	464b      	mov	r3, r9
 8006f1c:	460a      	mov	r2, r1
 8006f1e:	eb42 0303 	adc.w	r3, r2, r3
 8006f22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006f24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f2e:	667a      	str	r2, [r7, #100]	@ 0x64
 8006f30:	f04f 0200 	mov.w	r2, #0
 8006f34:	f04f 0300 	mov.w	r3, #0
 8006f38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006f3c:	4649      	mov	r1, r9
 8006f3e:	008b      	lsls	r3, r1, #2
 8006f40:	4641      	mov	r1, r8
 8006f42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f46:	4641      	mov	r1, r8
 8006f48:	008a      	lsls	r2, r1, #2
 8006f4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006f4e:	f7f9 f997 	bl	8000280 <__aeabi_uldivmod>
 8006f52:	4602      	mov	r2, r0
 8006f54:	460b      	mov	r3, r1
 8006f56:	4b0d      	ldr	r3, [pc, #52]	@ (8006f8c <UART_SetConfig+0x4e4>)
 8006f58:	fba3 1302 	umull	r1, r3, r3, r2
 8006f5c:	095b      	lsrs	r3, r3, #5
 8006f5e:	2164      	movs	r1, #100	@ 0x64
 8006f60:	fb01 f303 	mul.w	r3, r1, r3
 8006f64:	1ad3      	subs	r3, r2, r3
 8006f66:	011b      	lsls	r3, r3, #4
 8006f68:	3332      	adds	r3, #50	@ 0x32
 8006f6a:	4a08      	ldr	r2, [pc, #32]	@ (8006f8c <UART_SetConfig+0x4e4>)
 8006f6c:	fba2 2303 	umull	r2, r3, r2, r3
 8006f70:	095b      	lsrs	r3, r3, #5
 8006f72:	f003 020f 	and.w	r2, r3, #15
 8006f76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	4422      	add	r2, r4
 8006f7e:	609a      	str	r2, [r3, #8]
}
 8006f80:	bf00      	nop
 8006f82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006f86:	46bd      	mov	sp, r7
 8006f88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006f8c:	51eb851f 	.word	0x51eb851f

08006f90 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006f90:	b084      	sub	sp, #16
 8006f92:	b580      	push	{r7, lr}
 8006f94:	b084      	sub	sp, #16
 8006f96:	af00      	add	r7, sp, #0
 8006f98:	6078      	str	r0, [r7, #4]
 8006f9a:	f107 001c 	add.w	r0, r7, #28
 8006f9e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006fa2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d123      	bne.n	8006ff2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	68db      	ldr	r3, [r3, #12]
 8006fba:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006fbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	68db      	ldr	r3, [r3, #12]
 8006fca:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006fd2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006fd6:	2b01      	cmp	r3, #1
 8006fd8:	d105      	bne.n	8006fe6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	68db      	ldr	r3, [r3, #12]
 8006fde:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f001 fae8 	bl	80085bc <USB_CoreReset>
 8006fec:	4603      	mov	r3, r0
 8006fee:	73fb      	strb	r3, [r7, #15]
 8006ff0:	e01b      	b.n	800702a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	68db      	ldr	r3, [r3, #12]
 8006ff6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006ffe:	6878      	ldr	r0, [r7, #4]
 8007000:	f001 fadc 	bl	80085bc <USB_CoreReset>
 8007004:	4603      	mov	r3, r0
 8007006:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007008:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800700c:	2b00      	cmp	r3, #0
 800700e:	d106      	bne.n	800701e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007014:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	639a      	str	r2, [r3, #56]	@ 0x38
 800701c:	e005      	b.n	800702a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007022:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800702a:	7fbb      	ldrb	r3, [r7, #30]
 800702c:	2b01      	cmp	r3, #1
 800702e:	d10b      	bne.n	8007048 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f043 0206 	orr.w	r2, r3, #6
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	f043 0220 	orr.w	r2, r3, #32
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007048:	7bfb      	ldrb	r3, [r7, #15]
}
 800704a:	4618      	mov	r0, r3
 800704c:	3710      	adds	r7, #16
 800704e:	46bd      	mov	sp, r7
 8007050:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007054:	b004      	add	sp, #16
 8007056:	4770      	bx	lr

08007058 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007058:	b480      	push	{r7}
 800705a:	b087      	sub	sp, #28
 800705c:	af00      	add	r7, sp, #0
 800705e:	60f8      	str	r0, [r7, #12]
 8007060:	60b9      	str	r1, [r7, #8]
 8007062:	4613      	mov	r3, r2
 8007064:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007066:	79fb      	ldrb	r3, [r7, #7]
 8007068:	2b02      	cmp	r3, #2
 800706a:	d165      	bne.n	8007138 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	4a41      	ldr	r2, [pc, #260]	@ (8007174 <USB_SetTurnaroundTime+0x11c>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d906      	bls.n	8007082 <USB_SetTurnaroundTime+0x2a>
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	4a40      	ldr	r2, [pc, #256]	@ (8007178 <USB_SetTurnaroundTime+0x120>)
 8007078:	4293      	cmp	r3, r2
 800707a:	d202      	bcs.n	8007082 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800707c:	230f      	movs	r3, #15
 800707e:	617b      	str	r3, [r7, #20]
 8007080:	e062      	b.n	8007148 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	4a3c      	ldr	r2, [pc, #240]	@ (8007178 <USB_SetTurnaroundTime+0x120>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d306      	bcc.n	8007098 <USB_SetTurnaroundTime+0x40>
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	4a3b      	ldr	r2, [pc, #236]	@ (800717c <USB_SetTurnaroundTime+0x124>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d202      	bcs.n	8007098 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007092:	230e      	movs	r3, #14
 8007094:	617b      	str	r3, [r7, #20]
 8007096:	e057      	b.n	8007148 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	4a38      	ldr	r2, [pc, #224]	@ (800717c <USB_SetTurnaroundTime+0x124>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d306      	bcc.n	80070ae <USB_SetTurnaroundTime+0x56>
 80070a0:	68bb      	ldr	r3, [r7, #8]
 80070a2:	4a37      	ldr	r2, [pc, #220]	@ (8007180 <USB_SetTurnaroundTime+0x128>)
 80070a4:	4293      	cmp	r3, r2
 80070a6:	d202      	bcs.n	80070ae <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80070a8:	230d      	movs	r3, #13
 80070aa:	617b      	str	r3, [r7, #20]
 80070ac:	e04c      	b.n	8007148 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	4a33      	ldr	r2, [pc, #204]	@ (8007180 <USB_SetTurnaroundTime+0x128>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d306      	bcc.n	80070c4 <USB_SetTurnaroundTime+0x6c>
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	4a32      	ldr	r2, [pc, #200]	@ (8007184 <USB_SetTurnaroundTime+0x12c>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d802      	bhi.n	80070c4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80070be:	230c      	movs	r3, #12
 80070c0:	617b      	str	r3, [r7, #20]
 80070c2:	e041      	b.n	8007148 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	4a2f      	ldr	r2, [pc, #188]	@ (8007184 <USB_SetTurnaroundTime+0x12c>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d906      	bls.n	80070da <USB_SetTurnaroundTime+0x82>
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	4a2e      	ldr	r2, [pc, #184]	@ (8007188 <USB_SetTurnaroundTime+0x130>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d802      	bhi.n	80070da <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80070d4:	230b      	movs	r3, #11
 80070d6:	617b      	str	r3, [r7, #20]
 80070d8:	e036      	b.n	8007148 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	4a2a      	ldr	r2, [pc, #168]	@ (8007188 <USB_SetTurnaroundTime+0x130>)
 80070de:	4293      	cmp	r3, r2
 80070e0:	d906      	bls.n	80070f0 <USB_SetTurnaroundTime+0x98>
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	4a29      	ldr	r2, [pc, #164]	@ (800718c <USB_SetTurnaroundTime+0x134>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d802      	bhi.n	80070f0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80070ea:	230a      	movs	r3, #10
 80070ec:	617b      	str	r3, [r7, #20]
 80070ee:	e02b      	b.n	8007148 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	4a26      	ldr	r2, [pc, #152]	@ (800718c <USB_SetTurnaroundTime+0x134>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d906      	bls.n	8007106 <USB_SetTurnaroundTime+0xae>
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	4a25      	ldr	r2, [pc, #148]	@ (8007190 <USB_SetTurnaroundTime+0x138>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d202      	bcs.n	8007106 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007100:	2309      	movs	r3, #9
 8007102:	617b      	str	r3, [r7, #20]
 8007104:	e020      	b.n	8007148 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	4a21      	ldr	r2, [pc, #132]	@ (8007190 <USB_SetTurnaroundTime+0x138>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d306      	bcc.n	800711c <USB_SetTurnaroundTime+0xc4>
 800710e:	68bb      	ldr	r3, [r7, #8]
 8007110:	4a20      	ldr	r2, [pc, #128]	@ (8007194 <USB_SetTurnaroundTime+0x13c>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d802      	bhi.n	800711c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007116:	2308      	movs	r3, #8
 8007118:	617b      	str	r3, [r7, #20]
 800711a:	e015      	b.n	8007148 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	4a1d      	ldr	r2, [pc, #116]	@ (8007194 <USB_SetTurnaroundTime+0x13c>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d906      	bls.n	8007132 <USB_SetTurnaroundTime+0xda>
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	4a1c      	ldr	r2, [pc, #112]	@ (8007198 <USB_SetTurnaroundTime+0x140>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d202      	bcs.n	8007132 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800712c:	2307      	movs	r3, #7
 800712e:	617b      	str	r3, [r7, #20]
 8007130:	e00a      	b.n	8007148 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007132:	2306      	movs	r3, #6
 8007134:	617b      	str	r3, [r7, #20]
 8007136:	e007      	b.n	8007148 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007138:	79fb      	ldrb	r3, [r7, #7]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d102      	bne.n	8007144 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800713e:	2309      	movs	r3, #9
 8007140:	617b      	str	r3, [r7, #20]
 8007142:	e001      	b.n	8007148 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007144:	2309      	movs	r3, #9
 8007146:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	68db      	ldr	r3, [r3, #12]
 800714c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	68da      	ldr	r2, [r3, #12]
 8007158:	697b      	ldr	r3, [r7, #20]
 800715a:	029b      	lsls	r3, r3, #10
 800715c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007160:	431a      	orrs	r2, r3
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007166:	2300      	movs	r3, #0
}
 8007168:	4618      	mov	r0, r3
 800716a:	371c      	adds	r7, #28
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr
 8007174:	00d8acbf 	.word	0x00d8acbf
 8007178:	00e4e1c0 	.word	0x00e4e1c0
 800717c:	00f42400 	.word	0x00f42400
 8007180:	01067380 	.word	0x01067380
 8007184:	011a499f 	.word	0x011a499f
 8007188:	01312cff 	.word	0x01312cff
 800718c:	014ca43f 	.word	0x014ca43f
 8007190:	016e3600 	.word	0x016e3600
 8007194:	01a6ab1f 	.word	0x01a6ab1f
 8007198:	01e84800 	.word	0x01e84800

0800719c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800719c:	b480      	push	{r7}
 800719e:	b083      	sub	sp, #12
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	f043 0201 	orr.w	r2, r3, #1
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80071b0:	2300      	movs	r3, #0
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	370c      	adds	r7, #12
 80071b6:	46bd      	mov	sp, r7
 80071b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071bc:	4770      	bx	lr

080071be <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80071be:	b480      	push	{r7}
 80071c0:	b083      	sub	sp, #12
 80071c2:	af00      	add	r7, sp, #0
 80071c4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	f023 0201 	bic.w	r2, r3, #1
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80071d2:	2300      	movs	r3, #0
}
 80071d4:	4618      	mov	r0, r3
 80071d6:	370c      	adds	r7, #12
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr

080071e0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b084      	sub	sp, #16
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
 80071e8:	460b      	mov	r3, r1
 80071ea:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80071ec:	2300      	movs	r3, #0
 80071ee:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	68db      	ldr	r3, [r3, #12]
 80071f4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80071fc:	78fb      	ldrb	r3, [r7, #3]
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d115      	bne.n	800722e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800720e:	200a      	movs	r0, #10
 8007210:	f7fb f8d0 	bl	80023b4 <HAL_Delay>
      ms += 10U;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	330a      	adds	r3, #10
 8007218:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f001 f93f 	bl	800849e <USB_GetMode>
 8007220:	4603      	mov	r3, r0
 8007222:	2b01      	cmp	r3, #1
 8007224:	d01e      	beq.n	8007264 <USB_SetCurrentMode+0x84>
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2bc7      	cmp	r3, #199	@ 0xc7
 800722a:	d9f0      	bls.n	800720e <USB_SetCurrentMode+0x2e>
 800722c:	e01a      	b.n	8007264 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800722e:	78fb      	ldrb	r3, [r7, #3]
 8007230:	2b00      	cmp	r3, #0
 8007232:	d115      	bne.n	8007260 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	68db      	ldr	r3, [r3, #12]
 8007238:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007240:	200a      	movs	r0, #10
 8007242:	f7fb f8b7 	bl	80023b4 <HAL_Delay>
      ms += 10U;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	330a      	adds	r3, #10
 800724a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800724c:	6878      	ldr	r0, [r7, #4]
 800724e:	f001 f926 	bl	800849e <USB_GetMode>
 8007252:	4603      	mov	r3, r0
 8007254:	2b00      	cmp	r3, #0
 8007256:	d005      	beq.n	8007264 <USB_SetCurrentMode+0x84>
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2bc7      	cmp	r3, #199	@ 0xc7
 800725c:	d9f0      	bls.n	8007240 <USB_SetCurrentMode+0x60>
 800725e:	e001      	b.n	8007264 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007260:	2301      	movs	r3, #1
 8007262:	e005      	b.n	8007270 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	2bc8      	cmp	r3, #200	@ 0xc8
 8007268:	d101      	bne.n	800726e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800726a:	2301      	movs	r3, #1
 800726c:	e000      	b.n	8007270 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800726e:	2300      	movs	r3, #0
}
 8007270:	4618      	mov	r0, r3
 8007272:	3710      	adds	r7, #16
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007278:	b084      	sub	sp, #16
 800727a:	b580      	push	{r7, lr}
 800727c:	b086      	sub	sp, #24
 800727e:	af00      	add	r7, sp, #0
 8007280:	6078      	str	r0, [r7, #4]
 8007282:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007286:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800728a:	2300      	movs	r3, #0
 800728c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007292:	2300      	movs	r3, #0
 8007294:	613b      	str	r3, [r7, #16]
 8007296:	e009      	b.n	80072ac <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007298:	687a      	ldr	r2, [r7, #4]
 800729a:	693b      	ldr	r3, [r7, #16]
 800729c:	3340      	adds	r3, #64	@ 0x40
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	4413      	add	r3, r2
 80072a2:	2200      	movs	r2, #0
 80072a4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	3301      	adds	r3, #1
 80072aa:	613b      	str	r3, [r7, #16]
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	2b0e      	cmp	r3, #14
 80072b0:	d9f2      	bls.n	8007298 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80072b2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d11c      	bne.n	80072f4 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072c0:	685b      	ldr	r3, [r3, #4]
 80072c2:	68fa      	ldr	r2, [r7, #12]
 80072c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80072c8:	f043 0302 	orr.w	r3, r3, #2
 80072cc:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072d2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072de:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ea:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	639a      	str	r2, [r3, #56]	@ 0x38
 80072f2:	e00b      	b.n	800730c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072f8:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007304:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007312:	461a      	mov	r2, r3
 8007314:	2300      	movs	r3, #0
 8007316:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007318:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800731c:	2b01      	cmp	r3, #1
 800731e:	d10d      	bne.n	800733c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007320:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007324:	2b00      	cmp	r3, #0
 8007326:	d104      	bne.n	8007332 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007328:	2100      	movs	r1, #0
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f000 f968 	bl	8007600 <USB_SetDevSpeed>
 8007330:	e008      	b.n	8007344 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007332:	2101      	movs	r1, #1
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f000 f963 	bl	8007600 <USB_SetDevSpeed>
 800733a:	e003      	b.n	8007344 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800733c:	2103      	movs	r1, #3
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f000 f95e 	bl	8007600 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007344:	2110      	movs	r1, #16
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 f8fa 	bl	8007540 <USB_FlushTxFifo>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d001      	beq.n	8007356 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f000 f924 	bl	80075a4 <USB_FlushRxFifo>
 800735c:	4603      	mov	r3, r0
 800735e:	2b00      	cmp	r3, #0
 8007360:	d001      	beq.n	8007366 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800736c:	461a      	mov	r2, r3
 800736e:	2300      	movs	r3, #0
 8007370:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007378:	461a      	mov	r2, r3
 800737a:	2300      	movs	r3, #0
 800737c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007384:	461a      	mov	r2, r3
 8007386:	2300      	movs	r3, #0
 8007388:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800738a:	2300      	movs	r3, #0
 800738c:	613b      	str	r3, [r7, #16]
 800738e:	e043      	b.n	8007418 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007390:	693b      	ldr	r3, [r7, #16]
 8007392:	015a      	lsls	r2, r3, #5
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	4413      	add	r3, r2
 8007398:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073a6:	d118      	bne.n	80073da <USB_DevInit+0x162>
    {
      if (i == 0U)
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d10a      	bne.n	80073c4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80073ae:	693b      	ldr	r3, [r7, #16]
 80073b0:	015a      	lsls	r2, r3, #5
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	4413      	add	r3, r2
 80073b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073ba:	461a      	mov	r2, r3
 80073bc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80073c0:	6013      	str	r3, [r2, #0]
 80073c2:	e013      	b.n	80073ec <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	015a      	lsls	r2, r3, #5
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	4413      	add	r3, r2
 80073cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073d0:	461a      	mov	r2, r3
 80073d2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80073d6:	6013      	str	r3, [r2, #0]
 80073d8:	e008      	b.n	80073ec <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	015a      	lsls	r2, r3, #5
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	4413      	add	r3, r2
 80073e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073e6:	461a      	mov	r2, r3
 80073e8:	2300      	movs	r3, #0
 80073ea:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	015a      	lsls	r2, r3, #5
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	4413      	add	r3, r2
 80073f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073f8:	461a      	mov	r2, r3
 80073fa:	2300      	movs	r3, #0
 80073fc:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80073fe:	693b      	ldr	r3, [r7, #16]
 8007400:	015a      	lsls	r2, r3, #5
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	4413      	add	r3, r2
 8007406:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800740a:	461a      	mov	r2, r3
 800740c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007410:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007412:	693b      	ldr	r3, [r7, #16]
 8007414:	3301      	adds	r3, #1
 8007416:	613b      	str	r3, [r7, #16]
 8007418:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800741c:	461a      	mov	r2, r3
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	4293      	cmp	r3, r2
 8007422:	d3b5      	bcc.n	8007390 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007424:	2300      	movs	r3, #0
 8007426:	613b      	str	r3, [r7, #16]
 8007428:	e043      	b.n	80074b2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	015a      	lsls	r2, r3, #5
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	4413      	add	r3, r2
 8007432:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800743c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007440:	d118      	bne.n	8007474 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d10a      	bne.n	800745e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	015a      	lsls	r2, r3, #5
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	4413      	add	r3, r2
 8007450:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007454:	461a      	mov	r2, r3
 8007456:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800745a:	6013      	str	r3, [r2, #0]
 800745c:	e013      	b.n	8007486 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	015a      	lsls	r2, r3, #5
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	4413      	add	r3, r2
 8007466:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800746a:	461a      	mov	r2, r3
 800746c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007470:	6013      	str	r3, [r2, #0]
 8007472:	e008      	b.n	8007486 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	015a      	lsls	r2, r3, #5
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	4413      	add	r3, r2
 800747c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007480:	461a      	mov	r2, r3
 8007482:	2300      	movs	r3, #0
 8007484:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	015a      	lsls	r2, r3, #5
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	4413      	add	r3, r2
 800748e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007492:	461a      	mov	r2, r3
 8007494:	2300      	movs	r3, #0
 8007496:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	015a      	lsls	r2, r3, #5
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	4413      	add	r3, r2
 80074a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80074a4:	461a      	mov	r2, r3
 80074a6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80074aa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	3301      	adds	r3, #1
 80074b0:	613b      	str	r3, [r7, #16]
 80074b2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80074b6:	461a      	mov	r2, r3
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d3b5      	bcc.n	800742a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80074c4:	691b      	ldr	r3, [r3, #16]
 80074c6:	68fa      	ldr	r2, [r7, #12]
 80074c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80074cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074d0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2200      	movs	r2, #0
 80074d6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80074de:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80074e0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d105      	bne.n	80074f4 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	699b      	ldr	r3, [r3, #24]
 80074ec:	f043 0210 	orr.w	r2, r3, #16
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	699a      	ldr	r2, [r3, #24]
 80074f8:	4b10      	ldr	r3, [pc, #64]	@ (800753c <USB_DevInit+0x2c4>)
 80074fa:	4313      	orrs	r3, r2
 80074fc:	687a      	ldr	r2, [r7, #4]
 80074fe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007500:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007504:	2b00      	cmp	r3, #0
 8007506:	d005      	beq.n	8007514 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	699b      	ldr	r3, [r3, #24]
 800750c:	f043 0208 	orr.w	r2, r3, #8
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007514:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007518:	2b01      	cmp	r3, #1
 800751a:	d107      	bne.n	800752c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	699b      	ldr	r3, [r3, #24]
 8007520:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007524:	f043 0304 	orr.w	r3, r3, #4
 8007528:	687a      	ldr	r2, [r7, #4]
 800752a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800752c:	7dfb      	ldrb	r3, [r7, #23]
}
 800752e:	4618      	mov	r0, r3
 8007530:	3718      	adds	r7, #24
 8007532:	46bd      	mov	sp, r7
 8007534:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007538:	b004      	add	sp, #16
 800753a:	4770      	bx	lr
 800753c:	803c3800 	.word	0x803c3800

08007540 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007540:	b480      	push	{r7}
 8007542:	b085      	sub	sp, #20
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800754a:	2300      	movs	r3, #0
 800754c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	3301      	adds	r3, #1
 8007552:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800755a:	d901      	bls.n	8007560 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800755c:	2303      	movs	r3, #3
 800755e:	e01b      	b.n	8007598 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	691b      	ldr	r3, [r3, #16]
 8007564:	2b00      	cmp	r3, #0
 8007566:	daf2      	bge.n	800754e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007568:	2300      	movs	r3, #0
 800756a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	019b      	lsls	r3, r3, #6
 8007570:	f043 0220 	orr.w	r2, r3, #32
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	3301      	adds	r3, #1
 800757c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007584:	d901      	bls.n	800758a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007586:	2303      	movs	r3, #3
 8007588:	e006      	b.n	8007598 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	691b      	ldr	r3, [r3, #16]
 800758e:	f003 0320 	and.w	r3, r3, #32
 8007592:	2b20      	cmp	r3, #32
 8007594:	d0f0      	beq.n	8007578 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007596:	2300      	movs	r3, #0
}
 8007598:	4618      	mov	r0, r3
 800759a:	3714      	adds	r7, #20
 800759c:	46bd      	mov	sp, r7
 800759e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a2:	4770      	bx	lr

080075a4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80075a4:	b480      	push	{r7}
 80075a6:	b085      	sub	sp, #20
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80075ac:	2300      	movs	r3, #0
 80075ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	3301      	adds	r3, #1
 80075b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80075bc:	d901      	bls.n	80075c2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80075be:	2303      	movs	r3, #3
 80075c0:	e018      	b.n	80075f4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	691b      	ldr	r3, [r3, #16]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	daf2      	bge.n	80075b0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80075ca:	2300      	movs	r3, #0
 80075cc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2210      	movs	r2, #16
 80075d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	3301      	adds	r3, #1
 80075d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80075e0:	d901      	bls.n	80075e6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80075e2:	2303      	movs	r3, #3
 80075e4:	e006      	b.n	80075f4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	691b      	ldr	r3, [r3, #16]
 80075ea:	f003 0310 	and.w	r3, r3, #16
 80075ee:	2b10      	cmp	r3, #16
 80075f0:	d0f0      	beq.n	80075d4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80075f2:	2300      	movs	r3, #0
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3714      	adds	r7, #20
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr

08007600 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007600:	b480      	push	{r7}
 8007602:	b085      	sub	sp, #20
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
 8007608:	460b      	mov	r3, r1
 800760a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007616:	681a      	ldr	r2, [r3, #0]
 8007618:	78fb      	ldrb	r3, [r7, #3]
 800761a:	68f9      	ldr	r1, [r7, #12]
 800761c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007620:	4313      	orrs	r3, r2
 8007622:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007624:	2300      	movs	r3, #0
}
 8007626:	4618      	mov	r0, r3
 8007628:	3714      	adds	r7, #20
 800762a:	46bd      	mov	sp, r7
 800762c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007630:	4770      	bx	lr

08007632 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8007632:	b480      	push	{r7}
 8007634:	b087      	sub	sp, #28
 8007636:	af00      	add	r7, sp, #0
 8007638:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800763e:	693b      	ldr	r3, [r7, #16]
 8007640:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007644:	689b      	ldr	r3, [r3, #8]
 8007646:	f003 0306 	and.w	r3, r3, #6
 800764a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d102      	bne.n	8007658 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007652:	2300      	movs	r3, #0
 8007654:	75fb      	strb	r3, [r7, #23]
 8007656:	e00a      	b.n	800766e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2b02      	cmp	r3, #2
 800765c:	d002      	beq.n	8007664 <USB_GetDevSpeed+0x32>
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2b06      	cmp	r3, #6
 8007662:	d102      	bne.n	800766a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007664:	2302      	movs	r3, #2
 8007666:	75fb      	strb	r3, [r7, #23]
 8007668:	e001      	b.n	800766e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800766a:	230f      	movs	r3, #15
 800766c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800766e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007670:	4618      	mov	r0, r3
 8007672:	371c      	adds	r7, #28
 8007674:	46bd      	mov	sp, r7
 8007676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800767a:	4770      	bx	lr

0800767c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800767c:	b480      	push	{r7}
 800767e:	b085      	sub	sp, #20
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	781b      	ldrb	r3, [r3, #0]
 800768e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	785b      	ldrb	r3, [r3, #1]
 8007694:	2b01      	cmp	r3, #1
 8007696:	d13a      	bne.n	800770e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800769e:	69da      	ldr	r2, [r3, #28]
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	781b      	ldrb	r3, [r3, #0]
 80076a4:	f003 030f 	and.w	r3, r3, #15
 80076a8:	2101      	movs	r1, #1
 80076aa:	fa01 f303 	lsl.w	r3, r1, r3
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	68f9      	ldr	r1, [r7, #12]
 80076b2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80076b6:	4313      	orrs	r3, r2
 80076b8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	015a      	lsls	r2, r3, #5
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	4413      	add	r3, r2
 80076c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d155      	bne.n	800777c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	015a      	lsls	r2, r3, #5
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	4413      	add	r3, r2
 80076d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076dc:	681a      	ldr	r2, [r3, #0]
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	791b      	ldrb	r3, [r3, #4]
 80076ea:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80076ec:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	059b      	lsls	r3, r3, #22
 80076f2:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80076f4:	4313      	orrs	r3, r2
 80076f6:	68ba      	ldr	r2, [r7, #8]
 80076f8:	0151      	lsls	r1, r2, #5
 80076fa:	68fa      	ldr	r2, [r7, #12]
 80076fc:	440a      	add	r2, r1
 80076fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007702:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007706:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800770a:	6013      	str	r3, [r2, #0]
 800770c:	e036      	b.n	800777c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007714:	69da      	ldr	r2, [r3, #28]
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	781b      	ldrb	r3, [r3, #0]
 800771a:	f003 030f 	and.w	r3, r3, #15
 800771e:	2101      	movs	r1, #1
 8007720:	fa01 f303 	lsl.w	r3, r1, r3
 8007724:	041b      	lsls	r3, r3, #16
 8007726:	68f9      	ldr	r1, [r7, #12]
 8007728:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800772c:	4313      	orrs	r3, r2
 800772e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	015a      	lsls	r2, r3, #5
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	4413      	add	r3, r2
 8007738:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007742:	2b00      	cmp	r3, #0
 8007744:	d11a      	bne.n	800777c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	015a      	lsls	r2, r3, #5
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	4413      	add	r3, r2
 800774e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	791b      	ldrb	r3, [r3, #4]
 8007760:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007762:	430b      	orrs	r3, r1
 8007764:	4313      	orrs	r3, r2
 8007766:	68ba      	ldr	r2, [r7, #8]
 8007768:	0151      	lsls	r1, r2, #5
 800776a:	68fa      	ldr	r2, [r7, #12]
 800776c:	440a      	add	r2, r1
 800776e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007772:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007776:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800777a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800777c:	2300      	movs	r3, #0
}
 800777e:	4618      	mov	r0, r3
 8007780:	3714      	adds	r7, #20
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr
	...

0800778c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800778c:	b480      	push	{r7}
 800778e:	b085      	sub	sp, #20
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	785b      	ldrb	r3, [r3, #1]
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d161      	bne.n	800786c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	015a      	lsls	r2, r3, #5
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	4413      	add	r3, r2
 80077b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80077ba:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80077be:	d11f      	bne.n	8007800 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	015a      	lsls	r2, r3, #5
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	4413      	add	r3, r2
 80077c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	68ba      	ldr	r2, [r7, #8]
 80077d0:	0151      	lsls	r1, r2, #5
 80077d2:	68fa      	ldr	r2, [r7, #12]
 80077d4:	440a      	add	r2, r1
 80077d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077da:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80077de:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	015a      	lsls	r2, r3, #5
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	4413      	add	r3, r2
 80077e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	68ba      	ldr	r2, [r7, #8]
 80077f0:	0151      	lsls	r1, r2, #5
 80077f2:	68fa      	ldr	r2, [r7, #12]
 80077f4:	440a      	add	r2, r1
 80077f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80077fe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007806:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007808:	683b      	ldr	r3, [r7, #0]
 800780a:	781b      	ldrb	r3, [r3, #0]
 800780c:	f003 030f 	and.w	r3, r3, #15
 8007810:	2101      	movs	r1, #1
 8007812:	fa01 f303 	lsl.w	r3, r1, r3
 8007816:	b29b      	uxth	r3, r3
 8007818:	43db      	mvns	r3, r3
 800781a:	68f9      	ldr	r1, [r7, #12]
 800781c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007820:	4013      	ands	r3, r2
 8007822:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800782a:	69da      	ldr	r2, [r3, #28]
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	f003 030f 	and.w	r3, r3, #15
 8007834:	2101      	movs	r1, #1
 8007836:	fa01 f303 	lsl.w	r3, r1, r3
 800783a:	b29b      	uxth	r3, r3
 800783c:	43db      	mvns	r3, r3
 800783e:	68f9      	ldr	r1, [r7, #12]
 8007840:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007844:	4013      	ands	r3, r2
 8007846:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007848:	68bb      	ldr	r3, [r7, #8]
 800784a:	015a      	lsls	r2, r3, #5
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	4413      	add	r3, r2
 8007850:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007854:	681a      	ldr	r2, [r3, #0]
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	0159      	lsls	r1, r3, #5
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	440b      	add	r3, r1
 800785e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007862:	4619      	mov	r1, r3
 8007864:	4b35      	ldr	r3, [pc, #212]	@ (800793c <USB_DeactivateEndpoint+0x1b0>)
 8007866:	4013      	ands	r3, r2
 8007868:	600b      	str	r3, [r1, #0]
 800786a:	e060      	b.n	800792e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800786c:	68bb      	ldr	r3, [r7, #8]
 800786e:	015a      	lsls	r2, r3, #5
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	4413      	add	r3, r2
 8007874:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800787e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007882:	d11f      	bne.n	80078c4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	015a      	lsls	r2, r3, #5
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	4413      	add	r3, r2
 800788c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	68ba      	ldr	r2, [r7, #8]
 8007894:	0151      	lsls	r1, r2, #5
 8007896:	68fa      	ldr	r2, [r7, #12]
 8007898:	440a      	add	r2, r1
 800789a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800789e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80078a2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80078a4:	68bb      	ldr	r3, [r7, #8]
 80078a6:	015a      	lsls	r2, r3, #5
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	4413      	add	r3, r2
 80078ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	68ba      	ldr	r2, [r7, #8]
 80078b4:	0151      	lsls	r1, r2, #5
 80078b6:	68fa      	ldr	r2, [r7, #12]
 80078b8:	440a      	add	r2, r1
 80078ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078be:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80078c2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	781b      	ldrb	r3, [r3, #0]
 80078d0:	f003 030f 	and.w	r3, r3, #15
 80078d4:	2101      	movs	r1, #1
 80078d6:	fa01 f303 	lsl.w	r3, r1, r3
 80078da:	041b      	lsls	r3, r3, #16
 80078dc:	43db      	mvns	r3, r3
 80078de:	68f9      	ldr	r1, [r7, #12]
 80078e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80078e4:	4013      	ands	r3, r2
 80078e6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80078ee:	69da      	ldr	r2, [r3, #28]
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	781b      	ldrb	r3, [r3, #0]
 80078f4:	f003 030f 	and.w	r3, r3, #15
 80078f8:	2101      	movs	r1, #1
 80078fa:	fa01 f303 	lsl.w	r3, r1, r3
 80078fe:	041b      	lsls	r3, r3, #16
 8007900:	43db      	mvns	r3, r3
 8007902:	68f9      	ldr	r1, [r7, #12]
 8007904:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007908:	4013      	ands	r3, r2
 800790a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	015a      	lsls	r2, r3, #5
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	4413      	add	r3, r2
 8007914:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	0159      	lsls	r1, r3, #5
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	440b      	add	r3, r1
 8007922:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007926:	4619      	mov	r1, r3
 8007928:	4b05      	ldr	r3, [pc, #20]	@ (8007940 <USB_DeactivateEndpoint+0x1b4>)
 800792a:	4013      	ands	r3, r2
 800792c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800792e:	2300      	movs	r3, #0
}
 8007930:	4618      	mov	r0, r3
 8007932:	3714      	adds	r7, #20
 8007934:	46bd      	mov	sp, r7
 8007936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793a:	4770      	bx	lr
 800793c:	ec337800 	.word	0xec337800
 8007940:	eff37800 	.word	0xeff37800

08007944 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b08a      	sub	sp, #40	@ 0x28
 8007948:	af02      	add	r7, sp, #8
 800794a:	60f8      	str	r0, [r7, #12]
 800794c:	60b9      	str	r1, [r7, #8]
 800794e:	4613      	mov	r3, r2
 8007950:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	781b      	ldrb	r3, [r3, #0]
 800795a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	785b      	ldrb	r3, [r3, #1]
 8007960:	2b01      	cmp	r3, #1
 8007962:	f040 817f 	bne.w	8007c64 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	691b      	ldr	r3, [r3, #16]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d132      	bne.n	80079d4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800796e:	69bb      	ldr	r3, [r7, #24]
 8007970:	015a      	lsls	r2, r3, #5
 8007972:	69fb      	ldr	r3, [r7, #28]
 8007974:	4413      	add	r3, r2
 8007976:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800797a:	691b      	ldr	r3, [r3, #16]
 800797c:	69ba      	ldr	r2, [r7, #24]
 800797e:	0151      	lsls	r1, r2, #5
 8007980:	69fa      	ldr	r2, [r7, #28]
 8007982:	440a      	add	r2, r1
 8007984:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007988:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800798c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007990:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007992:	69bb      	ldr	r3, [r7, #24]
 8007994:	015a      	lsls	r2, r3, #5
 8007996:	69fb      	ldr	r3, [r7, #28]
 8007998:	4413      	add	r3, r2
 800799a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800799e:	691b      	ldr	r3, [r3, #16]
 80079a0:	69ba      	ldr	r2, [r7, #24]
 80079a2:	0151      	lsls	r1, r2, #5
 80079a4:	69fa      	ldr	r2, [r7, #28]
 80079a6:	440a      	add	r2, r1
 80079a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079ac:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80079b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80079b2:	69bb      	ldr	r3, [r7, #24]
 80079b4:	015a      	lsls	r2, r3, #5
 80079b6:	69fb      	ldr	r3, [r7, #28]
 80079b8:	4413      	add	r3, r2
 80079ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079be:	691b      	ldr	r3, [r3, #16]
 80079c0:	69ba      	ldr	r2, [r7, #24]
 80079c2:	0151      	lsls	r1, r2, #5
 80079c4:	69fa      	ldr	r2, [r7, #28]
 80079c6:	440a      	add	r2, r1
 80079c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079cc:	0cdb      	lsrs	r3, r3, #19
 80079ce:	04db      	lsls	r3, r3, #19
 80079d0:	6113      	str	r3, [r2, #16]
 80079d2:	e097      	b.n	8007b04 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80079d4:	69bb      	ldr	r3, [r7, #24]
 80079d6:	015a      	lsls	r2, r3, #5
 80079d8:	69fb      	ldr	r3, [r7, #28]
 80079da:	4413      	add	r3, r2
 80079dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80079e0:	691b      	ldr	r3, [r3, #16]
 80079e2:	69ba      	ldr	r2, [r7, #24]
 80079e4:	0151      	lsls	r1, r2, #5
 80079e6:	69fa      	ldr	r2, [r7, #28]
 80079e8:	440a      	add	r2, r1
 80079ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80079ee:	0cdb      	lsrs	r3, r3, #19
 80079f0:	04db      	lsls	r3, r3, #19
 80079f2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80079f4:	69bb      	ldr	r3, [r7, #24]
 80079f6:	015a      	lsls	r2, r3, #5
 80079f8:	69fb      	ldr	r3, [r7, #28]
 80079fa:	4413      	add	r3, r2
 80079fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a00:	691b      	ldr	r3, [r3, #16]
 8007a02:	69ba      	ldr	r2, [r7, #24]
 8007a04:	0151      	lsls	r1, r2, #5
 8007a06:	69fa      	ldr	r2, [r7, #28]
 8007a08:	440a      	add	r2, r1
 8007a0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a0e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007a12:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007a16:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007a18:	69bb      	ldr	r3, [r7, #24]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d11a      	bne.n	8007a54 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	691a      	ldr	r2, [r3, #16]
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	689b      	ldr	r3, [r3, #8]
 8007a26:	429a      	cmp	r2, r3
 8007a28:	d903      	bls.n	8007a32 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8007a2a:	68bb      	ldr	r3, [r7, #8]
 8007a2c:	689a      	ldr	r2, [r3, #8]
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007a32:	69bb      	ldr	r3, [r7, #24]
 8007a34:	015a      	lsls	r2, r3, #5
 8007a36:	69fb      	ldr	r3, [r7, #28]
 8007a38:	4413      	add	r3, r2
 8007a3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	69ba      	ldr	r2, [r7, #24]
 8007a42:	0151      	lsls	r1, r2, #5
 8007a44:	69fa      	ldr	r2, [r7, #28]
 8007a46:	440a      	add	r2, r1
 8007a48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a4c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007a50:	6113      	str	r3, [r2, #16]
 8007a52:	e044      	b.n	8007ade <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	691a      	ldr	r2, [r3, #16]
 8007a58:	68bb      	ldr	r3, [r7, #8]
 8007a5a:	689b      	ldr	r3, [r3, #8]
 8007a5c:	4413      	add	r3, r2
 8007a5e:	1e5a      	subs	r2, r3, #1
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	689b      	ldr	r3, [r3, #8]
 8007a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a68:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8007a6a:	69bb      	ldr	r3, [r7, #24]
 8007a6c:	015a      	lsls	r2, r3, #5
 8007a6e:	69fb      	ldr	r3, [r7, #28]
 8007a70:	4413      	add	r3, r2
 8007a72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a76:	691a      	ldr	r2, [r3, #16]
 8007a78:	8afb      	ldrh	r3, [r7, #22]
 8007a7a:	04d9      	lsls	r1, r3, #19
 8007a7c:	4ba4      	ldr	r3, [pc, #656]	@ (8007d10 <USB_EPStartXfer+0x3cc>)
 8007a7e:	400b      	ands	r3, r1
 8007a80:	69b9      	ldr	r1, [r7, #24]
 8007a82:	0148      	lsls	r0, r1, #5
 8007a84:	69f9      	ldr	r1, [r7, #28]
 8007a86:	4401      	add	r1, r0
 8007a88:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	791b      	ldrb	r3, [r3, #4]
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d122      	bne.n	8007ade <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007a98:	69bb      	ldr	r3, [r7, #24]
 8007a9a:	015a      	lsls	r2, r3, #5
 8007a9c:	69fb      	ldr	r3, [r7, #28]
 8007a9e:	4413      	add	r3, r2
 8007aa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aa4:	691b      	ldr	r3, [r3, #16]
 8007aa6:	69ba      	ldr	r2, [r7, #24]
 8007aa8:	0151      	lsls	r1, r2, #5
 8007aaa:	69fa      	ldr	r2, [r7, #28]
 8007aac:	440a      	add	r2, r1
 8007aae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ab2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8007ab6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007ab8:	69bb      	ldr	r3, [r7, #24]
 8007aba:	015a      	lsls	r2, r3, #5
 8007abc:	69fb      	ldr	r3, [r7, #28]
 8007abe:	4413      	add	r3, r2
 8007ac0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ac4:	691a      	ldr	r2, [r3, #16]
 8007ac6:	8afb      	ldrh	r3, [r7, #22]
 8007ac8:	075b      	lsls	r3, r3, #29
 8007aca:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007ace:	69b9      	ldr	r1, [r7, #24]
 8007ad0:	0148      	lsls	r0, r1, #5
 8007ad2:	69f9      	ldr	r1, [r7, #28]
 8007ad4:	4401      	add	r1, r0
 8007ad6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007ada:	4313      	orrs	r3, r2
 8007adc:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007ade:	69bb      	ldr	r3, [r7, #24]
 8007ae0:	015a      	lsls	r2, r3, #5
 8007ae2:	69fb      	ldr	r3, [r7, #28]
 8007ae4:	4413      	add	r3, r2
 8007ae6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007aea:	691a      	ldr	r2, [r3, #16]
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	691b      	ldr	r3, [r3, #16]
 8007af0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007af4:	69b9      	ldr	r1, [r7, #24]
 8007af6:	0148      	lsls	r0, r1, #5
 8007af8:	69f9      	ldr	r1, [r7, #28]
 8007afa:	4401      	add	r1, r0
 8007afc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007b00:	4313      	orrs	r3, r2
 8007b02:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8007b04:	79fb      	ldrb	r3, [r7, #7]
 8007b06:	2b01      	cmp	r3, #1
 8007b08:	d14b      	bne.n	8007ba2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	69db      	ldr	r3, [r3, #28]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d009      	beq.n	8007b26 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8007b12:	69bb      	ldr	r3, [r7, #24]
 8007b14:	015a      	lsls	r2, r3, #5
 8007b16:	69fb      	ldr	r3, [r7, #28]
 8007b18:	4413      	add	r3, r2
 8007b1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b1e:	461a      	mov	r2, r3
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	69db      	ldr	r3, [r3, #28]
 8007b24:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007b26:	68bb      	ldr	r3, [r7, #8]
 8007b28:	791b      	ldrb	r3, [r3, #4]
 8007b2a:	2b01      	cmp	r3, #1
 8007b2c:	d128      	bne.n	8007b80 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d110      	bne.n	8007b60 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007b3e:	69bb      	ldr	r3, [r7, #24]
 8007b40:	015a      	lsls	r2, r3, #5
 8007b42:	69fb      	ldr	r3, [r7, #28]
 8007b44:	4413      	add	r3, r2
 8007b46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	69ba      	ldr	r2, [r7, #24]
 8007b4e:	0151      	lsls	r1, r2, #5
 8007b50:	69fa      	ldr	r2, [r7, #28]
 8007b52:	440a      	add	r2, r1
 8007b54:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b58:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007b5c:	6013      	str	r3, [r2, #0]
 8007b5e:	e00f      	b.n	8007b80 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007b60:	69bb      	ldr	r3, [r7, #24]
 8007b62:	015a      	lsls	r2, r3, #5
 8007b64:	69fb      	ldr	r3, [r7, #28]
 8007b66:	4413      	add	r3, r2
 8007b68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	69ba      	ldr	r2, [r7, #24]
 8007b70:	0151      	lsls	r1, r2, #5
 8007b72:	69fa      	ldr	r2, [r7, #28]
 8007b74:	440a      	add	r2, r1
 8007b76:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b7e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007b80:	69bb      	ldr	r3, [r7, #24]
 8007b82:	015a      	lsls	r2, r3, #5
 8007b84:	69fb      	ldr	r3, [r7, #28]
 8007b86:	4413      	add	r3, r2
 8007b88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	69ba      	ldr	r2, [r7, #24]
 8007b90:	0151      	lsls	r1, r2, #5
 8007b92:	69fa      	ldr	r2, [r7, #28]
 8007b94:	440a      	add	r2, r1
 8007b96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007b9a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007b9e:	6013      	str	r3, [r2, #0]
 8007ba0:	e166      	b.n	8007e70 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007ba2:	69bb      	ldr	r3, [r7, #24]
 8007ba4:	015a      	lsls	r2, r3, #5
 8007ba6:	69fb      	ldr	r3, [r7, #28]
 8007ba8:	4413      	add	r3, r2
 8007baa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	69ba      	ldr	r2, [r7, #24]
 8007bb2:	0151      	lsls	r1, r2, #5
 8007bb4:	69fa      	ldr	r2, [r7, #28]
 8007bb6:	440a      	add	r2, r1
 8007bb8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007bbc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007bc0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	791b      	ldrb	r3, [r3, #4]
 8007bc6:	2b01      	cmp	r3, #1
 8007bc8:	d015      	beq.n	8007bf6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	691b      	ldr	r3, [r3, #16]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	f000 814e 	beq.w	8007e70 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007bd4:	69fb      	ldr	r3, [r7, #28]
 8007bd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bda:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007bdc:	68bb      	ldr	r3, [r7, #8]
 8007bde:	781b      	ldrb	r3, [r3, #0]
 8007be0:	f003 030f 	and.w	r3, r3, #15
 8007be4:	2101      	movs	r1, #1
 8007be6:	fa01 f303 	lsl.w	r3, r1, r3
 8007bea:	69f9      	ldr	r1, [r7, #28]
 8007bec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	634b      	str	r3, [r1, #52]	@ 0x34
 8007bf4:	e13c      	b.n	8007e70 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007bf6:	69fb      	ldr	r3, [r7, #28]
 8007bf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d110      	bne.n	8007c28 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007c06:	69bb      	ldr	r3, [r7, #24]
 8007c08:	015a      	lsls	r2, r3, #5
 8007c0a:	69fb      	ldr	r3, [r7, #28]
 8007c0c:	4413      	add	r3, r2
 8007c0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	69ba      	ldr	r2, [r7, #24]
 8007c16:	0151      	lsls	r1, r2, #5
 8007c18:	69fa      	ldr	r2, [r7, #28]
 8007c1a:	440a      	add	r2, r1
 8007c1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c20:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007c24:	6013      	str	r3, [r2, #0]
 8007c26:	e00f      	b.n	8007c48 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007c28:	69bb      	ldr	r3, [r7, #24]
 8007c2a:	015a      	lsls	r2, r3, #5
 8007c2c:	69fb      	ldr	r3, [r7, #28]
 8007c2e:	4413      	add	r3, r2
 8007c30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	69ba      	ldr	r2, [r7, #24]
 8007c38:	0151      	lsls	r1, r2, #5
 8007c3a:	69fa      	ldr	r2, [r7, #28]
 8007c3c:	440a      	add	r2, r1
 8007c3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007c42:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c46:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	68d9      	ldr	r1, [r3, #12]
 8007c4c:	68bb      	ldr	r3, [r7, #8]
 8007c4e:	781a      	ldrb	r2, [r3, #0]
 8007c50:	68bb      	ldr	r3, [r7, #8]
 8007c52:	691b      	ldr	r3, [r3, #16]
 8007c54:	b298      	uxth	r0, r3
 8007c56:	79fb      	ldrb	r3, [r7, #7]
 8007c58:	9300      	str	r3, [sp, #0]
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	68f8      	ldr	r0, [r7, #12]
 8007c5e:	f000 f9b9 	bl	8007fd4 <USB_WritePacket>
 8007c62:	e105      	b.n	8007e70 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007c64:	69bb      	ldr	r3, [r7, #24]
 8007c66:	015a      	lsls	r2, r3, #5
 8007c68:	69fb      	ldr	r3, [r7, #28]
 8007c6a:	4413      	add	r3, r2
 8007c6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c70:	691b      	ldr	r3, [r3, #16]
 8007c72:	69ba      	ldr	r2, [r7, #24]
 8007c74:	0151      	lsls	r1, r2, #5
 8007c76:	69fa      	ldr	r2, [r7, #28]
 8007c78:	440a      	add	r2, r1
 8007c7a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c7e:	0cdb      	lsrs	r3, r3, #19
 8007c80:	04db      	lsls	r3, r3, #19
 8007c82:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007c84:	69bb      	ldr	r3, [r7, #24]
 8007c86:	015a      	lsls	r2, r3, #5
 8007c88:	69fb      	ldr	r3, [r7, #28]
 8007c8a:	4413      	add	r3, r2
 8007c8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007c90:	691b      	ldr	r3, [r3, #16]
 8007c92:	69ba      	ldr	r2, [r7, #24]
 8007c94:	0151      	lsls	r1, r2, #5
 8007c96:	69fa      	ldr	r2, [r7, #28]
 8007c98:	440a      	add	r2, r1
 8007c9a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007c9e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007ca2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007ca6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007ca8:	69bb      	ldr	r3, [r7, #24]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d132      	bne.n	8007d14 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	691b      	ldr	r3, [r3, #16]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d003      	beq.n	8007cbe <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	689a      	ldr	r2, [r3, #8]
 8007cba:	68bb      	ldr	r3, [r7, #8]
 8007cbc:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007cbe:	68bb      	ldr	r3, [r7, #8]
 8007cc0:	689a      	ldr	r2, [r3, #8]
 8007cc2:	68bb      	ldr	r3, [r7, #8]
 8007cc4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8007cc6:	69bb      	ldr	r3, [r7, #24]
 8007cc8:	015a      	lsls	r2, r3, #5
 8007cca:	69fb      	ldr	r3, [r7, #28]
 8007ccc:	4413      	add	r3, r2
 8007cce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cd2:	691a      	ldr	r2, [r3, #16]
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	6a1b      	ldr	r3, [r3, #32]
 8007cd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007cdc:	69b9      	ldr	r1, [r7, #24]
 8007cde:	0148      	lsls	r0, r1, #5
 8007ce0:	69f9      	ldr	r1, [r7, #28]
 8007ce2:	4401      	add	r1, r0
 8007ce4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007cec:	69bb      	ldr	r3, [r7, #24]
 8007cee:	015a      	lsls	r2, r3, #5
 8007cf0:	69fb      	ldr	r3, [r7, #28]
 8007cf2:	4413      	add	r3, r2
 8007cf4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cf8:	691b      	ldr	r3, [r3, #16]
 8007cfa:	69ba      	ldr	r2, [r7, #24]
 8007cfc:	0151      	lsls	r1, r2, #5
 8007cfe:	69fa      	ldr	r2, [r7, #28]
 8007d00:	440a      	add	r2, r1
 8007d02:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d06:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007d0a:	6113      	str	r3, [r2, #16]
 8007d0c:	e062      	b.n	8007dd4 <USB_EPStartXfer+0x490>
 8007d0e:	bf00      	nop
 8007d10:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	691b      	ldr	r3, [r3, #16]
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d123      	bne.n	8007d64 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007d1c:	69bb      	ldr	r3, [r7, #24]
 8007d1e:	015a      	lsls	r2, r3, #5
 8007d20:	69fb      	ldr	r3, [r7, #28]
 8007d22:	4413      	add	r3, r2
 8007d24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d28:	691a      	ldr	r2, [r3, #16]
 8007d2a:	68bb      	ldr	r3, [r7, #8]
 8007d2c:	689b      	ldr	r3, [r3, #8]
 8007d2e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007d32:	69b9      	ldr	r1, [r7, #24]
 8007d34:	0148      	lsls	r0, r1, #5
 8007d36:	69f9      	ldr	r1, [r7, #28]
 8007d38:	4401      	add	r1, r0
 8007d3a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007d42:	69bb      	ldr	r3, [r7, #24]
 8007d44:	015a      	lsls	r2, r3, #5
 8007d46:	69fb      	ldr	r3, [r7, #28]
 8007d48:	4413      	add	r3, r2
 8007d4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d4e:	691b      	ldr	r3, [r3, #16]
 8007d50:	69ba      	ldr	r2, [r7, #24]
 8007d52:	0151      	lsls	r1, r2, #5
 8007d54:	69fa      	ldr	r2, [r7, #28]
 8007d56:	440a      	add	r2, r1
 8007d58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d5c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007d60:	6113      	str	r3, [r2, #16]
 8007d62:	e037      	b.n	8007dd4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	691a      	ldr	r2, [r3, #16]
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	689b      	ldr	r3, [r3, #8]
 8007d6c:	4413      	add	r3, r2
 8007d6e:	1e5a      	subs	r2, r3, #1
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	689b      	ldr	r3, [r3, #8]
 8007d74:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d78:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8007d7a:	68bb      	ldr	r3, [r7, #8]
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	8afa      	ldrh	r2, [r7, #22]
 8007d80:	fb03 f202 	mul.w	r2, r3, r2
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007d88:	69bb      	ldr	r3, [r7, #24]
 8007d8a:	015a      	lsls	r2, r3, #5
 8007d8c:	69fb      	ldr	r3, [r7, #28]
 8007d8e:	4413      	add	r3, r2
 8007d90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d94:	691a      	ldr	r2, [r3, #16]
 8007d96:	8afb      	ldrh	r3, [r7, #22]
 8007d98:	04d9      	lsls	r1, r3, #19
 8007d9a:	4b38      	ldr	r3, [pc, #224]	@ (8007e7c <USB_EPStartXfer+0x538>)
 8007d9c:	400b      	ands	r3, r1
 8007d9e:	69b9      	ldr	r1, [r7, #24]
 8007da0:	0148      	lsls	r0, r1, #5
 8007da2:	69f9      	ldr	r1, [r7, #28]
 8007da4:	4401      	add	r1, r0
 8007da6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007daa:	4313      	orrs	r3, r2
 8007dac:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007dae:	69bb      	ldr	r3, [r7, #24]
 8007db0:	015a      	lsls	r2, r3, #5
 8007db2:	69fb      	ldr	r3, [r7, #28]
 8007db4:	4413      	add	r3, r2
 8007db6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dba:	691a      	ldr	r2, [r3, #16]
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	6a1b      	ldr	r3, [r3, #32]
 8007dc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007dc4:	69b9      	ldr	r1, [r7, #24]
 8007dc6:	0148      	lsls	r0, r1, #5
 8007dc8:	69f9      	ldr	r1, [r7, #28]
 8007dca:	4401      	add	r1, r0
 8007dcc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8007dd4:	79fb      	ldrb	r3, [r7, #7]
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d10d      	bne.n	8007df6 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007dda:	68bb      	ldr	r3, [r7, #8]
 8007ddc:	68db      	ldr	r3, [r3, #12]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d009      	beq.n	8007df6 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	68d9      	ldr	r1, [r3, #12]
 8007de6:	69bb      	ldr	r3, [r7, #24]
 8007de8:	015a      	lsls	r2, r3, #5
 8007dea:	69fb      	ldr	r3, [r7, #28]
 8007dec:	4413      	add	r3, r2
 8007dee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007df2:	460a      	mov	r2, r1
 8007df4:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	791b      	ldrb	r3, [r3, #4]
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	d128      	bne.n	8007e50 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007dfe:	69fb      	ldr	r3, [r7, #28]
 8007e00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d110      	bne.n	8007e30 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007e0e:	69bb      	ldr	r3, [r7, #24]
 8007e10:	015a      	lsls	r2, r3, #5
 8007e12:	69fb      	ldr	r3, [r7, #28]
 8007e14:	4413      	add	r3, r2
 8007e16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	69ba      	ldr	r2, [r7, #24]
 8007e1e:	0151      	lsls	r1, r2, #5
 8007e20:	69fa      	ldr	r2, [r7, #28]
 8007e22:	440a      	add	r2, r1
 8007e24:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e28:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8007e2c:	6013      	str	r3, [r2, #0]
 8007e2e:	e00f      	b.n	8007e50 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007e30:	69bb      	ldr	r3, [r7, #24]
 8007e32:	015a      	lsls	r2, r3, #5
 8007e34:	69fb      	ldr	r3, [r7, #28]
 8007e36:	4413      	add	r3, r2
 8007e38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	69ba      	ldr	r2, [r7, #24]
 8007e40:	0151      	lsls	r1, r2, #5
 8007e42:	69fa      	ldr	r2, [r7, #28]
 8007e44:	440a      	add	r2, r1
 8007e46:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e4a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e4e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007e50:	69bb      	ldr	r3, [r7, #24]
 8007e52:	015a      	lsls	r2, r3, #5
 8007e54:	69fb      	ldr	r3, [r7, #28]
 8007e56:	4413      	add	r3, r2
 8007e58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	69ba      	ldr	r2, [r7, #24]
 8007e60:	0151      	lsls	r1, r2, #5
 8007e62:	69fa      	ldr	r2, [r7, #28]
 8007e64:	440a      	add	r2, r1
 8007e66:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e6a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007e6e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007e70:	2300      	movs	r3, #0
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3720      	adds	r7, #32
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}
 8007e7a:	bf00      	nop
 8007e7c:	1ff80000 	.word	0x1ff80000

08007e80 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b087      	sub	sp, #28
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	785b      	ldrb	r3, [r3, #1]
 8007e9a:	2b01      	cmp	r3, #1
 8007e9c:	d14a      	bne.n	8007f34 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	781b      	ldrb	r3, [r3, #0]
 8007ea2:	015a      	lsls	r2, r3, #5
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	4413      	add	r3, r2
 8007ea8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007eb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007eb6:	f040 8086 	bne.w	8007fc6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	781b      	ldrb	r3, [r3, #0]
 8007ebe:	015a      	lsls	r2, r3, #5
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	4413      	add	r3, r2
 8007ec4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	683a      	ldr	r2, [r7, #0]
 8007ecc:	7812      	ldrb	r2, [r2, #0]
 8007ece:	0151      	lsls	r1, r2, #5
 8007ed0:	693a      	ldr	r2, [r7, #16]
 8007ed2:	440a      	add	r2, r1
 8007ed4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ed8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007edc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	781b      	ldrb	r3, [r3, #0]
 8007ee2:	015a      	lsls	r2, r3, #5
 8007ee4:	693b      	ldr	r3, [r7, #16]
 8007ee6:	4413      	add	r3, r2
 8007ee8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	683a      	ldr	r2, [r7, #0]
 8007ef0:	7812      	ldrb	r2, [r2, #0]
 8007ef2:	0151      	lsls	r1, r2, #5
 8007ef4:	693a      	ldr	r2, [r7, #16]
 8007ef6:	440a      	add	r2, r1
 8007ef8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007efc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f00:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	3301      	adds	r3, #1
 8007f06:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d902      	bls.n	8007f18 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007f12:	2301      	movs	r3, #1
 8007f14:	75fb      	strb	r3, [r7, #23]
          break;
 8007f16:	e056      	b.n	8007fc6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	781b      	ldrb	r3, [r3, #0]
 8007f1c:	015a      	lsls	r2, r3, #5
 8007f1e:	693b      	ldr	r3, [r7, #16]
 8007f20:	4413      	add	r3, r2
 8007f22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f2c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f30:	d0e7      	beq.n	8007f02 <USB_EPStopXfer+0x82>
 8007f32:	e048      	b.n	8007fc6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	781b      	ldrb	r3, [r3, #0]
 8007f38:	015a      	lsls	r2, r3, #5
 8007f3a:	693b      	ldr	r3, [r7, #16]
 8007f3c:	4413      	add	r3, r2
 8007f3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007f48:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007f4c:	d13b      	bne.n	8007fc6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	781b      	ldrb	r3, [r3, #0]
 8007f52:	015a      	lsls	r2, r3, #5
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	4413      	add	r3, r2
 8007f58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	683a      	ldr	r2, [r7, #0]
 8007f60:	7812      	ldrb	r2, [r2, #0]
 8007f62:	0151      	lsls	r1, r2, #5
 8007f64:	693a      	ldr	r2, [r7, #16]
 8007f66:	440a      	add	r2, r1
 8007f68:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f6c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007f70:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007f72:	683b      	ldr	r3, [r7, #0]
 8007f74:	781b      	ldrb	r3, [r3, #0]
 8007f76:	015a      	lsls	r2, r3, #5
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	4413      	add	r3, r2
 8007f7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	683a      	ldr	r2, [r7, #0]
 8007f84:	7812      	ldrb	r2, [r2, #0]
 8007f86:	0151      	lsls	r1, r2, #5
 8007f88:	693a      	ldr	r2, [r7, #16]
 8007f8a:	440a      	add	r2, r1
 8007f8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007f90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007f94:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	3301      	adds	r3, #1
 8007f9a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007fa2:	4293      	cmp	r3, r2
 8007fa4:	d902      	bls.n	8007fac <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007fa6:	2301      	movs	r3, #1
 8007fa8:	75fb      	strb	r3, [r7, #23]
          break;
 8007faa:	e00c      	b.n	8007fc6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	781b      	ldrb	r3, [r3, #0]
 8007fb0:	015a      	lsls	r2, r3, #5
 8007fb2:	693b      	ldr	r3, [r7, #16]
 8007fb4:	4413      	add	r3, r2
 8007fb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007fc0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007fc4:	d0e7      	beq.n	8007f96 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007fc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	371c      	adds	r7, #28
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd2:	4770      	bx	lr

08007fd4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b089      	sub	sp, #36	@ 0x24
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	60f8      	str	r0, [r7, #12]
 8007fdc:	60b9      	str	r1, [r7, #8]
 8007fde:	4611      	mov	r1, r2
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	460b      	mov	r3, r1
 8007fe4:	71fb      	strb	r3, [r7, #7]
 8007fe6:	4613      	mov	r3, r2
 8007fe8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007ff2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d123      	bne.n	8008042 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007ffa:	88bb      	ldrh	r3, [r7, #4]
 8007ffc:	3303      	adds	r3, #3
 8007ffe:	089b      	lsrs	r3, r3, #2
 8008000:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008002:	2300      	movs	r3, #0
 8008004:	61bb      	str	r3, [r7, #24]
 8008006:	e018      	b.n	800803a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008008:	79fb      	ldrb	r3, [r7, #7]
 800800a:	031a      	lsls	r2, r3, #12
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	4413      	add	r3, r2
 8008010:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008014:	461a      	mov	r2, r3
 8008016:	69fb      	ldr	r3, [r7, #28]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800801c:	69fb      	ldr	r3, [r7, #28]
 800801e:	3301      	adds	r3, #1
 8008020:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008022:	69fb      	ldr	r3, [r7, #28]
 8008024:	3301      	adds	r3, #1
 8008026:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008028:	69fb      	ldr	r3, [r7, #28]
 800802a:	3301      	adds	r3, #1
 800802c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800802e:	69fb      	ldr	r3, [r7, #28]
 8008030:	3301      	adds	r3, #1
 8008032:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008034:	69bb      	ldr	r3, [r7, #24]
 8008036:	3301      	adds	r3, #1
 8008038:	61bb      	str	r3, [r7, #24]
 800803a:	69ba      	ldr	r2, [r7, #24]
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	429a      	cmp	r2, r3
 8008040:	d3e2      	bcc.n	8008008 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008042:	2300      	movs	r3, #0
}
 8008044:	4618      	mov	r0, r3
 8008046:	3724      	adds	r7, #36	@ 0x24
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr

08008050 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008050:	b480      	push	{r7}
 8008052:	b08b      	sub	sp, #44	@ 0x2c
 8008054:	af00      	add	r7, sp, #0
 8008056:	60f8      	str	r0, [r7, #12]
 8008058:	60b9      	str	r1, [r7, #8]
 800805a:	4613      	mov	r3, r2
 800805c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008066:	88fb      	ldrh	r3, [r7, #6]
 8008068:	089b      	lsrs	r3, r3, #2
 800806a:	b29b      	uxth	r3, r3
 800806c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800806e:	88fb      	ldrh	r3, [r7, #6]
 8008070:	f003 0303 	and.w	r3, r3, #3
 8008074:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008076:	2300      	movs	r3, #0
 8008078:	623b      	str	r3, [r7, #32]
 800807a:	e014      	b.n	80080a6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800807c:	69bb      	ldr	r3, [r7, #24]
 800807e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008082:	681a      	ldr	r2, [r3, #0]
 8008084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008086:	601a      	str	r2, [r3, #0]
    pDest++;
 8008088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800808a:	3301      	adds	r3, #1
 800808c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800808e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008090:	3301      	adds	r3, #1
 8008092:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008094:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008096:	3301      	adds	r3, #1
 8008098:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800809a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800809c:	3301      	adds	r3, #1
 800809e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80080a0:	6a3b      	ldr	r3, [r7, #32]
 80080a2:	3301      	adds	r3, #1
 80080a4:	623b      	str	r3, [r7, #32]
 80080a6:	6a3a      	ldr	r2, [r7, #32]
 80080a8:	697b      	ldr	r3, [r7, #20]
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d3e6      	bcc.n	800807c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80080ae:	8bfb      	ldrh	r3, [r7, #30]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d01e      	beq.n	80080f2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80080b4:	2300      	movs	r3, #0
 80080b6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80080b8:	69bb      	ldr	r3, [r7, #24]
 80080ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80080be:	461a      	mov	r2, r3
 80080c0:	f107 0310 	add.w	r3, r7, #16
 80080c4:	6812      	ldr	r2, [r2, #0]
 80080c6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80080c8:	693a      	ldr	r2, [r7, #16]
 80080ca:	6a3b      	ldr	r3, [r7, #32]
 80080cc:	b2db      	uxtb	r3, r3
 80080ce:	00db      	lsls	r3, r3, #3
 80080d0:	fa22 f303 	lsr.w	r3, r2, r3
 80080d4:	b2da      	uxtb	r2, r3
 80080d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d8:	701a      	strb	r2, [r3, #0]
      i++;
 80080da:	6a3b      	ldr	r3, [r7, #32]
 80080dc:	3301      	adds	r3, #1
 80080de:	623b      	str	r3, [r7, #32]
      pDest++;
 80080e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e2:	3301      	adds	r3, #1
 80080e4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80080e6:	8bfb      	ldrh	r3, [r7, #30]
 80080e8:	3b01      	subs	r3, #1
 80080ea:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80080ec:	8bfb      	ldrh	r3, [r7, #30]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d1ea      	bne.n	80080c8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80080f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	372c      	adds	r7, #44	@ 0x2c
 80080f8:	46bd      	mov	sp, r7
 80080fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fe:	4770      	bx	lr

08008100 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008100:	b480      	push	{r7}
 8008102:	b085      	sub	sp, #20
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
 8008108:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	781b      	ldrb	r3, [r3, #0]
 8008112:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	785b      	ldrb	r3, [r3, #1]
 8008118:	2b01      	cmp	r3, #1
 800811a:	d12c      	bne.n	8008176 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	015a      	lsls	r2, r3, #5
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	4413      	add	r3, r2
 8008124:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	2b00      	cmp	r3, #0
 800812c:	db12      	blt.n	8008154 <USB_EPSetStall+0x54>
 800812e:	68bb      	ldr	r3, [r7, #8]
 8008130:	2b00      	cmp	r3, #0
 8008132:	d00f      	beq.n	8008154 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	015a      	lsls	r2, r3, #5
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	4413      	add	r3, r2
 800813c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	68ba      	ldr	r2, [r7, #8]
 8008144:	0151      	lsls	r1, r2, #5
 8008146:	68fa      	ldr	r2, [r7, #12]
 8008148:	440a      	add	r2, r1
 800814a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800814e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008152:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008154:	68bb      	ldr	r3, [r7, #8]
 8008156:	015a      	lsls	r2, r3, #5
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	4413      	add	r3, r2
 800815c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	68ba      	ldr	r2, [r7, #8]
 8008164:	0151      	lsls	r1, r2, #5
 8008166:	68fa      	ldr	r2, [r7, #12]
 8008168:	440a      	add	r2, r1
 800816a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800816e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008172:	6013      	str	r3, [r2, #0]
 8008174:	e02b      	b.n	80081ce <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	015a      	lsls	r2, r3, #5
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	4413      	add	r3, r2
 800817e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	2b00      	cmp	r3, #0
 8008186:	db12      	blt.n	80081ae <USB_EPSetStall+0xae>
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	2b00      	cmp	r3, #0
 800818c:	d00f      	beq.n	80081ae <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	015a      	lsls	r2, r3, #5
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	4413      	add	r3, r2
 8008196:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	68ba      	ldr	r2, [r7, #8]
 800819e:	0151      	lsls	r1, r2, #5
 80081a0:	68fa      	ldr	r2, [r7, #12]
 80081a2:	440a      	add	r2, r1
 80081a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081a8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80081ac:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	015a      	lsls	r2, r3, #5
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	4413      	add	r3, r2
 80081b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	68ba      	ldr	r2, [r7, #8]
 80081be:	0151      	lsls	r1, r2, #5
 80081c0:	68fa      	ldr	r2, [r7, #12]
 80081c2:	440a      	add	r2, r1
 80081c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80081c8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80081cc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80081ce:	2300      	movs	r3, #0
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3714      	adds	r7, #20
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80081dc:	b480      	push	{r7}
 80081de:	b085      	sub	sp, #20
 80081e0:	af00      	add	r7, sp, #0
 80081e2:	6078      	str	r0, [r7, #4]
 80081e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80081ea:	683b      	ldr	r3, [r7, #0]
 80081ec:	781b      	ldrb	r3, [r3, #0]
 80081ee:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	785b      	ldrb	r3, [r3, #1]
 80081f4:	2b01      	cmp	r3, #1
 80081f6:	d128      	bne.n	800824a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	015a      	lsls	r2, r3, #5
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	4413      	add	r3, r2
 8008200:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	68ba      	ldr	r2, [r7, #8]
 8008208:	0151      	lsls	r1, r2, #5
 800820a:	68fa      	ldr	r2, [r7, #12]
 800820c:	440a      	add	r2, r1
 800820e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008212:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008216:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008218:	683b      	ldr	r3, [r7, #0]
 800821a:	791b      	ldrb	r3, [r3, #4]
 800821c:	2b03      	cmp	r3, #3
 800821e:	d003      	beq.n	8008228 <USB_EPClearStall+0x4c>
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	791b      	ldrb	r3, [r3, #4]
 8008224:	2b02      	cmp	r3, #2
 8008226:	d138      	bne.n	800829a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	015a      	lsls	r2, r3, #5
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	4413      	add	r3, r2
 8008230:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	68ba      	ldr	r2, [r7, #8]
 8008238:	0151      	lsls	r1, r2, #5
 800823a:	68fa      	ldr	r2, [r7, #12]
 800823c:	440a      	add	r2, r1
 800823e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008242:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008246:	6013      	str	r3, [r2, #0]
 8008248:	e027      	b.n	800829a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	015a      	lsls	r2, r3, #5
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	4413      	add	r3, r2
 8008252:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	68ba      	ldr	r2, [r7, #8]
 800825a:	0151      	lsls	r1, r2, #5
 800825c:	68fa      	ldr	r2, [r7, #12]
 800825e:	440a      	add	r2, r1
 8008260:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008264:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008268:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	791b      	ldrb	r3, [r3, #4]
 800826e:	2b03      	cmp	r3, #3
 8008270:	d003      	beq.n	800827a <USB_EPClearStall+0x9e>
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	791b      	ldrb	r3, [r3, #4]
 8008276:	2b02      	cmp	r3, #2
 8008278:	d10f      	bne.n	800829a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800827a:	68bb      	ldr	r3, [r7, #8]
 800827c:	015a      	lsls	r2, r3, #5
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	4413      	add	r3, r2
 8008282:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	68ba      	ldr	r2, [r7, #8]
 800828a:	0151      	lsls	r1, r2, #5
 800828c:	68fa      	ldr	r2, [r7, #12]
 800828e:	440a      	add	r2, r1
 8008290:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008294:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008298:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800829a:	2300      	movs	r3, #0
}
 800829c:	4618      	mov	r0, r3
 800829e:	3714      	adds	r7, #20
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80082a8:	b480      	push	{r7}
 80082aa:	b085      	sub	sp, #20
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	460b      	mov	r3, r1
 80082b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	68fa      	ldr	r2, [r7, #12]
 80082c2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80082c6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80082ca:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082d2:	681a      	ldr	r2, [r3, #0]
 80082d4:	78fb      	ldrb	r3, [r7, #3]
 80082d6:	011b      	lsls	r3, r3, #4
 80082d8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80082dc:	68f9      	ldr	r1, [r7, #12]
 80082de:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80082e2:	4313      	orrs	r3, r2
 80082e4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80082e6:	2300      	movs	r3, #0
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3714      	adds	r7, #20
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr

080082f4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80082f4:	b480      	push	{r7}
 80082f6:	b085      	sub	sp, #20
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	68fa      	ldr	r2, [r7, #12]
 800830a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800830e:	f023 0303 	bic.w	r3, r3, #3
 8008312:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800831a:	685b      	ldr	r3, [r3, #4]
 800831c:	68fa      	ldr	r2, [r7, #12]
 800831e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008322:	f023 0302 	bic.w	r3, r3, #2
 8008326:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008328:	2300      	movs	r3, #0
}
 800832a:	4618      	mov	r0, r3
 800832c:	3714      	adds	r7, #20
 800832e:	46bd      	mov	sp, r7
 8008330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008334:	4770      	bx	lr

08008336 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8008336:	b480      	push	{r7}
 8008338:	b085      	sub	sp, #20
 800833a:	af00      	add	r7, sp, #0
 800833c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	68fa      	ldr	r2, [r7, #12]
 800834c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008350:	f023 0303 	bic.w	r3, r3, #3
 8008354:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800835c:	685b      	ldr	r3, [r3, #4]
 800835e:	68fa      	ldr	r2, [r7, #12]
 8008360:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008364:	f043 0302 	orr.w	r3, r3, #2
 8008368:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800836a:	2300      	movs	r3, #0
}
 800836c:	4618      	mov	r0, r3
 800836e:	3714      	adds	r7, #20
 8008370:	46bd      	mov	sp, r7
 8008372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008376:	4770      	bx	lr

08008378 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008378:	b480      	push	{r7}
 800837a:	b085      	sub	sp, #20
 800837c:	af00      	add	r7, sp, #0
 800837e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	695b      	ldr	r3, [r3, #20]
 8008384:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	699b      	ldr	r3, [r3, #24]
 800838a:	68fa      	ldr	r2, [r7, #12]
 800838c:	4013      	ands	r3, r2
 800838e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008390:	68fb      	ldr	r3, [r7, #12]
}
 8008392:	4618      	mov	r0, r3
 8008394:	3714      	adds	r7, #20
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr

0800839e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800839e:	b480      	push	{r7}
 80083a0:	b085      	sub	sp, #20
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083b0:	699b      	ldr	r3, [r3, #24]
 80083b2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083ba:	69db      	ldr	r3, [r3, #28]
 80083bc:	68ba      	ldr	r2, [r7, #8]
 80083be:	4013      	ands	r3, r2
 80083c0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80083c2:	68bb      	ldr	r3, [r7, #8]
 80083c4:	0c1b      	lsrs	r3, r3, #16
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3714      	adds	r7, #20
 80083ca:	46bd      	mov	sp, r7
 80083cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d0:	4770      	bx	lr

080083d2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80083d2:	b480      	push	{r7}
 80083d4:	b085      	sub	sp, #20
 80083d6:	af00      	add	r7, sp, #0
 80083d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083e4:	699b      	ldr	r3, [r3, #24]
 80083e6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083ee:	69db      	ldr	r3, [r3, #28]
 80083f0:	68ba      	ldr	r2, [r7, #8]
 80083f2:	4013      	ands	r3, r2
 80083f4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	b29b      	uxth	r3, r3
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	3714      	adds	r7, #20
 80083fe:	46bd      	mov	sp, r7
 8008400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008404:	4770      	bx	lr

08008406 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008406:	b480      	push	{r7}
 8008408:	b085      	sub	sp, #20
 800840a:	af00      	add	r7, sp, #0
 800840c:	6078      	str	r0, [r7, #4]
 800840e:	460b      	mov	r3, r1
 8008410:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008416:	78fb      	ldrb	r3, [r7, #3]
 8008418:	015a      	lsls	r2, r3, #5
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	4413      	add	r3, r2
 800841e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008422:	689b      	ldr	r3, [r3, #8]
 8008424:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800842c:	695b      	ldr	r3, [r3, #20]
 800842e:	68ba      	ldr	r2, [r7, #8]
 8008430:	4013      	ands	r3, r2
 8008432:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008434:	68bb      	ldr	r3, [r7, #8]
}
 8008436:	4618      	mov	r0, r3
 8008438:	3714      	adds	r7, #20
 800843a:	46bd      	mov	sp, r7
 800843c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008440:	4770      	bx	lr

08008442 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008442:	b480      	push	{r7}
 8008444:	b087      	sub	sp, #28
 8008446:	af00      	add	r7, sp, #0
 8008448:	6078      	str	r0, [r7, #4]
 800844a:	460b      	mov	r3, r1
 800844c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008452:	697b      	ldr	r3, [r7, #20]
 8008454:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008458:	691b      	ldr	r3, [r3, #16]
 800845a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800845c:	697b      	ldr	r3, [r7, #20]
 800845e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008462:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008464:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008466:	78fb      	ldrb	r3, [r7, #3]
 8008468:	f003 030f 	and.w	r3, r3, #15
 800846c:	68fa      	ldr	r2, [r7, #12]
 800846e:	fa22 f303 	lsr.w	r3, r2, r3
 8008472:	01db      	lsls	r3, r3, #7
 8008474:	b2db      	uxtb	r3, r3
 8008476:	693a      	ldr	r2, [r7, #16]
 8008478:	4313      	orrs	r3, r2
 800847a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800847c:	78fb      	ldrb	r3, [r7, #3]
 800847e:	015a      	lsls	r2, r3, #5
 8008480:	697b      	ldr	r3, [r7, #20]
 8008482:	4413      	add	r3, r2
 8008484:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008488:	689b      	ldr	r3, [r3, #8]
 800848a:	693a      	ldr	r2, [r7, #16]
 800848c:	4013      	ands	r3, r2
 800848e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008490:	68bb      	ldr	r3, [r7, #8]
}
 8008492:	4618      	mov	r0, r3
 8008494:	371c      	adds	r7, #28
 8008496:	46bd      	mov	sp, r7
 8008498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849c:	4770      	bx	lr

0800849e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800849e:	b480      	push	{r7}
 80084a0:	b083      	sub	sp, #12
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	695b      	ldr	r3, [r3, #20]
 80084aa:	f003 0301 	and.w	r3, r3, #1
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	370c      	adds	r7, #12
 80084b2:	46bd      	mov	sp, r7
 80084b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b8:	4770      	bx	lr

080084ba <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80084ba:	b480      	push	{r7}
 80084bc:	b085      	sub	sp, #20
 80084be:	af00      	add	r7, sp, #0
 80084c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	68fa      	ldr	r2, [r7, #12]
 80084d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084d4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80084d8:	f023 0307 	bic.w	r3, r3, #7
 80084dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	68fa      	ldr	r2, [r7, #12]
 80084e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80084ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80084f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80084f2:	2300      	movs	r3, #0
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3714      	adds	r7, #20
 80084f8:	46bd      	mov	sp, r7
 80084fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fe:	4770      	bx	lr

08008500 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008500:	b480      	push	{r7}
 8008502:	b087      	sub	sp, #28
 8008504:	af00      	add	r7, sp, #0
 8008506:	60f8      	str	r0, [r7, #12]
 8008508:	460b      	mov	r3, r1
 800850a:	607a      	str	r2, [r7, #4]
 800850c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	333c      	adds	r3, #60	@ 0x3c
 8008516:	3304      	adds	r3, #4
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	4a26      	ldr	r2, [pc, #152]	@ (80085b8 <USB_EP0_OutStart+0xb8>)
 8008520:	4293      	cmp	r3, r2
 8008522:	d90a      	bls.n	800853a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008524:	697b      	ldr	r3, [r7, #20]
 8008526:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008530:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008534:	d101      	bne.n	800853a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008536:	2300      	movs	r3, #0
 8008538:	e037      	b.n	80085aa <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800853a:	697b      	ldr	r3, [r7, #20]
 800853c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008540:	461a      	mov	r2, r3
 8008542:	2300      	movs	r3, #0
 8008544:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800854c:	691b      	ldr	r3, [r3, #16]
 800854e:	697a      	ldr	r2, [r7, #20]
 8008550:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008554:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008558:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800855a:	697b      	ldr	r3, [r7, #20]
 800855c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008560:	691b      	ldr	r3, [r3, #16]
 8008562:	697a      	ldr	r2, [r7, #20]
 8008564:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008568:	f043 0318 	orr.w	r3, r3, #24
 800856c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008574:	691b      	ldr	r3, [r3, #16]
 8008576:	697a      	ldr	r2, [r7, #20]
 8008578:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800857c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8008580:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008582:	7afb      	ldrb	r3, [r7, #11]
 8008584:	2b01      	cmp	r3, #1
 8008586:	d10f      	bne.n	80085a8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008588:	697b      	ldr	r3, [r7, #20]
 800858a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800858e:	461a      	mov	r2, r3
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008594:	697b      	ldr	r3, [r7, #20]
 8008596:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	697a      	ldr	r2, [r7, #20]
 800859e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085a2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80085a6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80085a8:	2300      	movs	r3, #0
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	371c      	adds	r7, #28
 80085ae:	46bd      	mov	sp, r7
 80085b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085b4:	4770      	bx	lr
 80085b6:	bf00      	nop
 80085b8:	4f54300a 	.word	0x4f54300a

080085bc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80085bc:	b480      	push	{r7}
 80085be:	b085      	sub	sp, #20
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80085c4:	2300      	movs	r3, #0
 80085c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	3301      	adds	r3, #1
 80085cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80085d4:	d901      	bls.n	80085da <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80085d6:	2303      	movs	r3, #3
 80085d8:	e022      	b.n	8008620 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	691b      	ldr	r3, [r3, #16]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	daf2      	bge.n	80085c8 <USB_CoreReset+0xc>

  count = 10U;
 80085e2:	230a      	movs	r3, #10
 80085e4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80085e6:	e002      	b.n	80085ee <USB_CoreReset+0x32>
  {
    count--;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	3b01      	subs	r3, #1
 80085ec:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d1f9      	bne.n	80085e8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	691b      	ldr	r3, [r3, #16]
 80085f8:	f043 0201 	orr.w	r2, r3, #1
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	3301      	adds	r3, #1
 8008604:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800860c:	d901      	bls.n	8008612 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800860e:	2303      	movs	r3, #3
 8008610:	e006      	b.n	8008620 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	691b      	ldr	r3, [r3, #16]
 8008616:	f003 0301 	and.w	r3, r3, #1
 800861a:	2b01      	cmp	r3, #1
 800861c:	d0f0      	beq.n	8008600 <USB_CoreReset+0x44>

  return HAL_OK;
 800861e:	2300      	movs	r3, #0
}
 8008620:	4618      	mov	r0, r3
 8008622:	3714      	adds	r7, #20
 8008624:	46bd      	mov	sp, r7
 8008626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800862a:	4770      	bx	lr

0800862c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800862c:	b580      	push	{r7, lr}
 800862e:	b084      	sub	sp, #16
 8008630:	af00      	add	r7, sp, #0
 8008632:	6078      	str	r0, [r7, #4]
 8008634:	460b      	mov	r3, r1
 8008636:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008638:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800863c:	f002 fcba 	bl	800afb4 <USBD_static_malloc>
 8008640:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d109      	bne.n	800865c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	32b0      	adds	r2, #176	@ 0xb0
 8008652:	2100      	movs	r1, #0
 8008654:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8008658:	2302      	movs	r3, #2
 800865a:	e0d4      	b.n	8008806 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800865c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8008660:	2100      	movs	r1, #0
 8008662:	68f8      	ldr	r0, [r7, #12]
 8008664:	f002 fd1e 	bl	800b0a4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	32b0      	adds	r2, #176	@ 0xb0
 8008672:	68f9      	ldr	r1, [r7, #12]
 8008674:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	32b0      	adds	r2, #176	@ 0xb0
 8008682:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	7c1b      	ldrb	r3, [r3, #16]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d138      	bne.n	8008706 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008694:	4b5e      	ldr	r3, [pc, #376]	@ (8008810 <USBD_CDC_Init+0x1e4>)
 8008696:	7819      	ldrb	r1, [r3, #0]
 8008698:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800869c:	2202      	movs	r2, #2
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f002 fb65 	bl	800ad6e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80086a4:	4b5a      	ldr	r3, [pc, #360]	@ (8008810 <USBD_CDC_Init+0x1e4>)
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	f003 020f 	and.w	r2, r3, #15
 80086ac:	6879      	ldr	r1, [r7, #4]
 80086ae:	4613      	mov	r3, r2
 80086b0:	009b      	lsls	r3, r3, #2
 80086b2:	4413      	add	r3, r2
 80086b4:	009b      	lsls	r3, r3, #2
 80086b6:	440b      	add	r3, r1
 80086b8:	3323      	adds	r3, #35	@ 0x23
 80086ba:	2201      	movs	r2, #1
 80086bc:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80086be:	4b55      	ldr	r3, [pc, #340]	@ (8008814 <USBD_CDC_Init+0x1e8>)
 80086c0:	7819      	ldrb	r1, [r3, #0]
 80086c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80086c6:	2202      	movs	r2, #2
 80086c8:	6878      	ldr	r0, [r7, #4]
 80086ca:	f002 fb50 	bl	800ad6e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80086ce:	4b51      	ldr	r3, [pc, #324]	@ (8008814 <USBD_CDC_Init+0x1e8>)
 80086d0:	781b      	ldrb	r3, [r3, #0]
 80086d2:	f003 020f 	and.w	r2, r3, #15
 80086d6:	6879      	ldr	r1, [r7, #4]
 80086d8:	4613      	mov	r3, r2
 80086da:	009b      	lsls	r3, r3, #2
 80086dc:	4413      	add	r3, r2
 80086de:	009b      	lsls	r3, r3, #2
 80086e0:	440b      	add	r3, r1
 80086e2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80086e6:	2201      	movs	r2, #1
 80086e8:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80086ea:	4b4b      	ldr	r3, [pc, #300]	@ (8008818 <USBD_CDC_Init+0x1ec>)
 80086ec:	781b      	ldrb	r3, [r3, #0]
 80086ee:	f003 020f 	and.w	r2, r3, #15
 80086f2:	6879      	ldr	r1, [r7, #4]
 80086f4:	4613      	mov	r3, r2
 80086f6:	009b      	lsls	r3, r3, #2
 80086f8:	4413      	add	r3, r2
 80086fa:	009b      	lsls	r3, r3, #2
 80086fc:	440b      	add	r3, r1
 80086fe:	331c      	adds	r3, #28
 8008700:	2210      	movs	r2, #16
 8008702:	601a      	str	r2, [r3, #0]
 8008704:	e035      	b.n	8008772 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8008706:	4b42      	ldr	r3, [pc, #264]	@ (8008810 <USBD_CDC_Init+0x1e4>)
 8008708:	7819      	ldrb	r1, [r3, #0]
 800870a:	2340      	movs	r3, #64	@ 0x40
 800870c:	2202      	movs	r2, #2
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f002 fb2d 	bl	800ad6e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8008714:	4b3e      	ldr	r3, [pc, #248]	@ (8008810 <USBD_CDC_Init+0x1e4>)
 8008716:	781b      	ldrb	r3, [r3, #0]
 8008718:	f003 020f 	and.w	r2, r3, #15
 800871c:	6879      	ldr	r1, [r7, #4]
 800871e:	4613      	mov	r3, r2
 8008720:	009b      	lsls	r3, r3, #2
 8008722:	4413      	add	r3, r2
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	440b      	add	r3, r1
 8008728:	3323      	adds	r3, #35	@ 0x23
 800872a:	2201      	movs	r2, #1
 800872c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800872e:	4b39      	ldr	r3, [pc, #228]	@ (8008814 <USBD_CDC_Init+0x1e8>)
 8008730:	7819      	ldrb	r1, [r3, #0]
 8008732:	2340      	movs	r3, #64	@ 0x40
 8008734:	2202      	movs	r2, #2
 8008736:	6878      	ldr	r0, [r7, #4]
 8008738:	f002 fb19 	bl	800ad6e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800873c:	4b35      	ldr	r3, [pc, #212]	@ (8008814 <USBD_CDC_Init+0x1e8>)
 800873e:	781b      	ldrb	r3, [r3, #0]
 8008740:	f003 020f 	and.w	r2, r3, #15
 8008744:	6879      	ldr	r1, [r7, #4]
 8008746:	4613      	mov	r3, r2
 8008748:	009b      	lsls	r3, r3, #2
 800874a:	4413      	add	r3, r2
 800874c:	009b      	lsls	r3, r3, #2
 800874e:	440b      	add	r3, r1
 8008750:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008754:	2201      	movs	r2, #1
 8008756:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8008758:	4b2f      	ldr	r3, [pc, #188]	@ (8008818 <USBD_CDC_Init+0x1ec>)
 800875a:	781b      	ldrb	r3, [r3, #0]
 800875c:	f003 020f 	and.w	r2, r3, #15
 8008760:	6879      	ldr	r1, [r7, #4]
 8008762:	4613      	mov	r3, r2
 8008764:	009b      	lsls	r3, r3, #2
 8008766:	4413      	add	r3, r2
 8008768:	009b      	lsls	r3, r3, #2
 800876a:	440b      	add	r3, r1
 800876c:	331c      	adds	r3, #28
 800876e:	2210      	movs	r2, #16
 8008770:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008772:	4b29      	ldr	r3, [pc, #164]	@ (8008818 <USBD_CDC_Init+0x1ec>)
 8008774:	7819      	ldrb	r1, [r3, #0]
 8008776:	2308      	movs	r3, #8
 8008778:	2203      	movs	r2, #3
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f002 faf7 	bl	800ad6e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8008780:	4b25      	ldr	r3, [pc, #148]	@ (8008818 <USBD_CDC_Init+0x1ec>)
 8008782:	781b      	ldrb	r3, [r3, #0]
 8008784:	f003 020f 	and.w	r2, r3, #15
 8008788:	6879      	ldr	r1, [r7, #4]
 800878a:	4613      	mov	r3, r2
 800878c:	009b      	lsls	r3, r3, #2
 800878e:	4413      	add	r3, r2
 8008790:	009b      	lsls	r3, r3, #2
 8008792:	440b      	add	r3, r1
 8008794:	3323      	adds	r3, #35	@ 0x23
 8008796:	2201      	movs	r2, #1
 8008798:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	2200      	movs	r2, #0
 800879e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087a8:	687a      	ldr	r2, [r7, #4]
 80087aa:	33b0      	adds	r3, #176	@ 0xb0
 80087ac:	009b      	lsls	r3, r3, #2
 80087ae:	4413      	add	r3, r2
 80087b0:	685b      	ldr	r3, [r3, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	2200      	movs	r2, #0
 80087ba:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	2200      	movs	r2, #0
 80087c2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d101      	bne.n	80087d4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80087d0:	2302      	movs	r3, #2
 80087d2:	e018      	b.n	8008806 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	7c1b      	ldrb	r3, [r3, #16]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d10a      	bne.n	80087f2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80087dc:	4b0d      	ldr	r3, [pc, #52]	@ (8008814 <USBD_CDC_Init+0x1e8>)
 80087de:	7819      	ldrb	r1, [r3, #0]
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80087e6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80087ea:	6878      	ldr	r0, [r7, #4]
 80087ec:	f002 fbae 	bl	800af4c <USBD_LL_PrepareReceive>
 80087f0:	e008      	b.n	8008804 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80087f2:	4b08      	ldr	r3, [pc, #32]	@ (8008814 <USBD_CDC_Init+0x1e8>)
 80087f4:	7819      	ldrb	r1, [r3, #0]
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80087fc:	2340      	movs	r3, #64	@ 0x40
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f002 fba4 	bl	800af4c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008804:	2300      	movs	r3, #0
}
 8008806:	4618      	mov	r0, r3
 8008808:	3710      	adds	r7, #16
 800880a:	46bd      	mov	sp, r7
 800880c:	bd80      	pop	{r7, pc}
 800880e:	bf00      	nop
 8008810:	20000093 	.word	0x20000093
 8008814:	20000094 	.word	0x20000094
 8008818:	20000095 	.word	0x20000095

0800881c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b082      	sub	sp, #8
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
 8008824:	460b      	mov	r3, r1
 8008826:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8008828:	4b3a      	ldr	r3, [pc, #232]	@ (8008914 <USBD_CDC_DeInit+0xf8>)
 800882a:	781b      	ldrb	r3, [r3, #0]
 800882c:	4619      	mov	r1, r3
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f002 fac3 	bl	800adba <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8008834:	4b37      	ldr	r3, [pc, #220]	@ (8008914 <USBD_CDC_DeInit+0xf8>)
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	f003 020f 	and.w	r2, r3, #15
 800883c:	6879      	ldr	r1, [r7, #4]
 800883e:	4613      	mov	r3, r2
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	4413      	add	r3, r2
 8008844:	009b      	lsls	r3, r3, #2
 8008846:	440b      	add	r3, r1
 8008848:	3323      	adds	r3, #35	@ 0x23
 800884a:	2200      	movs	r2, #0
 800884c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800884e:	4b32      	ldr	r3, [pc, #200]	@ (8008918 <USBD_CDC_DeInit+0xfc>)
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	4619      	mov	r1, r3
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f002 fab0 	bl	800adba <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800885a:	4b2f      	ldr	r3, [pc, #188]	@ (8008918 <USBD_CDC_DeInit+0xfc>)
 800885c:	781b      	ldrb	r3, [r3, #0]
 800885e:	f003 020f 	and.w	r2, r3, #15
 8008862:	6879      	ldr	r1, [r7, #4]
 8008864:	4613      	mov	r3, r2
 8008866:	009b      	lsls	r3, r3, #2
 8008868:	4413      	add	r3, r2
 800886a:	009b      	lsls	r3, r3, #2
 800886c:	440b      	add	r3, r1
 800886e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008872:	2200      	movs	r2, #0
 8008874:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008876:	4b29      	ldr	r3, [pc, #164]	@ (800891c <USBD_CDC_DeInit+0x100>)
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	4619      	mov	r1, r3
 800887c:	6878      	ldr	r0, [r7, #4]
 800887e:	f002 fa9c 	bl	800adba <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8008882:	4b26      	ldr	r3, [pc, #152]	@ (800891c <USBD_CDC_DeInit+0x100>)
 8008884:	781b      	ldrb	r3, [r3, #0]
 8008886:	f003 020f 	and.w	r2, r3, #15
 800888a:	6879      	ldr	r1, [r7, #4]
 800888c:	4613      	mov	r3, r2
 800888e:	009b      	lsls	r3, r3, #2
 8008890:	4413      	add	r3, r2
 8008892:	009b      	lsls	r3, r3, #2
 8008894:	440b      	add	r3, r1
 8008896:	3323      	adds	r3, #35	@ 0x23
 8008898:	2200      	movs	r2, #0
 800889a:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800889c:	4b1f      	ldr	r3, [pc, #124]	@ (800891c <USBD_CDC_DeInit+0x100>)
 800889e:	781b      	ldrb	r3, [r3, #0]
 80088a0:	f003 020f 	and.w	r2, r3, #15
 80088a4:	6879      	ldr	r1, [r7, #4]
 80088a6:	4613      	mov	r3, r2
 80088a8:	009b      	lsls	r3, r3, #2
 80088aa:	4413      	add	r3, r2
 80088ac:	009b      	lsls	r3, r3, #2
 80088ae:	440b      	add	r3, r1
 80088b0:	331c      	adds	r3, #28
 80088b2:	2200      	movs	r2, #0
 80088b4:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	32b0      	adds	r2, #176	@ 0xb0
 80088c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d01f      	beq.n	8008908 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	33b0      	adds	r3, #176	@ 0xb0
 80088d2:	009b      	lsls	r3, r3, #2
 80088d4:	4413      	add	r3, r2
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	685b      	ldr	r3, [r3, #4]
 80088da:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	32b0      	adds	r2, #176	@ 0xb0
 80088e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80088ea:	4618      	mov	r0, r3
 80088ec:	f002 fb70 	bl	800afd0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	32b0      	adds	r2, #176	@ 0xb0
 80088fa:	2100      	movs	r1, #0
 80088fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2200      	movs	r2, #0
 8008904:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008908:	2300      	movs	r3, #0
}
 800890a:	4618      	mov	r0, r3
 800890c:	3708      	adds	r7, #8
 800890e:	46bd      	mov	sp, r7
 8008910:	bd80      	pop	{r7, pc}
 8008912:	bf00      	nop
 8008914:	20000093 	.word	0x20000093
 8008918:	20000094 	.word	0x20000094
 800891c:	20000095 	.word	0x20000095

08008920 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b086      	sub	sp, #24
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	32b0      	adds	r2, #176	@ 0xb0
 8008934:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008938:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800893a:	2300      	movs	r3, #0
 800893c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800893e:	2300      	movs	r3, #0
 8008940:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8008942:	2300      	movs	r3, #0
 8008944:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8008946:	693b      	ldr	r3, [r7, #16]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d101      	bne.n	8008950 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800894c:	2303      	movs	r3, #3
 800894e:	e0bf      	b.n	8008ad0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	781b      	ldrb	r3, [r3, #0]
 8008954:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008958:	2b00      	cmp	r3, #0
 800895a:	d050      	beq.n	80089fe <USBD_CDC_Setup+0xde>
 800895c:	2b20      	cmp	r3, #32
 800895e:	f040 80af 	bne.w	8008ac0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	88db      	ldrh	r3, [r3, #6]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d03a      	beq.n	80089e0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	781b      	ldrb	r3, [r3, #0]
 800896e:	b25b      	sxtb	r3, r3
 8008970:	2b00      	cmp	r3, #0
 8008972:	da1b      	bge.n	80089ac <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800897a:	687a      	ldr	r2, [r7, #4]
 800897c:	33b0      	adds	r3, #176	@ 0xb0
 800897e:	009b      	lsls	r3, r3, #2
 8008980:	4413      	add	r3, r2
 8008982:	685b      	ldr	r3, [r3, #4]
 8008984:	689b      	ldr	r3, [r3, #8]
 8008986:	683a      	ldr	r2, [r7, #0]
 8008988:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800898a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800898c:	683a      	ldr	r2, [r7, #0]
 800898e:	88d2      	ldrh	r2, [r2, #6]
 8008990:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	88db      	ldrh	r3, [r3, #6]
 8008996:	2b07      	cmp	r3, #7
 8008998:	bf28      	it	cs
 800899a:	2307      	movcs	r3, #7
 800899c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800899e:	693b      	ldr	r3, [r7, #16]
 80089a0:	89fa      	ldrh	r2, [r7, #14]
 80089a2:	4619      	mov	r1, r3
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f001 fda7 	bl	800a4f8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80089aa:	e090      	b.n	8008ace <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	785a      	ldrb	r2, [r3, #1]
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	88db      	ldrh	r3, [r3, #6]
 80089ba:	2b3f      	cmp	r3, #63	@ 0x3f
 80089bc:	d803      	bhi.n	80089c6 <USBD_CDC_Setup+0xa6>
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	88db      	ldrh	r3, [r3, #6]
 80089c2:	b2da      	uxtb	r2, r3
 80089c4:	e000      	b.n	80089c8 <USBD_CDC_Setup+0xa8>
 80089c6:	2240      	movs	r2, #64	@ 0x40
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80089ce:	6939      	ldr	r1, [r7, #16]
 80089d0:	693b      	ldr	r3, [r7, #16]
 80089d2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80089d6:	461a      	mov	r2, r3
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f001 fdbc 	bl	800a556 <USBD_CtlPrepareRx>
      break;
 80089de:	e076      	b.n	8008ace <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089e6:	687a      	ldr	r2, [r7, #4]
 80089e8:	33b0      	adds	r3, #176	@ 0xb0
 80089ea:	009b      	lsls	r3, r3, #2
 80089ec:	4413      	add	r3, r2
 80089ee:	685b      	ldr	r3, [r3, #4]
 80089f0:	689b      	ldr	r3, [r3, #8]
 80089f2:	683a      	ldr	r2, [r7, #0]
 80089f4:	7850      	ldrb	r0, [r2, #1]
 80089f6:	2200      	movs	r2, #0
 80089f8:	6839      	ldr	r1, [r7, #0]
 80089fa:	4798      	blx	r3
      break;
 80089fc:	e067      	b.n	8008ace <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	785b      	ldrb	r3, [r3, #1]
 8008a02:	2b0b      	cmp	r3, #11
 8008a04:	d851      	bhi.n	8008aaa <USBD_CDC_Setup+0x18a>
 8008a06:	a201      	add	r2, pc, #4	@ (adr r2, 8008a0c <USBD_CDC_Setup+0xec>)
 8008a08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a0c:	08008a3d 	.word	0x08008a3d
 8008a10:	08008ab9 	.word	0x08008ab9
 8008a14:	08008aab 	.word	0x08008aab
 8008a18:	08008aab 	.word	0x08008aab
 8008a1c:	08008aab 	.word	0x08008aab
 8008a20:	08008aab 	.word	0x08008aab
 8008a24:	08008aab 	.word	0x08008aab
 8008a28:	08008aab 	.word	0x08008aab
 8008a2c:	08008aab 	.word	0x08008aab
 8008a30:	08008aab 	.word	0x08008aab
 8008a34:	08008a67 	.word	0x08008a67
 8008a38:	08008a91 	.word	0x08008a91
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a42:	b2db      	uxtb	r3, r3
 8008a44:	2b03      	cmp	r3, #3
 8008a46:	d107      	bne.n	8008a58 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8008a48:	f107 030a 	add.w	r3, r7, #10
 8008a4c:	2202      	movs	r2, #2
 8008a4e:	4619      	mov	r1, r3
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f001 fd51 	bl	800a4f8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008a56:	e032      	b.n	8008abe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008a58:	6839      	ldr	r1, [r7, #0]
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f001 fccf 	bl	800a3fe <USBD_CtlError>
            ret = USBD_FAIL;
 8008a60:	2303      	movs	r3, #3
 8008a62:	75fb      	strb	r3, [r7, #23]
          break;
 8008a64:	e02b      	b.n	8008abe <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a6c:	b2db      	uxtb	r3, r3
 8008a6e:	2b03      	cmp	r3, #3
 8008a70:	d107      	bne.n	8008a82 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8008a72:	f107 030d 	add.w	r3, r7, #13
 8008a76:	2201      	movs	r2, #1
 8008a78:	4619      	mov	r1, r3
 8008a7a:	6878      	ldr	r0, [r7, #4]
 8008a7c:	f001 fd3c 	bl	800a4f8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008a80:	e01d      	b.n	8008abe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8008a82:	6839      	ldr	r1, [r7, #0]
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f001 fcba 	bl	800a3fe <USBD_CtlError>
            ret = USBD_FAIL;
 8008a8a:	2303      	movs	r3, #3
 8008a8c:	75fb      	strb	r3, [r7, #23]
          break;
 8008a8e:	e016      	b.n	8008abe <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a96:	b2db      	uxtb	r3, r3
 8008a98:	2b03      	cmp	r3, #3
 8008a9a:	d00f      	beq.n	8008abc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008a9c:	6839      	ldr	r1, [r7, #0]
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	f001 fcad 	bl	800a3fe <USBD_CtlError>
            ret = USBD_FAIL;
 8008aa4:	2303      	movs	r3, #3
 8008aa6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008aa8:	e008      	b.n	8008abc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008aaa:	6839      	ldr	r1, [r7, #0]
 8008aac:	6878      	ldr	r0, [r7, #4]
 8008aae:	f001 fca6 	bl	800a3fe <USBD_CtlError>
          ret = USBD_FAIL;
 8008ab2:	2303      	movs	r3, #3
 8008ab4:	75fb      	strb	r3, [r7, #23]
          break;
 8008ab6:	e002      	b.n	8008abe <USBD_CDC_Setup+0x19e>
          break;
 8008ab8:	bf00      	nop
 8008aba:	e008      	b.n	8008ace <USBD_CDC_Setup+0x1ae>
          break;
 8008abc:	bf00      	nop
      }
      break;
 8008abe:	e006      	b.n	8008ace <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008ac0:	6839      	ldr	r1, [r7, #0]
 8008ac2:	6878      	ldr	r0, [r7, #4]
 8008ac4:	f001 fc9b 	bl	800a3fe <USBD_CtlError>
      ret = USBD_FAIL;
 8008ac8:	2303      	movs	r3, #3
 8008aca:	75fb      	strb	r3, [r7, #23]
      break;
 8008acc:	bf00      	nop
  }

  return (uint8_t)ret;
 8008ace:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ad0:	4618      	mov	r0, r3
 8008ad2:	3718      	adds	r7, #24
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	bd80      	pop	{r7, pc}

08008ad8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b084      	sub	sp, #16
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
 8008ae0:	460b      	mov	r3, r1
 8008ae2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008aea:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	32b0      	adds	r2, #176	@ 0xb0
 8008af6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d101      	bne.n	8008b02 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008afe:	2303      	movs	r3, #3
 8008b00:	e065      	b.n	8008bce <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	32b0      	adds	r2, #176	@ 0xb0
 8008b0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b10:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008b12:	78fb      	ldrb	r3, [r7, #3]
 8008b14:	f003 020f 	and.w	r2, r3, #15
 8008b18:	6879      	ldr	r1, [r7, #4]
 8008b1a:	4613      	mov	r3, r2
 8008b1c:	009b      	lsls	r3, r3, #2
 8008b1e:	4413      	add	r3, r2
 8008b20:	009b      	lsls	r3, r3, #2
 8008b22:	440b      	add	r3, r1
 8008b24:	3314      	adds	r3, #20
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d02f      	beq.n	8008b8c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8008b2c:	78fb      	ldrb	r3, [r7, #3]
 8008b2e:	f003 020f 	and.w	r2, r3, #15
 8008b32:	6879      	ldr	r1, [r7, #4]
 8008b34:	4613      	mov	r3, r2
 8008b36:	009b      	lsls	r3, r3, #2
 8008b38:	4413      	add	r3, r2
 8008b3a:	009b      	lsls	r3, r3, #2
 8008b3c:	440b      	add	r3, r1
 8008b3e:	3314      	adds	r3, #20
 8008b40:	681a      	ldr	r2, [r3, #0]
 8008b42:	78fb      	ldrb	r3, [r7, #3]
 8008b44:	f003 010f 	and.w	r1, r3, #15
 8008b48:	68f8      	ldr	r0, [r7, #12]
 8008b4a:	460b      	mov	r3, r1
 8008b4c:	00db      	lsls	r3, r3, #3
 8008b4e:	440b      	add	r3, r1
 8008b50:	009b      	lsls	r3, r3, #2
 8008b52:	4403      	add	r3, r0
 8008b54:	331c      	adds	r3, #28
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	fbb2 f1f3 	udiv	r1, r2, r3
 8008b5c:	fb01 f303 	mul.w	r3, r1, r3
 8008b60:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d112      	bne.n	8008b8c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008b66:	78fb      	ldrb	r3, [r7, #3]
 8008b68:	f003 020f 	and.w	r2, r3, #15
 8008b6c:	6879      	ldr	r1, [r7, #4]
 8008b6e:	4613      	mov	r3, r2
 8008b70:	009b      	lsls	r3, r3, #2
 8008b72:	4413      	add	r3, r2
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	440b      	add	r3, r1
 8008b78:	3314      	adds	r3, #20
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008b7e:	78f9      	ldrb	r1, [r7, #3]
 8008b80:	2300      	movs	r3, #0
 8008b82:	2200      	movs	r2, #0
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f002 f9c0 	bl	800af0a <USBD_LL_Transmit>
 8008b8a:	e01f      	b.n	8008bcc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	2200      	movs	r2, #0
 8008b90:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008b9a:	687a      	ldr	r2, [r7, #4]
 8008b9c:	33b0      	adds	r3, #176	@ 0xb0
 8008b9e:	009b      	lsls	r3, r3, #2
 8008ba0:	4413      	add	r3, r2
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	691b      	ldr	r3, [r3, #16]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d010      	beq.n	8008bcc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008bb0:	687a      	ldr	r2, [r7, #4]
 8008bb2:	33b0      	adds	r3, #176	@ 0xb0
 8008bb4:	009b      	lsls	r3, r3, #2
 8008bb6:	4413      	add	r3, r2
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	691b      	ldr	r3, [r3, #16]
 8008bbc:	68ba      	ldr	r2, [r7, #8]
 8008bbe:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8008bc2:	68ba      	ldr	r2, [r7, #8]
 8008bc4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008bc8:	78fa      	ldrb	r2, [r7, #3]
 8008bca:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008bcc:	2300      	movs	r3, #0
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	3710      	adds	r7, #16
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}

08008bd6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008bd6:	b580      	push	{r7, lr}
 8008bd8:	b084      	sub	sp, #16
 8008bda:	af00      	add	r7, sp, #0
 8008bdc:	6078      	str	r0, [r7, #4]
 8008bde:	460b      	mov	r3, r1
 8008be0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	32b0      	adds	r2, #176	@ 0xb0
 8008bec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bf0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	32b0      	adds	r2, #176	@ 0xb0
 8008bfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d101      	bne.n	8008c08 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8008c04:	2303      	movs	r3, #3
 8008c06:	e01a      	b.n	8008c3e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008c08:	78fb      	ldrb	r3, [r7, #3]
 8008c0a:	4619      	mov	r1, r3
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f002 f9be 	bl	800af8e <USBD_LL_GetRxDataSize>
 8008c12:	4602      	mov	r2, r0
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c20:	687a      	ldr	r2, [r7, #4]
 8008c22:	33b0      	adds	r3, #176	@ 0xb0
 8008c24:	009b      	lsls	r3, r3, #2
 8008c26:	4413      	add	r3, r2
 8008c28:	685b      	ldr	r3, [r3, #4]
 8008c2a:	68db      	ldr	r3, [r3, #12]
 8008c2c:	68fa      	ldr	r2, [r7, #12]
 8008c2e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008c32:	68fa      	ldr	r2, [r7, #12]
 8008c34:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008c38:	4611      	mov	r1, r2
 8008c3a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8008c3c:	2300      	movs	r3, #0
}
 8008c3e:	4618      	mov	r0, r3
 8008c40:	3710      	adds	r7, #16
 8008c42:	46bd      	mov	sp, r7
 8008c44:	bd80      	pop	{r7, pc}

08008c46 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008c46:	b580      	push	{r7, lr}
 8008c48:	b084      	sub	sp, #16
 8008c4a:	af00      	add	r7, sp, #0
 8008c4c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	32b0      	adds	r2, #176	@ 0xb0
 8008c58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c5c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d101      	bne.n	8008c68 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008c64:	2303      	movs	r3, #3
 8008c66:	e024      	b.n	8008cb2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c6e:	687a      	ldr	r2, [r7, #4]
 8008c70:	33b0      	adds	r3, #176	@ 0xb0
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	4413      	add	r3, r2
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d019      	beq.n	8008cb0 <USBD_CDC_EP0_RxReady+0x6a>
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008c82:	2bff      	cmp	r3, #255	@ 0xff
 8008c84:	d014      	beq.n	8008cb0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008c8c:	687a      	ldr	r2, [r7, #4]
 8008c8e:	33b0      	adds	r3, #176	@ 0xb0
 8008c90:	009b      	lsls	r3, r3, #2
 8008c92:	4413      	add	r3, r2
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	689b      	ldr	r3, [r3, #8]
 8008c98:	68fa      	ldr	r2, [r7, #12]
 8008c9a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008c9e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008ca0:	68fa      	ldr	r2, [r7, #12]
 8008ca2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008ca6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	22ff      	movs	r2, #255	@ 0xff
 8008cac:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008cb0:	2300      	movs	r3, #0
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3710      	adds	r7, #16
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}
	...

08008cbc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b086      	sub	sp, #24
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008cc4:	2182      	movs	r1, #130	@ 0x82
 8008cc6:	4818      	ldr	r0, [pc, #96]	@ (8008d28 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008cc8:	f000 fd62 	bl	8009790 <USBD_GetEpDesc>
 8008ccc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008cce:	2101      	movs	r1, #1
 8008cd0:	4815      	ldr	r0, [pc, #84]	@ (8008d28 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008cd2:	f000 fd5d 	bl	8009790 <USBD_GetEpDesc>
 8008cd6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008cd8:	2181      	movs	r1, #129	@ 0x81
 8008cda:	4813      	ldr	r0, [pc, #76]	@ (8008d28 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008cdc:	f000 fd58 	bl	8009790 <USBD_GetEpDesc>
 8008ce0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d002      	beq.n	8008cee <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	2210      	movs	r2, #16
 8008cec:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d006      	beq.n	8008d02 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008cf4:	693b      	ldr	r3, [r7, #16]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008cfc:	711a      	strb	r2, [r3, #4]
 8008cfe:	2200      	movs	r2, #0
 8008d00:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d006      	beq.n	8008d16 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d10:	711a      	strb	r2, [r3, #4]
 8008d12:	2200      	movs	r2, #0
 8008d14:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	2243      	movs	r2, #67	@ 0x43
 8008d1a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008d1c:	4b02      	ldr	r3, [pc, #8]	@ (8008d28 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	3718      	adds	r7, #24
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bd80      	pop	{r7, pc}
 8008d26:	bf00      	nop
 8008d28:	20000050 	.word	0x20000050

08008d2c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	b086      	sub	sp, #24
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008d34:	2182      	movs	r1, #130	@ 0x82
 8008d36:	4818      	ldr	r0, [pc, #96]	@ (8008d98 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008d38:	f000 fd2a 	bl	8009790 <USBD_GetEpDesc>
 8008d3c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008d3e:	2101      	movs	r1, #1
 8008d40:	4815      	ldr	r0, [pc, #84]	@ (8008d98 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008d42:	f000 fd25 	bl	8009790 <USBD_GetEpDesc>
 8008d46:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008d48:	2181      	movs	r1, #129	@ 0x81
 8008d4a:	4813      	ldr	r0, [pc, #76]	@ (8008d98 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8008d4c:	f000 fd20 	bl	8009790 <USBD_GetEpDesc>
 8008d50:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008d52:	697b      	ldr	r3, [r7, #20]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d002      	beq.n	8008d5e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	2210      	movs	r2, #16
 8008d5c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d006      	beq.n	8008d72 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	2200      	movs	r2, #0
 8008d68:	711a      	strb	r2, [r3, #4]
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	f042 0202 	orr.w	r2, r2, #2
 8008d70:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d006      	beq.n	8008d86 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	711a      	strb	r2, [r3, #4]
 8008d7e:	2200      	movs	r2, #0
 8008d80:	f042 0202 	orr.w	r2, r2, #2
 8008d84:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2243      	movs	r2, #67	@ 0x43
 8008d8a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008d8c:	4b02      	ldr	r3, [pc, #8]	@ (8008d98 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3718      	adds	r7, #24
 8008d92:	46bd      	mov	sp, r7
 8008d94:	bd80      	pop	{r7, pc}
 8008d96:	bf00      	nop
 8008d98:	20000050 	.word	0x20000050

08008d9c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	b086      	sub	sp, #24
 8008da0:	af00      	add	r7, sp, #0
 8008da2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008da4:	2182      	movs	r1, #130	@ 0x82
 8008da6:	4818      	ldr	r0, [pc, #96]	@ (8008e08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008da8:	f000 fcf2 	bl	8009790 <USBD_GetEpDesc>
 8008dac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008dae:	2101      	movs	r1, #1
 8008db0:	4815      	ldr	r0, [pc, #84]	@ (8008e08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008db2:	f000 fced 	bl	8009790 <USBD_GetEpDesc>
 8008db6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008db8:	2181      	movs	r1, #129	@ 0x81
 8008dba:	4813      	ldr	r0, [pc, #76]	@ (8008e08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008dbc:	f000 fce8 	bl	8009790 <USBD_GetEpDesc>
 8008dc0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d002      	beq.n	8008dce <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008dc8:	697b      	ldr	r3, [r7, #20]
 8008dca:	2210      	movs	r2, #16
 8008dcc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008dce:	693b      	ldr	r3, [r7, #16]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d006      	beq.n	8008de2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008ddc:	711a      	strb	r2, [r3, #4]
 8008dde:	2200      	movs	r2, #0
 8008de0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d006      	beq.n	8008df6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	2200      	movs	r2, #0
 8008dec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008df0:	711a      	strb	r2, [r3, #4]
 8008df2:	2200      	movs	r2, #0
 8008df4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2243      	movs	r2, #67	@ 0x43
 8008dfa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008dfc:	4b02      	ldr	r3, [pc, #8]	@ (8008e08 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3718      	adds	r7, #24
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}
 8008e06:	bf00      	nop
 8008e08:	20000050 	.word	0x20000050

08008e0c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008e0c:	b480      	push	{r7}
 8008e0e:	b083      	sub	sp, #12
 8008e10:	af00      	add	r7, sp, #0
 8008e12:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	220a      	movs	r2, #10
 8008e18:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008e1a:	4b03      	ldr	r3, [pc, #12]	@ (8008e28 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	370c      	adds	r7, #12
 8008e20:	46bd      	mov	sp, r7
 8008e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e26:	4770      	bx	lr
 8008e28:	2000000c 	.word	0x2000000c

08008e2c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8008e2c:	b480      	push	{r7}
 8008e2e:	b083      	sub	sp, #12
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	6078      	str	r0, [r7, #4]
 8008e34:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8008e36:	683b      	ldr	r3, [r7, #0]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d101      	bne.n	8008e40 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008e3c:	2303      	movs	r3, #3
 8008e3e:	e009      	b.n	8008e54 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008e46:	687a      	ldr	r2, [r7, #4]
 8008e48:	33b0      	adds	r3, #176	@ 0xb0
 8008e4a:	009b      	lsls	r3, r3, #2
 8008e4c:	4413      	add	r3, r2
 8008e4e:	683a      	ldr	r2, [r7, #0]
 8008e50:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8008e52:	2300      	movs	r3, #0
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	370c      	adds	r7, #12
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b087      	sub	sp, #28
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	60f8      	str	r0, [r7, #12]
 8008e68:	60b9      	str	r1, [r7, #8]
 8008e6a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	32b0      	adds	r2, #176	@ 0xb0
 8008e76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e7a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d101      	bne.n	8008e86 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008e82:	2303      	movs	r3, #3
 8008e84:	e008      	b.n	8008e98 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	68ba      	ldr	r2, [r7, #8]
 8008e8a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	687a      	ldr	r2, [r7, #4]
 8008e92:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008e96:	2300      	movs	r3, #0
}
 8008e98:	4618      	mov	r0, r3
 8008e9a:	371c      	adds	r7, #28
 8008e9c:	46bd      	mov	sp, r7
 8008e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea2:	4770      	bx	lr

08008ea4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008ea4:	b480      	push	{r7}
 8008ea6:	b085      	sub	sp, #20
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	32b0      	adds	r2, #176	@ 0xb0
 8008eb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ebc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d101      	bne.n	8008ec8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008ec4:	2303      	movs	r3, #3
 8008ec6:	e004      	b.n	8008ed2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	683a      	ldr	r2, [r7, #0]
 8008ecc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008ed0:	2300      	movs	r3, #0
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	3714      	adds	r7, #20
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008edc:	4770      	bx	lr
	...

08008ee0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b084      	sub	sp, #16
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	32b0      	adds	r2, #176	@ 0xb0
 8008ef2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ef6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008ef8:	2301      	movs	r3, #1
 8008efa:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d101      	bne.n	8008f06 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008f02:	2303      	movs	r3, #3
 8008f04:	e025      	b.n	8008f52 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d11f      	bne.n	8008f50 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	2201      	movs	r2, #1
 8008f14:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008f18:	4b10      	ldr	r3, [pc, #64]	@ (8008f5c <USBD_CDC_TransmitPacket+0x7c>)
 8008f1a:	781b      	ldrb	r3, [r3, #0]
 8008f1c:	f003 020f 	and.w	r2, r3, #15
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008f26:	6878      	ldr	r0, [r7, #4]
 8008f28:	4613      	mov	r3, r2
 8008f2a:	009b      	lsls	r3, r3, #2
 8008f2c:	4413      	add	r3, r2
 8008f2e:	009b      	lsls	r3, r3, #2
 8008f30:	4403      	add	r3, r0
 8008f32:	3314      	adds	r3, #20
 8008f34:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008f36:	4b09      	ldr	r3, [pc, #36]	@ (8008f5c <USBD_CDC_TransmitPacket+0x7c>)
 8008f38:	7819      	ldrb	r1, [r3, #0]
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008f46:	6878      	ldr	r0, [r7, #4]
 8008f48:	f001 ffdf 	bl	800af0a <USBD_LL_Transmit>

    ret = USBD_OK;
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008f50:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3710      	adds	r7, #16
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
 8008f5a:	bf00      	nop
 8008f5c:	20000093 	.word	0x20000093

08008f60 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008f60:	b580      	push	{r7, lr}
 8008f62:	b084      	sub	sp, #16
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	32b0      	adds	r2, #176	@ 0xb0
 8008f72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f76:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	32b0      	adds	r2, #176	@ 0xb0
 8008f82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d101      	bne.n	8008f8e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008f8a:	2303      	movs	r3, #3
 8008f8c:	e018      	b.n	8008fc0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	7c1b      	ldrb	r3, [r3, #16]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d10a      	bne.n	8008fac <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008f96:	4b0c      	ldr	r3, [pc, #48]	@ (8008fc8 <USBD_CDC_ReceivePacket+0x68>)
 8008f98:	7819      	ldrb	r1, [r3, #0]
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008fa0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008fa4:	6878      	ldr	r0, [r7, #4]
 8008fa6:	f001 ffd1 	bl	800af4c <USBD_LL_PrepareReceive>
 8008faa:	e008      	b.n	8008fbe <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008fac:	4b06      	ldr	r3, [pc, #24]	@ (8008fc8 <USBD_CDC_ReceivePacket+0x68>)
 8008fae:	7819      	ldrb	r1, [r3, #0]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008fb6:	2340      	movs	r3, #64	@ 0x40
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f001 ffc7 	bl	800af4c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008fbe:	2300      	movs	r3, #0
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	3710      	adds	r7, #16
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}
 8008fc8:	20000094 	.word	0x20000094

08008fcc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b086      	sub	sp, #24
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	60f8      	str	r0, [r7, #12]
 8008fd4:	60b9      	str	r1, [r7, #8]
 8008fd6:	4613      	mov	r3, r2
 8008fd8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d101      	bne.n	8008fe4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008fe0:	2303      	movs	r3, #3
 8008fe2:	e01f      	b.n	8009024 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	2200      	movs	r2, #0
 8008ff0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d003      	beq.n	800900a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	68ba      	ldr	r2, [r7, #8]
 8009006:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	2201      	movs	r2, #1
 800900e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	79fa      	ldrb	r2, [r7, #7]
 8009016:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009018:	68f8      	ldr	r0, [r7, #12]
 800901a:	f001 fe41 	bl	800aca0 <USBD_LL_Init>
 800901e:	4603      	mov	r3, r0
 8009020:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009022:	7dfb      	ldrb	r3, [r7, #23]
}
 8009024:	4618      	mov	r0, r3
 8009026:	3718      	adds	r7, #24
 8009028:	46bd      	mov	sp, r7
 800902a:	bd80      	pop	{r7, pc}

0800902c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b084      	sub	sp, #16
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
 8009034:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009036:	2300      	movs	r3, #0
 8009038:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d101      	bne.n	8009044 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009040:	2303      	movs	r3, #3
 8009042:	e025      	b.n	8009090 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	683a      	ldr	r2, [r7, #0]
 8009048:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	32ae      	adds	r2, #174	@ 0xae
 8009056:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800905a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800905c:	2b00      	cmp	r3, #0
 800905e:	d00f      	beq.n	8009080 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	32ae      	adds	r2, #174	@ 0xae
 800906a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800906e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009070:	f107 020e 	add.w	r2, r7, #14
 8009074:	4610      	mov	r0, r2
 8009076:	4798      	blx	r3
 8009078:	4602      	mov	r2, r0
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009086:	1c5a      	adds	r2, r3, #1
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800908e:	2300      	movs	r3, #0
}
 8009090:	4618      	mov	r0, r3
 8009092:	3710      	adds	r7, #16
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}

08009098 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b082      	sub	sp, #8
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f001 fe49 	bl	800ad38 <USBD_LL_Start>
 80090a6:	4603      	mov	r3, r0
}
 80090a8:	4618      	mov	r0, r3
 80090aa:	3708      	adds	r7, #8
 80090ac:	46bd      	mov	sp, r7
 80090ae:	bd80      	pop	{r7, pc}

080090b0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80090b0:	b480      	push	{r7}
 80090b2:	b083      	sub	sp, #12
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80090b8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80090ba:	4618      	mov	r0, r3
 80090bc:	370c      	adds	r7, #12
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr

080090c6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80090c6:	b580      	push	{r7, lr}
 80090c8:	b084      	sub	sp, #16
 80090ca:	af00      	add	r7, sp, #0
 80090cc:	6078      	str	r0, [r7, #4]
 80090ce:	460b      	mov	r3, r1
 80090d0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80090d2:	2300      	movs	r3, #0
 80090d4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d009      	beq.n	80090f4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	78fa      	ldrb	r2, [r7, #3]
 80090ea:	4611      	mov	r1, r2
 80090ec:	6878      	ldr	r0, [r7, #4]
 80090ee:	4798      	blx	r3
 80090f0:	4603      	mov	r3, r0
 80090f2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80090f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3710      	adds	r7, #16
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}

080090fe <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80090fe:	b580      	push	{r7, lr}
 8009100:	b084      	sub	sp, #16
 8009102:	af00      	add	r7, sp, #0
 8009104:	6078      	str	r0, [r7, #4]
 8009106:	460b      	mov	r3, r1
 8009108:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800910a:	2300      	movs	r3, #0
 800910c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009114:	685b      	ldr	r3, [r3, #4]
 8009116:	78fa      	ldrb	r2, [r7, #3]
 8009118:	4611      	mov	r1, r2
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	4798      	blx	r3
 800911e:	4603      	mov	r3, r0
 8009120:	2b00      	cmp	r3, #0
 8009122:	d001      	beq.n	8009128 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009124:	2303      	movs	r3, #3
 8009126:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009128:	7bfb      	ldrb	r3, [r7, #15]
}
 800912a:	4618      	mov	r0, r3
 800912c:	3710      	adds	r7, #16
 800912e:	46bd      	mov	sp, r7
 8009130:	bd80      	pop	{r7, pc}

08009132 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009132:	b580      	push	{r7, lr}
 8009134:	b084      	sub	sp, #16
 8009136:	af00      	add	r7, sp, #0
 8009138:	6078      	str	r0, [r7, #4]
 800913a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009142:	6839      	ldr	r1, [r7, #0]
 8009144:	4618      	mov	r0, r3
 8009146:	f001 f920 	bl	800a38a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	2201      	movs	r2, #1
 800914e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009158:	461a      	mov	r2, r3
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009166:	f003 031f 	and.w	r3, r3, #31
 800916a:	2b02      	cmp	r3, #2
 800916c:	d01a      	beq.n	80091a4 <USBD_LL_SetupStage+0x72>
 800916e:	2b02      	cmp	r3, #2
 8009170:	d822      	bhi.n	80091b8 <USBD_LL_SetupStage+0x86>
 8009172:	2b00      	cmp	r3, #0
 8009174:	d002      	beq.n	800917c <USBD_LL_SetupStage+0x4a>
 8009176:	2b01      	cmp	r3, #1
 8009178:	d00a      	beq.n	8009190 <USBD_LL_SetupStage+0x5e>
 800917a:	e01d      	b.n	80091b8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009182:	4619      	mov	r1, r3
 8009184:	6878      	ldr	r0, [r7, #4]
 8009186:	f000 fb75 	bl	8009874 <USBD_StdDevReq>
 800918a:	4603      	mov	r3, r0
 800918c:	73fb      	strb	r3, [r7, #15]
      break;
 800918e:	e020      	b.n	80091d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009196:	4619      	mov	r1, r3
 8009198:	6878      	ldr	r0, [r7, #4]
 800919a:	f000 fbdd 	bl	8009958 <USBD_StdItfReq>
 800919e:	4603      	mov	r3, r0
 80091a0:	73fb      	strb	r3, [r7, #15]
      break;
 80091a2:	e016      	b.n	80091d2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80091aa:	4619      	mov	r1, r3
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f000 fc3f 	bl	8009a30 <USBD_StdEPReq>
 80091b2:	4603      	mov	r3, r0
 80091b4:	73fb      	strb	r3, [r7, #15]
      break;
 80091b6:	e00c      	b.n	80091d2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80091be:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80091c2:	b2db      	uxtb	r3, r3
 80091c4:	4619      	mov	r1, r3
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	f001 fe16 	bl	800adf8 <USBD_LL_StallEP>
 80091cc:	4603      	mov	r3, r0
 80091ce:	73fb      	strb	r3, [r7, #15]
      break;
 80091d0:	bf00      	nop
  }

  return ret;
 80091d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80091d4:	4618      	mov	r0, r3
 80091d6:	3710      	adds	r7, #16
 80091d8:	46bd      	mov	sp, r7
 80091da:	bd80      	pop	{r7, pc}

080091dc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b086      	sub	sp, #24
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	60f8      	str	r0, [r7, #12]
 80091e4:	460b      	mov	r3, r1
 80091e6:	607a      	str	r2, [r7, #4]
 80091e8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80091ea:	2300      	movs	r3, #0
 80091ec:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80091ee:	7afb      	ldrb	r3, [r7, #11]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d177      	bne.n	80092e4 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80091fa:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009202:	2b03      	cmp	r3, #3
 8009204:	f040 80a1 	bne.w	800934a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8009208:	693b      	ldr	r3, [r7, #16]
 800920a:	685b      	ldr	r3, [r3, #4]
 800920c:	693a      	ldr	r2, [r7, #16]
 800920e:	8992      	ldrh	r2, [r2, #12]
 8009210:	4293      	cmp	r3, r2
 8009212:	d91c      	bls.n	800924e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8009214:	693b      	ldr	r3, [r7, #16]
 8009216:	685b      	ldr	r3, [r3, #4]
 8009218:	693a      	ldr	r2, [r7, #16]
 800921a:	8992      	ldrh	r2, [r2, #12]
 800921c:	1a9a      	subs	r2, r3, r2
 800921e:	693b      	ldr	r3, [r7, #16]
 8009220:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	691b      	ldr	r3, [r3, #16]
 8009226:	693a      	ldr	r2, [r7, #16]
 8009228:	8992      	ldrh	r2, [r2, #12]
 800922a:	441a      	add	r2, r3
 800922c:	693b      	ldr	r3, [r7, #16]
 800922e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8009230:	693b      	ldr	r3, [r7, #16]
 8009232:	6919      	ldr	r1, [r3, #16]
 8009234:	693b      	ldr	r3, [r7, #16]
 8009236:	899b      	ldrh	r3, [r3, #12]
 8009238:	461a      	mov	r2, r3
 800923a:	693b      	ldr	r3, [r7, #16]
 800923c:	685b      	ldr	r3, [r3, #4]
 800923e:	4293      	cmp	r3, r2
 8009240:	bf38      	it	cc
 8009242:	4613      	movcc	r3, r2
 8009244:	461a      	mov	r2, r3
 8009246:	68f8      	ldr	r0, [r7, #12]
 8009248:	f001 f9a6 	bl	800a598 <USBD_CtlContinueRx>
 800924c:	e07d      	b.n	800934a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009254:	f003 031f 	and.w	r3, r3, #31
 8009258:	2b02      	cmp	r3, #2
 800925a:	d014      	beq.n	8009286 <USBD_LL_DataOutStage+0xaa>
 800925c:	2b02      	cmp	r3, #2
 800925e:	d81d      	bhi.n	800929c <USBD_LL_DataOutStage+0xc0>
 8009260:	2b00      	cmp	r3, #0
 8009262:	d002      	beq.n	800926a <USBD_LL_DataOutStage+0x8e>
 8009264:	2b01      	cmp	r3, #1
 8009266:	d003      	beq.n	8009270 <USBD_LL_DataOutStage+0x94>
 8009268:	e018      	b.n	800929c <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800926a:	2300      	movs	r3, #0
 800926c:	75bb      	strb	r3, [r7, #22]
            break;
 800926e:	e018      	b.n	80092a2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009276:	b2db      	uxtb	r3, r3
 8009278:	4619      	mov	r1, r3
 800927a:	68f8      	ldr	r0, [r7, #12]
 800927c:	f000 fa6e 	bl	800975c <USBD_CoreFindIF>
 8009280:	4603      	mov	r3, r0
 8009282:	75bb      	strb	r3, [r7, #22]
            break;
 8009284:	e00d      	b.n	80092a2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800928c:	b2db      	uxtb	r3, r3
 800928e:	4619      	mov	r1, r3
 8009290:	68f8      	ldr	r0, [r7, #12]
 8009292:	f000 fa70 	bl	8009776 <USBD_CoreFindEP>
 8009296:	4603      	mov	r3, r0
 8009298:	75bb      	strb	r3, [r7, #22]
            break;
 800929a:	e002      	b.n	80092a2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800929c:	2300      	movs	r3, #0
 800929e:	75bb      	strb	r3, [r7, #22]
            break;
 80092a0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80092a2:	7dbb      	ldrb	r3, [r7, #22]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d119      	bne.n	80092dc <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80092ae:	b2db      	uxtb	r3, r3
 80092b0:	2b03      	cmp	r3, #3
 80092b2:	d113      	bne.n	80092dc <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80092b4:	7dba      	ldrb	r2, [r7, #22]
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	32ae      	adds	r2, #174	@ 0xae
 80092ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092be:	691b      	ldr	r3, [r3, #16]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d00b      	beq.n	80092dc <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80092c4:	7dba      	ldrb	r2, [r7, #22]
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80092cc:	7dba      	ldrb	r2, [r7, #22]
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	32ae      	adds	r2, #174	@ 0xae
 80092d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80092d6:	691b      	ldr	r3, [r3, #16]
 80092d8:	68f8      	ldr	r0, [r7, #12]
 80092da:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80092dc:	68f8      	ldr	r0, [r7, #12]
 80092de:	f001 f96c 	bl	800a5ba <USBD_CtlSendStatus>
 80092e2:	e032      	b.n	800934a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80092e4:	7afb      	ldrb	r3, [r7, #11]
 80092e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092ea:	b2db      	uxtb	r3, r3
 80092ec:	4619      	mov	r1, r3
 80092ee:	68f8      	ldr	r0, [r7, #12]
 80092f0:	f000 fa41 	bl	8009776 <USBD_CoreFindEP>
 80092f4:	4603      	mov	r3, r0
 80092f6:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80092f8:	7dbb      	ldrb	r3, [r7, #22]
 80092fa:	2bff      	cmp	r3, #255	@ 0xff
 80092fc:	d025      	beq.n	800934a <USBD_LL_DataOutStage+0x16e>
 80092fe:	7dbb      	ldrb	r3, [r7, #22]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d122      	bne.n	800934a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800930a:	b2db      	uxtb	r3, r3
 800930c:	2b03      	cmp	r3, #3
 800930e:	d117      	bne.n	8009340 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009310:	7dba      	ldrb	r2, [r7, #22]
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	32ae      	adds	r2, #174	@ 0xae
 8009316:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800931a:	699b      	ldr	r3, [r3, #24]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d00f      	beq.n	8009340 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8009320:	7dba      	ldrb	r2, [r7, #22]
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009328:	7dba      	ldrb	r2, [r7, #22]
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	32ae      	adds	r2, #174	@ 0xae
 800932e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009332:	699b      	ldr	r3, [r3, #24]
 8009334:	7afa      	ldrb	r2, [r7, #11]
 8009336:	4611      	mov	r1, r2
 8009338:	68f8      	ldr	r0, [r7, #12]
 800933a:	4798      	blx	r3
 800933c:	4603      	mov	r3, r0
 800933e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009340:	7dfb      	ldrb	r3, [r7, #23]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d001      	beq.n	800934a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8009346:	7dfb      	ldrb	r3, [r7, #23]
 8009348:	e000      	b.n	800934c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800934a:	2300      	movs	r3, #0
}
 800934c:	4618      	mov	r0, r3
 800934e:	3718      	adds	r7, #24
 8009350:	46bd      	mov	sp, r7
 8009352:	bd80      	pop	{r7, pc}

08009354 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b086      	sub	sp, #24
 8009358:	af00      	add	r7, sp, #0
 800935a:	60f8      	str	r0, [r7, #12]
 800935c:	460b      	mov	r3, r1
 800935e:	607a      	str	r2, [r7, #4]
 8009360:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8009362:	7afb      	ldrb	r3, [r7, #11]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d178      	bne.n	800945a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	3314      	adds	r3, #20
 800936c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009374:	2b02      	cmp	r3, #2
 8009376:	d163      	bne.n	8009440 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8009378:	693b      	ldr	r3, [r7, #16]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	693a      	ldr	r2, [r7, #16]
 800937e:	8992      	ldrh	r2, [r2, #12]
 8009380:	4293      	cmp	r3, r2
 8009382:	d91c      	bls.n	80093be <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8009384:	693b      	ldr	r3, [r7, #16]
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	693a      	ldr	r2, [r7, #16]
 800938a:	8992      	ldrh	r2, [r2, #12]
 800938c:	1a9a      	subs	r2, r3, r2
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8009392:	693b      	ldr	r3, [r7, #16]
 8009394:	691b      	ldr	r3, [r3, #16]
 8009396:	693a      	ldr	r2, [r7, #16]
 8009398:	8992      	ldrh	r2, [r2, #12]
 800939a:	441a      	add	r2, r3
 800939c:	693b      	ldr	r3, [r7, #16]
 800939e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 80093a0:	693b      	ldr	r3, [r7, #16]
 80093a2:	6919      	ldr	r1, [r3, #16]
 80093a4:	693b      	ldr	r3, [r7, #16]
 80093a6:	685b      	ldr	r3, [r3, #4]
 80093a8:	461a      	mov	r2, r3
 80093aa:	68f8      	ldr	r0, [r7, #12]
 80093ac:	f001 f8c2 	bl	800a534 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80093b0:	2300      	movs	r3, #0
 80093b2:	2200      	movs	r2, #0
 80093b4:	2100      	movs	r1, #0
 80093b6:	68f8      	ldr	r0, [r7, #12]
 80093b8:	f001 fdc8 	bl	800af4c <USBD_LL_PrepareReceive>
 80093bc:	e040      	b.n	8009440 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	899b      	ldrh	r3, [r3, #12]
 80093c2:	461a      	mov	r2, r3
 80093c4:	693b      	ldr	r3, [r7, #16]
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	429a      	cmp	r2, r3
 80093ca:	d11c      	bne.n	8009406 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80093cc:	693b      	ldr	r3, [r7, #16]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	693a      	ldr	r2, [r7, #16]
 80093d2:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d316      	bcc.n	8009406 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80093d8:	693b      	ldr	r3, [r7, #16]
 80093da:	681a      	ldr	r2, [r3, #0]
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80093e2:	429a      	cmp	r2, r3
 80093e4:	d20f      	bcs.n	8009406 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80093e6:	2200      	movs	r2, #0
 80093e8:	2100      	movs	r1, #0
 80093ea:	68f8      	ldr	r0, [r7, #12]
 80093ec:	f001 f8a2 	bl	800a534 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	2200      	movs	r2, #0
 80093f4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80093f8:	2300      	movs	r3, #0
 80093fa:	2200      	movs	r2, #0
 80093fc:	2100      	movs	r1, #0
 80093fe:	68f8      	ldr	r0, [r7, #12]
 8009400:	f001 fda4 	bl	800af4c <USBD_LL_PrepareReceive>
 8009404:	e01c      	b.n	8009440 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800940c:	b2db      	uxtb	r3, r3
 800940e:	2b03      	cmp	r3, #3
 8009410:	d10f      	bne.n	8009432 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009418:	68db      	ldr	r3, [r3, #12]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d009      	beq.n	8009432 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	2200      	movs	r2, #0
 8009422:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800942c:	68db      	ldr	r3, [r3, #12]
 800942e:	68f8      	ldr	r0, [r7, #12]
 8009430:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009432:	2180      	movs	r1, #128	@ 0x80
 8009434:	68f8      	ldr	r0, [r7, #12]
 8009436:	f001 fcdf 	bl	800adf8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800943a:	68f8      	ldr	r0, [r7, #12]
 800943c:	f001 f8d0 	bl	800a5e0 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009446:	2b00      	cmp	r3, #0
 8009448:	d03a      	beq.n	80094c0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800944a:	68f8      	ldr	r0, [r7, #12]
 800944c:	f7ff fe30 	bl	80090b0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2200      	movs	r2, #0
 8009454:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009458:	e032      	b.n	80094c0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800945a:	7afb      	ldrb	r3, [r7, #11]
 800945c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009460:	b2db      	uxtb	r3, r3
 8009462:	4619      	mov	r1, r3
 8009464:	68f8      	ldr	r0, [r7, #12]
 8009466:	f000 f986 	bl	8009776 <USBD_CoreFindEP>
 800946a:	4603      	mov	r3, r0
 800946c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800946e:	7dfb      	ldrb	r3, [r7, #23]
 8009470:	2bff      	cmp	r3, #255	@ 0xff
 8009472:	d025      	beq.n	80094c0 <USBD_LL_DataInStage+0x16c>
 8009474:	7dfb      	ldrb	r3, [r7, #23]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d122      	bne.n	80094c0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009480:	b2db      	uxtb	r3, r3
 8009482:	2b03      	cmp	r3, #3
 8009484:	d11c      	bne.n	80094c0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009486:	7dfa      	ldrb	r2, [r7, #23]
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	32ae      	adds	r2, #174	@ 0xae
 800948c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009490:	695b      	ldr	r3, [r3, #20]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d014      	beq.n	80094c0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8009496:	7dfa      	ldrb	r2, [r7, #23]
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800949e:	7dfa      	ldrb	r2, [r7, #23]
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	32ae      	adds	r2, #174	@ 0xae
 80094a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094a8:	695b      	ldr	r3, [r3, #20]
 80094aa:	7afa      	ldrb	r2, [r7, #11]
 80094ac:	4611      	mov	r1, r2
 80094ae:	68f8      	ldr	r0, [r7, #12]
 80094b0:	4798      	blx	r3
 80094b2:	4603      	mov	r3, r0
 80094b4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 80094b6:	7dbb      	ldrb	r3, [r7, #22]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d001      	beq.n	80094c0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 80094bc:	7dbb      	ldrb	r3, [r7, #22]
 80094be:	e000      	b.n	80094c2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 80094c0:	2300      	movs	r3, #0
}
 80094c2:	4618      	mov	r0, r3
 80094c4:	3718      	adds	r7, #24
 80094c6:	46bd      	mov	sp, r7
 80094c8:	bd80      	pop	{r7, pc}

080094ca <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80094ca:	b580      	push	{r7, lr}
 80094cc:	b084      	sub	sp, #16
 80094ce:	af00      	add	r7, sp, #0
 80094d0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80094d2:	2300      	movs	r3, #0
 80094d4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2201      	movs	r2, #1
 80094da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	2200      	movs	r2, #0
 80094e2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2200      	movs	r2, #0
 80094ea:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2200      	movs	r2, #0
 80094f8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009502:	2b00      	cmp	r3, #0
 8009504:	d014      	beq.n	8009530 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	2b00      	cmp	r3, #0
 8009510:	d00e      	beq.n	8009530 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009518:	685b      	ldr	r3, [r3, #4]
 800951a:	687a      	ldr	r2, [r7, #4]
 800951c:	6852      	ldr	r2, [r2, #4]
 800951e:	b2d2      	uxtb	r2, r2
 8009520:	4611      	mov	r1, r2
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	4798      	blx	r3
 8009526:	4603      	mov	r3, r0
 8009528:	2b00      	cmp	r3, #0
 800952a:	d001      	beq.n	8009530 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800952c:	2303      	movs	r3, #3
 800952e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009530:	2340      	movs	r3, #64	@ 0x40
 8009532:	2200      	movs	r2, #0
 8009534:	2100      	movs	r1, #0
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f001 fc19 	bl	800ad6e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	2201      	movs	r2, #1
 8009540:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	2240      	movs	r2, #64	@ 0x40
 8009548:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800954c:	2340      	movs	r3, #64	@ 0x40
 800954e:	2200      	movs	r2, #0
 8009550:	2180      	movs	r1, #128	@ 0x80
 8009552:	6878      	ldr	r0, [r7, #4]
 8009554:	f001 fc0b 	bl	800ad6e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2201      	movs	r2, #1
 800955c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2240      	movs	r2, #64	@ 0x40
 8009564:	841a      	strh	r2, [r3, #32]

  return ret;
 8009566:	7bfb      	ldrb	r3, [r7, #15]
}
 8009568:	4618      	mov	r0, r3
 800956a:	3710      	adds	r7, #16
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}

08009570 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009570:	b480      	push	{r7}
 8009572:	b083      	sub	sp, #12
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
 8009578:	460b      	mov	r3, r1
 800957a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	78fa      	ldrb	r2, [r7, #3]
 8009580:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009582:	2300      	movs	r3, #0
}
 8009584:	4618      	mov	r0, r3
 8009586:	370c      	adds	r7, #12
 8009588:	46bd      	mov	sp, r7
 800958a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958e:	4770      	bx	lr

08009590 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009590:	b480      	push	{r7}
 8009592:	b083      	sub	sp, #12
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800959e:	b2db      	uxtb	r3, r3
 80095a0:	2b04      	cmp	r3, #4
 80095a2:	d006      	beq.n	80095b2 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095aa:	b2da      	uxtb	r2, r3
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	2204      	movs	r2, #4
 80095b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80095ba:	2300      	movs	r3, #0
}
 80095bc:	4618      	mov	r0, r3
 80095be:	370c      	adds	r7, #12
 80095c0:	46bd      	mov	sp, r7
 80095c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c6:	4770      	bx	lr

080095c8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80095c8:	b480      	push	{r7}
 80095ca:	b083      	sub	sp, #12
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095d6:	b2db      	uxtb	r3, r3
 80095d8:	2b04      	cmp	r3, #4
 80095da:	d106      	bne.n	80095ea <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80095e2:	b2da      	uxtb	r2, r3
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80095ea:	2300      	movs	r3, #0
}
 80095ec:	4618      	mov	r0, r3
 80095ee:	370c      	adds	r7, #12
 80095f0:	46bd      	mov	sp, r7
 80095f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f6:	4770      	bx	lr

080095f8 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b082      	sub	sp, #8
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009606:	b2db      	uxtb	r3, r3
 8009608:	2b03      	cmp	r3, #3
 800960a:	d110      	bne.n	800962e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009612:	2b00      	cmp	r3, #0
 8009614:	d00b      	beq.n	800962e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800961c:	69db      	ldr	r3, [r3, #28]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d005      	beq.n	800962e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009628:	69db      	ldr	r3, [r3, #28]
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800962e:	2300      	movs	r3, #0
}
 8009630:	4618      	mov	r0, r3
 8009632:	3708      	adds	r7, #8
 8009634:	46bd      	mov	sp, r7
 8009636:	bd80      	pop	{r7, pc}

08009638 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b082      	sub	sp, #8
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
 8009640:	460b      	mov	r3, r1
 8009642:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	32ae      	adds	r2, #174	@ 0xae
 800964e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009652:	2b00      	cmp	r3, #0
 8009654:	d101      	bne.n	800965a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8009656:	2303      	movs	r3, #3
 8009658:	e01c      	b.n	8009694 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009660:	b2db      	uxtb	r3, r3
 8009662:	2b03      	cmp	r3, #3
 8009664:	d115      	bne.n	8009692 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	32ae      	adds	r2, #174	@ 0xae
 8009670:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009674:	6a1b      	ldr	r3, [r3, #32]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d00b      	beq.n	8009692 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	32ae      	adds	r2, #174	@ 0xae
 8009684:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009688:	6a1b      	ldr	r3, [r3, #32]
 800968a:	78fa      	ldrb	r2, [r7, #3]
 800968c:	4611      	mov	r1, r2
 800968e:	6878      	ldr	r0, [r7, #4]
 8009690:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009692:	2300      	movs	r3, #0
}
 8009694:	4618      	mov	r0, r3
 8009696:	3708      	adds	r7, #8
 8009698:	46bd      	mov	sp, r7
 800969a:	bd80      	pop	{r7, pc}

0800969c <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b082      	sub	sp, #8
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
 80096a4:	460b      	mov	r3, r1
 80096a6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	32ae      	adds	r2, #174	@ 0xae
 80096b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d101      	bne.n	80096be <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80096ba:	2303      	movs	r3, #3
 80096bc:	e01c      	b.n	80096f8 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096c4:	b2db      	uxtb	r3, r3
 80096c6:	2b03      	cmp	r3, #3
 80096c8:	d115      	bne.n	80096f6 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	32ae      	adds	r2, #174	@ 0xae
 80096d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096da:	2b00      	cmp	r3, #0
 80096dc:	d00b      	beq.n	80096f6 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	32ae      	adds	r2, #174	@ 0xae
 80096e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096ee:	78fa      	ldrb	r2, [r7, #3]
 80096f0:	4611      	mov	r1, r2
 80096f2:	6878      	ldr	r0, [r7, #4]
 80096f4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80096f6:	2300      	movs	r3, #0
}
 80096f8:	4618      	mov	r0, r3
 80096fa:	3708      	adds	r7, #8
 80096fc:	46bd      	mov	sp, r7
 80096fe:	bd80      	pop	{r7, pc}

08009700 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009700:	b480      	push	{r7}
 8009702:	b083      	sub	sp, #12
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009708:	2300      	movs	r3, #0
}
 800970a:	4618      	mov	r0, r3
 800970c:	370c      	adds	r7, #12
 800970e:	46bd      	mov	sp, r7
 8009710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009714:	4770      	bx	lr

08009716 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009716:	b580      	push	{r7, lr}
 8009718:	b084      	sub	sp, #16
 800971a:	af00      	add	r7, sp, #0
 800971c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800971e:	2300      	movs	r3, #0
 8009720:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2201      	movs	r2, #1
 8009726:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009730:	2b00      	cmp	r3, #0
 8009732:	d00e      	beq.n	8009752 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800973a:	685b      	ldr	r3, [r3, #4]
 800973c:	687a      	ldr	r2, [r7, #4]
 800973e:	6852      	ldr	r2, [r2, #4]
 8009740:	b2d2      	uxtb	r2, r2
 8009742:	4611      	mov	r1, r2
 8009744:	6878      	ldr	r0, [r7, #4]
 8009746:	4798      	blx	r3
 8009748:	4603      	mov	r3, r0
 800974a:	2b00      	cmp	r3, #0
 800974c:	d001      	beq.n	8009752 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800974e:	2303      	movs	r3, #3
 8009750:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009752:	7bfb      	ldrb	r3, [r7, #15]
}
 8009754:	4618      	mov	r0, r3
 8009756:	3710      	adds	r7, #16
 8009758:	46bd      	mov	sp, r7
 800975a:	bd80      	pop	{r7, pc}

0800975c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800975c:	b480      	push	{r7}
 800975e:	b083      	sub	sp, #12
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
 8009764:	460b      	mov	r3, r1
 8009766:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009768:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800976a:	4618      	mov	r0, r3
 800976c:	370c      	adds	r7, #12
 800976e:	46bd      	mov	sp, r7
 8009770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009774:	4770      	bx	lr

08009776 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8009776:	b480      	push	{r7}
 8009778:	b083      	sub	sp, #12
 800977a:	af00      	add	r7, sp, #0
 800977c:	6078      	str	r0, [r7, #4]
 800977e:	460b      	mov	r3, r1
 8009780:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8009782:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8009784:	4618      	mov	r0, r3
 8009786:	370c      	adds	r7, #12
 8009788:	46bd      	mov	sp, r7
 800978a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978e:	4770      	bx	lr

08009790 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b086      	sub	sp, #24
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
 8009798:	460b      	mov	r3, r1
 800979a:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 80097a4:	2300      	movs	r3, #0
 80097a6:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	885b      	ldrh	r3, [r3, #2]
 80097ac:	b29b      	uxth	r3, r3
 80097ae:	68fa      	ldr	r2, [r7, #12]
 80097b0:	7812      	ldrb	r2, [r2, #0]
 80097b2:	4293      	cmp	r3, r2
 80097b4:	d91f      	bls.n	80097f6 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	781b      	ldrb	r3, [r3, #0]
 80097ba:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80097bc:	e013      	b.n	80097e6 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80097be:	f107 030a 	add.w	r3, r7, #10
 80097c2:	4619      	mov	r1, r3
 80097c4:	6978      	ldr	r0, [r7, #20]
 80097c6:	f000 f81b 	bl	8009800 <USBD_GetNextDesc>
 80097ca:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80097cc:	697b      	ldr	r3, [r7, #20]
 80097ce:	785b      	ldrb	r3, [r3, #1]
 80097d0:	2b05      	cmp	r3, #5
 80097d2:	d108      	bne.n	80097e6 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80097d4:	697b      	ldr	r3, [r7, #20]
 80097d6:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80097d8:	693b      	ldr	r3, [r7, #16]
 80097da:	789b      	ldrb	r3, [r3, #2]
 80097dc:	78fa      	ldrb	r2, [r7, #3]
 80097de:	429a      	cmp	r2, r3
 80097e0:	d008      	beq.n	80097f4 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80097e2:	2300      	movs	r3, #0
 80097e4:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	885b      	ldrh	r3, [r3, #2]
 80097ea:	b29a      	uxth	r2, r3
 80097ec:	897b      	ldrh	r3, [r7, #10]
 80097ee:	429a      	cmp	r2, r3
 80097f0:	d8e5      	bhi.n	80097be <USBD_GetEpDesc+0x2e>
 80097f2:	e000      	b.n	80097f6 <USBD_GetEpDesc+0x66>
          break;
 80097f4:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80097f6:	693b      	ldr	r3, [r7, #16]
}
 80097f8:	4618      	mov	r0, r3
 80097fa:	3718      	adds	r7, #24
 80097fc:	46bd      	mov	sp, r7
 80097fe:	bd80      	pop	{r7, pc}

08009800 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009800:	b480      	push	{r7}
 8009802:	b085      	sub	sp, #20
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
 8009808:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	881b      	ldrh	r3, [r3, #0]
 8009812:	68fa      	ldr	r2, [r7, #12]
 8009814:	7812      	ldrb	r2, [r2, #0]
 8009816:	4413      	add	r3, r2
 8009818:	b29a      	uxth	r2, r3
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	781b      	ldrb	r3, [r3, #0]
 8009822:	461a      	mov	r2, r3
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	4413      	add	r3, r2
 8009828:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800982a:	68fb      	ldr	r3, [r7, #12]
}
 800982c:	4618      	mov	r0, r3
 800982e:	3714      	adds	r7, #20
 8009830:	46bd      	mov	sp, r7
 8009832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009836:	4770      	bx	lr

08009838 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009838:	b480      	push	{r7}
 800983a:	b087      	sub	sp, #28
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	781b      	ldrb	r3, [r3, #0]
 8009848:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800984a:	697b      	ldr	r3, [r7, #20]
 800984c:	3301      	adds	r3, #1
 800984e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009850:	697b      	ldr	r3, [r7, #20]
 8009852:	781b      	ldrb	r3, [r3, #0]
 8009854:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009856:	8a3b      	ldrh	r3, [r7, #16]
 8009858:	021b      	lsls	r3, r3, #8
 800985a:	b21a      	sxth	r2, r3
 800985c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009860:	4313      	orrs	r3, r2
 8009862:	b21b      	sxth	r3, r3
 8009864:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009866:	89fb      	ldrh	r3, [r7, #14]
}
 8009868:	4618      	mov	r0, r3
 800986a:	371c      	adds	r7, #28
 800986c:	46bd      	mov	sp, r7
 800986e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009872:	4770      	bx	lr

08009874 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b084      	sub	sp, #16
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
 800987c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800987e:	2300      	movs	r3, #0
 8009880:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009882:	683b      	ldr	r3, [r7, #0]
 8009884:	781b      	ldrb	r3, [r3, #0]
 8009886:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800988a:	2b40      	cmp	r3, #64	@ 0x40
 800988c:	d005      	beq.n	800989a <USBD_StdDevReq+0x26>
 800988e:	2b40      	cmp	r3, #64	@ 0x40
 8009890:	d857      	bhi.n	8009942 <USBD_StdDevReq+0xce>
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00f      	beq.n	80098b6 <USBD_StdDevReq+0x42>
 8009896:	2b20      	cmp	r3, #32
 8009898:	d153      	bne.n	8009942 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	32ae      	adds	r2, #174	@ 0xae
 80098a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80098a8:	689b      	ldr	r3, [r3, #8]
 80098aa:	6839      	ldr	r1, [r7, #0]
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	4798      	blx	r3
 80098b0:	4603      	mov	r3, r0
 80098b2:	73fb      	strb	r3, [r7, #15]
      break;
 80098b4:	e04a      	b.n	800994c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80098b6:	683b      	ldr	r3, [r7, #0]
 80098b8:	785b      	ldrb	r3, [r3, #1]
 80098ba:	2b09      	cmp	r3, #9
 80098bc:	d83b      	bhi.n	8009936 <USBD_StdDevReq+0xc2>
 80098be:	a201      	add	r2, pc, #4	@ (adr r2, 80098c4 <USBD_StdDevReq+0x50>)
 80098c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098c4:	08009919 	.word	0x08009919
 80098c8:	0800992d 	.word	0x0800992d
 80098cc:	08009937 	.word	0x08009937
 80098d0:	08009923 	.word	0x08009923
 80098d4:	08009937 	.word	0x08009937
 80098d8:	080098f7 	.word	0x080098f7
 80098dc:	080098ed 	.word	0x080098ed
 80098e0:	08009937 	.word	0x08009937
 80098e4:	0800990f 	.word	0x0800990f
 80098e8:	08009901 	.word	0x08009901
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80098ec:	6839      	ldr	r1, [r7, #0]
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f000 fa3e 	bl	8009d70 <USBD_GetDescriptor>
          break;
 80098f4:	e024      	b.n	8009940 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80098f6:	6839      	ldr	r1, [r7, #0]
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f000 fba3 	bl	800a044 <USBD_SetAddress>
          break;
 80098fe:	e01f      	b.n	8009940 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8009900:	6839      	ldr	r1, [r7, #0]
 8009902:	6878      	ldr	r0, [r7, #4]
 8009904:	f000 fbe2 	bl	800a0cc <USBD_SetConfig>
 8009908:	4603      	mov	r3, r0
 800990a:	73fb      	strb	r3, [r7, #15]
          break;
 800990c:	e018      	b.n	8009940 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800990e:	6839      	ldr	r1, [r7, #0]
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f000 fc85 	bl	800a220 <USBD_GetConfig>
          break;
 8009916:	e013      	b.n	8009940 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009918:	6839      	ldr	r1, [r7, #0]
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f000 fcb6 	bl	800a28c <USBD_GetStatus>
          break;
 8009920:	e00e      	b.n	8009940 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009922:	6839      	ldr	r1, [r7, #0]
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f000 fce5 	bl	800a2f4 <USBD_SetFeature>
          break;
 800992a:	e009      	b.n	8009940 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800992c:	6839      	ldr	r1, [r7, #0]
 800992e:	6878      	ldr	r0, [r7, #4]
 8009930:	f000 fd09 	bl	800a346 <USBD_ClrFeature>
          break;
 8009934:	e004      	b.n	8009940 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8009936:	6839      	ldr	r1, [r7, #0]
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f000 fd60 	bl	800a3fe <USBD_CtlError>
          break;
 800993e:	bf00      	nop
      }
      break;
 8009940:	e004      	b.n	800994c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8009942:	6839      	ldr	r1, [r7, #0]
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 fd5a 	bl	800a3fe <USBD_CtlError>
      break;
 800994a:	bf00      	nop
  }

  return ret;
 800994c:	7bfb      	ldrb	r3, [r7, #15]
}
 800994e:	4618      	mov	r0, r3
 8009950:	3710      	adds	r7, #16
 8009952:	46bd      	mov	sp, r7
 8009954:	bd80      	pop	{r7, pc}
 8009956:	bf00      	nop

08009958 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b084      	sub	sp, #16
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009962:	2300      	movs	r3, #0
 8009964:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	781b      	ldrb	r3, [r3, #0]
 800996a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800996e:	2b40      	cmp	r3, #64	@ 0x40
 8009970:	d005      	beq.n	800997e <USBD_StdItfReq+0x26>
 8009972:	2b40      	cmp	r3, #64	@ 0x40
 8009974:	d852      	bhi.n	8009a1c <USBD_StdItfReq+0xc4>
 8009976:	2b00      	cmp	r3, #0
 8009978:	d001      	beq.n	800997e <USBD_StdItfReq+0x26>
 800997a:	2b20      	cmp	r3, #32
 800997c:	d14e      	bne.n	8009a1c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009984:	b2db      	uxtb	r3, r3
 8009986:	3b01      	subs	r3, #1
 8009988:	2b02      	cmp	r3, #2
 800998a:	d840      	bhi.n	8009a0e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	889b      	ldrh	r3, [r3, #4]
 8009990:	b2db      	uxtb	r3, r3
 8009992:	2b01      	cmp	r3, #1
 8009994:	d836      	bhi.n	8009a04 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	889b      	ldrh	r3, [r3, #4]
 800999a:	b2db      	uxtb	r3, r3
 800999c:	4619      	mov	r1, r3
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f7ff fedc 	bl	800975c <USBD_CoreFindIF>
 80099a4:	4603      	mov	r3, r0
 80099a6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80099a8:	7bbb      	ldrb	r3, [r7, #14]
 80099aa:	2bff      	cmp	r3, #255	@ 0xff
 80099ac:	d01d      	beq.n	80099ea <USBD_StdItfReq+0x92>
 80099ae:	7bbb      	ldrb	r3, [r7, #14]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d11a      	bne.n	80099ea <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80099b4:	7bba      	ldrb	r2, [r7, #14]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	32ae      	adds	r2, #174	@ 0xae
 80099ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099be:	689b      	ldr	r3, [r3, #8]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d00f      	beq.n	80099e4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80099c4:	7bba      	ldrb	r2, [r7, #14]
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80099cc:	7bba      	ldrb	r2, [r7, #14]
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	32ae      	adds	r2, #174	@ 0xae
 80099d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099d6:	689b      	ldr	r3, [r3, #8]
 80099d8:	6839      	ldr	r1, [r7, #0]
 80099da:	6878      	ldr	r0, [r7, #4]
 80099dc:	4798      	blx	r3
 80099de:	4603      	mov	r3, r0
 80099e0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80099e2:	e004      	b.n	80099ee <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80099e4:	2303      	movs	r3, #3
 80099e6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80099e8:	e001      	b.n	80099ee <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80099ea:	2303      	movs	r3, #3
 80099ec:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	88db      	ldrh	r3, [r3, #6]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d110      	bne.n	8009a18 <USBD_StdItfReq+0xc0>
 80099f6:	7bfb      	ldrb	r3, [r7, #15]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d10d      	bne.n	8009a18 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80099fc:	6878      	ldr	r0, [r7, #4]
 80099fe:	f000 fddc 	bl	800a5ba <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009a02:	e009      	b.n	8009a18 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009a04:	6839      	ldr	r1, [r7, #0]
 8009a06:	6878      	ldr	r0, [r7, #4]
 8009a08:	f000 fcf9 	bl	800a3fe <USBD_CtlError>
          break;
 8009a0c:	e004      	b.n	8009a18 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8009a0e:	6839      	ldr	r1, [r7, #0]
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f000 fcf4 	bl	800a3fe <USBD_CtlError>
          break;
 8009a16:	e000      	b.n	8009a1a <USBD_StdItfReq+0xc2>
          break;
 8009a18:	bf00      	nop
      }
      break;
 8009a1a:	e004      	b.n	8009a26 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009a1c:	6839      	ldr	r1, [r7, #0]
 8009a1e:	6878      	ldr	r0, [r7, #4]
 8009a20:	f000 fced 	bl	800a3fe <USBD_CtlError>
      break;
 8009a24:	bf00      	nop
  }

  return ret;
 8009a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	3710      	adds	r7, #16
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}

08009a30 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	b084      	sub	sp, #16
 8009a34:	af00      	add	r7, sp, #0
 8009a36:	6078      	str	r0, [r7, #4]
 8009a38:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	889b      	ldrh	r3, [r3, #4]
 8009a42:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	781b      	ldrb	r3, [r3, #0]
 8009a48:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009a4c:	2b40      	cmp	r3, #64	@ 0x40
 8009a4e:	d007      	beq.n	8009a60 <USBD_StdEPReq+0x30>
 8009a50:	2b40      	cmp	r3, #64	@ 0x40
 8009a52:	f200 8181 	bhi.w	8009d58 <USBD_StdEPReq+0x328>
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d02a      	beq.n	8009ab0 <USBD_StdEPReq+0x80>
 8009a5a:	2b20      	cmp	r3, #32
 8009a5c:	f040 817c 	bne.w	8009d58 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8009a60:	7bbb      	ldrb	r3, [r7, #14]
 8009a62:	4619      	mov	r1, r3
 8009a64:	6878      	ldr	r0, [r7, #4]
 8009a66:	f7ff fe86 	bl	8009776 <USBD_CoreFindEP>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009a6e:	7b7b      	ldrb	r3, [r7, #13]
 8009a70:	2bff      	cmp	r3, #255	@ 0xff
 8009a72:	f000 8176 	beq.w	8009d62 <USBD_StdEPReq+0x332>
 8009a76:	7b7b      	ldrb	r3, [r7, #13]
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	f040 8172 	bne.w	8009d62 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8009a7e:	7b7a      	ldrb	r2, [r7, #13]
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009a86:	7b7a      	ldrb	r2, [r7, #13]
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	32ae      	adds	r2, #174	@ 0xae
 8009a8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a90:	689b      	ldr	r3, [r3, #8]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	f000 8165 	beq.w	8009d62 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009a98:	7b7a      	ldrb	r2, [r7, #13]
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	32ae      	adds	r2, #174	@ 0xae
 8009a9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009aa2:	689b      	ldr	r3, [r3, #8]
 8009aa4:	6839      	ldr	r1, [r7, #0]
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	4798      	blx	r3
 8009aaa:	4603      	mov	r3, r0
 8009aac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009aae:	e158      	b.n	8009d62 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	785b      	ldrb	r3, [r3, #1]
 8009ab4:	2b03      	cmp	r3, #3
 8009ab6:	d008      	beq.n	8009aca <USBD_StdEPReq+0x9a>
 8009ab8:	2b03      	cmp	r3, #3
 8009aba:	f300 8147 	bgt.w	8009d4c <USBD_StdEPReq+0x31c>
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	f000 809b 	beq.w	8009bfa <USBD_StdEPReq+0x1ca>
 8009ac4:	2b01      	cmp	r3, #1
 8009ac6:	d03c      	beq.n	8009b42 <USBD_StdEPReq+0x112>
 8009ac8:	e140      	b.n	8009d4c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ad0:	b2db      	uxtb	r3, r3
 8009ad2:	2b02      	cmp	r3, #2
 8009ad4:	d002      	beq.n	8009adc <USBD_StdEPReq+0xac>
 8009ad6:	2b03      	cmp	r3, #3
 8009ad8:	d016      	beq.n	8009b08 <USBD_StdEPReq+0xd8>
 8009ada:	e02c      	b.n	8009b36 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009adc:	7bbb      	ldrb	r3, [r7, #14]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d00d      	beq.n	8009afe <USBD_StdEPReq+0xce>
 8009ae2:	7bbb      	ldrb	r3, [r7, #14]
 8009ae4:	2b80      	cmp	r3, #128	@ 0x80
 8009ae6:	d00a      	beq.n	8009afe <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009ae8:	7bbb      	ldrb	r3, [r7, #14]
 8009aea:	4619      	mov	r1, r3
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f001 f983 	bl	800adf8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009af2:	2180      	movs	r1, #128	@ 0x80
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f001 f97f 	bl	800adf8 <USBD_LL_StallEP>
 8009afa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009afc:	e020      	b.n	8009b40 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8009afe:	6839      	ldr	r1, [r7, #0]
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f000 fc7c 	bl	800a3fe <USBD_CtlError>
              break;
 8009b06:	e01b      	b.n	8009b40 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	885b      	ldrh	r3, [r3, #2]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d10e      	bne.n	8009b2e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009b10:	7bbb      	ldrb	r3, [r7, #14]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d00b      	beq.n	8009b2e <USBD_StdEPReq+0xfe>
 8009b16:	7bbb      	ldrb	r3, [r7, #14]
 8009b18:	2b80      	cmp	r3, #128	@ 0x80
 8009b1a:	d008      	beq.n	8009b2e <USBD_StdEPReq+0xfe>
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	88db      	ldrh	r3, [r3, #6]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d104      	bne.n	8009b2e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b24:	7bbb      	ldrb	r3, [r7, #14]
 8009b26:	4619      	mov	r1, r3
 8009b28:	6878      	ldr	r0, [r7, #4]
 8009b2a:	f001 f965 	bl	800adf8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8009b2e:	6878      	ldr	r0, [r7, #4]
 8009b30:	f000 fd43 	bl	800a5ba <USBD_CtlSendStatus>

              break;
 8009b34:	e004      	b.n	8009b40 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8009b36:	6839      	ldr	r1, [r7, #0]
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f000 fc60 	bl	800a3fe <USBD_CtlError>
              break;
 8009b3e:	bf00      	nop
          }
          break;
 8009b40:	e109      	b.n	8009d56 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b48:	b2db      	uxtb	r3, r3
 8009b4a:	2b02      	cmp	r3, #2
 8009b4c:	d002      	beq.n	8009b54 <USBD_StdEPReq+0x124>
 8009b4e:	2b03      	cmp	r3, #3
 8009b50:	d016      	beq.n	8009b80 <USBD_StdEPReq+0x150>
 8009b52:	e04b      	b.n	8009bec <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009b54:	7bbb      	ldrb	r3, [r7, #14]
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d00d      	beq.n	8009b76 <USBD_StdEPReq+0x146>
 8009b5a:	7bbb      	ldrb	r3, [r7, #14]
 8009b5c:	2b80      	cmp	r3, #128	@ 0x80
 8009b5e:	d00a      	beq.n	8009b76 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009b60:	7bbb      	ldrb	r3, [r7, #14]
 8009b62:	4619      	mov	r1, r3
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f001 f947 	bl	800adf8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b6a:	2180      	movs	r1, #128	@ 0x80
 8009b6c:	6878      	ldr	r0, [r7, #4]
 8009b6e:	f001 f943 	bl	800adf8 <USBD_LL_StallEP>
 8009b72:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009b74:	e040      	b.n	8009bf8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8009b76:	6839      	ldr	r1, [r7, #0]
 8009b78:	6878      	ldr	r0, [r7, #4]
 8009b7a:	f000 fc40 	bl	800a3fe <USBD_CtlError>
              break;
 8009b7e:	e03b      	b.n	8009bf8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009b80:	683b      	ldr	r3, [r7, #0]
 8009b82:	885b      	ldrh	r3, [r3, #2]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d136      	bne.n	8009bf6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009b88:	7bbb      	ldrb	r3, [r7, #14]
 8009b8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d004      	beq.n	8009b9c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8009b92:	7bbb      	ldrb	r3, [r7, #14]
 8009b94:	4619      	mov	r1, r3
 8009b96:	6878      	ldr	r0, [r7, #4]
 8009b98:	f001 f94d 	bl	800ae36 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f000 fd0c 	bl	800a5ba <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8009ba2:	7bbb      	ldrb	r3, [r7, #14]
 8009ba4:	4619      	mov	r1, r3
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f7ff fde5 	bl	8009776 <USBD_CoreFindEP>
 8009bac:	4603      	mov	r3, r0
 8009bae:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009bb0:	7b7b      	ldrb	r3, [r7, #13]
 8009bb2:	2bff      	cmp	r3, #255	@ 0xff
 8009bb4:	d01f      	beq.n	8009bf6 <USBD_StdEPReq+0x1c6>
 8009bb6:	7b7b      	ldrb	r3, [r7, #13]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d11c      	bne.n	8009bf6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009bbc:	7b7a      	ldrb	r2, [r7, #13]
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009bc4:	7b7a      	ldrb	r2, [r7, #13]
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	32ae      	adds	r2, #174	@ 0xae
 8009bca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bce:	689b      	ldr	r3, [r3, #8]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d010      	beq.n	8009bf6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009bd4:	7b7a      	ldrb	r2, [r7, #13]
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	32ae      	adds	r2, #174	@ 0xae
 8009bda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009bde:	689b      	ldr	r3, [r3, #8]
 8009be0:	6839      	ldr	r1, [r7, #0]
 8009be2:	6878      	ldr	r0, [r7, #4]
 8009be4:	4798      	blx	r3
 8009be6:	4603      	mov	r3, r0
 8009be8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009bea:	e004      	b.n	8009bf6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009bec:	6839      	ldr	r1, [r7, #0]
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f000 fc05 	bl	800a3fe <USBD_CtlError>
              break;
 8009bf4:	e000      	b.n	8009bf8 <USBD_StdEPReq+0x1c8>
              break;
 8009bf6:	bf00      	nop
          }
          break;
 8009bf8:	e0ad      	b.n	8009d56 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c00:	b2db      	uxtb	r3, r3
 8009c02:	2b02      	cmp	r3, #2
 8009c04:	d002      	beq.n	8009c0c <USBD_StdEPReq+0x1dc>
 8009c06:	2b03      	cmp	r3, #3
 8009c08:	d033      	beq.n	8009c72 <USBD_StdEPReq+0x242>
 8009c0a:	e099      	b.n	8009d40 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009c0c:	7bbb      	ldrb	r3, [r7, #14]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d007      	beq.n	8009c22 <USBD_StdEPReq+0x1f2>
 8009c12:	7bbb      	ldrb	r3, [r7, #14]
 8009c14:	2b80      	cmp	r3, #128	@ 0x80
 8009c16:	d004      	beq.n	8009c22 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009c18:	6839      	ldr	r1, [r7, #0]
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f000 fbef 	bl	800a3fe <USBD_CtlError>
                break;
 8009c20:	e093      	b.n	8009d4a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c22:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	da0b      	bge.n	8009c42 <USBD_StdEPReq+0x212>
 8009c2a:	7bbb      	ldrb	r3, [r7, #14]
 8009c2c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009c30:	4613      	mov	r3, r2
 8009c32:	009b      	lsls	r3, r3, #2
 8009c34:	4413      	add	r3, r2
 8009c36:	009b      	lsls	r3, r3, #2
 8009c38:	3310      	adds	r3, #16
 8009c3a:	687a      	ldr	r2, [r7, #4]
 8009c3c:	4413      	add	r3, r2
 8009c3e:	3304      	adds	r3, #4
 8009c40:	e00b      	b.n	8009c5a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009c42:	7bbb      	ldrb	r3, [r7, #14]
 8009c44:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009c48:	4613      	mov	r3, r2
 8009c4a:	009b      	lsls	r3, r3, #2
 8009c4c:	4413      	add	r3, r2
 8009c4e:	009b      	lsls	r3, r3, #2
 8009c50:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009c54:	687a      	ldr	r2, [r7, #4]
 8009c56:	4413      	add	r3, r2
 8009c58:	3304      	adds	r3, #4
 8009c5a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	2200      	movs	r2, #0
 8009c60:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	330e      	adds	r3, #14
 8009c66:	2202      	movs	r2, #2
 8009c68:	4619      	mov	r1, r3
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f000 fc44 	bl	800a4f8 <USBD_CtlSendData>
              break;
 8009c70:	e06b      	b.n	8009d4a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009c72:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	da11      	bge.n	8009c9e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009c7a:	7bbb      	ldrb	r3, [r7, #14]
 8009c7c:	f003 020f 	and.w	r2, r3, #15
 8009c80:	6879      	ldr	r1, [r7, #4]
 8009c82:	4613      	mov	r3, r2
 8009c84:	009b      	lsls	r3, r3, #2
 8009c86:	4413      	add	r3, r2
 8009c88:	009b      	lsls	r3, r3, #2
 8009c8a:	440b      	add	r3, r1
 8009c8c:	3323      	adds	r3, #35	@ 0x23
 8009c8e:	781b      	ldrb	r3, [r3, #0]
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d117      	bne.n	8009cc4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009c94:	6839      	ldr	r1, [r7, #0]
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 fbb1 	bl	800a3fe <USBD_CtlError>
                  break;
 8009c9c:	e055      	b.n	8009d4a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009c9e:	7bbb      	ldrb	r3, [r7, #14]
 8009ca0:	f003 020f 	and.w	r2, r3, #15
 8009ca4:	6879      	ldr	r1, [r7, #4]
 8009ca6:	4613      	mov	r3, r2
 8009ca8:	009b      	lsls	r3, r3, #2
 8009caa:	4413      	add	r3, r2
 8009cac:	009b      	lsls	r3, r3, #2
 8009cae:	440b      	add	r3, r1
 8009cb0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009cb4:	781b      	ldrb	r3, [r3, #0]
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d104      	bne.n	8009cc4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009cba:	6839      	ldr	r1, [r7, #0]
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f000 fb9e 	bl	800a3fe <USBD_CtlError>
                  break;
 8009cc2:	e042      	b.n	8009d4a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009cc4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	da0b      	bge.n	8009ce4 <USBD_StdEPReq+0x2b4>
 8009ccc:	7bbb      	ldrb	r3, [r7, #14]
 8009cce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009cd2:	4613      	mov	r3, r2
 8009cd4:	009b      	lsls	r3, r3, #2
 8009cd6:	4413      	add	r3, r2
 8009cd8:	009b      	lsls	r3, r3, #2
 8009cda:	3310      	adds	r3, #16
 8009cdc:	687a      	ldr	r2, [r7, #4]
 8009cde:	4413      	add	r3, r2
 8009ce0:	3304      	adds	r3, #4
 8009ce2:	e00b      	b.n	8009cfc <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009ce4:	7bbb      	ldrb	r3, [r7, #14]
 8009ce6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009cea:	4613      	mov	r3, r2
 8009cec:	009b      	lsls	r3, r3, #2
 8009cee:	4413      	add	r3, r2
 8009cf0:	009b      	lsls	r3, r3, #2
 8009cf2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009cf6:	687a      	ldr	r2, [r7, #4]
 8009cf8:	4413      	add	r3, r2
 8009cfa:	3304      	adds	r3, #4
 8009cfc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009cfe:	7bbb      	ldrb	r3, [r7, #14]
 8009d00:	2b00      	cmp	r3, #0
 8009d02:	d002      	beq.n	8009d0a <USBD_StdEPReq+0x2da>
 8009d04:	7bbb      	ldrb	r3, [r7, #14]
 8009d06:	2b80      	cmp	r3, #128	@ 0x80
 8009d08:	d103      	bne.n	8009d12 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8009d0a:	68bb      	ldr	r3, [r7, #8]
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	739a      	strb	r2, [r3, #14]
 8009d10:	e00e      	b.n	8009d30 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8009d12:	7bbb      	ldrb	r3, [r7, #14]
 8009d14:	4619      	mov	r1, r3
 8009d16:	6878      	ldr	r0, [r7, #4]
 8009d18:	f001 f8ac 	bl	800ae74 <USBD_LL_IsStallEP>
 8009d1c:	4603      	mov	r3, r0
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d003      	beq.n	8009d2a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8009d22:	68bb      	ldr	r3, [r7, #8]
 8009d24:	2201      	movs	r2, #1
 8009d26:	739a      	strb	r2, [r3, #14]
 8009d28:	e002      	b.n	8009d30 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8009d2a:	68bb      	ldr	r3, [r7, #8]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8009d30:	68bb      	ldr	r3, [r7, #8]
 8009d32:	330e      	adds	r3, #14
 8009d34:	2202      	movs	r2, #2
 8009d36:	4619      	mov	r1, r3
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f000 fbdd 	bl	800a4f8 <USBD_CtlSendData>
              break;
 8009d3e:	e004      	b.n	8009d4a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8009d40:	6839      	ldr	r1, [r7, #0]
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f000 fb5b 	bl	800a3fe <USBD_CtlError>
              break;
 8009d48:	bf00      	nop
          }
          break;
 8009d4a:	e004      	b.n	8009d56 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8009d4c:	6839      	ldr	r1, [r7, #0]
 8009d4e:	6878      	ldr	r0, [r7, #4]
 8009d50:	f000 fb55 	bl	800a3fe <USBD_CtlError>
          break;
 8009d54:	bf00      	nop
      }
      break;
 8009d56:	e005      	b.n	8009d64 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8009d58:	6839      	ldr	r1, [r7, #0]
 8009d5a:	6878      	ldr	r0, [r7, #4]
 8009d5c:	f000 fb4f 	bl	800a3fe <USBD_CtlError>
      break;
 8009d60:	e000      	b.n	8009d64 <USBD_StdEPReq+0x334>
      break;
 8009d62:	bf00      	nop
  }

  return ret;
 8009d64:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d66:	4618      	mov	r0, r3
 8009d68:	3710      	adds	r7, #16
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}
	...

08009d70 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b084      	sub	sp, #16
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
 8009d78:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009d7e:	2300      	movs	r3, #0
 8009d80:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009d82:	2300      	movs	r3, #0
 8009d84:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009d86:	683b      	ldr	r3, [r7, #0]
 8009d88:	885b      	ldrh	r3, [r3, #2]
 8009d8a:	0a1b      	lsrs	r3, r3, #8
 8009d8c:	b29b      	uxth	r3, r3
 8009d8e:	3b01      	subs	r3, #1
 8009d90:	2b06      	cmp	r3, #6
 8009d92:	f200 8128 	bhi.w	8009fe6 <USBD_GetDescriptor+0x276>
 8009d96:	a201      	add	r2, pc, #4	@ (adr r2, 8009d9c <USBD_GetDescriptor+0x2c>)
 8009d98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d9c:	08009db9 	.word	0x08009db9
 8009da0:	08009dd1 	.word	0x08009dd1
 8009da4:	08009e11 	.word	0x08009e11
 8009da8:	08009fe7 	.word	0x08009fe7
 8009dac:	08009fe7 	.word	0x08009fe7
 8009db0:	08009f87 	.word	0x08009f87
 8009db4:	08009fb3 	.word	0x08009fb3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	687a      	ldr	r2, [r7, #4]
 8009dc2:	7c12      	ldrb	r2, [r2, #16]
 8009dc4:	f107 0108 	add.w	r1, r7, #8
 8009dc8:	4610      	mov	r0, r2
 8009dca:	4798      	blx	r3
 8009dcc:	60f8      	str	r0, [r7, #12]
      break;
 8009dce:	e112      	b.n	8009ff6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	7c1b      	ldrb	r3, [r3, #16]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d10d      	bne.n	8009df4 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009de0:	f107 0208 	add.w	r2, r7, #8
 8009de4:	4610      	mov	r0, r2
 8009de6:	4798      	blx	r3
 8009de8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	3301      	adds	r3, #1
 8009dee:	2202      	movs	r2, #2
 8009df0:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009df2:	e100      	b.n	8009ff6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009dfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dfc:	f107 0208 	add.w	r2, r7, #8
 8009e00:	4610      	mov	r0, r2
 8009e02:	4798      	blx	r3
 8009e04:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	3301      	adds	r3, #1
 8009e0a:	2202      	movs	r2, #2
 8009e0c:	701a      	strb	r2, [r3, #0]
      break;
 8009e0e:	e0f2      	b.n	8009ff6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	885b      	ldrh	r3, [r3, #2]
 8009e14:	b2db      	uxtb	r3, r3
 8009e16:	2b05      	cmp	r3, #5
 8009e18:	f200 80ac 	bhi.w	8009f74 <USBD_GetDescriptor+0x204>
 8009e1c:	a201      	add	r2, pc, #4	@ (adr r2, 8009e24 <USBD_GetDescriptor+0xb4>)
 8009e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e22:	bf00      	nop
 8009e24:	08009e3d 	.word	0x08009e3d
 8009e28:	08009e71 	.word	0x08009e71
 8009e2c:	08009ea5 	.word	0x08009ea5
 8009e30:	08009ed9 	.word	0x08009ed9
 8009e34:	08009f0d 	.word	0x08009f0d
 8009e38:	08009f41 	.word	0x08009f41
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e42:	685b      	ldr	r3, [r3, #4]
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d00b      	beq.n	8009e60 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e4e:	685b      	ldr	r3, [r3, #4]
 8009e50:	687a      	ldr	r2, [r7, #4]
 8009e52:	7c12      	ldrb	r2, [r2, #16]
 8009e54:	f107 0108 	add.w	r1, r7, #8
 8009e58:	4610      	mov	r0, r2
 8009e5a:	4798      	blx	r3
 8009e5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e5e:	e091      	b.n	8009f84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009e60:	6839      	ldr	r1, [r7, #0]
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	f000 facb 	bl	800a3fe <USBD_CtlError>
            err++;
 8009e68:	7afb      	ldrb	r3, [r7, #11]
 8009e6a:	3301      	adds	r3, #1
 8009e6c:	72fb      	strb	r3, [r7, #11]
          break;
 8009e6e:	e089      	b.n	8009f84 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e76:	689b      	ldr	r3, [r3, #8]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d00b      	beq.n	8009e94 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009e82:	689b      	ldr	r3, [r3, #8]
 8009e84:	687a      	ldr	r2, [r7, #4]
 8009e86:	7c12      	ldrb	r2, [r2, #16]
 8009e88:	f107 0108 	add.w	r1, r7, #8
 8009e8c:	4610      	mov	r0, r2
 8009e8e:	4798      	blx	r3
 8009e90:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e92:	e077      	b.n	8009f84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009e94:	6839      	ldr	r1, [r7, #0]
 8009e96:	6878      	ldr	r0, [r7, #4]
 8009e98:	f000 fab1 	bl	800a3fe <USBD_CtlError>
            err++;
 8009e9c:	7afb      	ldrb	r3, [r7, #11]
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	72fb      	strb	r3, [r7, #11]
          break;
 8009ea2:	e06f      	b.n	8009f84 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009eaa:	68db      	ldr	r3, [r3, #12]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d00b      	beq.n	8009ec8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009eb6:	68db      	ldr	r3, [r3, #12]
 8009eb8:	687a      	ldr	r2, [r7, #4]
 8009eba:	7c12      	ldrb	r2, [r2, #16]
 8009ebc:	f107 0108 	add.w	r1, r7, #8
 8009ec0:	4610      	mov	r0, r2
 8009ec2:	4798      	blx	r3
 8009ec4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ec6:	e05d      	b.n	8009f84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ec8:	6839      	ldr	r1, [r7, #0]
 8009eca:	6878      	ldr	r0, [r7, #4]
 8009ecc:	f000 fa97 	bl	800a3fe <USBD_CtlError>
            err++;
 8009ed0:	7afb      	ldrb	r3, [r7, #11]
 8009ed2:	3301      	adds	r3, #1
 8009ed4:	72fb      	strb	r3, [r7, #11]
          break;
 8009ed6:	e055      	b.n	8009f84 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ede:	691b      	ldr	r3, [r3, #16]
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d00b      	beq.n	8009efc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009eea:	691b      	ldr	r3, [r3, #16]
 8009eec:	687a      	ldr	r2, [r7, #4]
 8009eee:	7c12      	ldrb	r2, [r2, #16]
 8009ef0:	f107 0108 	add.w	r1, r7, #8
 8009ef4:	4610      	mov	r0, r2
 8009ef6:	4798      	blx	r3
 8009ef8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009efa:	e043      	b.n	8009f84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009efc:	6839      	ldr	r1, [r7, #0]
 8009efe:	6878      	ldr	r0, [r7, #4]
 8009f00:	f000 fa7d 	bl	800a3fe <USBD_CtlError>
            err++;
 8009f04:	7afb      	ldrb	r3, [r7, #11]
 8009f06:	3301      	adds	r3, #1
 8009f08:	72fb      	strb	r3, [r7, #11]
          break;
 8009f0a:	e03b      	b.n	8009f84 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f12:	695b      	ldr	r3, [r3, #20]
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d00b      	beq.n	8009f30 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f1e:	695b      	ldr	r3, [r3, #20]
 8009f20:	687a      	ldr	r2, [r7, #4]
 8009f22:	7c12      	ldrb	r2, [r2, #16]
 8009f24:	f107 0108 	add.w	r1, r7, #8
 8009f28:	4610      	mov	r0, r2
 8009f2a:	4798      	blx	r3
 8009f2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f2e:	e029      	b.n	8009f84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f30:	6839      	ldr	r1, [r7, #0]
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	f000 fa63 	bl	800a3fe <USBD_CtlError>
            err++;
 8009f38:	7afb      	ldrb	r3, [r7, #11]
 8009f3a:	3301      	adds	r3, #1
 8009f3c:	72fb      	strb	r3, [r7, #11]
          break;
 8009f3e:	e021      	b.n	8009f84 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f46:	699b      	ldr	r3, [r3, #24]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d00b      	beq.n	8009f64 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009f52:	699b      	ldr	r3, [r3, #24]
 8009f54:	687a      	ldr	r2, [r7, #4]
 8009f56:	7c12      	ldrb	r2, [r2, #16]
 8009f58:	f107 0108 	add.w	r1, r7, #8
 8009f5c:	4610      	mov	r0, r2
 8009f5e:	4798      	blx	r3
 8009f60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009f62:	e00f      	b.n	8009f84 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009f64:	6839      	ldr	r1, [r7, #0]
 8009f66:	6878      	ldr	r0, [r7, #4]
 8009f68:	f000 fa49 	bl	800a3fe <USBD_CtlError>
            err++;
 8009f6c:	7afb      	ldrb	r3, [r7, #11]
 8009f6e:	3301      	adds	r3, #1
 8009f70:	72fb      	strb	r3, [r7, #11]
          break;
 8009f72:	e007      	b.n	8009f84 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009f74:	6839      	ldr	r1, [r7, #0]
 8009f76:	6878      	ldr	r0, [r7, #4]
 8009f78:	f000 fa41 	bl	800a3fe <USBD_CtlError>
          err++;
 8009f7c:	7afb      	ldrb	r3, [r7, #11]
 8009f7e:	3301      	adds	r3, #1
 8009f80:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009f82:	bf00      	nop
      }
      break;
 8009f84:	e037      	b.n	8009ff6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	7c1b      	ldrb	r3, [r3, #16]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d109      	bne.n	8009fa2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009f96:	f107 0208 	add.w	r2, r7, #8
 8009f9a:	4610      	mov	r0, r2
 8009f9c:	4798      	blx	r3
 8009f9e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009fa0:	e029      	b.n	8009ff6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009fa2:	6839      	ldr	r1, [r7, #0]
 8009fa4:	6878      	ldr	r0, [r7, #4]
 8009fa6:	f000 fa2a 	bl	800a3fe <USBD_CtlError>
        err++;
 8009faa:	7afb      	ldrb	r3, [r7, #11]
 8009fac:	3301      	adds	r3, #1
 8009fae:	72fb      	strb	r3, [r7, #11]
      break;
 8009fb0:	e021      	b.n	8009ff6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	7c1b      	ldrb	r3, [r3, #16]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d10d      	bne.n	8009fd6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fc2:	f107 0208 	add.w	r2, r7, #8
 8009fc6:	4610      	mov	r0, r2
 8009fc8:	4798      	blx	r3
 8009fca:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	3301      	adds	r3, #1
 8009fd0:	2207      	movs	r2, #7
 8009fd2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009fd4:	e00f      	b.n	8009ff6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009fd6:	6839      	ldr	r1, [r7, #0]
 8009fd8:	6878      	ldr	r0, [r7, #4]
 8009fda:	f000 fa10 	bl	800a3fe <USBD_CtlError>
        err++;
 8009fde:	7afb      	ldrb	r3, [r7, #11]
 8009fe0:	3301      	adds	r3, #1
 8009fe2:	72fb      	strb	r3, [r7, #11]
      break;
 8009fe4:	e007      	b.n	8009ff6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009fe6:	6839      	ldr	r1, [r7, #0]
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f000 fa08 	bl	800a3fe <USBD_CtlError>
      err++;
 8009fee:	7afb      	ldrb	r3, [r7, #11]
 8009ff0:	3301      	adds	r3, #1
 8009ff2:	72fb      	strb	r3, [r7, #11]
      break;
 8009ff4:	bf00      	nop
  }

  if (err != 0U)
 8009ff6:	7afb      	ldrb	r3, [r7, #11]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d11e      	bne.n	800a03a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009ffc:	683b      	ldr	r3, [r7, #0]
 8009ffe:	88db      	ldrh	r3, [r3, #6]
 800a000:	2b00      	cmp	r3, #0
 800a002:	d016      	beq.n	800a032 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800a004:	893b      	ldrh	r3, [r7, #8]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d00e      	beq.n	800a028 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800a00a:	683b      	ldr	r3, [r7, #0]
 800a00c:	88da      	ldrh	r2, [r3, #6]
 800a00e:	893b      	ldrh	r3, [r7, #8]
 800a010:	4293      	cmp	r3, r2
 800a012:	bf28      	it	cs
 800a014:	4613      	movcs	r3, r2
 800a016:	b29b      	uxth	r3, r3
 800a018:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a01a:	893b      	ldrh	r3, [r7, #8]
 800a01c:	461a      	mov	r2, r3
 800a01e:	68f9      	ldr	r1, [r7, #12]
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f000 fa69 	bl	800a4f8 <USBD_CtlSendData>
 800a026:	e009      	b.n	800a03c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800a028:	6839      	ldr	r1, [r7, #0]
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f000 f9e7 	bl	800a3fe <USBD_CtlError>
 800a030:	e004      	b.n	800a03c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f000 fac1 	bl	800a5ba <USBD_CtlSendStatus>
 800a038:	e000      	b.n	800a03c <USBD_GetDescriptor+0x2cc>
    return;
 800a03a:	bf00      	nop
  }
}
 800a03c:	3710      	adds	r7, #16
 800a03e:	46bd      	mov	sp, r7
 800a040:	bd80      	pop	{r7, pc}
 800a042:	bf00      	nop

0800a044 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a044:	b580      	push	{r7, lr}
 800a046:	b084      	sub	sp, #16
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
 800a04c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a04e:	683b      	ldr	r3, [r7, #0]
 800a050:	889b      	ldrh	r3, [r3, #4]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d131      	bne.n	800a0ba <USBD_SetAddress+0x76>
 800a056:	683b      	ldr	r3, [r7, #0]
 800a058:	88db      	ldrh	r3, [r3, #6]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d12d      	bne.n	800a0ba <USBD_SetAddress+0x76>
 800a05e:	683b      	ldr	r3, [r7, #0]
 800a060:	885b      	ldrh	r3, [r3, #2]
 800a062:	2b7f      	cmp	r3, #127	@ 0x7f
 800a064:	d829      	bhi.n	800a0ba <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	885b      	ldrh	r3, [r3, #2]
 800a06a:	b2db      	uxtb	r3, r3
 800a06c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a070:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a078:	b2db      	uxtb	r3, r3
 800a07a:	2b03      	cmp	r3, #3
 800a07c:	d104      	bne.n	800a088 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800a07e:	6839      	ldr	r1, [r7, #0]
 800a080:	6878      	ldr	r0, [r7, #4]
 800a082:	f000 f9bc 	bl	800a3fe <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a086:	e01d      	b.n	800a0c4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	7bfa      	ldrb	r2, [r7, #15]
 800a08c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a090:	7bfb      	ldrb	r3, [r7, #15]
 800a092:	4619      	mov	r1, r3
 800a094:	6878      	ldr	r0, [r7, #4]
 800a096:	f000 ff19 	bl	800aecc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a09a:	6878      	ldr	r0, [r7, #4]
 800a09c:	f000 fa8d 	bl	800a5ba <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a0a0:	7bfb      	ldrb	r3, [r7, #15]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d004      	beq.n	800a0b0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	2202      	movs	r2, #2
 800a0aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0ae:	e009      	b.n	800a0c4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2201      	movs	r2, #1
 800a0b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0b8:	e004      	b.n	800a0c4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a0ba:	6839      	ldr	r1, [r7, #0]
 800a0bc:	6878      	ldr	r0, [r7, #4]
 800a0be:	f000 f99e 	bl	800a3fe <USBD_CtlError>
  }
}
 800a0c2:	bf00      	nop
 800a0c4:	bf00      	nop
 800a0c6:	3710      	adds	r7, #16
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b084      	sub	sp, #16
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
 800a0d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a0da:	683b      	ldr	r3, [r7, #0]
 800a0dc:	885b      	ldrh	r3, [r3, #2]
 800a0de:	b2da      	uxtb	r2, r3
 800a0e0:	4b4e      	ldr	r3, [pc, #312]	@ (800a21c <USBD_SetConfig+0x150>)
 800a0e2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a0e4:	4b4d      	ldr	r3, [pc, #308]	@ (800a21c <USBD_SetConfig+0x150>)
 800a0e6:	781b      	ldrb	r3, [r3, #0]
 800a0e8:	2b01      	cmp	r3, #1
 800a0ea:	d905      	bls.n	800a0f8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a0ec:	6839      	ldr	r1, [r7, #0]
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f000 f985 	bl	800a3fe <USBD_CtlError>
    return USBD_FAIL;
 800a0f4:	2303      	movs	r3, #3
 800a0f6:	e08c      	b.n	800a212 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0fe:	b2db      	uxtb	r3, r3
 800a100:	2b02      	cmp	r3, #2
 800a102:	d002      	beq.n	800a10a <USBD_SetConfig+0x3e>
 800a104:	2b03      	cmp	r3, #3
 800a106:	d029      	beq.n	800a15c <USBD_SetConfig+0x90>
 800a108:	e075      	b.n	800a1f6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800a10a:	4b44      	ldr	r3, [pc, #272]	@ (800a21c <USBD_SetConfig+0x150>)
 800a10c:	781b      	ldrb	r3, [r3, #0]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d020      	beq.n	800a154 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800a112:	4b42      	ldr	r3, [pc, #264]	@ (800a21c <USBD_SetConfig+0x150>)
 800a114:	781b      	ldrb	r3, [r3, #0]
 800a116:	461a      	mov	r2, r3
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a11c:	4b3f      	ldr	r3, [pc, #252]	@ (800a21c <USBD_SetConfig+0x150>)
 800a11e:	781b      	ldrb	r3, [r3, #0]
 800a120:	4619      	mov	r1, r3
 800a122:	6878      	ldr	r0, [r7, #4]
 800a124:	f7fe ffcf 	bl	80090c6 <USBD_SetClassConfig>
 800a128:	4603      	mov	r3, r0
 800a12a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800a12c:	7bfb      	ldrb	r3, [r7, #15]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d008      	beq.n	800a144 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800a132:	6839      	ldr	r1, [r7, #0]
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	f000 f962 	bl	800a3fe <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2202      	movs	r2, #2
 800a13e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a142:	e065      	b.n	800a210 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a144:	6878      	ldr	r0, [r7, #4]
 800a146:	f000 fa38 	bl	800a5ba <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	2203      	movs	r2, #3
 800a14e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a152:	e05d      	b.n	800a210 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a154:	6878      	ldr	r0, [r7, #4]
 800a156:	f000 fa30 	bl	800a5ba <USBD_CtlSendStatus>
      break;
 800a15a:	e059      	b.n	800a210 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800a15c:	4b2f      	ldr	r3, [pc, #188]	@ (800a21c <USBD_SetConfig+0x150>)
 800a15e:	781b      	ldrb	r3, [r3, #0]
 800a160:	2b00      	cmp	r3, #0
 800a162:	d112      	bne.n	800a18a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2202      	movs	r2, #2
 800a168:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800a16c:	4b2b      	ldr	r3, [pc, #172]	@ (800a21c <USBD_SetConfig+0x150>)
 800a16e:	781b      	ldrb	r3, [r3, #0]
 800a170:	461a      	mov	r2, r3
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a176:	4b29      	ldr	r3, [pc, #164]	@ (800a21c <USBD_SetConfig+0x150>)
 800a178:	781b      	ldrb	r3, [r3, #0]
 800a17a:	4619      	mov	r1, r3
 800a17c:	6878      	ldr	r0, [r7, #4]
 800a17e:	f7fe ffbe 	bl	80090fe <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 fa19 	bl	800a5ba <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800a188:	e042      	b.n	800a210 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800a18a:	4b24      	ldr	r3, [pc, #144]	@ (800a21c <USBD_SetConfig+0x150>)
 800a18c:	781b      	ldrb	r3, [r3, #0]
 800a18e:	461a      	mov	r2, r3
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	685b      	ldr	r3, [r3, #4]
 800a194:	429a      	cmp	r2, r3
 800a196:	d02a      	beq.n	800a1ee <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	b2db      	uxtb	r3, r3
 800a19e:	4619      	mov	r1, r3
 800a1a0:	6878      	ldr	r0, [r7, #4]
 800a1a2:	f7fe ffac 	bl	80090fe <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a1a6:	4b1d      	ldr	r3, [pc, #116]	@ (800a21c <USBD_SetConfig+0x150>)
 800a1a8:	781b      	ldrb	r3, [r3, #0]
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a1b0:	4b1a      	ldr	r3, [pc, #104]	@ (800a21c <USBD_SetConfig+0x150>)
 800a1b2:	781b      	ldrb	r3, [r3, #0]
 800a1b4:	4619      	mov	r1, r3
 800a1b6:	6878      	ldr	r0, [r7, #4]
 800a1b8:	f7fe ff85 	bl	80090c6 <USBD_SetClassConfig>
 800a1bc:	4603      	mov	r3, r0
 800a1be:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800a1c0:	7bfb      	ldrb	r3, [r7, #15]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d00f      	beq.n	800a1e6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800a1c6:	6839      	ldr	r1, [r7, #0]
 800a1c8:	6878      	ldr	r0, [r7, #4]
 800a1ca:	f000 f918 	bl	800a3fe <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	685b      	ldr	r3, [r3, #4]
 800a1d2:	b2db      	uxtb	r3, r3
 800a1d4:	4619      	mov	r1, r3
 800a1d6:	6878      	ldr	r0, [r7, #4]
 800a1d8:	f7fe ff91 	bl	80090fe <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	2202      	movs	r2, #2
 800a1e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800a1e4:	e014      	b.n	800a210 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f000 f9e7 	bl	800a5ba <USBD_CtlSendStatus>
      break;
 800a1ec:	e010      	b.n	800a210 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	f000 f9e3 	bl	800a5ba <USBD_CtlSendStatus>
      break;
 800a1f4:	e00c      	b.n	800a210 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800a1f6:	6839      	ldr	r1, [r7, #0]
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f000 f900 	bl	800a3fe <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a1fe:	4b07      	ldr	r3, [pc, #28]	@ (800a21c <USBD_SetConfig+0x150>)
 800a200:	781b      	ldrb	r3, [r3, #0]
 800a202:	4619      	mov	r1, r3
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f7fe ff7a 	bl	80090fe <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800a20a:	2303      	movs	r3, #3
 800a20c:	73fb      	strb	r3, [r7, #15]
      break;
 800a20e:	bf00      	nop
  }

  return ret;
 800a210:	7bfb      	ldrb	r3, [r7, #15]
}
 800a212:	4618      	mov	r0, r3
 800a214:	3710      	adds	r7, #16
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}
 800a21a:	bf00      	nop
 800a21c:	2000042c 	.word	0x2000042c

0800a220 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a220:	b580      	push	{r7, lr}
 800a222:	b082      	sub	sp, #8
 800a224:	af00      	add	r7, sp, #0
 800a226:	6078      	str	r0, [r7, #4]
 800a228:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	88db      	ldrh	r3, [r3, #6]
 800a22e:	2b01      	cmp	r3, #1
 800a230:	d004      	beq.n	800a23c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a232:	6839      	ldr	r1, [r7, #0]
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	f000 f8e2 	bl	800a3fe <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a23a:	e023      	b.n	800a284 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a242:	b2db      	uxtb	r3, r3
 800a244:	2b02      	cmp	r3, #2
 800a246:	dc02      	bgt.n	800a24e <USBD_GetConfig+0x2e>
 800a248:	2b00      	cmp	r3, #0
 800a24a:	dc03      	bgt.n	800a254 <USBD_GetConfig+0x34>
 800a24c:	e015      	b.n	800a27a <USBD_GetConfig+0x5a>
 800a24e:	2b03      	cmp	r3, #3
 800a250:	d00b      	beq.n	800a26a <USBD_GetConfig+0x4a>
 800a252:	e012      	b.n	800a27a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2200      	movs	r2, #0
 800a258:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	3308      	adds	r3, #8
 800a25e:	2201      	movs	r2, #1
 800a260:	4619      	mov	r1, r3
 800a262:	6878      	ldr	r0, [r7, #4]
 800a264:	f000 f948 	bl	800a4f8 <USBD_CtlSendData>
        break;
 800a268:	e00c      	b.n	800a284 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	3304      	adds	r3, #4
 800a26e:	2201      	movs	r2, #1
 800a270:	4619      	mov	r1, r3
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f000 f940 	bl	800a4f8 <USBD_CtlSendData>
        break;
 800a278:	e004      	b.n	800a284 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800a27a:	6839      	ldr	r1, [r7, #0]
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f000 f8be 	bl	800a3fe <USBD_CtlError>
        break;
 800a282:	bf00      	nop
}
 800a284:	bf00      	nop
 800a286:	3708      	adds	r7, #8
 800a288:	46bd      	mov	sp, r7
 800a28a:	bd80      	pop	{r7, pc}

0800a28c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b082      	sub	sp, #8
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
 800a294:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a29c:	b2db      	uxtb	r3, r3
 800a29e:	3b01      	subs	r3, #1
 800a2a0:	2b02      	cmp	r3, #2
 800a2a2:	d81e      	bhi.n	800a2e2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	88db      	ldrh	r3, [r3, #6]
 800a2a8:	2b02      	cmp	r3, #2
 800a2aa:	d004      	beq.n	800a2b6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800a2ac:	6839      	ldr	r1, [r7, #0]
 800a2ae:	6878      	ldr	r0, [r7, #4]
 800a2b0:	f000 f8a5 	bl	800a3fe <USBD_CtlError>
        break;
 800a2b4:	e01a      	b.n	800a2ec <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	2201      	movs	r2, #1
 800a2ba:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d005      	beq.n	800a2d2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	68db      	ldr	r3, [r3, #12]
 800a2ca:	f043 0202 	orr.w	r2, r3, #2
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	330c      	adds	r3, #12
 800a2d6:	2202      	movs	r2, #2
 800a2d8:	4619      	mov	r1, r3
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f000 f90c 	bl	800a4f8 <USBD_CtlSendData>
      break;
 800a2e0:	e004      	b.n	800a2ec <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800a2e2:	6839      	ldr	r1, [r7, #0]
 800a2e4:	6878      	ldr	r0, [r7, #4]
 800a2e6:	f000 f88a 	bl	800a3fe <USBD_CtlError>
      break;
 800a2ea:	bf00      	nop
  }
}
 800a2ec:	bf00      	nop
 800a2ee:	3708      	adds	r7, #8
 800a2f0:	46bd      	mov	sp, r7
 800a2f2:	bd80      	pop	{r7, pc}

0800a2f4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a2f4:	b580      	push	{r7, lr}
 800a2f6:	b082      	sub	sp, #8
 800a2f8:	af00      	add	r7, sp, #0
 800a2fa:	6078      	str	r0, [r7, #4]
 800a2fc:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	885b      	ldrh	r3, [r3, #2]
 800a302:	2b01      	cmp	r3, #1
 800a304:	d107      	bne.n	800a316 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	2201      	movs	r2, #1
 800a30a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a30e:	6878      	ldr	r0, [r7, #4]
 800a310:	f000 f953 	bl	800a5ba <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800a314:	e013      	b.n	800a33e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800a316:	683b      	ldr	r3, [r7, #0]
 800a318:	885b      	ldrh	r3, [r3, #2]
 800a31a:	2b02      	cmp	r3, #2
 800a31c:	d10b      	bne.n	800a336 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800a31e:	683b      	ldr	r3, [r7, #0]
 800a320:	889b      	ldrh	r3, [r3, #4]
 800a322:	0a1b      	lsrs	r3, r3, #8
 800a324:	b29b      	uxth	r3, r3
 800a326:	b2da      	uxtb	r2, r3
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f000 f943 	bl	800a5ba <USBD_CtlSendStatus>
}
 800a334:	e003      	b.n	800a33e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800a336:	6839      	ldr	r1, [r7, #0]
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f000 f860 	bl	800a3fe <USBD_CtlError>
}
 800a33e:	bf00      	nop
 800a340:	3708      	adds	r7, #8
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}

0800a346 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a346:	b580      	push	{r7, lr}
 800a348:	b082      	sub	sp, #8
 800a34a:	af00      	add	r7, sp, #0
 800a34c:	6078      	str	r0, [r7, #4]
 800a34e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a356:	b2db      	uxtb	r3, r3
 800a358:	3b01      	subs	r3, #1
 800a35a:	2b02      	cmp	r3, #2
 800a35c:	d80b      	bhi.n	800a376 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a35e:	683b      	ldr	r3, [r7, #0]
 800a360:	885b      	ldrh	r3, [r3, #2]
 800a362:	2b01      	cmp	r3, #1
 800a364:	d10c      	bne.n	800a380 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2200      	movs	r2, #0
 800a36a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	f000 f923 	bl	800a5ba <USBD_CtlSendStatus>
      }
      break;
 800a374:	e004      	b.n	800a380 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800a376:	6839      	ldr	r1, [r7, #0]
 800a378:	6878      	ldr	r0, [r7, #4]
 800a37a:	f000 f840 	bl	800a3fe <USBD_CtlError>
      break;
 800a37e:	e000      	b.n	800a382 <USBD_ClrFeature+0x3c>
      break;
 800a380:	bf00      	nop
  }
}
 800a382:	bf00      	nop
 800a384:	3708      	adds	r7, #8
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}

0800a38a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a38a:	b580      	push	{r7, lr}
 800a38c:	b084      	sub	sp, #16
 800a38e:	af00      	add	r7, sp, #0
 800a390:	6078      	str	r0, [r7, #4]
 800a392:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a394:	683b      	ldr	r3, [r7, #0]
 800a396:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	781a      	ldrb	r2, [r3, #0]
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	3301      	adds	r3, #1
 800a3a4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	781a      	ldrb	r2, [r3, #0]
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	3301      	adds	r3, #1
 800a3b2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a3b4:	68f8      	ldr	r0, [r7, #12]
 800a3b6:	f7ff fa3f 	bl	8009838 <SWAPBYTE>
 800a3ba:	4603      	mov	r3, r0
 800a3bc:	461a      	mov	r2, r3
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	3301      	adds	r3, #1
 800a3c6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	3301      	adds	r3, #1
 800a3cc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a3ce:	68f8      	ldr	r0, [r7, #12]
 800a3d0:	f7ff fa32 	bl	8009838 <SWAPBYTE>
 800a3d4:	4603      	mov	r3, r0
 800a3d6:	461a      	mov	r2, r3
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	3301      	adds	r3, #1
 800a3e0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	3301      	adds	r3, #1
 800a3e6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a3e8:	68f8      	ldr	r0, [r7, #12]
 800a3ea:	f7ff fa25 	bl	8009838 <SWAPBYTE>
 800a3ee:	4603      	mov	r3, r0
 800a3f0:	461a      	mov	r2, r3
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	80da      	strh	r2, [r3, #6]
}
 800a3f6:	bf00      	nop
 800a3f8:	3710      	adds	r7, #16
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	bd80      	pop	{r7, pc}

0800a3fe <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a3fe:	b580      	push	{r7, lr}
 800a400:	b082      	sub	sp, #8
 800a402:	af00      	add	r7, sp, #0
 800a404:	6078      	str	r0, [r7, #4]
 800a406:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a408:	2180      	movs	r1, #128	@ 0x80
 800a40a:	6878      	ldr	r0, [r7, #4]
 800a40c:	f000 fcf4 	bl	800adf8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a410:	2100      	movs	r1, #0
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f000 fcf0 	bl	800adf8 <USBD_LL_StallEP>
}
 800a418:	bf00      	nop
 800a41a:	3708      	adds	r7, #8
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}

0800a420 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b086      	sub	sp, #24
 800a424:	af00      	add	r7, sp, #0
 800a426:	60f8      	str	r0, [r7, #12]
 800a428:	60b9      	str	r1, [r7, #8]
 800a42a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a42c:	2300      	movs	r3, #0
 800a42e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	2b00      	cmp	r3, #0
 800a434:	d042      	beq.n	800a4bc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800a43a:	6938      	ldr	r0, [r7, #16]
 800a43c:	f000 f842 	bl	800a4c4 <USBD_GetLen>
 800a440:	4603      	mov	r3, r0
 800a442:	3301      	adds	r3, #1
 800a444:	005b      	lsls	r3, r3, #1
 800a446:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a44a:	d808      	bhi.n	800a45e <USBD_GetString+0x3e>
 800a44c:	6938      	ldr	r0, [r7, #16]
 800a44e:	f000 f839 	bl	800a4c4 <USBD_GetLen>
 800a452:	4603      	mov	r3, r0
 800a454:	3301      	adds	r3, #1
 800a456:	b29b      	uxth	r3, r3
 800a458:	005b      	lsls	r3, r3, #1
 800a45a:	b29a      	uxth	r2, r3
 800a45c:	e001      	b.n	800a462 <USBD_GetString+0x42>
 800a45e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a466:	7dfb      	ldrb	r3, [r7, #23]
 800a468:	68ba      	ldr	r2, [r7, #8]
 800a46a:	4413      	add	r3, r2
 800a46c:	687a      	ldr	r2, [r7, #4]
 800a46e:	7812      	ldrb	r2, [r2, #0]
 800a470:	701a      	strb	r2, [r3, #0]
  idx++;
 800a472:	7dfb      	ldrb	r3, [r7, #23]
 800a474:	3301      	adds	r3, #1
 800a476:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a478:	7dfb      	ldrb	r3, [r7, #23]
 800a47a:	68ba      	ldr	r2, [r7, #8]
 800a47c:	4413      	add	r3, r2
 800a47e:	2203      	movs	r2, #3
 800a480:	701a      	strb	r2, [r3, #0]
  idx++;
 800a482:	7dfb      	ldrb	r3, [r7, #23]
 800a484:	3301      	adds	r3, #1
 800a486:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a488:	e013      	b.n	800a4b2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a48a:	7dfb      	ldrb	r3, [r7, #23]
 800a48c:	68ba      	ldr	r2, [r7, #8]
 800a48e:	4413      	add	r3, r2
 800a490:	693a      	ldr	r2, [r7, #16]
 800a492:	7812      	ldrb	r2, [r2, #0]
 800a494:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a496:	693b      	ldr	r3, [r7, #16]
 800a498:	3301      	adds	r3, #1
 800a49a:	613b      	str	r3, [r7, #16]
    idx++;
 800a49c:	7dfb      	ldrb	r3, [r7, #23]
 800a49e:	3301      	adds	r3, #1
 800a4a0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a4a2:	7dfb      	ldrb	r3, [r7, #23]
 800a4a4:	68ba      	ldr	r2, [r7, #8]
 800a4a6:	4413      	add	r3, r2
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	701a      	strb	r2, [r3, #0]
    idx++;
 800a4ac:	7dfb      	ldrb	r3, [r7, #23]
 800a4ae:	3301      	adds	r3, #1
 800a4b0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a4b2:	693b      	ldr	r3, [r7, #16]
 800a4b4:	781b      	ldrb	r3, [r3, #0]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d1e7      	bne.n	800a48a <USBD_GetString+0x6a>
 800a4ba:	e000      	b.n	800a4be <USBD_GetString+0x9e>
    return;
 800a4bc:	bf00      	nop
  }
}
 800a4be:	3718      	adds	r7, #24
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	bd80      	pop	{r7, pc}

0800a4c4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b085      	sub	sp, #20
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a4cc:	2300      	movs	r3, #0
 800a4ce:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a4d4:	e005      	b.n	800a4e2 <USBD_GetLen+0x1e>
  {
    len++;
 800a4d6:	7bfb      	ldrb	r3, [r7, #15]
 800a4d8:	3301      	adds	r3, #1
 800a4da:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	3301      	adds	r3, #1
 800a4e0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	781b      	ldrb	r3, [r3, #0]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d1f5      	bne.n	800a4d6 <USBD_GetLen+0x12>
  }

  return len;
 800a4ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	3714      	adds	r7, #20
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4f6:	4770      	bx	lr

0800a4f8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b084      	sub	sp, #16
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	60f8      	str	r0, [r7, #12]
 800a500:	60b9      	str	r1, [r7, #8]
 800a502:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	2202      	movs	r2, #2
 800a508:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	687a      	ldr	r2, [r7, #4]
 800a510:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	68ba      	ldr	r2, [r7, #8]
 800a516:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	687a      	ldr	r2, [r7, #4]
 800a51c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	68ba      	ldr	r2, [r7, #8]
 800a522:	2100      	movs	r1, #0
 800a524:	68f8      	ldr	r0, [r7, #12]
 800a526:	f000 fcf0 	bl	800af0a <USBD_LL_Transmit>

  return USBD_OK;
 800a52a:	2300      	movs	r3, #0
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3710      	adds	r7, #16
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}

0800a534 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a534:	b580      	push	{r7, lr}
 800a536:	b084      	sub	sp, #16
 800a538:	af00      	add	r7, sp, #0
 800a53a:	60f8      	str	r0, [r7, #12]
 800a53c:	60b9      	str	r1, [r7, #8]
 800a53e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	68ba      	ldr	r2, [r7, #8]
 800a544:	2100      	movs	r1, #0
 800a546:	68f8      	ldr	r0, [r7, #12]
 800a548:	f000 fcdf 	bl	800af0a <USBD_LL_Transmit>

  return USBD_OK;
 800a54c:	2300      	movs	r3, #0
}
 800a54e:	4618      	mov	r0, r3
 800a550:	3710      	adds	r7, #16
 800a552:	46bd      	mov	sp, r7
 800a554:	bd80      	pop	{r7, pc}

0800a556 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a556:	b580      	push	{r7, lr}
 800a558:	b084      	sub	sp, #16
 800a55a:	af00      	add	r7, sp, #0
 800a55c:	60f8      	str	r0, [r7, #12]
 800a55e:	60b9      	str	r1, [r7, #8]
 800a560:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	2203      	movs	r2, #3
 800a566:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	687a      	ldr	r2, [r7, #4]
 800a56e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	68ba      	ldr	r2, [r7, #8]
 800a576:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	687a      	ldr	r2, [r7, #4]
 800a57e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	68ba      	ldr	r2, [r7, #8]
 800a586:	2100      	movs	r1, #0
 800a588:	68f8      	ldr	r0, [r7, #12]
 800a58a:	f000 fcdf 	bl	800af4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a58e:	2300      	movs	r3, #0
}
 800a590:	4618      	mov	r0, r3
 800a592:	3710      	adds	r7, #16
 800a594:	46bd      	mov	sp, r7
 800a596:	bd80      	pop	{r7, pc}

0800a598 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b084      	sub	sp, #16
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	60f8      	str	r0, [r7, #12]
 800a5a0:	60b9      	str	r1, [r7, #8]
 800a5a2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	68ba      	ldr	r2, [r7, #8]
 800a5a8:	2100      	movs	r1, #0
 800a5aa:	68f8      	ldr	r0, [r7, #12]
 800a5ac:	f000 fcce 	bl	800af4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a5b0:	2300      	movs	r3, #0
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3710      	adds	r7, #16
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}

0800a5ba <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a5ba:	b580      	push	{r7, lr}
 800a5bc:	b082      	sub	sp, #8
 800a5be:	af00      	add	r7, sp, #0
 800a5c0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	2204      	movs	r2, #4
 800a5c6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a5ca:	2300      	movs	r3, #0
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	2100      	movs	r1, #0
 800a5d0:	6878      	ldr	r0, [r7, #4]
 800a5d2:	f000 fc9a 	bl	800af0a <USBD_LL_Transmit>

  return USBD_OK;
 800a5d6:	2300      	movs	r3, #0
}
 800a5d8:	4618      	mov	r0, r3
 800a5da:	3708      	adds	r7, #8
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	bd80      	pop	{r7, pc}

0800a5e0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a5e0:	b580      	push	{r7, lr}
 800a5e2:	b082      	sub	sp, #8
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2205      	movs	r2, #5
 800a5ec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	2100      	movs	r1, #0
 800a5f6:	6878      	ldr	r0, [r7, #4]
 800a5f8:	f000 fca8 	bl	800af4c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a5fc:	2300      	movs	r3, #0
}
 800a5fe:	4618      	mov	r0, r3
 800a600:	3708      	adds	r7, #8
 800a602:	46bd      	mov	sp, r7
 800a604:	bd80      	pop	{r7, pc}
	...

0800a608 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a608:	b580      	push	{r7, lr}
 800a60a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a60c:	2200      	movs	r2, #0
 800a60e:	4912      	ldr	r1, [pc, #72]	@ (800a658 <MX_USB_DEVICE_Init+0x50>)
 800a610:	4812      	ldr	r0, [pc, #72]	@ (800a65c <MX_USB_DEVICE_Init+0x54>)
 800a612:	f7fe fcdb 	bl	8008fcc <USBD_Init>
 800a616:	4603      	mov	r3, r0
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d001      	beq.n	800a620 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a61c:	f7f7 f8b4 	bl	8001788 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a620:	490f      	ldr	r1, [pc, #60]	@ (800a660 <MX_USB_DEVICE_Init+0x58>)
 800a622:	480e      	ldr	r0, [pc, #56]	@ (800a65c <MX_USB_DEVICE_Init+0x54>)
 800a624:	f7fe fd02 	bl	800902c <USBD_RegisterClass>
 800a628:	4603      	mov	r3, r0
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d001      	beq.n	800a632 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a62e:	f7f7 f8ab 	bl	8001788 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a632:	490c      	ldr	r1, [pc, #48]	@ (800a664 <MX_USB_DEVICE_Init+0x5c>)
 800a634:	4809      	ldr	r0, [pc, #36]	@ (800a65c <MX_USB_DEVICE_Init+0x54>)
 800a636:	f7fe fbf9 	bl	8008e2c <USBD_CDC_RegisterInterface>
 800a63a:	4603      	mov	r3, r0
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d001      	beq.n	800a644 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a640:	f7f7 f8a2 	bl	8001788 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a644:	4805      	ldr	r0, [pc, #20]	@ (800a65c <MX_USB_DEVICE_Init+0x54>)
 800a646:	f7fe fd27 	bl	8009098 <USBD_Start>
 800a64a:	4603      	mov	r3, r0
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d001      	beq.n	800a654 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a650:	f7f7 f89a 	bl	8001788 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a654:	bf00      	nop
 800a656:	bd80      	pop	{r7, pc}
 800a658:	200000ac 	.word	0x200000ac
 800a65c:	20000430 	.word	0x20000430
 800a660:	20000018 	.word	0x20000018
 800a664:	20000098 	.word	0x20000098

0800a668 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a66c:	2200      	movs	r2, #0
 800a66e:	4905      	ldr	r1, [pc, #20]	@ (800a684 <CDC_Init_FS+0x1c>)
 800a670:	4805      	ldr	r0, [pc, #20]	@ (800a688 <CDC_Init_FS+0x20>)
 800a672:	f7fe fbf5 	bl	8008e60 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a676:	4905      	ldr	r1, [pc, #20]	@ (800a68c <CDC_Init_FS+0x24>)
 800a678:	4803      	ldr	r0, [pc, #12]	@ (800a688 <CDC_Init_FS+0x20>)
 800a67a:	f7fe fc13 	bl	8008ea4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a67e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a680:	4618      	mov	r0, r3
 800a682:	bd80      	pop	{r7, pc}
 800a684:	20000f0c 	.word	0x20000f0c
 800a688:	20000430 	.word	0x20000430
 800a68c:	2000070c 	.word	0x2000070c

0800a690 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a690:	b480      	push	{r7}
 800a692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a694:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a696:	4618      	mov	r0, r3
 800a698:	46bd      	mov	sp, r7
 800a69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69e:	4770      	bx	lr

0800a6a0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a6a0:	b480      	push	{r7}
 800a6a2:	b083      	sub	sp, #12
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	6039      	str	r1, [r7, #0]
 800a6aa:	71fb      	strb	r3, [r7, #7]
 800a6ac:	4613      	mov	r3, r2
 800a6ae:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a6b0:	79fb      	ldrb	r3, [r7, #7]
 800a6b2:	2b23      	cmp	r3, #35	@ 0x23
 800a6b4:	d84a      	bhi.n	800a74c <CDC_Control_FS+0xac>
 800a6b6:	a201      	add	r2, pc, #4	@ (adr r2, 800a6bc <CDC_Control_FS+0x1c>)
 800a6b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a6bc:	0800a74d 	.word	0x0800a74d
 800a6c0:	0800a74d 	.word	0x0800a74d
 800a6c4:	0800a74d 	.word	0x0800a74d
 800a6c8:	0800a74d 	.word	0x0800a74d
 800a6cc:	0800a74d 	.word	0x0800a74d
 800a6d0:	0800a74d 	.word	0x0800a74d
 800a6d4:	0800a74d 	.word	0x0800a74d
 800a6d8:	0800a74d 	.word	0x0800a74d
 800a6dc:	0800a74d 	.word	0x0800a74d
 800a6e0:	0800a74d 	.word	0x0800a74d
 800a6e4:	0800a74d 	.word	0x0800a74d
 800a6e8:	0800a74d 	.word	0x0800a74d
 800a6ec:	0800a74d 	.word	0x0800a74d
 800a6f0:	0800a74d 	.word	0x0800a74d
 800a6f4:	0800a74d 	.word	0x0800a74d
 800a6f8:	0800a74d 	.word	0x0800a74d
 800a6fc:	0800a74d 	.word	0x0800a74d
 800a700:	0800a74d 	.word	0x0800a74d
 800a704:	0800a74d 	.word	0x0800a74d
 800a708:	0800a74d 	.word	0x0800a74d
 800a70c:	0800a74d 	.word	0x0800a74d
 800a710:	0800a74d 	.word	0x0800a74d
 800a714:	0800a74d 	.word	0x0800a74d
 800a718:	0800a74d 	.word	0x0800a74d
 800a71c:	0800a74d 	.word	0x0800a74d
 800a720:	0800a74d 	.word	0x0800a74d
 800a724:	0800a74d 	.word	0x0800a74d
 800a728:	0800a74d 	.word	0x0800a74d
 800a72c:	0800a74d 	.word	0x0800a74d
 800a730:	0800a74d 	.word	0x0800a74d
 800a734:	0800a74d 	.word	0x0800a74d
 800a738:	0800a74d 	.word	0x0800a74d
 800a73c:	0800a74d 	.word	0x0800a74d
 800a740:	0800a74d 	.word	0x0800a74d
 800a744:	0800a74d 	.word	0x0800a74d
 800a748:	0800a74d 	.word	0x0800a74d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a74c:	bf00      	nop
  }

  return (USBD_OK);
 800a74e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a750:	4618      	mov	r0, r3
 800a752:	370c      	adds	r7, #12
 800a754:	46bd      	mov	sp, r7
 800a756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75a:	4770      	bx	lr

0800a75c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b082      	sub	sp, #8
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
 800a764:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a766:	6879      	ldr	r1, [r7, #4]
 800a768:	4805      	ldr	r0, [pc, #20]	@ (800a780 <CDC_Receive_FS+0x24>)
 800a76a:	f7fe fb9b 	bl	8008ea4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a76e:	4804      	ldr	r0, [pc, #16]	@ (800a780 <CDC_Receive_FS+0x24>)
 800a770:	f7fe fbf6 	bl	8008f60 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a774:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a776:	4618      	mov	r0, r3
 800a778:	3708      	adds	r7, #8
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bd80      	pop	{r7, pc}
 800a77e:	bf00      	nop
 800a780:	20000430 	.word	0x20000430

0800a784 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	b084      	sub	sp, #16
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
 800a78c:	460b      	mov	r3, r1
 800a78e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a790:	2300      	movs	r3, #0
 800a792:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a794:	4b0d      	ldr	r3, [pc, #52]	@ (800a7cc <CDC_Transmit_FS+0x48>)
 800a796:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a79a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d001      	beq.n	800a7aa <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a7a6:	2301      	movs	r3, #1
 800a7a8:	e00b      	b.n	800a7c2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a7aa:	887b      	ldrh	r3, [r7, #2]
 800a7ac:	461a      	mov	r2, r3
 800a7ae:	6879      	ldr	r1, [r7, #4]
 800a7b0:	4806      	ldr	r0, [pc, #24]	@ (800a7cc <CDC_Transmit_FS+0x48>)
 800a7b2:	f7fe fb55 	bl	8008e60 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a7b6:	4805      	ldr	r0, [pc, #20]	@ (800a7cc <CDC_Transmit_FS+0x48>)
 800a7b8:	f7fe fb92 	bl	8008ee0 <USBD_CDC_TransmitPacket>
 800a7bc:	4603      	mov	r3, r0
 800a7be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a7c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3710      	adds	r7, #16
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}
 800a7ca:	bf00      	nop
 800a7cc:	20000430 	.word	0x20000430

0800a7d0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a7d0:	b480      	push	{r7}
 800a7d2:	b087      	sub	sp, #28
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	60f8      	str	r0, [r7, #12]
 800a7d8:	60b9      	str	r1, [r7, #8]
 800a7da:	4613      	mov	r3, r2
 800a7dc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a7de:	2300      	movs	r3, #0
 800a7e0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a7e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	371c      	adds	r7, #28
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f0:	4770      	bx	lr
	...

0800a7f4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a7f4:	b480      	push	{r7}
 800a7f6:	b083      	sub	sp, #12
 800a7f8:	af00      	add	r7, sp, #0
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	6039      	str	r1, [r7, #0]
 800a7fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a800:	683b      	ldr	r3, [r7, #0]
 800a802:	2212      	movs	r2, #18
 800a804:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a806:	4b03      	ldr	r3, [pc, #12]	@ (800a814 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a808:	4618      	mov	r0, r3
 800a80a:	370c      	adds	r7, #12
 800a80c:	46bd      	mov	sp, r7
 800a80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a812:	4770      	bx	lr
 800a814:	200000c8 	.word	0x200000c8

0800a818 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a818:	b480      	push	{r7}
 800a81a:	b083      	sub	sp, #12
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	4603      	mov	r3, r0
 800a820:	6039      	str	r1, [r7, #0]
 800a822:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	2204      	movs	r2, #4
 800a828:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a82a:	4b03      	ldr	r3, [pc, #12]	@ (800a838 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a82c:	4618      	mov	r0, r3
 800a82e:	370c      	adds	r7, #12
 800a830:	46bd      	mov	sp, r7
 800a832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a836:	4770      	bx	lr
 800a838:	200000dc 	.word	0x200000dc

0800a83c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b082      	sub	sp, #8
 800a840:	af00      	add	r7, sp, #0
 800a842:	4603      	mov	r3, r0
 800a844:	6039      	str	r1, [r7, #0]
 800a846:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a848:	79fb      	ldrb	r3, [r7, #7]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d105      	bne.n	800a85a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a84e:	683a      	ldr	r2, [r7, #0]
 800a850:	4907      	ldr	r1, [pc, #28]	@ (800a870 <USBD_FS_ProductStrDescriptor+0x34>)
 800a852:	4808      	ldr	r0, [pc, #32]	@ (800a874 <USBD_FS_ProductStrDescriptor+0x38>)
 800a854:	f7ff fde4 	bl	800a420 <USBD_GetString>
 800a858:	e004      	b.n	800a864 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a85a:	683a      	ldr	r2, [r7, #0]
 800a85c:	4904      	ldr	r1, [pc, #16]	@ (800a870 <USBD_FS_ProductStrDescriptor+0x34>)
 800a85e:	4805      	ldr	r0, [pc, #20]	@ (800a874 <USBD_FS_ProductStrDescriptor+0x38>)
 800a860:	f7ff fdde 	bl	800a420 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a864:	4b02      	ldr	r3, [pc, #8]	@ (800a870 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a866:	4618      	mov	r0, r3
 800a868:	3708      	adds	r7, #8
 800a86a:	46bd      	mov	sp, r7
 800a86c:	bd80      	pop	{r7, pc}
 800a86e:	bf00      	nop
 800a870:	2000170c 	.word	0x2000170c
 800a874:	0800bbc8 	.word	0x0800bbc8

0800a878 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a878:	b580      	push	{r7, lr}
 800a87a:	b082      	sub	sp, #8
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	4603      	mov	r3, r0
 800a880:	6039      	str	r1, [r7, #0]
 800a882:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a884:	683a      	ldr	r2, [r7, #0]
 800a886:	4904      	ldr	r1, [pc, #16]	@ (800a898 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a888:	4804      	ldr	r0, [pc, #16]	@ (800a89c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a88a:	f7ff fdc9 	bl	800a420 <USBD_GetString>
  return USBD_StrDesc;
 800a88e:	4b02      	ldr	r3, [pc, #8]	@ (800a898 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a890:	4618      	mov	r0, r3
 800a892:	3708      	adds	r7, #8
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}
 800a898:	2000170c 	.word	0x2000170c
 800a89c:	0800bbe0 	.word	0x0800bbe0

0800a8a0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a8a0:	b580      	push	{r7, lr}
 800a8a2:	b082      	sub	sp, #8
 800a8a4:	af00      	add	r7, sp, #0
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	6039      	str	r1, [r7, #0]
 800a8aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a8ac:	683b      	ldr	r3, [r7, #0]
 800a8ae:	221a      	movs	r2, #26
 800a8b0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a8b2:	f000 f843 	bl	800a93c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a8b6:	4b02      	ldr	r3, [pc, #8]	@ (800a8c0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	3708      	adds	r7, #8
 800a8bc:	46bd      	mov	sp, r7
 800a8be:	bd80      	pop	{r7, pc}
 800a8c0:	200000e0 	.word	0x200000e0

0800a8c4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a8c4:	b580      	push	{r7, lr}
 800a8c6:	b082      	sub	sp, #8
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	6039      	str	r1, [r7, #0]
 800a8ce:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a8d0:	79fb      	ldrb	r3, [r7, #7]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	d105      	bne.n	800a8e2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a8d6:	683a      	ldr	r2, [r7, #0]
 800a8d8:	4907      	ldr	r1, [pc, #28]	@ (800a8f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a8da:	4808      	ldr	r0, [pc, #32]	@ (800a8fc <USBD_FS_ConfigStrDescriptor+0x38>)
 800a8dc:	f7ff fda0 	bl	800a420 <USBD_GetString>
 800a8e0:	e004      	b.n	800a8ec <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a8e2:	683a      	ldr	r2, [r7, #0]
 800a8e4:	4904      	ldr	r1, [pc, #16]	@ (800a8f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a8e6:	4805      	ldr	r0, [pc, #20]	@ (800a8fc <USBD_FS_ConfigStrDescriptor+0x38>)
 800a8e8:	f7ff fd9a 	bl	800a420 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a8ec:	4b02      	ldr	r3, [pc, #8]	@ (800a8f8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	3708      	adds	r7, #8
 800a8f2:	46bd      	mov	sp, r7
 800a8f4:	bd80      	pop	{r7, pc}
 800a8f6:	bf00      	nop
 800a8f8:	2000170c 	.word	0x2000170c
 800a8fc:	0800bbf4 	.word	0x0800bbf4

0800a900 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b082      	sub	sp, #8
 800a904:	af00      	add	r7, sp, #0
 800a906:	4603      	mov	r3, r0
 800a908:	6039      	str	r1, [r7, #0]
 800a90a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a90c:	79fb      	ldrb	r3, [r7, #7]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d105      	bne.n	800a91e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a912:	683a      	ldr	r2, [r7, #0]
 800a914:	4907      	ldr	r1, [pc, #28]	@ (800a934 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a916:	4808      	ldr	r0, [pc, #32]	@ (800a938 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a918:	f7ff fd82 	bl	800a420 <USBD_GetString>
 800a91c:	e004      	b.n	800a928 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a91e:	683a      	ldr	r2, [r7, #0]
 800a920:	4904      	ldr	r1, [pc, #16]	@ (800a934 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a922:	4805      	ldr	r0, [pc, #20]	@ (800a938 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a924:	f7ff fd7c 	bl	800a420 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a928:	4b02      	ldr	r3, [pc, #8]	@ (800a934 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a92a:	4618      	mov	r0, r3
 800a92c:	3708      	adds	r7, #8
 800a92e:	46bd      	mov	sp, r7
 800a930:	bd80      	pop	{r7, pc}
 800a932:	bf00      	nop
 800a934:	2000170c 	.word	0x2000170c
 800a938:	0800bc00 	.word	0x0800bc00

0800a93c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b084      	sub	sp, #16
 800a940:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a942:	4b0f      	ldr	r3, [pc, #60]	@ (800a980 <Get_SerialNum+0x44>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a948:	4b0e      	ldr	r3, [pc, #56]	@ (800a984 <Get_SerialNum+0x48>)
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a94e:	4b0e      	ldr	r3, [pc, #56]	@ (800a988 <Get_SerialNum+0x4c>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a954:	68fa      	ldr	r2, [r7, #12]
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	4413      	add	r3, r2
 800a95a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d009      	beq.n	800a976 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a962:	2208      	movs	r2, #8
 800a964:	4909      	ldr	r1, [pc, #36]	@ (800a98c <Get_SerialNum+0x50>)
 800a966:	68f8      	ldr	r0, [r7, #12]
 800a968:	f000 f814 	bl	800a994 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a96c:	2204      	movs	r2, #4
 800a96e:	4908      	ldr	r1, [pc, #32]	@ (800a990 <Get_SerialNum+0x54>)
 800a970:	68b8      	ldr	r0, [r7, #8]
 800a972:	f000 f80f 	bl	800a994 <IntToUnicode>
  }
}
 800a976:	bf00      	nop
 800a978:	3710      	adds	r7, #16
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bd80      	pop	{r7, pc}
 800a97e:	bf00      	nop
 800a980:	1fff7a10 	.word	0x1fff7a10
 800a984:	1fff7a14 	.word	0x1fff7a14
 800a988:	1fff7a18 	.word	0x1fff7a18
 800a98c:	200000e2 	.word	0x200000e2
 800a990:	200000f2 	.word	0x200000f2

0800a994 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a994:	b480      	push	{r7}
 800a996:	b087      	sub	sp, #28
 800a998:	af00      	add	r7, sp, #0
 800a99a:	60f8      	str	r0, [r7, #12]
 800a99c:	60b9      	str	r1, [r7, #8]
 800a99e:	4613      	mov	r3, r2
 800a9a0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	75fb      	strb	r3, [r7, #23]
 800a9aa:	e027      	b.n	800a9fc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	0f1b      	lsrs	r3, r3, #28
 800a9b0:	2b09      	cmp	r3, #9
 800a9b2:	d80b      	bhi.n	800a9cc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	0f1b      	lsrs	r3, r3, #28
 800a9b8:	b2da      	uxtb	r2, r3
 800a9ba:	7dfb      	ldrb	r3, [r7, #23]
 800a9bc:	005b      	lsls	r3, r3, #1
 800a9be:	4619      	mov	r1, r3
 800a9c0:	68bb      	ldr	r3, [r7, #8]
 800a9c2:	440b      	add	r3, r1
 800a9c4:	3230      	adds	r2, #48	@ 0x30
 800a9c6:	b2d2      	uxtb	r2, r2
 800a9c8:	701a      	strb	r2, [r3, #0]
 800a9ca:	e00a      	b.n	800a9e2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	0f1b      	lsrs	r3, r3, #28
 800a9d0:	b2da      	uxtb	r2, r3
 800a9d2:	7dfb      	ldrb	r3, [r7, #23]
 800a9d4:	005b      	lsls	r3, r3, #1
 800a9d6:	4619      	mov	r1, r3
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	440b      	add	r3, r1
 800a9dc:	3237      	adds	r2, #55	@ 0x37
 800a9de:	b2d2      	uxtb	r2, r2
 800a9e0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	011b      	lsls	r3, r3, #4
 800a9e6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a9e8:	7dfb      	ldrb	r3, [r7, #23]
 800a9ea:	005b      	lsls	r3, r3, #1
 800a9ec:	3301      	adds	r3, #1
 800a9ee:	68ba      	ldr	r2, [r7, #8]
 800a9f0:	4413      	add	r3, r2
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a9f6:	7dfb      	ldrb	r3, [r7, #23]
 800a9f8:	3301      	adds	r3, #1
 800a9fa:	75fb      	strb	r3, [r7, #23]
 800a9fc:	7dfa      	ldrb	r2, [r7, #23]
 800a9fe:	79fb      	ldrb	r3, [r7, #7]
 800aa00:	429a      	cmp	r2, r3
 800aa02:	d3d3      	bcc.n	800a9ac <IntToUnicode+0x18>
  }
}
 800aa04:	bf00      	nop
 800aa06:	bf00      	nop
 800aa08:	371c      	adds	r7, #28
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa10:	4770      	bx	lr
	...

0800aa14 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b08a      	sub	sp, #40	@ 0x28
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aa1c:	f107 0314 	add.w	r3, r7, #20
 800aa20:	2200      	movs	r2, #0
 800aa22:	601a      	str	r2, [r3, #0]
 800aa24:	605a      	str	r2, [r3, #4]
 800aa26:	609a      	str	r2, [r3, #8]
 800aa28:	60da      	str	r2, [r3, #12]
 800aa2a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800aa34:	d13a      	bne.n	800aaac <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aa36:	2300      	movs	r3, #0
 800aa38:	613b      	str	r3, [r7, #16]
 800aa3a:	4b1e      	ldr	r3, [pc, #120]	@ (800aab4 <HAL_PCD_MspInit+0xa0>)
 800aa3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa3e:	4a1d      	ldr	r2, [pc, #116]	@ (800aab4 <HAL_PCD_MspInit+0xa0>)
 800aa40:	f043 0301 	orr.w	r3, r3, #1
 800aa44:	6313      	str	r3, [r2, #48]	@ 0x30
 800aa46:	4b1b      	ldr	r3, [pc, #108]	@ (800aab4 <HAL_PCD_MspInit+0xa0>)
 800aa48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa4a:	f003 0301 	and.w	r3, r3, #1
 800aa4e:	613b      	str	r3, [r7, #16]
 800aa50:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800aa52:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800aa56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa58:	2302      	movs	r3, #2
 800aa5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aa60:	2300      	movs	r3, #0
 800aa62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800aa64:	230a      	movs	r3, #10
 800aa66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aa68:	f107 0314 	add.w	r3, r7, #20
 800aa6c:	4619      	mov	r1, r3
 800aa6e:	4812      	ldr	r0, [pc, #72]	@ (800aab8 <HAL_PCD_MspInit+0xa4>)
 800aa70:	f7f7 fe68 	bl	8002744 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800aa74:	4b0f      	ldr	r3, [pc, #60]	@ (800aab4 <HAL_PCD_MspInit+0xa0>)
 800aa76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa78:	4a0e      	ldr	r2, [pc, #56]	@ (800aab4 <HAL_PCD_MspInit+0xa0>)
 800aa7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa7e:	6353      	str	r3, [r2, #52]	@ 0x34
 800aa80:	2300      	movs	r3, #0
 800aa82:	60fb      	str	r3, [r7, #12]
 800aa84:	4b0b      	ldr	r3, [pc, #44]	@ (800aab4 <HAL_PCD_MspInit+0xa0>)
 800aa86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa88:	4a0a      	ldr	r2, [pc, #40]	@ (800aab4 <HAL_PCD_MspInit+0xa0>)
 800aa8a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800aa8e:	6453      	str	r3, [r2, #68]	@ 0x44
 800aa90:	4b08      	ldr	r3, [pc, #32]	@ (800aab4 <HAL_PCD_MspInit+0xa0>)
 800aa92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aa98:	60fb      	str	r3, [r7, #12]
 800aa9a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	2100      	movs	r1, #0
 800aaa0:	2043      	movs	r0, #67	@ 0x43
 800aaa2:	f7f7 fd86 	bl	80025b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800aaa6:	2043      	movs	r0, #67	@ 0x43
 800aaa8:	f7f7 fd9f 	bl	80025ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800aaac:	bf00      	nop
 800aaae:	3728      	adds	r7, #40	@ 0x28
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}
 800aab4:	40023800 	.word	0x40023800
 800aab8:	40020000 	.word	0x40020000

0800aabc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aabc:	b580      	push	{r7, lr}
 800aabe:	b082      	sub	sp, #8
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800aad0:	4619      	mov	r1, r3
 800aad2:	4610      	mov	r0, r2
 800aad4:	f7fe fb2d 	bl	8009132 <USBD_LL_SetupStage>
}
 800aad8:	bf00      	nop
 800aada:	3708      	adds	r7, #8
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}

0800aae0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b082      	sub	sp, #8
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
 800aae8:	460b      	mov	r3, r1
 800aaea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800aaf2:	78fa      	ldrb	r2, [r7, #3]
 800aaf4:	6879      	ldr	r1, [r7, #4]
 800aaf6:	4613      	mov	r3, r2
 800aaf8:	00db      	lsls	r3, r3, #3
 800aafa:	4413      	add	r3, r2
 800aafc:	009b      	lsls	r3, r3, #2
 800aafe:	440b      	add	r3, r1
 800ab00:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ab04:	681a      	ldr	r2, [r3, #0]
 800ab06:	78fb      	ldrb	r3, [r7, #3]
 800ab08:	4619      	mov	r1, r3
 800ab0a:	f7fe fb67 	bl	80091dc <USBD_LL_DataOutStage>
}
 800ab0e:	bf00      	nop
 800ab10:	3708      	adds	r7, #8
 800ab12:	46bd      	mov	sp, r7
 800ab14:	bd80      	pop	{r7, pc}

0800ab16 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab16:	b580      	push	{r7, lr}
 800ab18:	b082      	sub	sp, #8
 800ab1a:	af00      	add	r7, sp, #0
 800ab1c:	6078      	str	r0, [r7, #4]
 800ab1e:	460b      	mov	r3, r1
 800ab20:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ab28:	78fa      	ldrb	r2, [r7, #3]
 800ab2a:	6879      	ldr	r1, [r7, #4]
 800ab2c:	4613      	mov	r3, r2
 800ab2e:	00db      	lsls	r3, r3, #3
 800ab30:	4413      	add	r3, r2
 800ab32:	009b      	lsls	r3, r3, #2
 800ab34:	440b      	add	r3, r1
 800ab36:	3320      	adds	r3, #32
 800ab38:	681a      	ldr	r2, [r3, #0]
 800ab3a:	78fb      	ldrb	r3, [r7, #3]
 800ab3c:	4619      	mov	r1, r3
 800ab3e:	f7fe fc09 	bl	8009354 <USBD_LL_DataInStage>
}
 800ab42:	bf00      	nop
 800ab44:	3708      	adds	r7, #8
 800ab46:	46bd      	mov	sp, r7
 800ab48:	bd80      	pop	{r7, pc}

0800ab4a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab4a:	b580      	push	{r7, lr}
 800ab4c:	b082      	sub	sp, #8
 800ab4e:	af00      	add	r7, sp, #0
 800ab50:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ab58:	4618      	mov	r0, r3
 800ab5a:	f7fe fd4d 	bl	80095f8 <USBD_LL_SOF>
}
 800ab5e:	bf00      	nop
 800ab60:	3708      	adds	r7, #8
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}

0800ab66 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ab66:	b580      	push	{r7, lr}
 800ab68:	b084      	sub	sp, #16
 800ab6a:	af00      	add	r7, sp, #0
 800ab6c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ab6e:	2301      	movs	r3, #1
 800ab70:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	79db      	ldrb	r3, [r3, #7]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d102      	bne.n	800ab80 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	73fb      	strb	r3, [r7, #15]
 800ab7e:	e008      	b.n	800ab92 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	79db      	ldrb	r3, [r3, #7]
 800ab84:	2b02      	cmp	r3, #2
 800ab86:	d102      	bne.n	800ab8e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ab88:	2301      	movs	r3, #1
 800ab8a:	73fb      	strb	r3, [r7, #15]
 800ab8c:	e001      	b.n	800ab92 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ab8e:	f7f6 fdfb 	bl	8001788 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ab98:	7bfa      	ldrb	r2, [r7, #15]
 800ab9a:	4611      	mov	r1, r2
 800ab9c:	4618      	mov	r0, r3
 800ab9e:	f7fe fce7 	bl	8009570 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800aba8:	4618      	mov	r0, r3
 800abaa:	f7fe fc8e 	bl	80094ca <USBD_LL_Reset>
}
 800abae:	bf00      	nop
 800abb0:	3710      	adds	r7, #16
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}
	...

0800abb8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800abb8:	b580      	push	{r7, lr}
 800abba:	b082      	sub	sp, #8
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800abc6:	4618      	mov	r0, r3
 800abc8:	f7fe fce2 	bl	8009590 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	687a      	ldr	r2, [r7, #4]
 800abd8:	6812      	ldr	r2, [r2, #0]
 800abda:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800abde:	f043 0301 	orr.w	r3, r3, #1
 800abe2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	7adb      	ldrb	r3, [r3, #11]
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d005      	beq.n	800abf8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800abec:	4b04      	ldr	r3, [pc, #16]	@ (800ac00 <HAL_PCD_SuspendCallback+0x48>)
 800abee:	691b      	ldr	r3, [r3, #16]
 800abf0:	4a03      	ldr	r2, [pc, #12]	@ (800ac00 <HAL_PCD_SuspendCallback+0x48>)
 800abf2:	f043 0306 	orr.w	r3, r3, #6
 800abf6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800abf8:	bf00      	nop
 800abfa:	3708      	adds	r7, #8
 800abfc:	46bd      	mov	sp, r7
 800abfe:	bd80      	pop	{r7, pc}
 800ac00:	e000ed00 	.word	0xe000ed00

0800ac04 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac04:	b580      	push	{r7, lr}
 800ac06:	b082      	sub	sp, #8
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ac12:	4618      	mov	r0, r3
 800ac14:	f7fe fcd8 	bl	80095c8 <USBD_LL_Resume>
}
 800ac18:	bf00      	nop
 800ac1a:	3708      	adds	r7, #8
 800ac1c:	46bd      	mov	sp, r7
 800ac1e:	bd80      	pop	{r7, pc}

0800ac20 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	b082      	sub	sp, #8
 800ac24:	af00      	add	r7, sp, #0
 800ac26:	6078      	str	r0, [r7, #4]
 800ac28:	460b      	mov	r3, r1
 800ac2a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ac32:	78fa      	ldrb	r2, [r7, #3]
 800ac34:	4611      	mov	r1, r2
 800ac36:	4618      	mov	r0, r3
 800ac38:	f7fe fd30 	bl	800969c <USBD_LL_IsoOUTIncomplete>
}
 800ac3c:	bf00      	nop
 800ac3e:	3708      	adds	r7, #8
 800ac40:	46bd      	mov	sp, r7
 800ac42:	bd80      	pop	{r7, pc}

0800ac44 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b082      	sub	sp, #8
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
 800ac4c:	460b      	mov	r3, r1
 800ac4e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ac56:	78fa      	ldrb	r2, [r7, #3]
 800ac58:	4611      	mov	r1, r2
 800ac5a:	4618      	mov	r0, r3
 800ac5c:	f7fe fcec 	bl	8009638 <USBD_LL_IsoINIncomplete>
}
 800ac60:	bf00      	nop
 800ac62:	3708      	adds	r7, #8
 800ac64:	46bd      	mov	sp, r7
 800ac66:	bd80      	pop	{r7, pc}

0800ac68 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac68:	b580      	push	{r7, lr}
 800ac6a:	b082      	sub	sp, #8
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ac76:	4618      	mov	r0, r3
 800ac78:	f7fe fd42 	bl	8009700 <USBD_LL_DevConnected>
}
 800ac7c:	bf00      	nop
 800ac7e:	3708      	adds	r7, #8
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd80      	pop	{r7, pc}

0800ac84 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b082      	sub	sp, #8
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ac92:	4618      	mov	r0, r3
 800ac94:	f7fe fd3f 	bl	8009716 <USBD_LL_DevDisconnected>
}
 800ac98:	bf00      	nop
 800ac9a:	3708      	adds	r7, #8
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	bd80      	pop	{r7, pc}

0800aca0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800aca0:	b580      	push	{r7, lr}
 800aca2:	b082      	sub	sp, #8
 800aca4:	af00      	add	r7, sp, #0
 800aca6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	781b      	ldrb	r3, [r3, #0]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d13c      	bne.n	800ad2a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800acb0:	4a20      	ldr	r2, [pc, #128]	@ (800ad34 <USBD_LL_Init+0x94>)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	4a1e      	ldr	r2, [pc, #120]	@ (800ad34 <USBD_LL_Init+0x94>)
 800acbc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800acc0:	4b1c      	ldr	r3, [pc, #112]	@ (800ad34 <USBD_LL_Init+0x94>)
 800acc2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800acc6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800acc8:	4b1a      	ldr	r3, [pc, #104]	@ (800ad34 <USBD_LL_Init+0x94>)
 800acca:	2204      	movs	r2, #4
 800accc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800acce:	4b19      	ldr	r3, [pc, #100]	@ (800ad34 <USBD_LL_Init+0x94>)
 800acd0:	2202      	movs	r2, #2
 800acd2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800acd4:	4b17      	ldr	r3, [pc, #92]	@ (800ad34 <USBD_LL_Init+0x94>)
 800acd6:	2200      	movs	r2, #0
 800acd8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800acda:	4b16      	ldr	r3, [pc, #88]	@ (800ad34 <USBD_LL_Init+0x94>)
 800acdc:	2202      	movs	r2, #2
 800acde:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ace0:	4b14      	ldr	r3, [pc, #80]	@ (800ad34 <USBD_LL_Init+0x94>)
 800ace2:	2200      	movs	r2, #0
 800ace4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800ace6:	4b13      	ldr	r3, [pc, #76]	@ (800ad34 <USBD_LL_Init+0x94>)
 800ace8:	2200      	movs	r2, #0
 800acea:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800acec:	4b11      	ldr	r3, [pc, #68]	@ (800ad34 <USBD_LL_Init+0x94>)
 800acee:	2200      	movs	r2, #0
 800acf0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800acf2:	4b10      	ldr	r3, [pc, #64]	@ (800ad34 <USBD_LL_Init+0x94>)
 800acf4:	2200      	movs	r2, #0
 800acf6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800acf8:	4b0e      	ldr	r3, [pc, #56]	@ (800ad34 <USBD_LL_Init+0x94>)
 800acfa:	2200      	movs	r2, #0
 800acfc:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800acfe:	480d      	ldr	r0, [pc, #52]	@ (800ad34 <USBD_LL_Init+0x94>)
 800ad00:	f7f8 fb76 	bl	80033f0 <HAL_PCD_Init>
 800ad04:	4603      	mov	r3, r0
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d001      	beq.n	800ad0e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800ad0a:	f7f6 fd3d 	bl	8001788 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800ad0e:	2180      	movs	r1, #128	@ 0x80
 800ad10:	4808      	ldr	r0, [pc, #32]	@ (800ad34 <USBD_LL_Init+0x94>)
 800ad12:	f7f9 fda2 	bl	800485a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800ad16:	2240      	movs	r2, #64	@ 0x40
 800ad18:	2100      	movs	r1, #0
 800ad1a:	4806      	ldr	r0, [pc, #24]	@ (800ad34 <USBD_LL_Init+0x94>)
 800ad1c:	f7f9 fd56 	bl	80047cc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800ad20:	2280      	movs	r2, #128	@ 0x80
 800ad22:	2101      	movs	r1, #1
 800ad24:	4803      	ldr	r0, [pc, #12]	@ (800ad34 <USBD_LL_Init+0x94>)
 800ad26:	f7f9 fd51 	bl	80047cc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800ad2a:	2300      	movs	r3, #0
}
 800ad2c:	4618      	mov	r0, r3
 800ad2e:	3708      	adds	r7, #8
 800ad30:	46bd      	mov	sp, r7
 800ad32:	bd80      	pop	{r7, pc}
 800ad34:	2000190c 	.word	0x2000190c

0800ad38 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b084      	sub	sp, #16
 800ad3c:	af00      	add	r7, sp, #0
 800ad3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad40:	2300      	movs	r3, #0
 800ad42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad44:	2300      	movs	r3, #0
 800ad46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ad4e:	4618      	mov	r0, r3
 800ad50:	f7f8 fc5d 	bl	800360e <HAL_PCD_Start>
 800ad54:	4603      	mov	r3, r0
 800ad56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ad58:	7bfb      	ldrb	r3, [r7, #15]
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	f000 f942 	bl	800afe4 <USBD_Get_USB_Status>
 800ad60:	4603      	mov	r3, r0
 800ad62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ad64:	7bbb      	ldrb	r3, [r7, #14]
}
 800ad66:	4618      	mov	r0, r3
 800ad68:	3710      	adds	r7, #16
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	bd80      	pop	{r7, pc}

0800ad6e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ad6e:	b580      	push	{r7, lr}
 800ad70:	b084      	sub	sp, #16
 800ad72:	af00      	add	r7, sp, #0
 800ad74:	6078      	str	r0, [r7, #4]
 800ad76:	4608      	mov	r0, r1
 800ad78:	4611      	mov	r1, r2
 800ad7a:	461a      	mov	r2, r3
 800ad7c:	4603      	mov	r3, r0
 800ad7e:	70fb      	strb	r3, [r7, #3]
 800ad80:	460b      	mov	r3, r1
 800ad82:	70bb      	strb	r3, [r7, #2]
 800ad84:	4613      	mov	r3, r2
 800ad86:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ad96:	78bb      	ldrb	r3, [r7, #2]
 800ad98:	883a      	ldrh	r2, [r7, #0]
 800ad9a:	78f9      	ldrb	r1, [r7, #3]
 800ad9c:	f7f9 f931 	bl	8004002 <HAL_PCD_EP_Open>
 800ada0:	4603      	mov	r3, r0
 800ada2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ada4:	7bfb      	ldrb	r3, [r7, #15]
 800ada6:	4618      	mov	r0, r3
 800ada8:	f000 f91c 	bl	800afe4 <USBD_Get_USB_Status>
 800adac:	4603      	mov	r3, r0
 800adae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800adb0:	7bbb      	ldrb	r3, [r7, #14]
}
 800adb2:	4618      	mov	r0, r3
 800adb4:	3710      	adds	r7, #16
 800adb6:	46bd      	mov	sp, r7
 800adb8:	bd80      	pop	{r7, pc}

0800adba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800adba:	b580      	push	{r7, lr}
 800adbc:	b084      	sub	sp, #16
 800adbe:	af00      	add	r7, sp, #0
 800adc0:	6078      	str	r0, [r7, #4]
 800adc2:	460b      	mov	r3, r1
 800adc4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800adc6:	2300      	movs	r3, #0
 800adc8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800adca:	2300      	movs	r3, #0
 800adcc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800add4:	78fa      	ldrb	r2, [r7, #3]
 800add6:	4611      	mov	r1, r2
 800add8:	4618      	mov	r0, r3
 800adda:	f7f9 f97c 	bl	80040d6 <HAL_PCD_EP_Close>
 800adde:	4603      	mov	r3, r0
 800ade0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ade2:	7bfb      	ldrb	r3, [r7, #15]
 800ade4:	4618      	mov	r0, r3
 800ade6:	f000 f8fd 	bl	800afe4 <USBD_Get_USB_Status>
 800adea:	4603      	mov	r3, r0
 800adec:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800adee:	7bbb      	ldrb	r3, [r7, #14]
}
 800adf0:	4618      	mov	r0, r3
 800adf2:	3710      	adds	r7, #16
 800adf4:	46bd      	mov	sp, r7
 800adf6:	bd80      	pop	{r7, pc}

0800adf8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b084      	sub	sp, #16
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
 800ae00:	460b      	mov	r3, r1
 800ae02:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae04:	2300      	movs	r3, #0
 800ae06:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae08:	2300      	movs	r3, #0
 800ae0a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae12:	78fa      	ldrb	r2, [r7, #3]
 800ae14:	4611      	mov	r1, r2
 800ae16:	4618      	mov	r0, r3
 800ae18:	f7f9 fa34 	bl	8004284 <HAL_PCD_EP_SetStall>
 800ae1c:	4603      	mov	r3, r0
 800ae1e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae20:	7bfb      	ldrb	r3, [r7, #15]
 800ae22:	4618      	mov	r0, r3
 800ae24:	f000 f8de 	bl	800afe4 <USBD_Get_USB_Status>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae2c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	3710      	adds	r7, #16
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd80      	pop	{r7, pc}

0800ae36 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae36:	b580      	push	{r7, lr}
 800ae38:	b084      	sub	sp, #16
 800ae3a:	af00      	add	r7, sp, #0
 800ae3c:	6078      	str	r0, [r7, #4]
 800ae3e:	460b      	mov	r3, r1
 800ae40:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae42:	2300      	movs	r3, #0
 800ae44:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae46:	2300      	movs	r3, #0
 800ae48:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae50:	78fa      	ldrb	r2, [r7, #3]
 800ae52:	4611      	mov	r1, r2
 800ae54:	4618      	mov	r0, r3
 800ae56:	f7f9 fa78 	bl	800434a <HAL_PCD_EP_ClrStall>
 800ae5a:	4603      	mov	r3, r0
 800ae5c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ae5e:	7bfb      	ldrb	r3, [r7, #15]
 800ae60:	4618      	mov	r0, r3
 800ae62:	f000 f8bf 	bl	800afe4 <USBD_Get_USB_Status>
 800ae66:	4603      	mov	r3, r0
 800ae68:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae6a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	3710      	adds	r7, #16
 800ae70:	46bd      	mov	sp, r7
 800ae72:	bd80      	pop	{r7, pc}

0800ae74 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ae74:	b480      	push	{r7}
 800ae76:	b085      	sub	sp, #20
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
 800ae7c:	460b      	mov	r3, r1
 800ae7e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ae86:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800ae88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	da0b      	bge.n	800aea8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800ae90:	78fb      	ldrb	r3, [r7, #3]
 800ae92:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ae96:	68f9      	ldr	r1, [r7, #12]
 800ae98:	4613      	mov	r3, r2
 800ae9a:	00db      	lsls	r3, r3, #3
 800ae9c:	4413      	add	r3, r2
 800ae9e:	009b      	lsls	r3, r3, #2
 800aea0:	440b      	add	r3, r1
 800aea2:	3316      	adds	r3, #22
 800aea4:	781b      	ldrb	r3, [r3, #0]
 800aea6:	e00b      	b.n	800aec0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800aea8:	78fb      	ldrb	r3, [r7, #3]
 800aeaa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aeae:	68f9      	ldr	r1, [r7, #12]
 800aeb0:	4613      	mov	r3, r2
 800aeb2:	00db      	lsls	r3, r3, #3
 800aeb4:	4413      	add	r3, r2
 800aeb6:	009b      	lsls	r3, r3, #2
 800aeb8:	440b      	add	r3, r1
 800aeba:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800aebe:	781b      	ldrb	r3, [r3, #0]
  }
}
 800aec0:	4618      	mov	r0, r3
 800aec2:	3714      	adds	r7, #20
 800aec4:	46bd      	mov	sp, r7
 800aec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeca:	4770      	bx	lr

0800aecc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800aecc:	b580      	push	{r7, lr}
 800aece:	b084      	sub	sp, #16
 800aed0:	af00      	add	r7, sp, #0
 800aed2:	6078      	str	r0, [r7, #4]
 800aed4:	460b      	mov	r3, r1
 800aed6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aed8:	2300      	movs	r3, #0
 800aeda:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aedc:	2300      	movs	r3, #0
 800aede:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aee6:	78fa      	ldrb	r2, [r7, #3]
 800aee8:	4611      	mov	r1, r2
 800aeea:	4618      	mov	r0, r3
 800aeec:	f7f9 f865 	bl	8003fba <HAL_PCD_SetAddress>
 800aef0:	4603      	mov	r3, r0
 800aef2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aef4:	7bfb      	ldrb	r3, [r7, #15]
 800aef6:	4618      	mov	r0, r3
 800aef8:	f000 f874 	bl	800afe4 <USBD_Get_USB_Status>
 800aefc:	4603      	mov	r3, r0
 800aefe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af00:	7bbb      	ldrb	r3, [r7, #14]
}
 800af02:	4618      	mov	r0, r3
 800af04:	3710      	adds	r7, #16
 800af06:	46bd      	mov	sp, r7
 800af08:	bd80      	pop	{r7, pc}

0800af0a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800af0a:	b580      	push	{r7, lr}
 800af0c:	b086      	sub	sp, #24
 800af0e:	af00      	add	r7, sp, #0
 800af10:	60f8      	str	r0, [r7, #12]
 800af12:	607a      	str	r2, [r7, #4]
 800af14:	603b      	str	r3, [r7, #0]
 800af16:	460b      	mov	r3, r1
 800af18:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af1a:	2300      	movs	r3, #0
 800af1c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af1e:	2300      	movs	r3, #0
 800af20:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800af28:	7af9      	ldrb	r1, [r7, #11]
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	687a      	ldr	r2, [r7, #4]
 800af2e:	f7f9 f96f 	bl	8004210 <HAL_PCD_EP_Transmit>
 800af32:	4603      	mov	r3, r0
 800af34:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af36:	7dfb      	ldrb	r3, [r7, #23]
 800af38:	4618      	mov	r0, r3
 800af3a:	f000 f853 	bl	800afe4 <USBD_Get_USB_Status>
 800af3e:	4603      	mov	r3, r0
 800af40:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800af42:	7dbb      	ldrb	r3, [r7, #22]
}
 800af44:	4618      	mov	r0, r3
 800af46:	3718      	adds	r7, #24
 800af48:	46bd      	mov	sp, r7
 800af4a:	bd80      	pop	{r7, pc}

0800af4c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800af4c:	b580      	push	{r7, lr}
 800af4e:	b086      	sub	sp, #24
 800af50:	af00      	add	r7, sp, #0
 800af52:	60f8      	str	r0, [r7, #12]
 800af54:	607a      	str	r2, [r7, #4]
 800af56:	603b      	str	r3, [r7, #0]
 800af58:	460b      	mov	r3, r1
 800af5a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af5c:	2300      	movs	r3, #0
 800af5e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af60:	2300      	movs	r3, #0
 800af62:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800af6a:	7af9      	ldrb	r1, [r7, #11]
 800af6c:	683b      	ldr	r3, [r7, #0]
 800af6e:	687a      	ldr	r2, [r7, #4]
 800af70:	f7f9 f8fb 	bl	800416a <HAL_PCD_EP_Receive>
 800af74:	4603      	mov	r3, r0
 800af76:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af78:	7dfb      	ldrb	r3, [r7, #23]
 800af7a:	4618      	mov	r0, r3
 800af7c:	f000 f832 	bl	800afe4 <USBD_Get_USB_Status>
 800af80:	4603      	mov	r3, r0
 800af82:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800af84:	7dbb      	ldrb	r3, [r7, #22]
}
 800af86:	4618      	mov	r0, r3
 800af88:	3718      	adds	r7, #24
 800af8a:	46bd      	mov	sp, r7
 800af8c:	bd80      	pop	{r7, pc}

0800af8e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af8e:	b580      	push	{r7, lr}
 800af90:	b082      	sub	sp, #8
 800af92:	af00      	add	r7, sp, #0
 800af94:	6078      	str	r0, [r7, #4]
 800af96:	460b      	mov	r3, r1
 800af98:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800afa0:	78fa      	ldrb	r2, [r7, #3]
 800afa2:	4611      	mov	r1, r2
 800afa4:	4618      	mov	r0, r3
 800afa6:	f7f9 f91b 	bl	80041e0 <HAL_PCD_EP_GetRxCount>
 800afaa:	4603      	mov	r3, r0
}
 800afac:	4618      	mov	r0, r3
 800afae:	3708      	adds	r7, #8
 800afb0:	46bd      	mov	sp, r7
 800afb2:	bd80      	pop	{r7, pc}

0800afb4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800afb4:	b480      	push	{r7}
 800afb6:	b083      	sub	sp, #12
 800afb8:	af00      	add	r7, sp, #0
 800afba:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800afbc:	4b03      	ldr	r3, [pc, #12]	@ (800afcc <USBD_static_malloc+0x18>)
}
 800afbe:	4618      	mov	r0, r3
 800afc0:	370c      	adds	r7, #12
 800afc2:	46bd      	mov	sp, r7
 800afc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afc8:	4770      	bx	lr
 800afca:	bf00      	nop
 800afcc:	20001df0 	.word	0x20001df0

0800afd0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800afd0:	b480      	push	{r7}
 800afd2:	b083      	sub	sp, #12
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]

}
 800afd8:	bf00      	nop
 800afda:	370c      	adds	r7, #12
 800afdc:	46bd      	mov	sp, r7
 800afde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe2:	4770      	bx	lr

0800afe4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800afe4:	b480      	push	{r7}
 800afe6:	b085      	sub	sp, #20
 800afe8:	af00      	add	r7, sp, #0
 800afea:	4603      	mov	r3, r0
 800afec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afee:	2300      	movs	r3, #0
 800aff0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800aff2:	79fb      	ldrb	r3, [r7, #7]
 800aff4:	2b03      	cmp	r3, #3
 800aff6:	d817      	bhi.n	800b028 <USBD_Get_USB_Status+0x44>
 800aff8:	a201      	add	r2, pc, #4	@ (adr r2, 800b000 <USBD_Get_USB_Status+0x1c>)
 800affa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800affe:	bf00      	nop
 800b000:	0800b011 	.word	0x0800b011
 800b004:	0800b017 	.word	0x0800b017
 800b008:	0800b01d 	.word	0x0800b01d
 800b00c:	0800b023 	.word	0x0800b023
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b010:	2300      	movs	r3, #0
 800b012:	73fb      	strb	r3, [r7, #15]
    break;
 800b014:	e00b      	b.n	800b02e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b016:	2303      	movs	r3, #3
 800b018:	73fb      	strb	r3, [r7, #15]
    break;
 800b01a:	e008      	b.n	800b02e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b01c:	2301      	movs	r3, #1
 800b01e:	73fb      	strb	r3, [r7, #15]
    break;
 800b020:	e005      	b.n	800b02e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b022:	2303      	movs	r3, #3
 800b024:	73fb      	strb	r3, [r7, #15]
    break;
 800b026:	e002      	b.n	800b02e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b028:	2303      	movs	r3, #3
 800b02a:	73fb      	strb	r3, [r7, #15]
    break;
 800b02c:	bf00      	nop
  }
  return usb_status;
 800b02e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b030:	4618      	mov	r0, r3
 800b032:	3714      	adds	r7, #20
 800b034:	46bd      	mov	sp, r7
 800b036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03a:	4770      	bx	lr

0800b03c <sniprintf>:
 800b03c:	b40c      	push	{r2, r3}
 800b03e:	b530      	push	{r4, r5, lr}
 800b040:	4b17      	ldr	r3, [pc, #92]	@ (800b0a0 <sniprintf+0x64>)
 800b042:	1e0c      	subs	r4, r1, #0
 800b044:	681d      	ldr	r5, [r3, #0]
 800b046:	b09d      	sub	sp, #116	@ 0x74
 800b048:	da08      	bge.n	800b05c <sniprintf+0x20>
 800b04a:	238b      	movs	r3, #139	@ 0x8b
 800b04c:	602b      	str	r3, [r5, #0]
 800b04e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b052:	b01d      	add	sp, #116	@ 0x74
 800b054:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b058:	b002      	add	sp, #8
 800b05a:	4770      	bx	lr
 800b05c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b060:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b064:	bf14      	ite	ne
 800b066:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800b06a:	4623      	moveq	r3, r4
 800b06c:	9304      	str	r3, [sp, #16]
 800b06e:	9307      	str	r3, [sp, #28]
 800b070:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b074:	9002      	str	r0, [sp, #8]
 800b076:	9006      	str	r0, [sp, #24]
 800b078:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b07c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b07e:	ab21      	add	r3, sp, #132	@ 0x84
 800b080:	a902      	add	r1, sp, #8
 800b082:	4628      	mov	r0, r5
 800b084:	9301      	str	r3, [sp, #4]
 800b086:	f000 f99d 	bl	800b3c4 <_svfiprintf_r>
 800b08a:	1c43      	adds	r3, r0, #1
 800b08c:	bfbc      	itt	lt
 800b08e:	238b      	movlt	r3, #139	@ 0x8b
 800b090:	602b      	strlt	r3, [r5, #0]
 800b092:	2c00      	cmp	r4, #0
 800b094:	d0dd      	beq.n	800b052 <sniprintf+0x16>
 800b096:	9b02      	ldr	r3, [sp, #8]
 800b098:	2200      	movs	r2, #0
 800b09a:	701a      	strb	r2, [r3, #0]
 800b09c:	e7d9      	b.n	800b052 <sniprintf+0x16>
 800b09e:	bf00      	nop
 800b0a0:	200000fc 	.word	0x200000fc

0800b0a4 <memset>:
 800b0a4:	4402      	add	r2, r0
 800b0a6:	4603      	mov	r3, r0
 800b0a8:	4293      	cmp	r3, r2
 800b0aa:	d100      	bne.n	800b0ae <memset+0xa>
 800b0ac:	4770      	bx	lr
 800b0ae:	f803 1b01 	strb.w	r1, [r3], #1
 800b0b2:	e7f9      	b.n	800b0a8 <memset+0x4>

0800b0b4 <__libc_init_array>:
 800b0b4:	b570      	push	{r4, r5, r6, lr}
 800b0b6:	4d0d      	ldr	r5, [pc, #52]	@ (800b0ec <__libc_init_array+0x38>)
 800b0b8:	4c0d      	ldr	r4, [pc, #52]	@ (800b0f0 <__libc_init_array+0x3c>)
 800b0ba:	1b64      	subs	r4, r4, r5
 800b0bc:	10a4      	asrs	r4, r4, #2
 800b0be:	2600      	movs	r6, #0
 800b0c0:	42a6      	cmp	r6, r4
 800b0c2:	d109      	bne.n	800b0d8 <__libc_init_array+0x24>
 800b0c4:	4d0b      	ldr	r5, [pc, #44]	@ (800b0f4 <__libc_init_array+0x40>)
 800b0c6:	4c0c      	ldr	r4, [pc, #48]	@ (800b0f8 <__libc_init_array+0x44>)
 800b0c8:	f000 fc74 	bl	800b9b4 <_init>
 800b0cc:	1b64      	subs	r4, r4, r5
 800b0ce:	10a4      	asrs	r4, r4, #2
 800b0d0:	2600      	movs	r6, #0
 800b0d2:	42a6      	cmp	r6, r4
 800b0d4:	d105      	bne.n	800b0e2 <__libc_init_array+0x2e>
 800b0d6:	bd70      	pop	{r4, r5, r6, pc}
 800b0d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0dc:	4798      	blx	r3
 800b0de:	3601      	adds	r6, #1
 800b0e0:	e7ee      	b.n	800b0c0 <__libc_init_array+0xc>
 800b0e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0e6:	4798      	blx	r3
 800b0e8:	3601      	adds	r6, #1
 800b0ea:	e7f2      	b.n	800b0d2 <__libc_init_array+0x1e>
 800b0ec:	0800bc64 	.word	0x0800bc64
 800b0f0:	0800bc64 	.word	0x0800bc64
 800b0f4:	0800bc64 	.word	0x0800bc64
 800b0f8:	0800bc68 	.word	0x0800bc68

0800b0fc <__retarget_lock_acquire_recursive>:
 800b0fc:	4770      	bx	lr

0800b0fe <__retarget_lock_release_recursive>:
 800b0fe:	4770      	bx	lr

0800b100 <memcpy>:
 800b100:	440a      	add	r2, r1
 800b102:	4291      	cmp	r1, r2
 800b104:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b108:	d100      	bne.n	800b10c <memcpy+0xc>
 800b10a:	4770      	bx	lr
 800b10c:	b510      	push	{r4, lr}
 800b10e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b112:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b116:	4291      	cmp	r1, r2
 800b118:	d1f9      	bne.n	800b10e <memcpy+0xe>
 800b11a:	bd10      	pop	{r4, pc}

0800b11c <_free_r>:
 800b11c:	b538      	push	{r3, r4, r5, lr}
 800b11e:	4605      	mov	r5, r0
 800b120:	2900      	cmp	r1, #0
 800b122:	d041      	beq.n	800b1a8 <_free_r+0x8c>
 800b124:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b128:	1f0c      	subs	r4, r1, #4
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	bfb8      	it	lt
 800b12e:	18e4      	addlt	r4, r4, r3
 800b130:	f000 f8e0 	bl	800b2f4 <__malloc_lock>
 800b134:	4a1d      	ldr	r2, [pc, #116]	@ (800b1ac <_free_r+0x90>)
 800b136:	6813      	ldr	r3, [r2, #0]
 800b138:	b933      	cbnz	r3, 800b148 <_free_r+0x2c>
 800b13a:	6063      	str	r3, [r4, #4]
 800b13c:	6014      	str	r4, [r2, #0]
 800b13e:	4628      	mov	r0, r5
 800b140:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b144:	f000 b8dc 	b.w	800b300 <__malloc_unlock>
 800b148:	42a3      	cmp	r3, r4
 800b14a:	d908      	bls.n	800b15e <_free_r+0x42>
 800b14c:	6820      	ldr	r0, [r4, #0]
 800b14e:	1821      	adds	r1, r4, r0
 800b150:	428b      	cmp	r3, r1
 800b152:	bf01      	itttt	eq
 800b154:	6819      	ldreq	r1, [r3, #0]
 800b156:	685b      	ldreq	r3, [r3, #4]
 800b158:	1809      	addeq	r1, r1, r0
 800b15a:	6021      	streq	r1, [r4, #0]
 800b15c:	e7ed      	b.n	800b13a <_free_r+0x1e>
 800b15e:	461a      	mov	r2, r3
 800b160:	685b      	ldr	r3, [r3, #4]
 800b162:	b10b      	cbz	r3, 800b168 <_free_r+0x4c>
 800b164:	42a3      	cmp	r3, r4
 800b166:	d9fa      	bls.n	800b15e <_free_r+0x42>
 800b168:	6811      	ldr	r1, [r2, #0]
 800b16a:	1850      	adds	r0, r2, r1
 800b16c:	42a0      	cmp	r0, r4
 800b16e:	d10b      	bne.n	800b188 <_free_r+0x6c>
 800b170:	6820      	ldr	r0, [r4, #0]
 800b172:	4401      	add	r1, r0
 800b174:	1850      	adds	r0, r2, r1
 800b176:	4283      	cmp	r3, r0
 800b178:	6011      	str	r1, [r2, #0]
 800b17a:	d1e0      	bne.n	800b13e <_free_r+0x22>
 800b17c:	6818      	ldr	r0, [r3, #0]
 800b17e:	685b      	ldr	r3, [r3, #4]
 800b180:	6053      	str	r3, [r2, #4]
 800b182:	4408      	add	r0, r1
 800b184:	6010      	str	r0, [r2, #0]
 800b186:	e7da      	b.n	800b13e <_free_r+0x22>
 800b188:	d902      	bls.n	800b190 <_free_r+0x74>
 800b18a:	230c      	movs	r3, #12
 800b18c:	602b      	str	r3, [r5, #0]
 800b18e:	e7d6      	b.n	800b13e <_free_r+0x22>
 800b190:	6820      	ldr	r0, [r4, #0]
 800b192:	1821      	adds	r1, r4, r0
 800b194:	428b      	cmp	r3, r1
 800b196:	bf04      	itt	eq
 800b198:	6819      	ldreq	r1, [r3, #0]
 800b19a:	685b      	ldreq	r3, [r3, #4]
 800b19c:	6063      	str	r3, [r4, #4]
 800b19e:	bf04      	itt	eq
 800b1a0:	1809      	addeq	r1, r1, r0
 800b1a2:	6021      	streq	r1, [r4, #0]
 800b1a4:	6054      	str	r4, [r2, #4]
 800b1a6:	e7ca      	b.n	800b13e <_free_r+0x22>
 800b1a8:	bd38      	pop	{r3, r4, r5, pc}
 800b1aa:	bf00      	nop
 800b1ac:	20002154 	.word	0x20002154

0800b1b0 <sbrk_aligned>:
 800b1b0:	b570      	push	{r4, r5, r6, lr}
 800b1b2:	4e0f      	ldr	r6, [pc, #60]	@ (800b1f0 <sbrk_aligned+0x40>)
 800b1b4:	460c      	mov	r4, r1
 800b1b6:	6831      	ldr	r1, [r6, #0]
 800b1b8:	4605      	mov	r5, r0
 800b1ba:	b911      	cbnz	r1, 800b1c2 <sbrk_aligned+0x12>
 800b1bc:	f000 fba6 	bl	800b90c <_sbrk_r>
 800b1c0:	6030      	str	r0, [r6, #0]
 800b1c2:	4621      	mov	r1, r4
 800b1c4:	4628      	mov	r0, r5
 800b1c6:	f000 fba1 	bl	800b90c <_sbrk_r>
 800b1ca:	1c43      	adds	r3, r0, #1
 800b1cc:	d103      	bne.n	800b1d6 <sbrk_aligned+0x26>
 800b1ce:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b1d2:	4620      	mov	r0, r4
 800b1d4:	bd70      	pop	{r4, r5, r6, pc}
 800b1d6:	1cc4      	adds	r4, r0, #3
 800b1d8:	f024 0403 	bic.w	r4, r4, #3
 800b1dc:	42a0      	cmp	r0, r4
 800b1de:	d0f8      	beq.n	800b1d2 <sbrk_aligned+0x22>
 800b1e0:	1a21      	subs	r1, r4, r0
 800b1e2:	4628      	mov	r0, r5
 800b1e4:	f000 fb92 	bl	800b90c <_sbrk_r>
 800b1e8:	3001      	adds	r0, #1
 800b1ea:	d1f2      	bne.n	800b1d2 <sbrk_aligned+0x22>
 800b1ec:	e7ef      	b.n	800b1ce <sbrk_aligned+0x1e>
 800b1ee:	bf00      	nop
 800b1f0:	20002150 	.word	0x20002150

0800b1f4 <_malloc_r>:
 800b1f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b1f8:	1ccd      	adds	r5, r1, #3
 800b1fa:	f025 0503 	bic.w	r5, r5, #3
 800b1fe:	3508      	adds	r5, #8
 800b200:	2d0c      	cmp	r5, #12
 800b202:	bf38      	it	cc
 800b204:	250c      	movcc	r5, #12
 800b206:	2d00      	cmp	r5, #0
 800b208:	4606      	mov	r6, r0
 800b20a:	db01      	blt.n	800b210 <_malloc_r+0x1c>
 800b20c:	42a9      	cmp	r1, r5
 800b20e:	d904      	bls.n	800b21a <_malloc_r+0x26>
 800b210:	230c      	movs	r3, #12
 800b212:	6033      	str	r3, [r6, #0]
 800b214:	2000      	movs	r0, #0
 800b216:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b21a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b2f0 <_malloc_r+0xfc>
 800b21e:	f000 f869 	bl	800b2f4 <__malloc_lock>
 800b222:	f8d8 3000 	ldr.w	r3, [r8]
 800b226:	461c      	mov	r4, r3
 800b228:	bb44      	cbnz	r4, 800b27c <_malloc_r+0x88>
 800b22a:	4629      	mov	r1, r5
 800b22c:	4630      	mov	r0, r6
 800b22e:	f7ff ffbf 	bl	800b1b0 <sbrk_aligned>
 800b232:	1c43      	adds	r3, r0, #1
 800b234:	4604      	mov	r4, r0
 800b236:	d158      	bne.n	800b2ea <_malloc_r+0xf6>
 800b238:	f8d8 4000 	ldr.w	r4, [r8]
 800b23c:	4627      	mov	r7, r4
 800b23e:	2f00      	cmp	r7, #0
 800b240:	d143      	bne.n	800b2ca <_malloc_r+0xd6>
 800b242:	2c00      	cmp	r4, #0
 800b244:	d04b      	beq.n	800b2de <_malloc_r+0xea>
 800b246:	6823      	ldr	r3, [r4, #0]
 800b248:	4639      	mov	r1, r7
 800b24a:	4630      	mov	r0, r6
 800b24c:	eb04 0903 	add.w	r9, r4, r3
 800b250:	f000 fb5c 	bl	800b90c <_sbrk_r>
 800b254:	4581      	cmp	r9, r0
 800b256:	d142      	bne.n	800b2de <_malloc_r+0xea>
 800b258:	6821      	ldr	r1, [r4, #0]
 800b25a:	1a6d      	subs	r5, r5, r1
 800b25c:	4629      	mov	r1, r5
 800b25e:	4630      	mov	r0, r6
 800b260:	f7ff ffa6 	bl	800b1b0 <sbrk_aligned>
 800b264:	3001      	adds	r0, #1
 800b266:	d03a      	beq.n	800b2de <_malloc_r+0xea>
 800b268:	6823      	ldr	r3, [r4, #0]
 800b26a:	442b      	add	r3, r5
 800b26c:	6023      	str	r3, [r4, #0]
 800b26e:	f8d8 3000 	ldr.w	r3, [r8]
 800b272:	685a      	ldr	r2, [r3, #4]
 800b274:	bb62      	cbnz	r2, 800b2d0 <_malloc_r+0xdc>
 800b276:	f8c8 7000 	str.w	r7, [r8]
 800b27a:	e00f      	b.n	800b29c <_malloc_r+0xa8>
 800b27c:	6822      	ldr	r2, [r4, #0]
 800b27e:	1b52      	subs	r2, r2, r5
 800b280:	d420      	bmi.n	800b2c4 <_malloc_r+0xd0>
 800b282:	2a0b      	cmp	r2, #11
 800b284:	d917      	bls.n	800b2b6 <_malloc_r+0xc2>
 800b286:	1961      	adds	r1, r4, r5
 800b288:	42a3      	cmp	r3, r4
 800b28a:	6025      	str	r5, [r4, #0]
 800b28c:	bf18      	it	ne
 800b28e:	6059      	strne	r1, [r3, #4]
 800b290:	6863      	ldr	r3, [r4, #4]
 800b292:	bf08      	it	eq
 800b294:	f8c8 1000 	streq.w	r1, [r8]
 800b298:	5162      	str	r2, [r4, r5]
 800b29a:	604b      	str	r3, [r1, #4]
 800b29c:	4630      	mov	r0, r6
 800b29e:	f000 f82f 	bl	800b300 <__malloc_unlock>
 800b2a2:	f104 000b 	add.w	r0, r4, #11
 800b2a6:	1d23      	adds	r3, r4, #4
 800b2a8:	f020 0007 	bic.w	r0, r0, #7
 800b2ac:	1ac2      	subs	r2, r0, r3
 800b2ae:	bf1c      	itt	ne
 800b2b0:	1a1b      	subne	r3, r3, r0
 800b2b2:	50a3      	strne	r3, [r4, r2]
 800b2b4:	e7af      	b.n	800b216 <_malloc_r+0x22>
 800b2b6:	6862      	ldr	r2, [r4, #4]
 800b2b8:	42a3      	cmp	r3, r4
 800b2ba:	bf0c      	ite	eq
 800b2bc:	f8c8 2000 	streq.w	r2, [r8]
 800b2c0:	605a      	strne	r2, [r3, #4]
 800b2c2:	e7eb      	b.n	800b29c <_malloc_r+0xa8>
 800b2c4:	4623      	mov	r3, r4
 800b2c6:	6864      	ldr	r4, [r4, #4]
 800b2c8:	e7ae      	b.n	800b228 <_malloc_r+0x34>
 800b2ca:	463c      	mov	r4, r7
 800b2cc:	687f      	ldr	r7, [r7, #4]
 800b2ce:	e7b6      	b.n	800b23e <_malloc_r+0x4a>
 800b2d0:	461a      	mov	r2, r3
 800b2d2:	685b      	ldr	r3, [r3, #4]
 800b2d4:	42a3      	cmp	r3, r4
 800b2d6:	d1fb      	bne.n	800b2d0 <_malloc_r+0xdc>
 800b2d8:	2300      	movs	r3, #0
 800b2da:	6053      	str	r3, [r2, #4]
 800b2dc:	e7de      	b.n	800b29c <_malloc_r+0xa8>
 800b2de:	230c      	movs	r3, #12
 800b2e0:	6033      	str	r3, [r6, #0]
 800b2e2:	4630      	mov	r0, r6
 800b2e4:	f000 f80c 	bl	800b300 <__malloc_unlock>
 800b2e8:	e794      	b.n	800b214 <_malloc_r+0x20>
 800b2ea:	6005      	str	r5, [r0, #0]
 800b2ec:	e7d6      	b.n	800b29c <_malloc_r+0xa8>
 800b2ee:	bf00      	nop
 800b2f0:	20002154 	.word	0x20002154

0800b2f4 <__malloc_lock>:
 800b2f4:	4801      	ldr	r0, [pc, #4]	@ (800b2fc <__malloc_lock+0x8>)
 800b2f6:	f7ff bf01 	b.w	800b0fc <__retarget_lock_acquire_recursive>
 800b2fa:	bf00      	nop
 800b2fc:	2000214c 	.word	0x2000214c

0800b300 <__malloc_unlock>:
 800b300:	4801      	ldr	r0, [pc, #4]	@ (800b308 <__malloc_unlock+0x8>)
 800b302:	f7ff befc 	b.w	800b0fe <__retarget_lock_release_recursive>
 800b306:	bf00      	nop
 800b308:	2000214c 	.word	0x2000214c

0800b30c <__ssputs_r>:
 800b30c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b310:	688e      	ldr	r6, [r1, #8]
 800b312:	461f      	mov	r7, r3
 800b314:	42be      	cmp	r6, r7
 800b316:	680b      	ldr	r3, [r1, #0]
 800b318:	4682      	mov	sl, r0
 800b31a:	460c      	mov	r4, r1
 800b31c:	4690      	mov	r8, r2
 800b31e:	d82d      	bhi.n	800b37c <__ssputs_r+0x70>
 800b320:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b324:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b328:	d026      	beq.n	800b378 <__ssputs_r+0x6c>
 800b32a:	6965      	ldr	r5, [r4, #20]
 800b32c:	6909      	ldr	r1, [r1, #16]
 800b32e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b332:	eba3 0901 	sub.w	r9, r3, r1
 800b336:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b33a:	1c7b      	adds	r3, r7, #1
 800b33c:	444b      	add	r3, r9
 800b33e:	106d      	asrs	r5, r5, #1
 800b340:	429d      	cmp	r5, r3
 800b342:	bf38      	it	cc
 800b344:	461d      	movcc	r5, r3
 800b346:	0553      	lsls	r3, r2, #21
 800b348:	d527      	bpl.n	800b39a <__ssputs_r+0x8e>
 800b34a:	4629      	mov	r1, r5
 800b34c:	f7ff ff52 	bl	800b1f4 <_malloc_r>
 800b350:	4606      	mov	r6, r0
 800b352:	b360      	cbz	r0, 800b3ae <__ssputs_r+0xa2>
 800b354:	6921      	ldr	r1, [r4, #16]
 800b356:	464a      	mov	r2, r9
 800b358:	f7ff fed2 	bl	800b100 <memcpy>
 800b35c:	89a3      	ldrh	r3, [r4, #12]
 800b35e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b362:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b366:	81a3      	strh	r3, [r4, #12]
 800b368:	6126      	str	r6, [r4, #16]
 800b36a:	6165      	str	r5, [r4, #20]
 800b36c:	444e      	add	r6, r9
 800b36e:	eba5 0509 	sub.w	r5, r5, r9
 800b372:	6026      	str	r6, [r4, #0]
 800b374:	60a5      	str	r5, [r4, #8]
 800b376:	463e      	mov	r6, r7
 800b378:	42be      	cmp	r6, r7
 800b37a:	d900      	bls.n	800b37e <__ssputs_r+0x72>
 800b37c:	463e      	mov	r6, r7
 800b37e:	6820      	ldr	r0, [r4, #0]
 800b380:	4632      	mov	r2, r6
 800b382:	4641      	mov	r1, r8
 800b384:	f000 faa8 	bl	800b8d8 <memmove>
 800b388:	68a3      	ldr	r3, [r4, #8]
 800b38a:	1b9b      	subs	r3, r3, r6
 800b38c:	60a3      	str	r3, [r4, #8]
 800b38e:	6823      	ldr	r3, [r4, #0]
 800b390:	4433      	add	r3, r6
 800b392:	6023      	str	r3, [r4, #0]
 800b394:	2000      	movs	r0, #0
 800b396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b39a:	462a      	mov	r2, r5
 800b39c:	f000 fac6 	bl	800b92c <_realloc_r>
 800b3a0:	4606      	mov	r6, r0
 800b3a2:	2800      	cmp	r0, #0
 800b3a4:	d1e0      	bne.n	800b368 <__ssputs_r+0x5c>
 800b3a6:	6921      	ldr	r1, [r4, #16]
 800b3a8:	4650      	mov	r0, sl
 800b3aa:	f7ff feb7 	bl	800b11c <_free_r>
 800b3ae:	230c      	movs	r3, #12
 800b3b0:	f8ca 3000 	str.w	r3, [sl]
 800b3b4:	89a3      	ldrh	r3, [r4, #12]
 800b3b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3ba:	81a3      	strh	r3, [r4, #12]
 800b3bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b3c0:	e7e9      	b.n	800b396 <__ssputs_r+0x8a>
	...

0800b3c4 <_svfiprintf_r>:
 800b3c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3c8:	4698      	mov	r8, r3
 800b3ca:	898b      	ldrh	r3, [r1, #12]
 800b3cc:	061b      	lsls	r3, r3, #24
 800b3ce:	b09d      	sub	sp, #116	@ 0x74
 800b3d0:	4607      	mov	r7, r0
 800b3d2:	460d      	mov	r5, r1
 800b3d4:	4614      	mov	r4, r2
 800b3d6:	d510      	bpl.n	800b3fa <_svfiprintf_r+0x36>
 800b3d8:	690b      	ldr	r3, [r1, #16]
 800b3da:	b973      	cbnz	r3, 800b3fa <_svfiprintf_r+0x36>
 800b3dc:	2140      	movs	r1, #64	@ 0x40
 800b3de:	f7ff ff09 	bl	800b1f4 <_malloc_r>
 800b3e2:	6028      	str	r0, [r5, #0]
 800b3e4:	6128      	str	r0, [r5, #16]
 800b3e6:	b930      	cbnz	r0, 800b3f6 <_svfiprintf_r+0x32>
 800b3e8:	230c      	movs	r3, #12
 800b3ea:	603b      	str	r3, [r7, #0]
 800b3ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b3f0:	b01d      	add	sp, #116	@ 0x74
 800b3f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3f6:	2340      	movs	r3, #64	@ 0x40
 800b3f8:	616b      	str	r3, [r5, #20]
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3fe:	2320      	movs	r3, #32
 800b400:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b404:	f8cd 800c 	str.w	r8, [sp, #12]
 800b408:	2330      	movs	r3, #48	@ 0x30
 800b40a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b5a8 <_svfiprintf_r+0x1e4>
 800b40e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b412:	f04f 0901 	mov.w	r9, #1
 800b416:	4623      	mov	r3, r4
 800b418:	469a      	mov	sl, r3
 800b41a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b41e:	b10a      	cbz	r2, 800b424 <_svfiprintf_r+0x60>
 800b420:	2a25      	cmp	r2, #37	@ 0x25
 800b422:	d1f9      	bne.n	800b418 <_svfiprintf_r+0x54>
 800b424:	ebba 0b04 	subs.w	fp, sl, r4
 800b428:	d00b      	beq.n	800b442 <_svfiprintf_r+0x7e>
 800b42a:	465b      	mov	r3, fp
 800b42c:	4622      	mov	r2, r4
 800b42e:	4629      	mov	r1, r5
 800b430:	4638      	mov	r0, r7
 800b432:	f7ff ff6b 	bl	800b30c <__ssputs_r>
 800b436:	3001      	adds	r0, #1
 800b438:	f000 80a7 	beq.w	800b58a <_svfiprintf_r+0x1c6>
 800b43c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b43e:	445a      	add	r2, fp
 800b440:	9209      	str	r2, [sp, #36]	@ 0x24
 800b442:	f89a 3000 	ldrb.w	r3, [sl]
 800b446:	2b00      	cmp	r3, #0
 800b448:	f000 809f 	beq.w	800b58a <_svfiprintf_r+0x1c6>
 800b44c:	2300      	movs	r3, #0
 800b44e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b452:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b456:	f10a 0a01 	add.w	sl, sl, #1
 800b45a:	9304      	str	r3, [sp, #16]
 800b45c:	9307      	str	r3, [sp, #28]
 800b45e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b462:	931a      	str	r3, [sp, #104]	@ 0x68
 800b464:	4654      	mov	r4, sl
 800b466:	2205      	movs	r2, #5
 800b468:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b46c:	484e      	ldr	r0, [pc, #312]	@ (800b5a8 <_svfiprintf_r+0x1e4>)
 800b46e:	f7f4 feb7 	bl	80001e0 <memchr>
 800b472:	9a04      	ldr	r2, [sp, #16]
 800b474:	b9d8      	cbnz	r0, 800b4ae <_svfiprintf_r+0xea>
 800b476:	06d0      	lsls	r0, r2, #27
 800b478:	bf44      	itt	mi
 800b47a:	2320      	movmi	r3, #32
 800b47c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b480:	0711      	lsls	r1, r2, #28
 800b482:	bf44      	itt	mi
 800b484:	232b      	movmi	r3, #43	@ 0x2b
 800b486:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b48a:	f89a 3000 	ldrb.w	r3, [sl]
 800b48e:	2b2a      	cmp	r3, #42	@ 0x2a
 800b490:	d015      	beq.n	800b4be <_svfiprintf_r+0xfa>
 800b492:	9a07      	ldr	r2, [sp, #28]
 800b494:	4654      	mov	r4, sl
 800b496:	2000      	movs	r0, #0
 800b498:	f04f 0c0a 	mov.w	ip, #10
 800b49c:	4621      	mov	r1, r4
 800b49e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4a2:	3b30      	subs	r3, #48	@ 0x30
 800b4a4:	2b09      	cmp	r3, #9
 800b4a6:	d94b      	bls.n	800b540 <_svfiprintf_r+0x17c>
 800b4a8:	b1b0      	cbz	r0, 800b4d8 <_svfiprintf_r+0x114>
 800b4aa:	9207      	str	r2, [sp, #28]
 800b4ac:	e014      	b.n	800b4d8 <_svfiprintf_r+0x114>
 800b4ae:	eba0 0308 	sub.w	r3, r0, r8
 800b4b2:	fa09 f303 	lsl.w	r3, r9, r3
 800b4b6:	4313      	orrs	r3, r2
 800b4b8:	9304      	str	r3, [sp, #16]
 800b4ba:	46a2      	mov	sl, r4
 800b4bc:	e7d2      	b.n	800b464 <_svfiprintf_r+0xa0>
 800b4be:	9b03      	ldr	r3, [sp, #12]
 800b4c0:	1d19      	adds	r1, r3, #4
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	9103      	str	r1, [sp, #12]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	bfbb      	ittet	lt
 800b4ca:	425b      	neglt	r3, r3
 800b4cc:	f042 0202 	orrlt.w	r2, r2, #2
 800b4d0:	9307      	strge	r3, [sp, #28]
 800b4d2:	9307      	strlt	r3, [sp, #28]
 800b4d4:	bfb8      	it	lt
 800b4d6:	9204      	strlt	r2, [sp, #16]
 800b4d8:	7823      	ldrb	r3, [r4, #0]
 800b4da:	2b2e      	cmp	r3, #46	@ 0x2e
 800b4dc:	d10a      	bne.n	800b4f4 <_svfiprintf_r+0x130>
 800b4de:	7863      	ldrb	r3, [r4, #1]
 800b4e0:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4e2:	d132      	bne.n	800b54a <_svfiprintf_r+0x186>
 800b4e4:	9b03      	ldr	r3, [sp, #12]
 800b4e6:	1d1a      	adds	r2, r3, #4
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	9203      	str	r2, [sp, #12]
 800b4ec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b4f0:	3402      	adds	r4, #2
 800b4f2:	9305      	str	r3, [sp, #20]
 800b4f4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b5b8 <_svfiprintf_r+0x1f4>
 800b4f8:	7821      	ldrb	r1, [r4, #0]
 800b4fa:	2203      	movs	r2, #3
 800b4fc:	4650      	mov	r0, sl
 800b4fe:	f7f4 fe6f 	bl	80001e0 <memchr>
 800b502:	b138      	cbz	r0, 800b514 <_svfiprintf_r+0x150>
 800b504:	9b04      	ldr	r3, [sp, #16]
 800b506:	eba0 000a 	sub.w	r0, r0, sl
 800b50a:	2240      	movs	r2, #64	@ 0x40
 800b50c:	4082      	lsls	r2, r0
 800b50e:	4313      	orrs	r3, r2
 800b510:	3401      	adds	r4, #1
 800b512:	9304      	str	r3, [sp, #16]
 800b514:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b518:	4824      	ldr	r0, [pc, #144]	@ (800b5ac <_svfiprintf_r+0x1e8>)
 800b51a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b51e:	2206      	movs	r2, #6
 800b520:	f7f4 fe5e 	bl	80001e0 <memchr>
 800b524:	2800      	cmp	r0, #0
 800b526:	d036      	beq.n	800b596 <_svfiprintf_r+0x1d2>
 800b528:	4b21      	ldr	r3, [pc, #132]	@ (800b5b0 <_svfiprintf_r+0x1ec>)
 800b52a:	bb1b      	cbnz	r3, 800b574 <_svfiprintf_r+0x1b0>
 800b52c:	9b03      	ldr	r3, [sp, #12]
 800b52e:	3307      	adds	r3, #7
 800b530:	f023 0307 	bic.w	r3, r3, #7
 800b534:	3308      	adds	r3, #8
 800b536:	9303      	str	r3, [sp, #12]
 800b538:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b53a:	4433      	add	r3, r6
 800b53c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b53e:	e76a      	b.n	800b416 <_svfiprintf_r+0x52>
 800b540:	fb0c 3202 	mla	r2, ip, r2, r3
 800b544:	460c      	mov	r4, r1
 800b546:	2001      	movs	r0, #1
 800b548:	e7a8      	b.n	800b49c <_svfiprintf_r+0xd8>
 800b54a:	2300      	movs	r3, #0
 800b54c:	3401      	adds	r4, #1
 800b54e:	9305      	str	r3, [sp, #20]
 800b550:	4619      	mov	r1, r3
 800b552:	f04f 0c0a 	mov.w	ip, #10
 800b556:	4620      	mov	r0, r4
 800b558:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b55c:	3a30      	subs	r2, #48	@ 0x30
 800b55e:	2a09      	cmp	r2, #9
 800b560:	d903      	bls.n	800b56a <_svfiprintf_r+0x1a6>
 800b562:	2b00      	cmp	r3, #0
 800b564:	d0c6      	beq.n	800b4f4 <_svfiprintf_r+0x130>
 800b566:	9105      	str	r1, [sp, #20]
 800b568:	e7c4      	b.n	800b4f4 <_svfiprintf_r+0x130>
 800b56a:	fb0c 2101 	mla	r1, ip, r1, r2
 800b56e:	4604      	mov	r4, r0
 800b570:	2301      	movs	r3, #1
 800b572:	e7f0      	b.n	800b556 <_svfiprintf_r+0x192>
 800b574:	ab03      	add	r3, sp, #12
 800b576:	9300      	str	r3, [sp, #0]
 800b578:	462a      	mov	r2, r5
 800b57a:	4b0e      	ldr	r3, [pc, #56]	@ (800b5b4 <_svfiprintf_r+0x1f0>)
 800b57c:	a904      	add	r1, sp, #16
 800b57e:	4638      	mov	r0, r7
 800b580:	f3af 8000 	nop.w
 800b584:	1c42      	adds	r2, r0, #1
 800b586:	4606      	mov	r6, r0
 800b588:	d1d6      	bne.n	800b538 <_svfiprintf_r+0x174>
 800b58a:	89ab      	ldrh	r3, [r5, #12]
 800b58c:	065b      	lsls	r3, r3, #25
 800b58e:	f53f af2d 	bmi.w	800b3ec <_svfiprintf_r+0x28>
 800b592:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b594:	e72c      	b.n	800b3f0 <_svfiprintf_r+0x2c>
 800b596:	ab03      	add	r3, sp, #12
 800b598:	9300      	str	r3, [sp, #0]
 800b59a:	462a      	mov	r2, r5
 800b59c:	4b05      	ldr	r3, [pc, #20]	@ (800b5b4 <_svfiprintf_r+0x1f0>)
 800b59e:	a904      	add	r1, sp, #16
 800b5a0:	4638      	mov	r0, r7
 800b5a2:	f000 f879 	bl	800b698 <_printf_i>
 800b5a6:	e7ed      	b.n	800b584 <_svfiprintf_r+0x1c0>
 800b5a8:	0800bc28 	.word	0x0800bc28
 800b5ac:	0800bc32 	.word	0x0800bc32
 800b5b0:	00000000 	.word	0x00000000
 800b5b4:	0800b30d 	.word	0x0800b30d
 800b5b8:	0800bc2e 	.word	0x0800bc2e

0800b5bc <_printf_common>:
 800b5bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5c0:	4616      	mov	r6, r2
 800b5c2:	4698      	mov	r8, r3
 800b5c4:	688a      	ldr	r2, [r1, #8]
 800b5c6:	690b      	ldr	r3, [r1, #16]
 800b5c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b5cc:	4293      	cmp	r3, r2
 800b5ce:	bfb8      	it	lt
 800b5d0:	4613      	movlt	r3, r2
 800b5d2:	6033      	str	r3, [r6, #0]
 800b5d4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b5d8:	4607      	mov	r7, r0
 800b5da:	460c      	mov	r4, r1
 800b5dc:	b10a      	cbz	r2, 800b5e2 <_printf_common+0x26>
 800b5de:	3301      	adds	r3, #1
 800b5e0:	6033      	str	r3, [r6, #0]
 800b5e2:	6823      	ldr	r3, [r4, #0]
 800b5e4:	0699      	lsls	r1, r3, #26
 800b5e6:	bf42      	ittt	mi
 800b5e8:	6833      	ldrmi	r3, [r6, #0]
 800b5ea:	3302      	addmi	r3, #2
 800b5ec:	6033      	strmi	r3, [r6, #0]
 800b5ee:	6825      	ldr	r5, [r4, #0]
 800b5f0:	f015 0506 	ands.w	r5, r5, #6
 800b5f4:	d106      	bne.n	800b604 <_printf_common+0x48>
 800b5f6:	f104 0a19 	add.w	sl, r4, #25
 800b5fa:	68e3      	ldr	r3, [r4, #12]
 800b5fc:	6832      	ldr	r2, [r6, #0]
 800b5fe:	1a9b      	subs	r3, r3, r2
 800b600:	42ab      	cmp	r3, r5
 800b602:	dc26      	bgt.n	800b652 <_printf_common+0x96>
 800b604:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b608:	6822      	ldr	r2, [r4, #0]
 800b60a:	3b00      	subs	r3, #0
 800b60c:	bf18      	it	ne
 800b60e:	2301      	movne	r3, #1
 800b610:	0692      	lsls	r2, r2, #26
 800b612:	d42b      	bmi.n	800b66c <_printf_common+0xb0>
 800b614:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b618:	4641      	mov	r1, r8
 800b61a:	4638      	mov	r0, r7
 800b61c:	47c8      	blx	r9
 800b61e:	3001      	adds	r0, #1
 800b620:	d01e      	beq.n	800b660 <_printf_common+0xa4>
 800b622:	6823      	ldr	r3, [r4, #0]
 800b624:	6922      	ldr	r2, [r4, #16]
 800b626:	f003 0306 	and.w	r3, r3, #6
 800b62a:	2b04      	cmp	r3, #4
 800b62c:	bf02      	ittt	eq
 800b62e:	68e5      	ldreq	r5, [r4, #12]
 800b630:	6833      	ldreq	r3, [r6, #0]
 800b632:	1aed      	subeq	r5, r5, r3
 800b634:	68a3      	ldr	r3, [r4, #8]
 800b636:	bf0c      	ite	eq
 800b638:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b63c:	2500      	movne	r5, #0
 800b63e:	4293      	cmp	r3, r2
 800b640:	bfc4      	itt	gt
 800b642:	1a9b      	subgt	r3, r3, r2
 800b644:	18ed      	addgt	r5, r5, r3
 800b646:	2600      	movs	r6, #0
 800b648:	341a      	adds	r4, #26
 800b64a:	42b5      	cmp	r5, r6
 800b64c:	d11a      	bne.n	800b684 <_printf_common+0xc8>
 800b64e:	2000      	movs	r0, #0
 800b650:	e008      	b.n	800b664 <_printf_common+0xa8>
 800b652:	2301      	movs	r3, #1
 800b654:	4652      	mov	r2, sl
 800b656:	4641      	mov	r1, r8
 800b658:	4638      	mov	r0, r7
 800b65a:	47c8      	blx	r9
 800b65c:	3001      	adds	r0, #1
 800b65e:	d103      	bne.n	800b668 <_printf_common+0xac>
 800b660:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b668:	3501      	adds	r5, #1
 800b66a:	e7c6      	b.n	800b5fa <_printf_common+0x3e>
 800b66c:	18e1      	adds	r1, r4, r3
 800b66e:	1c5a      	adds	r2, r3, #1
 800b670:	2030      	movs	r0, #48	@ 0x30
 800b672:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b676:	4422      	add	r2, r4
 800b678:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b67c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b680:	3302      	adds	r3, #2
 800b682:	e7c7      	b.n	800b614 <_printf_common+0x58>
 800b684:	2301      	movs	r3, #1
 800b686:	4622      	mov	r2, r4
 800b688:	4641      	mov	r1, r8
 800b68a:	4638      	mov	r0, r7
 800b68c:	47c8      	blx	r9
 800b68e:	3001      	adds	r0, #1
 800b690:	d0e6      	beq.n	800b660 <_printf_common+0xa4>
 800b692:	3601      	adds	r6, #1
 800b694:	e7d9      	b.n	800b64a <_printf_common+0x8e>
	...

0800b698 <_printf_i>:
 800b698:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b69c:	7e0f      	ldrb	r7, [r1, #24]
 800b69e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b6a0:	2f78      	cmp	r7, #120	@ 0x78
 800b6a2:	4691      	mov	r9, r2
 800b6a4:	4680      	mov	r8, r0
 800b6a6:	460c      	mov	r4, r1
 800b6a8:	469a      	mov	sl, r3
 800b6aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b6ae:	d807      	bhi.n	800b6c0 <_printf_i+0x28>
 800b6b0:	2f62      	cmp	r7, #98	@ 0x62
 800b6b2:	d80a      	bhi.n	800b6ca <_printf_i+0x32>
 800b6b4:	2f00      	cmp	r7, #0
 800b6b6:	f000 80d2 	beq.w	800b85e <_printf_i+0x1c6>
 800b6ba:	2f58      	cmp	r7, #88	@ 0x58
 800b6bc:	f000 80b9 	beq.w	800b832 <_printf_i+0x19a>
 800b6c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b6c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b6c8:	e03a      	b.n	800b740 <_printf_i+0xa8>
 800b6ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b6ce:	2b15      	cmp	r3, #21
 800b6d0:	d8f6      	bhi.n	800b6c0 <_printf_i+0x28>
 800b6d2:	a101      	add	r1, pc, #4	@ (adr r1, 800b6d8 <_printf_i+0x40>)
 800b6d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b6d8:	0800b731 	.word	0x0800b731
 800b6dc:	0800b745 	.word	0x0800b745
 800b6e0:	0800b6c1 	.word	0x0800b6c1
 800b6e4:	0800b6c1 	.word	0x0800b6c1
 800b6e8:	0800b6c1 	.word	0x0800b6c1
 800b6ec:	0800b6c1 	.word	0x0800b6c1
 800b6f0:	0800b745 	.word	0x0800b745
 800b6f4:	0800b6c1 	.word	0x0800b6c1
 800b6f8:	0800b6c1 	.word	0x0800b6c1
 800b6fc:	0800b6c1 	.word	0x0800b6c1
 800b700:	0800b6c1 	.word	0x0800b6c1
 800b704:	0800b845 	.word	0x0800b845
 800b708:	0800b76f 	.word	0x0800b76f
 800b70c:	0800b7ff 	.word	0x0800b7ff
 800b710:	0800b6c1 	.word	0x0800b6c1
 800b714:	0800b6c1 	.word	0x0800b6c1
 800b718:	0800b867 	.word	0x0800b867
 800b71c:	0800b6c1 	.word	0x0800b6c1
 800b720:	0800b76f 	.word	0x0800b76f
 800b724:	0800b6c1 	.word	0x0800b6c1
 800b728:	0800b6c1 	.word	0x0800b6c1
 800b72c:	0800b807 	.word	0x0800b807
 800b730:	6833      	ldr	r3, [r6, #0]
 800b732:	1d1a      	adds	r2, r3, #4
 800b734:	681b      	ldr	r3, [r3, #0]
 800b736:	6032      	str	r2, [r6, #0]
 800b738:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b73c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b740:	2301      	movs	r3, #1
 800b742:	e09d      	b.n	800b880 <_printf_i+0x1e8>
 800b744:	6833      	ldr	r3, [r6, #0]
 800b746:	6820      	ldr	r0, [r4, #0]
 800b748:	1d19      	adds	r1, r3, #4
 800b74a:	6031      	str	r1, [r6, #0]
 800b74c:	0606      	lsls	r6, r0, #24
 800b74e:	d501      	bpl.n	800b754 <_printf_i+0xbc>
 800b750:	681d      	ldr	r5, [r3, #0]
 800b752:	e003      	b.n	800b75c <_printf_i+0xc4>
 800b754:	0645      	lsls	r5, r0, #25
 800b756:	d5fb      	bpl.n	800b750 <_printf_i+0xb8>
 800b758:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b75c:	2d00      	cmp	r5, #0
 800b75e:	da03      	bge.n	800b768 <_printf_i+0xd0>
 800b760:	232d      	movs	r3, #45	@ 0x2d
 800b762:	426d      	negs	r5, r5
 800b764:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b768:	4859      	ldr	r0, [pc, #356]	@ (800b8d0 <_printf_i+0x238>)
 800b76a:	230a      	movs	r3, #10
 800b76c:	e011      	b.n	800b792 <_printf_i+0xfa>
 800b76e:	6821      	ldr	r1, [r4, #0]
 800b770:	6833      	ldr	r3, [r6, #0]
 800b772:	0608      	lsls	r0, r1, #24
 800b774:	f853 5b04 	ldr.w	r5, [r3], #4
 800b778:	d402      	bmi.n	800b780 <_printf_i+0xe8>
 800b77a:	0649      	lsls	r1, r1, #25
 800b77c:	bf48      	it	mi
 800b77e:	b2ad      	uxthmi	r5, r5
 800b780:	2f6f      	cmp	r7, #111	@ 0x6f
 800b782:	4853      	ldr	r0, [pc, #332]	@ (800b8d0 <_printf_i+0x238>)
 800b784:	6033      	str	r3, [r6, #0]
 800b786:	bf14      	ite	ne
 800b788:	230a      	movne	r3, #10
 800b78a:	2308      	moveq	r3, #8
 800b78c:	2100      	movs	r1, #0
 800b78e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b792:	6866      	ldr	r6, [r4, #4]
 800b794:	60a6      	str	r6, [r4, #8]
 800b796:	2e00      	cmp	r6, #0
 800b798:	bfa2      	ittt	ge
 800b79a:	6821      	ldrge	r1, [r4, #0]
 800b79c:	f021 0104 	bicge.w	r1, r1, #4
 800b7a0:	6021      	strge	r1, [r4, #0]
 800b7a2:	b90d      	cbnz	r5, 800b7a8 <_printf_i+0x110>
 800b7a4:	2e00      	cmp	r6, #0
 800b7a6:	d04b      	beq.n	800b840 <_printf_i+0x1a8>
 800b7a8:	4616      	mov	r6, r2
 800b7aa:	fbb5 f1f3 	udiv	r1, r5, r3
 800b7ae:	fb03 5711 	mls	r7, r3, r1, r5
 800b7b2:	5dc7      	ldrb	r7, [r0, r7]
 800b7b4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b7b8:	462f      	mov	r7, r5
 800b7ba:	42bb      	cmp	r3, r7
 800b7bc:	460d      	mov	r5, r1
 800b7be:	d9f4      	bls.n	800b7aa <_printf_i+0x112>
 800b7c0:	2b08      	cmp	r3, #8
 800b7c2:	d10b      	bne.n	800b7dc <_printf_i+0x144>
 800b7c4:	6823      	ldr	r3, [r4, #0]
 800b7c6:	07df      	lsls	r7, r3, #31
 800b7c8:	d508      	bpl.n	800b7dc <_printf_i+0x144>
 800b7ca:	6923      	ldr	r3, [r4, #16]
 800b7cc:	6861      	ldr	r1, [r4, #4]
 800b7ce:	4299      	cmp	r1, r3
 800b7d0:	bfde      	ittt	le
 800b7d2:	2330      	movle	r3, #48	@ 0x30
 800b7d4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b7d8:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b7dc:	1b92      	subs	r2, r2, r6
 800b7de:	6122      	str	r2, [r4, #16]
 800b7e0:	f8cd a000 	str.w	sl, [sp]
 800b7e4:	464b      	mov	r3, r9
 800b7e6:	aa03      	add	r2, sp, #12
 800b7e8:	4621      	mov	r1, r4
 800b7ea:	4640      	mov	r0, r8
 800b7ec:	f7ff fee6 	bl	800b5bc <_printf_common>
 800b7f0:	3001      	adds	r0, #1
 800b7f2:	d14a      	bne.n	800b88a <_printf_i+0x1f2>
 800b7f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b7f8:	b004      	add	sp, #16
 800b7fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7fe:	6823      	ldr	r3, [r4, #0]
 800b800:	f043 0320 	orr.w	r3, r3, #32
 800b804:	6023      	str	r3, [r4, #0]
 800b806:	4833      	ldr	r0, [pc, #204]	@ (800b8d4 <_printf_i+0x23c>)
 800b808:	2778      	movs	r7, #120	@ 0x78
 800b80a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b80e:	6823      	ldr	r3, [r4, #0]
 800b810:	6831      	ldr	r1, [r6, #0]
 800b812:	061f      	lsls	r7, r3, #24
 800b814:	f851 5b04 	ldr.w	r5, [r1], #4
 800b818:	d402      	bmi.n	800b820 <_printf_i+0x188>
 800b81a:	065f      	lsls	r7, r3, #25
 800b81c:	bf48      	it	mi
 800b81e:	b2ad      	uxthmi	r5, r5
 800b820:	6031      	str	r1, [r6, #0]
 800b822:	07d9      	lsls	r1, r3, #31
 800b824:	bf44      	itt	mi
 800b826:	f043 0320 	orrmi.w	r3, r3, #32
 800b82a:	6023      	strmi	r3, [r4, #0]
 800b82c:	b11d      	cbz	r5, 800b836 <_printf_i+0x19e>
 800b82e:	2310      	movs	r3, #16
 800b830:	e7ac      	b.n	800b78c <_printf_i+0xf4>
 800b832:	4827      	ldr	r0, [pc, #156]	@ (800b8d0 <_printf_i+0x238>)
 800b834:	e7e9      	b.n	800b80a <_printf_i+0x172>
 800b836:	6823      	ldr	r3, [r4, #0]
 800b838:	f023 0320 	bic.w	r3, r3, #32
 800b83c:	6023      	str	r3, [r4, #0]
 800b83e:	e7f6      	b.n	800b82e <_printf_i+0x196>
 800b840:	4616      	mov	r6, r2
 800b842:	e7bd      	b.n	800b7c0 <_printf_i+0x128>
 800b844:	6833      	ldr	r3, [r6, #0]
 800b846:	6825      	ldr	r5, [r4, #0]
 800b848:	6961      	ldr	r1, [r4, #20]
 800b84a:	1d18      	adds	r0, r3, #4
 800b84c:	6030      	str	r0, [r6, #0]
 800b84e:	062e      	lsls	r6, r5, #24
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	d501      	bpl.n	800b858 <_printf_i+0x1c0>
 800b854:	6019      	str	r1, [r3, #0]
 800b856:	e002      	b.n	800b85e <_printf_i+0x1c6>
 800b858:	0668      	lsls	r0, r5, #25
 800b85a:	d5fb      	bpl.n	800b854 <_printf_i+0x1bc>
 800b85c:	8019      	strh	r1, [r3, #0]
 800b85e:	2300      	movs	r3, #0
 800b860:	6123      	str	r3, [r4, #16]
 800b862:	4616      	mov	r6, r2
 800b864:	e7bc      	b.n	800b7e0 <_printf_i+0x148>
 800b866:	6833      	ldr	r3, [r6, #0]
 800b868:	1d1a      	adds	r2, r3, #4
 800b86a:	6032      	str	r2, [r6, #0]
 800b86c:	681e      	ldr	r6, [r3, #0]
 800b86e:	6862      	ldr	r2, [r4, #4]
 800b870:	2100      	movs	r1, #0
 800b872:	4630      	mov	r0, r6
 800b874:	f7f4 fcb4 	bl	80001e0 <memchr>
 800b878:	b108      	cbz	r0, 800b87e <_printf_i+0x1e6>
 800b87a:	1b80      	subs	r0, r0, r6
 800b87c:	6060      	str	r0, [r4, #4]
 800b87e:	6863      	ldr	r3, [r4, #4]
 800b880:	6123      	str	r3, [r4, #16]
 800b882:	2300      	movs	r3, #0
 800b884:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b888:	e7aa      	b.n	800b7e0 <_printf_i+0x148>
 800b88a:	6923      	ldr	r3, [r4, #16]
 800b88c:	4632      	mov	r2, r6
 800b88e:	4649      	mov	r1, r9
 800b890:	4640      	mov	r0, r8
 800b892:	47d0      	blx	sl
 800b894:	3001      	adds	r0, #1
 800b896:	d0ad      	beq.n	800b7f4 <_printf_i+0x15c>
 800b898:	6823      	ldr	r3, [r4, #0]
 800b89a:	079b      	lsls	r3, r3, #30
 800b89c:	d413      	bmi.n	800b8c6 <_printf_i+0x22e>
 800b89e:	68e0      	ldr	r0, [r4, #12]
 800b8a0:	9b03      	ldr	r3, [sp, #12]
 800b8a2:	4298      	cmp	r0, r3
 800b8a4:	bfb8      	it	lt
 800b8a6:	4618      	movlt	r0, r3
 800b8a8:	e7a6      	b.n	800b7f8 <_printf_i+0x160>
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	4632      	mov	r2, r6
 800b8ae:	4649      	mov	r1, r9
 800b8b0:	4640      	mov	r0, r8
 800b8b2:	47d0      	blx	sl
 800b8b4:	3001      	adds	r0, #1
 800b8b6:	d09d      	beq.n	800b7f4 <_printf_i+0x15c>
 800b8b8:	3501      	adds	r5, #1
 800b8ba:	68e3      	ldr	r3, [r4, #12]
 800b8bc:	9903      	ldr	r1, [sp, #12]
 800b8be:	1a5b      	subs	r3, r3, r1
 800b8c0:	42ab      	cmp	r3, r5
 800b8c2:	dcf2      	bgt.n	800b8aa <_printf_i+0x212>
 800b8c4:	e7eb      	b.n	800b89e <_printf_i+0x206>
 800b8c6:	2500      	movs	r5, #0
 800b8c8:	f104 0619 	add.w	r6, r4, #25
 800b8cc:	e7f5      	b.n	800b8ba <_printf_i+0x222>
 800b8ce:	bf00      	nop
 800b8d0:	0800bc39 	.word	0x0800bc39
 800b8d4:	0800bc4a 	.word	0x0800bc4a

0800b8d8 <memmove>:
 800b8d8:	4288      	cmp	r0, r1
 800b8da:	b510      	push	{r4, lr}
 800b8dc:	eb01 0402 	add.w	r4, r1, r2
 800b8e0:	d902      	bls.n	800b8e8 <memmove+0x10>
 800b8e2:	4284      	cmp	r4, r0
 800b8e4:	4623      	mov	r3, r4
 800b8e6:	d807      	bhi.n	800b8f8 <memmove+0x20>
 800b8e8:	1e43      	subs	r3, r0, #1
 800b8ea:	42a1      	cmp	r1, r4
 800b8ec:	d008      	beq.n	800b900 <memmove+0x28>
 800b8ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b8f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b8f6:	e7f8      	b.n	800b8ea <memmove+0x12>
 800b8f8:	4402      	add	r2, r0
 800b8fa:	4601      	mov	r1, r0
 800b8fc:	428a      	cmp	r2, r1
 800b8fe:	d100      	bne.n	800b902 <memmove+0x2a>
 800b900:	bd10      	pop	{r4, pc}
 800b902:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b906:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b90a:	e7f7      	b.n	800b8fc <memmove+0x24>

0800b90c <_sbrk_r>:
 800b90c:	b538      	push	{r3, r4, r5, lr}
 800b90e:	4d06      	ldr	r5, [pc, #24]	@ (800b928 <_sbrk_r+0x1c>)
 800b910:	2300      	movs	r3, #0
 800b912:	4604      	mov	r4, r0
 800b914:	4608      	mov	r0, r1
 800b916:	602b      	str	r3, [r5, #0]
 800b918:	f000 f83e 	bl	800b998 <_sbrk>
 800b91c:	1c43      	adds	r3, r0, #1
 800b91e:	d102      	bne.n	800b926 <_sbrk_r+0x1a>
 800b920:	682b      	ldr	r3, [r5, #0]
 800b922:	b103      	cbz	r3, 800b926 <_sbrk_r+0x1a>
 800b924:	6023      	str	r3, [r4, #0]
 800b926:	bd38      	pop	{r3, r4, r5, pc}
 800b928:	20002148 	.word	0x20002148

0800b92c <_realloc_r>:
 800b92c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b930:	4680      	mov	r8, r0
 800b932:	4615      	mov	r5, r2
 800b934:	460c      	mov	r4, r1
 800b936:	b921      	cbnz	r1, 800b942 <_realloc_r+0x16>
 800b938:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b93c:	4611      	mov	r1, r2
 800b93e:	f7ff bc59 	b.w	800b1f4 <_malloc_r>
 800b942:	b92a      	cbnz	r2, 800b950 <_realloc_r+0x24>
 800b944:	f7ff fbea 	bl	800b11c <_free_r>
 800b948:	2400      	movs	r4, #0
 800b94a:	4620      	mov	r0, r4
 800b94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b950:	f000 f81a 	bl	800b988 <_malloc_usable_size_r>
 800b954:	4285      	cmp	r5, r0
 800b956:	4606      	mov	r6, r0
 800b958:	d802      	bhi.n	800b960 <_realloc_r+0x34>
 800b95a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b95e:	d8f4      	bhi.n	800b94a <_realloc_r+0x1e>
 800b960:	4629      	mov	r1, r5
 800b962:	4640      	mov	r0, r8
 800b964:	f7ff fc46 	bl	800b1f4 <_malloc_r>
 800b968:	4607      	mov	r7, r0
 800b96a:	2800      	cmp	r0, #0
 800b96c:	d0ec      	beq.n	800b948 <_realloc_r+0x1c>
 800b96e:	42b5      	cmp	r5, r6
 800b970:	462a      	mov	r2, r5
 800b972:	4621      	mov	r1, r4
 800b974:	bf28      	it	cs
 800b976:	4632      	movcs	r2, r6
 800b978:	f7ff fbc2 	bl	800b100 <memcpy>
 800b97c:	4621      	mov	r1, r4
 800b97e:	4640      	mov	r0, r8
 800b980:	f7ff fbcc 	bl	800b11c <_free_r>
 800b984:	463c      	mov	r4, r7
 800b986:	e7e0      	b.n	800b94a <_realloc_r+0x1e>

0800b988 <_malloc_usable_size_r>:
 800b988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b98c:	1f18      	subs	r0, r3, #4
 800b98e:	2b00      	cmp	r3, #0
 800b990:	bfbc      	itt	lt
 800b992:	580b      	ldrlt	r3, [r1, r0]
 800b994:	18c0      	addlt	r0, r0, r3
 800b996:	4770      	bx	lr

0800b998 <_sbrk>:
 800b998:	4a04      	ldr	r2, [pc, #16]	@ (800b9ac <_sbrk+0x14>)
 800b99a:	6811      	ldr	r1, [r2, #0]
 800b99c:	4603      	mov	r3, r0
 800b99e:	b909      	cbnz	r1, 800b9a4 <_sbrk+0xc>
 800b9a0:	4903      	ldr	r1, [pc, #12]	@ (800b9b0 <_sbrk+0x18>)
 800b9a2:	6011      	str	r1, [r2, #0]
 800b9a4:	6810      	ldr	r0, [r2, #0]
 800b9a6:	4403      	add	r3, r0
 800b9a8:	6013      	str	r3, [r2, #0]
 800b9aa:	4770      	bx	lr
 800b9ac:	20002158 	.word	0x20002158
 800b9b0:	20002160 	.word	0x20002160

0800b9b4 <_init>:
 800b9b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9b6:	bf00      	nop
 800b9b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9ba:	bc08      	pop	{r3}
 800b9bc:	469e      	mov	lr, r3
 800b9be:	4770      	bx	lr

0800b9c0 <_fini>:
 800b9c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9c2:	bf00      	nop
 800b9c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b9c6:	bc08      	pop	{r3}
 800b9c8:	469e      	mov	lr, r3
 800b9ca:	4770      	bx	lr
