
Template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c774  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d8  0800c948  0800c948  0001c948  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf20  0800cf20  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  0800cf20  0800cf20  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800cf20  0800cf20  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cf20  0800cf20  0001cf20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cf24  0800cf24  0001cf24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800cf28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000730  200001e0  0800d104  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000910  0800d104  00020910  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000091b7  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000feb  00000000  00000000  000293c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c0  00000000  00000000  0002a3b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000628  00000000  00000000  0002aa70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021e46  00000000  00000000  0002b098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007a1f  00000000  00000000  0004cede  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c8476  00000000  00000000  000548fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011cd73  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003558  00000000  00000000  0011cdc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800c92c 	.word	0x0800c92c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	0800c92c 	.word	0x0800c92c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff23 	bl	8000b1c <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc99 	bl	8000638 <__aeabi_dmul>
 8000d06:	f7ff ff6f 	bl	8000be8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc1a 	bl	8000544 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc90 	bl	8000638 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff fad2 	bl	80002c8 <__aeabi_dsub>
 8000d24:	f7ff ff60 	bl	8000be8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000
 8000d34:	00000000 	.word	0x00000000

08000d38 <main>:
void calendario(void);

void TIM1_BRK_TIM9_IRQHandler(void);

int main(void)
{
 8000d38:	b5b0      	push	{r4, r5, r7, lr}
 8000d3a:	b0f4      	sub	sp, #464	; 0x1d0
 8000d3c:	af02      	add	r7, sp, #8
unsigned int workspace;
unsigned int zone;
double temperature = 0;
 8000d3e:	f04f 0200 	mov.w	r2, #0
 8000d42:	f04f 0300 	mov.w	r3, #0
 8000d46:	e9c7 236e 	strd	r2, r3, [r7, #440]	; 0x1b8
unsigned int samples = 0;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
const int n_samples = 60;
 8000d50:	233c      	movs	r3, #60	; 0x3c
 8000d52:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
vect[0] = 0;
 8000d56:	4bbe      	ldr	r3, [pc, #760]	; (8001050 <main+0x318>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	601a      	str	r2, [r3, #0]
vect[1] = 0;
 8000d5c:	4bbc      	ldr	r3, [pc, #752]	; (8001050 <main+0x318>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	605a      	str	r2, [r3, #4]
vect[2] = 0;
 8000d62:	4bbb      	ldr	r3, [pc, #748]	; (8001050 <main+0x318>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	609a      	str	r2, [r3, #8]

stm = STM32446enable(); // stm object
 8000d68:	4cba      	ldr	r4, [pc, #744]	; (8001054 <main+0x31c>)
 8000d6a:	463b      	mov	r3, r7
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f002 fe05 	bl	800397c <STM32446enable>
 8000d72:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000d76:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000d7a:	4620      	mov	r0, r4
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8000d82:	461a      	mov	r2, r3
 8000d84:	f006 f946 	bl	8007014 <memcpy>
stm.inic.peripheral();
 8000d88:	4bb2      	ldr	r3, [pc, #712]	; (8001054 <main+0x31c>)
 8000d8a:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 8000d8e:	4798      	blx	r3
portinic();
 8000d90:	f000 fa60 	bl	8001254 <portinic>
tim9inic();
 8000d94:	f000 fa80 	bl	8001298 <tim9inic>
func = FUNCenable();
 8000d98:	4caf      	ldr	r4, [pc, #700]	; (8001058 <main+0x320>)
 8000d9a:	463b      	mov	r3, r7
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f001 fa89 	bl	80022b4 <FUNCenable>
 8000da2:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000da6:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000daa:	4620      	mov	r0, r4
 8000dac:	4619      	mov	r1, r3
 8000dae:	2390      	movs	r3, #144	; 0x90
 8000db0:	461a      	mov	r2, r3
 8000db2:	f006 f92f 	bl	8007014 <memcpy>
PINA = EXPLODEenable();
 8000db6:	4ca9      	ldr	r4, [pc, #676]	; (800105c <main+0x324>)
 8000db8:	463b      	mov	r3, r7
 8000dba:	4618      	mov	r0, r3
 8000dbc:	f001 f9e6 	bl	800218c <EXPLODEenable>
 8000dc0:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000dc4:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000dc8:	461d      	mov	r5, r3
 8000dca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dcc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINB = EXPLODEenable();
 8000dd6:	4ca2      	ldr	r4, [pc, #648]	; (8001060 <main+0x328>)
 8000dd8:	463b      	mov	r3, r7
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f001 f9d6 	bl	800218c <EXPLODEenable>
 8000de0:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000de4:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000de8:	461d      	mov	r5, r3
 8000dea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000df2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINC = EXPLODEenable();
 8000df6:	4c9b      	ldr	r4, [pc, #620]	; (8001064 <main+0x32c>)
 8000df8:	463b      	mov	r3, r7
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f001 f9c6 	bl	800218c <EXPLODEenable>
 8000e00:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000e04:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000e08:	461d      	mov	r5, r3
 8000e0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e0e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e12:	e884 0007 	stmia.w	r4, {r0, r1, r2}

choice = 3;
 8000e16:	4b94      	ldr	r3, [pc, #592]	; (8001068 <main+0x330>)
 8000e18:	2203      	movs	r2, #3
 8000e1a:	701a      	strb	r2, [r3, #0]
count1 = 0;
 8000e1c:	4b93      	ldr	r3, [pc, #588]	; (800106c <main+0x334>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	701a      	strb	r2, [r3, #0]
count2 = 0;
 8000e22:	4b93      	ldr	r3, [pc, #588]	; (8001070 <main+0x338>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	801a      	strh	r2, [r3, #0]
dir = 0;
 8000e28:	4b92      	ldr	r3, [pc, #584]	; (8001074 <main+0x33c>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	701a      	strb	r2, [r3, #0]

// Initialize objects after portinic()
hc = HC595enable(&stm.gpioc.reg->MODER, &stm.gpioc.reg->ODR, 2, 1, 0);
 8000e2e:	4b89      	ldr	r3, [pc, #548]	; (8001054 <main+0x31c>)
 8000e30:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000e32:	4619      	mov	r1, r3
 8000e34:	4b87      	ldr	r3, [pc, #540]	; (8001054 <main+0x31c>)
 8000e36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000e38:	f103 0214 	add.w	r2, r3, #20
 8000e3c:	4c8e      	ldr	r4, [pc, #568]	; (8001078 <main+0x340>)
 8000e3e:	4638      	mov	r0, r7
 8000e40:	2300      	movs	r3, #0
 8000e42:	9301      	str	r3, [sp, #4]
 8000e44:	2301      	movs	r3, #1
 8000e46:	9300      	str	r3, [sp, #0]
 8000e48:	2302      	movs	r3, #2
 8000e4a:	f001 f883 	bl	8001f54 <HC595enable>
 8000e4e:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000e52:	f5a3 72e4 	sub.w	r2, r3, #456	; 0x1c8
 8000e56:	4623      	mov	r3, r4
 8000e58:	ca07      	ldmia	r2, {r0, r1, r2}
 8000e5a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
lcd = LCD0enable(stm.gpiob.reg);
 8000e5e:	4b7d      	ldr	r3, [pc, #500]	; (8001054 <main+0x31c>)
 8000e60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000e62:	4c86      	ldr	r4, [pc, #536]	; (800107c <main+0x344>)
 8000e64:	463b      	mov	r3, r7
 8000e66:	4611      	mov	r1, r2
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f002 f953 	bl	8003114 <LCD0enable>
 8000e6e:	f507 73e4 	add.w	r3, r7, #456	; 0x1c8
 8000e72:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8000e76:	461d      	mov	r5, r3
 8000e78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e80:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e84:	e884 0007 	stmia.w	r4, {r0, r1, r2}

stm.adc1.single.inic();
 8000e88:	4b72      	ldr	r3, [pc, #456]	; (8001054 <main+0x31c>)
 8000e8a:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 8000e8e:	4798      	blx	r3
stm.adc1.single.temp();
 8000e90:	4b70      	ldr	r3, [pc, #448]	; (8001054 <main+0x31c>)
 8000e92:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000e96:	4798      	blx	r3
stm.adc1.single.start();
 8000e98:	4b6e      	ldr	r3, [pc, #440]	; (8001054 <main+0x31c>)
 8000e9a:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8000e9e:	4798      	blx	r3

stm.rtc.inic(1); // 2 - LSI, 1 - LSE
 8000ea0:	4b6c      	ldr	r3, [pc, #432]	; (8001054 <main+0x31c>)
 8000ea2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ea6:	2001      	movs	r0, #1
 8000ea8:	4798      	blx	r3
/******************************************************************************/
/***************************** TEST STUFF START *******************************/
/******************************************************************************/

//1 - Enable access to the RTC registers
stm.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8000eaa:	4b6a      	ldr	r3, [pc, #424]	; (8001054 <main+0x31c>)
 8000eac:	689b      	ldr	r3, [r3, #8]
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	4b68      	ldr	r3, [pc, #416]	; (8001054 <main+0x31c>)
 8000eb2:	689b      	ldr	r3, [r3, #8]
 8000eb4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000eb8:	601a      	str	r2, [r3, #0]
//2 - Enter the "key" to unlock write protection
stm.rtc.reg->WPR |= 0xCA;
 8000eba:	4b66      	ldr	r3, [pc, #408]	; (8001054 <main+0x31c>)
 8000ebc:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000ec0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ec2:	4b64      	ldr	r3, [pc, #400]	; (8001054 <main+0x31c>)
 8000ec4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000ec8:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8000ecc:	625a      	str	r2, [r3, #36]	; 0x24
stm.rtc.reg->WPR |= 0x53;
 8000ece:	4b61      	ldr	r3, [pc, #388]	; (8001054 <main+0x31c>)
 8000ed0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000ed4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ed6:	4b5f      	ldr	r3, [pc, #380]	; (8001054 <main+0x31c>)
 8000ed8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000edc:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8000ee0:	625a      	str	r2, [r3, #36]	; 0x24
//3 - Write
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'S', 0);
 8000ee2:	4b5c      	ldr	r3, [pc, #368]	; (8001054 <main+0x31c>)
 8000ee4:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000ee8:	4b5a      	ldr	r3, [pc, #360]	; (8001054 <main+0x31c>)
 8000eea:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000eee:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	2253      	movs	r2, #83	; 0x53
 8000ef6:	2108      	movs	r1, #8
 8000ef8:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'E', 1);
 8000efa:	4b56      	ldr	r3, [pc, #344]	; (8001054 <main+0x31c>)
 8000efc:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000f00:	4b54      	ldr	r3, [pc, #336]	; (8001054 <main+0x31c>)
 8000f02:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f06:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	2245      	movs	r2, #69	; 0x45
 8000f0e:	2108      	movs	r1, #8
 8000f10:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'T', 2);
 8000f12:	4b50      	ldr	r3, [pc, #320]	; (8001054 <main+0x31c>)
 8000f14:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000f18:	4b4e      	ldr	r3, [pc, #312]	; (8001054 <main+0x31c>)
 8000f1a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f1e:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f22:	2302      	movs	r3, #2
 8000f24:	2254      	movs	r2, #84	; 0x54
 8000f26:	2108      	movs	r1, #8
 8000f28:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'H', 3);
 8000f2a:	4b4a      	ldr	r3, [pc, #296]	; (8001054 <main+0x31c>)
 8000f2c:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000f30:	4b48      	ldr	r3, [pc, #288]	; (8001054 <main+0x31c>)
 8000f32:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f36:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f3a:	2303      	movs	r3, #3
 8000f3c:	2248      	movs	r2, #72	; 0x48
 8000f3e:	2108      	movs	r1, #8
 8000f40:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, 'S', 4);
 8000f42:	4b44      	ldr	r3, [pc, #272]	; (8001054 <main+0x31c>)
 8000f44:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000f48:	4b42      	ldr	r3, [pc, #264]	; (8001054 <main+0x31c>)
 8000f4a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f4e:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f52:	2304      	movs	r3, #4
 8000f54:	2253      	movs	r2, #83	; 0x53
 8000f56:	2108      	movs	r1, #8
 8000f58:	47a0      	blx	r4
stm.func.setup(&stm.rtc.reg->BKP0R, 8, '\0', 5);
 8000f5a:	4b3e      	ldr	r3, [pc, #248]	; (8001054 <main+0x31c>)
 8000f5c:	f8d3 41a0 	ldr.w	r4, [r3, #416]	; 0x1a0
 8000f60:	4b3c      	ldr	r3, [pc, #240]	; (8001054 <main+0x31c>)
 8000f62:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8000f66:	f103 0050 	add.w	r0, r3, #80	; 0x50
 8000f6a:	2305      	movs	r3, #5
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2108      	movs	r1, #8
 8000f70:	47a0      	blx	r4
//stm.rtc.RegWrite( &stm.rtc.reg->BKP0R, ( ('\0' << 24) | ('T' << 16) | ('E' << 8) | ('S' << 0)) );
//4 - Disable access to RTC registers
stm.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8000f72:	4b38      	ldr	r3, [pc, #224]	; (8001054 <main+0x31c>)
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	681a      	ldr	r2, [r3, #0]
 8000f78:	4b36      	ldr	r3, [pc, #216]	; (8001054 <main+0x31c>)
 8000f7a:	689b      	ldr	r3, [r3, #8]
 8000f7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000f80:	601a      	str	r2, [r3, #0]
//lcd.string_size( func.print("%d", vect[0]), 9);

//lcd.gotoxy(1,14);
//lcd.string_size( func.print("%d", vect[1]), 9);

stm.rcc.reg->APB2ENR |= (1 << 4); // USART1EN: USART1 clock enable
 8000f82:	4b34      	ldr	r3, [pc, #208]	; (8001054 <main+0x31c>)
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000f88:	4b32      	ldr	r3, [pc, #200]	; (8001054 <main+0x31c>)
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	f042 0210 	orr.w	r2, r2, #16
 8000f90:	645a      	str	r2, [r3, #68]	; 0x44
stm.gpioa.moder(2,9);
 8000f92:	4b30      	ldr	r3, [pc, #192]	; (8001054 <main+0x31c>)
 8000f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f96:	2109      	movs	r1, #9
 8000f98:	2002      	movs	r0, #2
 8000f9a:	4798      	blx	r3
stm.gpioa.moder(2,10);
 8000f9c:	4b2d      	ldr	r3, [pc, #180]	; (8001054 <main+0x31c>)
 8000f9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000fa0:	210a      	movs	r1, #10
 8000fa2:	2002      	movs	r0, #2
 8000fa4:	4798      	blx	r3
stm.gpioa.afr(7,9);
 8000fa6:	4b2b      	ldr	r3, [pc, #172]	; (8001054 <main+0x31c>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000faa:	2109      	movs	r1, #9
 8000fac:	2007      	movs	r0, #7
 8000fae:	4798      	blx	r3
stm.gpioa.afr(7,10);
 8000fb0:	4b28      	ldr	r3, [pc, #160]	; (8001054 <main+0x31c>)
 8000fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb4:	210a      	movs	r1, #10
 8000fb6:	2007      	movs	r0, #7
 8000fb8:	4798      	blx	r3
stm.usart1.reg->CR1 |= (1 << 13); // UE: USART enable
 8000fba:	4b26      	ldr	r3, [pc, #152]	; (8001054 <main+0x31c>)
 8000fbc:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000fc0:	68da      	ldr	r2, [r3, #12]
 8000fc2:	4b24      	ldr	r3, [pc, #144]	; (8001054 <main+0x31c>)
 8000fc4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000fc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000fcc:	60da      	str	r2, [r3, #12]
stm.usart1.parameters( 8, 16, 1, 9600 ); // Default
 8000fce:	4b21      	ldr	r3, [pc, #132]	; (8001054 <main+0x31c>)
 8000fd0:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8000fd4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000fd8:	ed9f 0b1b 	vldr	d0, [pc, #108]	; 8001048 <main+0x310>
 8000fdc:	2110      	movs	r1, #16
 8000fde:	2008      	movs	r0, #8
 8000fe0:	4798      	blx	r3
stm.usart1.reg->CR3 &= (uint32_t) ~(1 << 7); // DMAT: DMA enable transmitter - disabled
 8000fe2:	4b1c      	ldr	r3, [pc, #112]	; (8001054 <main+0x31c>)
 8000fe4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000fe8:	695a      	ldr	r2, [r3, #20]
 8000fea:	4b1a      	ldr	r3, [pc, #104]	; (8001054 <main+0x31c>)
 8000fec:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000ff0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000ff4:	615a      	str	r2, [r3, #20]
stm.usart1.reg->CR1 |= (1 << 3); // TE: Transmitter enable
 8000ff6:	4b17      	ldr	r3, [pc, #92]	; (8001054 <main+0x31c>)
 8000ff8:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8000ffc:	68da      	ldr	r2, [r3, #12]
 8000ffe:	4b15      	ldr	r3, [pc, #84]	; (8001054 <main+0x31c>)
 8001000:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8001004:	f042 0208 	orr.w	r2, r2, #8
 8001008:	60da      	str	r2, [r3, #12]
stm.usart1.reg->DR = 'A';
 800100a:	4b12      	ldr	r3, [pc, #72]	; (8001054 <main+0x31c>)
 800100c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8001010:	2241      	movs	r2, #65	; 0x41
 8001012:	605a      	str	r2, [r3, #4]
/******************************************************************************/
/*****************************  TEST STUFF END  *******************************/
/******************************************************************************/
				/************************************/
/******************************************************************************/
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 8001014:	2300      	movs	r3, #0
 8001016:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
 800101a:	2300      	movs	r3, #0
 800101c:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
{// COMMON
zone = workspace & 7;
 8001020:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001024:	f003 0307 	and.w	r3, r3, #7
 8001028:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac

if(zone == 0)
 800102c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001030:	2b00      	cmp	r3, #0
 8001032:	d13b      	bne.n	80010ac <main+0x374>
{// PREAMBLE
	PINA.update(&PINA, stm.gpioa.reg->IDR);
 8001034:	4b09      	ldr	r3, [pc, #36]	; (800105c <main+0x324>)
 8001036:	699b      	ldr	r3, [r3, #24]
 8001038:	4a06      	ldr	r2, [pc, #24]	; (8001054 <main+0x31c>)
 800103a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800103c:	6912      	ldr	r2, [r2, #16]
 800103e:	4611      	mov	r1, r2
 8001040:	e01e      	b.n	8001080 <main+0x348>
 8001042:	bf00      	nop
 8001044:	f3af 8000 	nop.w
 8001048:	00000000 	.word	0x00000000
 800104c:	3ff00000 	.word	0x3ff00000
 8001050:	200004e8 	.word	0x200004e8
 8001054:	200001fc 	.word	0x200001fc
 8001058:	200003a0 	.word	0x200003a0
 800105c:	20000430 	.word	0x20000430
 8001060:	2000044c 	.word	0x2000044c
 8001064:	20000468 	.word	0x20000468
 8001068:	200004bc 	.word	0x200004bc
 800106c:	200004c8 	.word	0x200004c8
 8001070:	200004ca 	.word	0x200004ca
 8001074:	200004cc 	.word	0x200004cc
 8001078:	20000484 	.word	0x20000484
 800107c:	20000490 	.word	0x20000490
 8001080:	486b      	ldr	r0, [pc, #428]	; (8001230 <main+0x4f8>)
 8001082:	4798      	blx	r3
	PINB.update(&PINB, stm.gpiob.reg->IDR);
 8001084:	4b6b      	ldr	r3, [pc, #428]	; (8001234 <main+0x4fc>)
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	4a6b      	ldr	r2, [pc, #428]	; (8001238 <main+0x500>)
 800108a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800108c:	6912      	ldr	r2, [r2, #16]
 800108e:	4611      	mov	r1, r2
 8001090:	4868      	ldr	r0, [pc, #416]	; (8001234 <main+0x4fc>)
 8001092:	4798      	blx	r3
	PINC.update(&PINC, stm.gpioc.reg->IDR);
 8001094:	4b69      	ldr	r3, [pc, #420]	; (800123c <main+0x504>)
 8001096:	699b      	ldr	r3, [r3, #24]
 8001098:	4a67      	ldr	r2, [pc, #412]	; (8001238 <main+0x500>)
 800109a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800109c:	6912      	ldr	r2, [r2, #16]
 800109e:	4611      	mov	r1, r2
 80010a0:	4866      	ldr	r0, [pc, #408]	; (800123c <main+0x504>)
 80010a2:	4798      	blx	r3
	lcd.reboot();
 80010a4:	4b66      	ldr	r3, [pc, #408]	; (8001240 <main+0x508>)
 80010a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010a8:	4798      	blx	r3
	// Detect for all workspaces only once
	continue;
 80010aa:	e0b3      	b.n	8001214 <main+0x4dc>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 1)
 80010ac:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d177      	bne.n	80011a4 <main+0x46c>
{// workspace 1
	lcd.gotoxy(1,0);
 80010b4:	4b62      	ldr	r3, [pc, #392]	; (8001240 <main+0x508>)
 80010b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010b8:	2100      	movs	r1, #0
 80010ba:	2001      	movs	r0, #1
 80010bc:	4798      	blx	r3
	lcd.string( func.print("%s", &stm.rtc.reg->BKP0R ));
 80010be:	4b60      	ldr	r3, [pc, #384]	; (8001240 <main+0x508>)
 80010c0:	695c      	ldr	r4, [r3, #20]
 80010c2:	4b60      	ldr	r3, [pc, #384]	; (8001244 <main+0x50c>)
 80010c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80010c8:	4a5b      	ldr	r2, [pc, #364]	; (8001238 <main+0x500>)
 80010ca:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
 80010ce:	3250      	adds	r2, #80	; 0x50
 80010d0:	4611      	mov	r1, r2
 80010d2:	485d      	ldr	r0, [pc, #372]	; (8001248 <main+0x510>)
 80010d4:	4798      	blx	r3
 80010d6:	4603      	mov	r3, r0
 80010d8:	4618      	mov	r0, r3
 80010da:	47a0      	blx	r4

	lcd.gotoxy(1,7);
 80010dc:	4b58      	ldr	r3, [pc, #352]	; (8001240 <main+0x508>)
 80010de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e0:	2107      	movs	r1, #7
 80010e2:	2001      	movs	r0, #1
 80010e4:	4798      	blx	r3
	if(samples < n_samples){
 80010e6:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80010ea:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d217      	bcs.n	8001122 <main+0x3ea>
		temperature += stm.adc1.single.read();
 80010f2:	4b51      	ldr	r3, [pc, #324]	; (8001238 <main+0x500>)
 80010f4:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010f8:	4798      	blx	r3
 80010fa:	ec53 2b10 	vmov	r2, r3, d0
 80010fe:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8001102:	f7ff f8e3 	bl	80002cc <__adddf3>
 8001106:	4602      	mov	r2, r0
 8001108:	460b      	mov	r3, r1
 800110a:	e9c7 236e 	strd	r2, r3, [r7, #440]	; 0x1b8
		stm.adc1.single.restart();
 800110e:	4b4a      	ldr	r3, [pc, #296]	; (8001238 <main+0x500>)
 8001110:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8001114:	4798      	blx	r3
		samples++;
 8001116:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 800111a:	3301      	adds	r3, #1
 800111c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
		temperature /= n_samples;
		temperature = (temperature/3.1 - 943/3.1) + 25;
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
		samples=0;
	  }
	continue;
 8001120:	e078      	b.n	8001214 <main+0x4dc>
		temperature /= n_samples;
 8001122:	f8d7 01b0 	ldr.w	r0, [r7, #432]	; 0x1b0
 8001126:	f7ff fa1d 	bl	8000564 <__aeabi_i2d>
 800112a:	4602      	mov	r2, r0
 800112c:	460b      	mov	r3, r1
 800112e:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8001132:	f7ff fbab 	bl	800088c <__aeabi_ddiv>
 8001136:	4602      	mov	r2, r0
 8001138:	460b      	mov	r3, r1
 800113a:	e9c7 236e 	strd	r2, r3, [r7, #440]	; 0x1b8
		temperature = (temperature/3.1 - 943/3.1) + 25;
 800113e:	a338      	add	r3, pc, #224	; (adr r3, 8001220 <main+0x4e8>)
 8001140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001144:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8001148:	f7ff fba0 	bl	800088c <__aeabi_ddiv>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4610      	mov	r0, r2
 8001152:	4619      	mov	r1, r3
 8001154:	a334      	add	r3, pc, #208	; (adr r3, 8001228 <main+0x4f0>)
 8001156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800115a:	f7ff f8b5 	bl	80002c8 <__aeabi_dsub>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	4610      	mov	r0, r2
 8001164:	4619      	mov	r1, r3
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	4b38      	ldr	r3, [pc, #224]	; (800124c <main+0x514>)
 800116c:	f7ff f8ae 	bl	80002cc <__adddf3>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	e9c7 236e 	strd	r2, r3, [r7, #440]	; 0x1b8
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
 8001178:	4b31      	ldr	r3, [pc, #196]	; (8001240 <main+0x508>)
 800117a:	699c      	ldr	r4, [r3, #24]
 800117c:	4b31      	ldr	r3, [pc, #196]	; (8001244 <main+0x50c>)
 800117e:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001182:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8001186:	f7ff fd2f 	bl	8000be8 <__aeabi_d2uiz>
 800118a:	4603      	mov	r3, r0
 800118c:	22df      	movs	r2, #223	; 0xdf
 800118e:	4619      	mov	r1, r3
 8001190:	482f      	ldr	r0, [pc, #188]	; (8001250 <main+0x518>)
 8001192:	47a8      	blx	r5
 8001194:	4603      	mov	r3, r0
 8001196:	2106      	movs	r1, #6
 8001198:	4618      	mov	r0, r3
 800119a:	47a0      	blx	r4
		samples=0;
 800119c:	2300      	movs	r3, #0
 800119e:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	continue;
 80011a2:	e037      	b.n	8001214 <main+0x4dc>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 2)
 80011a4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80011a8:	2b02      	cmp	r3, #2
 80011aa:	d114      	bne.n	80011d6 <main+0x49e>
{// workspace 2

	lcd.gotoxy(1,0);
 80011ac:	4b24      	ldr	r3, [pc, #144]	; (8001240 <main+0x508>)
 80011ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b0:	2100      	movs	r1, #0
 80011b2:	2001      	movs	r0, #1
 80011b4:	4798      	blx	r3
	lcd.string( func.print("%s", &stm.rtc.reg->BKP0R ));
 80011b6:	4b22      	ldr	r3, [pc, #136]	; (8001240 <main+0x508>)
 80011b8:	695c      	ldr	r4, [r3, #20]
 80011ba:	4b22      	ldr	r3, [pc, #136]	; (8001244 <main+0x50c>)
 80011bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80011c0:	4a1d      	ldr	r2, [pc, #116]	; (8001238 <main+0x500>)
 80011c2:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
 80011c6:	3250      	adds	r2, #80	; 0x50
 80011c8:	4611      	mov	r1, r2
 80011ca:	481f      	ldr	r0, [pc, #124]	; (8001248 <main+0x510>)
 80011cc:	4798      	blx	r3
 80011ce:	4603      	mov	r3, r0
 80011d0:	4618      	mov	r0, r3
 80011d2:	47a0      	blx	r4


	continue;
 80011d4:	e01e      	b.n	8001214 <main+0x4dc>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 3)
 80011d6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80011da:	2b03      	cmp	r3, #3
 80011dc:	d102      	bne.n	80011e4 <main+0x4ac>
{// workspace 3

	calendario();
 80011de:	f000 f89b 	bl	8001318 <calendario>

	continue;
 80011e2:	e017      	b.n	8001214 <main+0x4dc>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 4)
 80011e4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80011e8:	2b04      	cmp	r3, #4
 80011ea:	d104      	bne.n	80011f6 <main+0x4be>
{// workspace 4
	//stm.usart1.parameters(8,16,1,9600);
	//stm.usart1.test();


	if( stm.usart1.reg->SR & (1 << 6) ){ // TC: Transmission complete
 80011ec:	4b12      	ldr	r3, [pc, #72]	; (8001238 <main+0x500>)
 80011ee:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80011f2:	681b      	ldr	r3, [r3, #0]
		//stm.usart1.reg->DR = 'B';
		//lcd.gotoxy(0,17);
		//lcd.string_size( func.print("%d",zone), 3);
	}

	continue;
 80011f4:	e00e      	b.n	8001214 <main+0x4dc>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 5)
 80011f6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80011fa:	2b05      	cmp	r3, #5
 80011fc:	d007      	beq.n	800120e <main+0x4d6>
{// workspace 5
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 6)
 80011fe:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8001202:	2b06      	cmp	r3, #6
 8001204:	d005      	beq.n	8001212 <main+0x4da>
{// workspace 6
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 7)
 8001206:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 800120a:	2b07      	cmp	r3, #7
 800120c:	e002      	b.n	8001214 <main+0x4dc>
	continue;
 800120e:	bf00      	nop
 8001210:	e000      	b.n	8001214 <main+0x4dc>
	continue;
 8001212:	bf00      	nop
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 8001214:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001218:	3301      	adds	r3, #1
 800121a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
zone = workspace & 7;
 800121e:	e6ff      	b.n	8001020 <main+0x2e8>
 8001220:	cccccccd 	.word	0xcccccccd
 8001224:	4008cccc 	.word	0x4008cccc
 8001228:	c6318c63 	.word	0xc6318c63
 800122c:	40730318 	.word	0x40730318
 8001230:	20000430 	.word	0x20000430
 8001234:	2000044c 	.word	0x2000044c
 8001238:	200001fc 	.word	0x200001fc
 800123c:	20000468 	.word	0x20000468
 8001240:	20000490 	.word	0x20000490
 8001244:	200003a0 	.word	0x200003a0
 8001248:	0800c948 	.word	0x0800c948
 800124c:	40390000 	.word	0x40390000
 8001250:	0800c94c 	.word	0x0800c94c

08001254 <portinic>:
/******************************************************************************/
/******************************************************************************/
		/*************************************************************/
/******************************************************************************/
void portinic(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
	//Enable clock for IO peripherals
	stm.rcc.reg->AHB1ENR |= 7; //PA PB PC clock enabled
 8001258:	4b0e      	ldr	r3, [pc, #56]	; (8001294 <portinic+0x40>)
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800125e:	4b0d      	ldr	r3, [pc, #52]	; (8001294 <portinic+0x40>)
 8001260:	68db      	ldr	r3, [r3, #12]
 8001262:	f042 0207 	orr.w	r2, r2, #7
 8001266:	631a      	str	r2, [r3, #48]	; 0x30
  	// GPIO of 16 pins each.
	/**************************/
  	// PA5 or PB13 is green user led
	stm.gpioa.moder(1,5);
 8001268:	4b0a      	ldr	r3, [pc, #40]	; (8001294 <portinic+0x40>)
 800126a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800126c:	2105      	movs	r1, #5
 800126e:	2001      	movs	r0, #1
 8001270:	4798      	blx	r3
	stm.gpioa.pupdr(0,5);
 8001272:	4b08      	ldr	r3, [pc, #32]	; (8001294 <portinic+0x40>)
 8001274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001276:	2105      	movs	r1, #5
 8001278:	2000      	movs	r0, #0
 800127a:	4798      	blx	r3
	//stm.gpiob.moder(1,13);

	// PC13 is user button
	stm.gpioc.moder(0,13);
 800127c:	4b05      	ldr	r3, [pc, #20]	; (8001294 <portinic+0x40>)
 800127e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001280:	210d      	movs	r1, #13
 8001282:	2000      	movs	r0, #0
 8001284:	4798      	blx	r3
	stm.gpioc.pupdr(1,13);
 8001286:	4b03      	ldr	r3, [pc, #12]	; (8001294 <portinic+0x40>)
 8001288:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800128a:	210d      	movs	r1, #13
 800128c:	2001      	movs	r0, #1
 800128e:	4798      	blx	r3

}
 8001290:	bf00      	nop
 8001292:	bd80      	pop	{r7, pc}
 8001294:	200001fc 	.word	0x200001fc

08001298 <tim9inic>:
/******************************************************************************/
void tim9inic(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
	stm.rcc.reg->APB2ENR |= (1 << 16); //timer 9 clock enabled
 800129c:	4b1d      	ldr	r3, [pc, #116]	; (8001314 <tim9inic+0x7c>)
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80012a2:	4b1c      	ldr	r3, [pc, #112]	; (8001314 <tim9inic+0x7c>)
 80012a4:	68db      	ldr	r3, [r3, #12]
 80012a6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80012aa:	645a      	str	r2, [r3, #68]	; 0x44
	//stm.rcc.reg->APB2ENR |= (1 << 14); //syscfg clock enable
	stm.nvic.reg->ISER[0] |= (1 << 24); // enable interrupt tim 1 brk and tim 9 global (IRGn 24)
 80012ac:	4b19      	ldr	r3, [pc, #100]	; (8001314 <tim9inic+0x7c>)
 80012ae:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	4b17      	ldr	r3, [pc, #92]	; (8001314 <tim9inic+0x7c>)
 80012b6:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
 80012ba:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80012be:	601a      	str	r2, [r3, #0]
	//stm.nvic.reg->ICER[0] |= (1 << 24);
	stm.tim9.reg->ARR = 45535;
 80012c0:	4b14      	ldr	r3, [pc, #80]	; (8001314 <tim9inic+0x7c>)
 80012c2:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012c6:	f24b 12df 	movw	r2, #45535	; 0xb1df
 80012ca:	62da      	str	r2, [r3, #44]	; 0x2c
	stm.tim9.reg->CCR1 = 7530;
 80012cc:	4b11      	ldr	r3, [pc, #68]	; (8001314 <tim9inic+0x7c>)
 80012ce:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012d2:	f641 526a 	movw	r2, #7530	; 0x1d6a
 80012d6:	635a      	str	r2, [r3, #52]	; 0x34
	stm.tim9.reg->PSC = 20;
 80012d8:	4b0e      	ldr	r3, [pc, #56]	; (8001314 <tim9inic+0x7c>)
 80012da:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012de:	2214      	movs	r2, #20
 80012e0:	629a      	str	r2, [r3, #40]	; 0x28
	stm.tim9.reg->DIER |= 3; //3 | (1 << 6);
 80012e2:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <tim9inic+0x7c>)
 80012e4:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012e8:	68da      	ldr	r2, [r3, #12]
 80012ea:	4b0a      	ldr	r3, [pc, #40]	; (8001314 <tim9inic+0x7c>)
 80012ec:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012f0:	f042 0203 	orr.w	r2, r2, #3
 80012f4:	60da      	str	r2, [r3, #12]
	//stm.tim9.reg->CCMR1 |= (3 << 2);
	//stm.tim9.reg->CCMR1 |= (3 << 4);
	//stm.tim9.reg->CCER |= 1;
	stm.tim9.reg->CR1 |= 1 | (1 << 7);
 80012f6:	4b07      	ldr	r3, [pc, #28]	; (8001314 <tim9inic+0x7c>)
 80012f8:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	4b05      	ldr	r3, [pc, #20]	; (8001314 <tim9inic+0x7c>)
 8001300:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001304:	f042 0281 	orr.w	r2, r2, #129	; 0x81
 8001308:	601a      	str	r2, [r3, #0]
}
 800130a:	bf00      	nop
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	200001fc 	.word	0x200001fc

08001318 <calendario>:
/******************************************************************************/
void calendario(void)
{
 8001318:	b5f0      	push	{r4, r5, r6, r7, lr}
 800131a:	b085      	sub	sp, #20
 800131c:	af04      	add	r7, sp, #16
	/******MENU*****/
	switch(choice){
 800131e:	4b70      	ldr	r3, [pc, #448]	; (80014e0 <calendario+0x1c8>)
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	3b01      	subs	r3, #1
 8001324:	2b08      	cmp	r3, #8
 8001326:	f200 846b 	bhi.w	8001c00 <calendario+0x8e8>
 800132a:	a201      	add	r2, pc, #4	; (adr r2, 8001330 <calendario+0x18>)
 800132c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001330:	08001355 	.word	0x08001355
 8001334:	0800141b 	.word	0x0800141b
 8001338:	08001511 	.word	0x08001511
 800133c:	08001623 	.word	0x08001623
 8001340:	0800173d 	.word	0x0800173d
 8001344:	0800181b 	.word	0x0800181b
 8001348:	08001931 	.word	0x08001931
 800134c:	08001a0f 	.word	0x08001a0f
 8001350:	08001b25 	.word	0x08001b25
		case 1: // show time
			lcd.gotoxy(0,0);
 8001354:	4b63      	ldr	r3, [pc, #396]	; (80014e4 <calendario+0x1cc>)
 8001356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001358:	2100      	movs	r1, #0
 800135a:	2000      	movs	r0, #0
 800135c:	4798      	blx	r3
			lcd.string_size("Relogio",16);
 800135e:	4b61      	ldr	r3, [pc, #388]	; (80014e4 <calendario+0x1cc>)
 8001360:	699b      	ldr	r3, [r3, #24]
 8001362:	2110      	movs	r1, #16
 8001364:	4860      	ldr	r0, [pc, #384]	; (80014e8 <calendario+0x1d0>)
 8001366:	4798      	blx	r3
			stm.rtc.tr2vec(vec);
 8001368:	4b60      	ldr	r3, [pc, #384]	; (80014ec <calendario+0x1d4>)
 800136a:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800136e:	4860      	ldr	r0, [pc, #384]	; (80014f0 <calendario+0x1d8>)
 8001370:	4798      	blx	r3
			lcd.gotoxy(3,0);
 8001372:	4b5c      	ldr	r3, [pc, #368]	; (80014e4 <calendario+0x1cc>)
 8001374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001376:	2100      	movs	r1, #0
 8001378:	2003      	movs	r0, #3
 800137a:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vec[0],vec[1],vec[2],vec[3],vec[4],vec[5]),17);
 800137c:	4b59      	ldr	r3, [pc, #356]	; (80014e4 <calendario+0x1cc>)
 800137e:	699c      	ldr	r4, [r3, #24]
 8001380:	4b5c      	ldr	r3, [pc, #368]	; (80014f4 <calendario+0x1dc>)
 8001382:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001386:	4b5a      	ldr	r3, [pc, #360]	; (80014f0 <calendario+0x1d8>)
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	4618      	mov	r0, r3
 800138c:	4b58      	ldr	r3, [pc, #352]	; (80014f0 <calendario+0x1d8>)
 800138e:	785b      	ldrb	r3, [r3, #1]
 8001390:	461e      	mov	r6, r3
 8001392:	4b57      	ldr	r3, [pc, #348]	; (80014f0 <calendario+0x1d8>)
 8001394:	789b      	ldrb	r3, [r3, #2]
 8001396:	469c      	mov	ip, r3
 8001398:	4b55      	ldr	r3, [pc, #340]	; (80014f0 <calendario+0x1d8>)
 800139a:	78db      	ldrb	r3, [r3, #3]
 800139c:	461a      	mov	r2, r3
 800139e:	4b54      	ldr	r3, [pc, #336]	; (80014f0 <calendario+0x1d8>)
 80013a0:	791b      	ldrb	r3, [r3, #4]
 80013a2:	4619      	mov	r1, r3
 80013a4:	4b52      	ldr	r3, [pc, #328]	; (80014f0 <calendario+0x1d8>)
 80013a6:	795b      	ldrb	r3, [r3, #5]
 80013a8:	9302      	str	r3, [sp, #8]
 80013aa:	9101      	str	r1, [sp, #4]
 80013ac:	9200      	str	r2, [sp, #0]
 80013ae:	4663      	mov	r3, ip
 80013b0:	4632      	mov	r2, r6
 80013b2:	4601      	mov	r1, r0
 80013b4:	4850      	ldr	r0, [pc, #320]	; (80014f8 <calendario+0x1e0>)
 80013b6:	47a8      	blx	r5
 80013b8:	4603      	mov	r3, r0
 80013ba:	2111      	movs	r1, #17
 80013bc:	4618      	mov	r0, r3
 80013be:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 80013c0:	4b4a      	ldr	r3, [pc, #296]	; (80014ec <calendario+0x1d4>)
 80013c2:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 80013c6:	4b4d      	ldr	r3, [pc, #308]	; (80014fc <calendario+0x1e4>)
 80013c8:	6958      	ldr	r0, [r3, #20]
 80013ca:	4b4c      	ldr	r3, [pc, #304]	; (80014fc <calendario+0x1e4>)
 80013cc:	6919      	ldr	r1, [r3, #16]
 80013ce:	4b4c      	ldr	r3, [pc, #304]	; (8001500 <calendario+0x1e8>)
 80013d0:	881b      	ldrh	r3, [r3, #0]
 80013d2:	220d      	movs	r2, #13
 80013d4:	47a0      	blx	r4
 80013d6:	4603      	mov	r3, r0
 80013d8:	4a4a      	ldr	r2, [pc, #296]	; (8001504 <calendario+0x1ec>)
 80013da:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 )
 80013dc:	4b49      	ldr	r3, [pc, #292]	; (8001504 <calendario+0x1ec>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	2b05      	cmp	r3, #5
 80013e2:	d906      	bls.n	80013f2 <calendario+0xda>
 80013e4:	4b47      	ldr	r3, [pc, #284]	; (8001504 <calendario+0x1ec>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2b0a      	cmp	r3, #10
 80013ea:	d802      	bhi.n	80013f2 <calendario+0xda>
				choice = 2;
 80013ec:	4b3c      	ldr	r3, [pc, #240]	; (80014e0 <calendario+0x1c8>)
 80013ee:	2202      	movs	r2, #2
 80013f0:	701a      	strb	r2, [r3, #0]
			if( value > 10 && value < 30 )
 80013f2:	4b44      	ldr	r3, [pc, #272]	; (8001504 <calendario+0x1ec>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2b0a      	cmp	r3, #10
 80013f8:	d906      	bls.n	8001408 <calendario+0xf0>
 80013fa:	4b42      	ldr	r3, [pc, #264]	; (8001504 <calendario+0x1ec>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b1d      	cmp	r3, #29
 8001400:	d802      	bhi.n	8001408 <calendario+0xf0>
				choice = 4;
 8001402:	4b37      	ldr	r3, [pc, #220]	; (80014e0 <calendario+0x1c8>)
 8001404:	2204      	movs	r2, #4
 8001406:	701a      	strb	r2, [r3, #0]
			if( value > 40 )
 8001408:	4b3e      	ldr	r3, [pc, #248]	; (8001504 <calendario+0x1ec>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2b28      	cmp	r3, #40	; 0x28
 800140e:	f240 83f9 	bls.w	8001c04 <calendario+0x8ec>
				choice = 3;
 8001412:	4b33      	ldr	r3, [pc, #204]	; (80014e0 <calendario+0x1c8>)
 8001414:	2203      	movs	r2, #3
 8001416:	701a      	strb	r2, [r3, #0]
			break;
 8001418:	e3f4      	b.n	8001c04 <calendario+0x8ec>

		case 2: // show date
			lcd.gotoxy(0,0);
 800141a:	4b32      	ldr	r3, [pc, #200]	; (80014e4 <calendario+0x1cc>)
 800141c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800141e:	2100      	movs	r1, #0
 8001420:	2000      	movs	r0, #0
 8001422:	4798      	blx	r3
			lcd.string_size("Data",16);
 8001424:	4b2f      	ldr	r3, [pc, #188]	; (80014e4 <calendario+0x1cc>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	2110      	movs	r1, #16
 800142a:	4837      	ldr	r0, [pc, #220]	; (8001508 <calendario+0x1f0>)
 800142c:	4798      	blx	r3
			stm.rtc.dr2vec(vec);
 800142e:	4b2f      	ldr	r3, [pc, #188]	; (80014ec <calendario+0x1d4>)
 8001430:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001434:	482e      	ldr	r0, [pc, #184]	; (80014f0 <calendario+0x1d8>)
 8001436:	4798      	blx	r3
			lcd.gotoxy(3,0);
 8001438:	4b2a      	ldr	r3, [pc, #168]	; (80014e4 <calendario+0x1cc>)
 800143a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800143c:	2100      	movs	r1, #0
 800143e:	2003      	movs	r0, #3
 8001440:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vec[5],vec[6],vec[3],vec[4],vec[0],vec[1]),17);
 8001442:	4b28      	ldr	r3, [pc, #160]	; (80014e4 <calendario+0x1cc>)
 8001444:	699c      	ldr	r4, [r3, #24]
 8001446:	4b2b      	ldr	r3, [pc, #172]	; (80014f4 <calendario+0x1dc>)
 8001448:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 800144c:	4b28      	ldr	r3, [pc, #160]	; (80014f0 <calendario+0x1d8>)
 800144e:	795b      	ldrb	r3, [r3, #5]
 8001450:	4618      	mov	r0, r3
 8001452:	4b27      	ldr	r3, [pc, #156]	; (80014f0 <calendario+0x1d8>)
 8001454:	799b      	ldrb	r3, [r3, #6]
 8001456:	461e      	mov	r6, r3
 8001458:	4b25      	ldr	r3, [pc, #148]	; (80014f0 <calendario+0x1d8>)
 800145a:	78db      	ldrb	r3, [r3, #3]
 800145c:	469c      	mov	ip, r3
 800145e:	4b24      	ldr	r3, [pc, #144]	; (80014f0 <calendario+0x1d8>)
 8001460:	791b      	ldrb	r3, [r3, #4]
 8001462:	461a      	mov	r2, r3
 8001464:	4b22      	ldr	r3, [pc, #136]	; (80014f0 <calendario+0x1d8>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	4619      	mov	r1, r3
 800146a:	4b21      	ldr	r3, [pc, #132]	; (80014f0 <calendario+0x1d8>)
 800146c:	785b      	ldrb	r3, [r3, #1]
 800146e:	9302      	str	r3, [sp, #8]
 8001470:	9101      	str	r1, [sp, #4]
 8001472:	9200      	str	r2, [sp, #0]
 8001474:	4663      	mov	r3, ip
 8001476:	4632      	mov	r2, r6
 8001478:	4601      	mov	r1, r0
 800147a:	4824      	ldr	r0, [pc, #144]	; (800150c <calendario+0x1f4>)
 800147c:	47a8      	blx	r5
 800147e:	4603      	mov	r3, r0
 8001480:	2111      	movs	r1, #17
 8001482:	4618      	mov	r0, r3
 8001484:	47a0      	blx	r4
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001486:	4b19      	ldr	r3, [pc, #100]	; (80014ec <calendario+0x1d4>)
 8001488:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 800148c:	4b1b      	ldr	r3, [pc, #108]	; (80014fc <calendario+0x1e4>)
 800148e:	6958      	ldr	r0, [r3, #20]
 8001490:	4b1a      	ldr	r3, [pc, #104]	; (80014fc <calendario+0x1e4>)
 8001492:	6919      	ldr	r1, [r3, #16]
 8001494:	4b1a      	ldr	r3, [pc, #104]	; (8001500 <calendario+0x1e8>)
 8001496:	881b      	ldrh	r3, [r3, #0]
 8001498:	220d      	movs	r2, #13
 800149a:	47a0      	blx	r4
 800149c:	4603      	mov	r3, r0
 800149e:	4a19      	ldr	r2, [pc, #100]	; (8001504 <calendario+0x1ec>)
 80014a0:	6013      	str	r3, [r2, #0]
			if( value > 5 && value < 11 )
 80014a2:	4b18      	ldr	r3, [pc, #96]	; (8001504 <calendario+0x1ec>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2b05      	cmp	r3, #5
 80014a8:	d906      	bls.n	80014b8 <calendario+0x1a0>
 80014aa:	4b16      	ldr	r3, [pc, #88]	; (8001504 <calendario+0x1ec>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2b0a      	cmp	r3, #10
 80014b0:	d802      	bhi.n	80014b8 <calendario+0x1a0>
				choice = 1;
 80014b2:	4b0b      	ldr	r3, [pc, #44]	; (80014e0 <calendario+0x1c8>)
 80014b4:	2201      	movs	r2, #1
 80014b6:	701a      	strb	r2, [r3, #0]
			if( value > 10 && value < 30 )
 80014b8:	4b12      	ldr	r3, [pc, #72]	; (8001504 <calendario+0x1ec>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2b0a      	cmp	r3, #10
 80014be:	d906      	bls.n	80014ce <calendario+0x1b6>
 80014c0:	4b10      	ldr	r3, [pc, #64]	; (8001504 <calendario+0x1ec>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	2b1d      	cmp	r3, #29
 80014c6:	d802      	bhi.n	80014ce <calendario+0x1b6>
				choice = 7;
 80014c8:	4b05      	ldr	r3, [pc, #20]	; (80014e0 <calendario+0x1c8>)
 80014ca:	2207      	movs	r2, #7
 80014cc:	701a      	strb	r2, [r3, #0]
			if( value > 40 )
 80014ce:	4b0d      	ldr	r3, [pc, #52]	; (8001504 <calendario+0x1ec>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	2b28      	cmp	r3, #40	; 0x28
 80014d4:	f240 8398 	bls.w	8001c08 <calendario+0x8f0>
				choice = 3;
 80014d8:	4b01      	ldr	r3, [pc, #4]	; (80014e0 <calendario+0x1c8>)
 80014da:	2203      	movs	r2, #3
 80014dc:	701a      	strb	r2, [r3, #0]
			break;
 80014de:	e393      	b.n	8001c08 <calendario+0x8f0>
 80014e0:	200004bc 	.word	0x200004bc
 80014e4:	20000490 	.word	0x20000490
 80014e8:	0800c954 	.word	0x0800c954
 80014ec:	200001fc 	.word	0x200001fc
 80014f0:	200004d0 	.word	0x200004d0
 80014f4:	200003a0 	.word	0x200003a0
 80014f8:	0800c95c 	.word	0x0800c95c
 80014fc:	20000468 	.word	0x20000468
 8001500:	200004ca 	.word	0x200004ca
 8001504:	200004c4 	.word	0x200004c4
 8001508:	0800c974 	.word	0x0800c974
 800150c:	0800c97c 	.word	0x0800c97c

		case 3: // message
			lcd.gotoxy(0,0);
 8001510:	4b7b      	ldr	r3, [pc, #492]	; (8001700 <calendario+0x3e8>)
 8001512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001514:	2100      	movs	r1, #0
 8001516:	2000      	movs	r0, #0
 8001518:	4798      	blx	r3
			lcd.string_size("Calendario",10);
 800151a:	4b79      	ldr	r3, [pc, #484]	; (8001700 <calendario+0x3e8>)
 800151c:	699b      	ldr	r3, [r3, #24]
 800151e:	210a      	movs	r1, #10
 8001520:	4878      	ldr	r0, [pc, #480]	; (8001704 <calendario+0x3ec>)
 8001522:	4798      	blx	r3

			stm.rtc.dr2vec(vec);
 8001524:	4b78      	ldr	r3, [pc, #480]	; (8001708 <calendario+0x3f0>)
 8001526:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 800152a:	4878      	ldr	r0, [pc, #480]	; (800170c <calendario+0x3f4>)
 800152c:	4798      	blx	r3
			lcd.gotoxy(2,0);
 800152e:	4b74      	ldr	r3, [pc, #464]	; (8001700 <calendario+0x3e8>)
 8001530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001532:	2100      	movs	r1, #0
 8001534:	2002      	movs	r0, #2
 8001536:	4798      	blx	r3
			lcd.string_size(func.print("data: %d%d:%d%d:20%d%d", vec[5],vec[6],vec[3],vec[4],vec[0],vec[1]),17);
 8001538:	4b71      	ldr	r3, [pc, #452]	; (8001700 <calendario+0x3e8>)
 800153a:	699c      	ldr	r4, [r3, #24]
 800153c:	4b74      	ldr	r3, [pc, #464]	; (8001710 <calendario+0x3f8>)
 800153e:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8001542:	4b72      	ldr	r3, [pc, #456]	; (800170c <calendario+0x3f4>)
 8001544:	795b      	ldrb	r3, [r3, #5]
 8001546:	4618      	mov	r0, r3
 8001548:	4b70      	ldr	r3, [pc, #448]	; (800170c <calendario+0x3f4>)
 800154a:	799b      	ldrb	r3, [r3, #6]
 800154c:	461e      	mov	r6, r3
 800154e:	4b6f      	ldr	r3, [pc, #444]	; (800170c <calendario+0x3f4>)
 8001550:	78db      	ldrb	r3, [r3, #3]
 8001552:	469c      	mov	ip, r3
 8001554:	4b6d      	ldr	r3, [pc, #436]	; (800170c <calendario+0x3f4>)
 8001556:	791b      	ldrb	r3, [r3, #4]
 8001558:	461a      	mov	r2, r3
 800155a:	4b6c      	ldr	r3, [pc, #432]	; (800170c <calendario+0x3f4>)
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	4619      	mov	r1, r3
 8001560:	4b6a      	ldr	r3, [pc, #424]	; (800170c <calendario+0x3f4>)
 8001562:	785b      	ldrb	r3, [r3, #1]
 8001564:	9302      	str	r3, [sp, #8]
 8001566:	9101      	str	r1, [sp, #4]
 8001568:	9200      	str	r2, [sp, #0]
 800156a:	4663      	mov	r3, ip
 800156c:	4632      	mov	r2, r6
 800156e:	4601      	mov	r1, r0
 8001570:	4868      	ldr	r0, [pc, #416]	; (8001714 <calendario+0x3fc>)
 8001572:	47a8      	blx	r5
 8001574:	4603      	mov	r3, r0
 8001576:	2111      	movs	r1, #17
 8001578:	4618      	mov	r0, r3
 800157a:	47a0      	blx	r4

			stm.rtc.tr2vec(vec);
 800157c:	4b62      	ldr	r3, [pc, #392]	; (8001708 <calendario+0x3f0>)
 800157e:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8001582:	4862      	ldr	r0, [pc, #392]	; (800170c <calendario+0x3f4>)
 8001584:	4798      	blx	r3
			lcd.gotoxy(3,0);
 8001586:	4b5e      	ldr	r3, [pc, #376]	; (8001700 <calendario+0x3e8>)
 8001588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800158a:	2100      	movs	r1, #0
 800158c:	2003      	movs	r0, #3
 800158e:	4798      	blx	r3
			lcd.string_size(func.print("hora: %d%d:%d%d:%d%d", vec[0],vec[1],vec[2],vec[3],vec[4],vec[5]),17);
 8001590:	4b5b      	ldr	r3, [pc, #364]	; (8001700 <calendario+0x3e8>)
 8001592:	699c      	ldr	r4, [r3, #24]
 8001594:	4b5e      	ldr	r3, [pc, #376]	; (8001710 <calendario+0x3f8>)
 8001596:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 800159a:	4b5c      	ldr	r3, [pc, #368]	; (800170c <calendario+0x3f4>)
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	4618      	mov	r0, r3
 80015a0:	4b5a      	ldr	r3, [pc, #360]	; (800170c <calendario+0x3f4>)
 80015a2:	785b      	ldrb	r3, [r3, #1]
 80015a4:	461e      	mov	r6, r3
 80015a6:	4b59      	ldr	r3, [pc, #356]	; (800170c <calendario+0x3f4>)
 80015a8:	789b      	ldrb	r3, [r3, #2]
 80015aa:	469c      	mov	ip, r3
 80015ac:	4b57      	ldr	r3, [pc, #348]	; (800170c <calendario+0x3f4>)
 80015ae:	78db      	ldrb	r3, [r3, #3]
 80015b0:	461a      	mov	r2, r3
 80015b2:	4b56      	ldr	r3, [pc, #344]	; (800170c <calendario+0x3f4>)
 80015b4:	791b      	ldrb	r3, [r3, #4]
 80015b6:	4619      	mov	r1, r3
 80015b8:	4b54      	ldr	r3, [pc, #336]	; (800170c <calendario+0x3f4>)
 80015ba:	795b      	ldrb	r3, [r3, #5]
 80015bc:	9302      	str	r3, [sp, #8]
 80015be:	9101      	str	r1, [sp, #4]
 80015c0:	9200      	str	r2, [sp, #0]
 80015c2:	4663      	mov	r3, ip
 80015c4:	4632      	mov	r2, r6
 80015c6:	4601      	mov	r1, r0
 80015c8:	4853      	ldr	r0, [pc, #332]	; (8001718 <calendario+0x400>)
 80015ca:	47a8      	blx	r5
 80015cc:	4603      	mov	r3, r0
 80015ce:	2111      	movs	r1, #17
 80015d0:	4618      	mov	r0, r3
 80015d2:	47a0      	blx	r4

			if(stm.func.triggerB(PINC.HL,PINC.LH,13,count2) > 40){
 80015d4:	4b4c      	ldr	r3, [pc, #304]	; (8001708 <calendario+0x3f0>)
 80015d6:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 80015da:	4b50      	ldr	r3, [pc, #320]	; (800171c <calendario+0x404>)
 80015dc:	6958      	ldr	r0, [r3, #20]
 80015de:	4b4f      	ldr	r3, [pc, #316]	; (800171c <calendario+0x404>)
 80015e0:	6919      	ldr	r1, [r3, #16]
 80015e2:	4b4f      	ldr	r3, [pc, #316]	; (8001720 <calendario+0x408>)
 80015e4:	881b      	ldrh	r3, [r3, #0]
 80015e6:	220d      	movs	r2, #13
 80015e8:	47a0      	blx	r4
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b28      	cmp	r3, #40	; 0x28
 80015ee:	f240 830d 	bls.w	8001c0c <calendario+0x8f4>
				lcd.gotoxy(2,0);
 80015f2:	4b43      	ldr	r3, [pc, #268]	; (8001700 <calendario+0x3e8>)
 80015f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f6:	2100      	movs	r1, #0
 80015f8:	2002      	movs	r0, #2
 80015fa:	4798      	blx	r3
				lcd.string_size(" ",17);
 80015fc:	4b40      	ldr	r3, [pc, #256]	; (8001700 <calendario+0x3e8>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	2111      	movs	r1, #17
 8001602:	4848      	ldr	r0, [pc, #288]	; (8001724 <calendario+0x40c>)
 8001604:	4798      	blx	r3
				lcd.gotoxy(3,0);
 8001606:	4b3e      	ldr	r3, [pc, #248]	; (8001700 <calendario+0x3e8>)
 8001608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800160a:	2100      	movs	r1, #0
 800160c:	2003      	movs	r0, #3
 800160e:	4798      	blx	r3
				lcd.string_size(" ",15);
 8001610:	4b3b      	ldr	r3, [pc, #236]	; (8001700 <calendario+0x3e8>)
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	210f      	movs	r1, #15
 8001616:	4843      	ldr	r0, [pc, #268]	; (8001724 <calendario+0x40c>)
 8001618:	4798      	blx	r3
				choice = 1;
 800161a:	4b43      	ldr	r3, [pc, #268]	; (8001728 <calendario+0x410>)
 800161c:	2201      	movs	r2, #1
 800161e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001620:	e2f4      	b.n	8001c0c <calendario+0x8f4>

		// Relogio
		case 4: // Set Hour
			lcd.gotoxy(0,0);
 8001622:	4b37      	ldr	r3, [pc, #220]	; (8001700 <calendario+0x3e8>)
 8001624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001626:	2100      	movs	r1, #0
 8001628:	2000      	movs	r0, #0
 800162a:	4798      	blx	r3
			lcd.string_size("Acertar Hora",16);
 800162c:	4b34      	ldr	r3, [pc, #208]	; (8001700 <calendario+0x3e8>)
 800162e:	699b      	ldr	r3, [r3, #24]
 8001630:	2110      	movs	r1, #16
 8001632:	483e      	ldr	r0, [pc, #248]	; (800172c <calendario+0x414>)
 8001634:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001636:	4b34      	ldr	r3, [pc, #208]	; (8001708 <calendario+0x3f0>)
 8001638:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 800163c:	4b37      	ldr	r3, [pc, #220]	; (800171c <calendario+0x404>)
 800163e:	6958      	ldr	r0, [r3, #20]
 8001640:	4b36      	ldr	r3, [pc, #216]	; (800171c <calendario+0x404>)
 8001642:	6919      	ldr	r1, [r3, #16]
 8001644:	4b36      	ldr	r3, [pc, #216]	; (8001720 <calendario+0x408>)
 8001646:	881b      	ldrh	r3, [r3, #0]
 8001648:	220d      	movs	r2, #13
 800164a:	47a0      	blx	r4
 800164c:	4603      	mov	r3, r0
 800164e:	4a38      	ldr	r2, [pc, #224]	; (8001730 <calendario+0x418>)
 8001650:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001652:	4b37      	ldr	r3, [pc, #220]	; (8001730 <calendario+0x418>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d023      	beq.n	80016a2 <calendario+0x38a>
 800165a:	4b35      	ldr	r3, [pc, #212]	; (8001730 <calendario+0x418>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2b05      	cmp	r3, #5
 8001660:	d81f      	bhi.n	80016a2 <calendario+0x38a>
				hour ++;
 8001662:	4b34      	ldr	r3, [pc, #208]	; (8001734 <calendario+0x41c>)
 8001664:	781b      	ldrb	r3, [r3, #0]
 8001666:	3301      	adds	r3, #1
 8001668:	b2da      	uxtb	r2, r3
 800166a:	4b32      	ldr	r3, [pc, #200]	; (8001734 <calendario+0x41c>)
 800166c:	701a      	strb	r2, [r3, #0]
				if(hour > 23)
 800166e:	4b31      	ldr	r3, [pc, #196]	; (8001734 <calendario+0x41c>)
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	2b17      	cmp	r3, #23
 8001674:	d902      	bls.n	800167c <calendario+0x364>
					hour = 0;
 8001676:	4b2f      	ldr	r3, [pc, #188]	; (8001734 <calendario+0x41c>)
 8001678:	2200      	movs	r2, #0
 800167a:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 800167c:	4b20      	ldr	r3, [pc, #128]	; (8001700 <calendario+0x3e8>)
 800167e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001680:	2100      	movs	r1, #0
 8001682:	2002      	movs	r0, #2
 8001684:	4798      	blx	r3
				lcd.string_size(func.print("hora: %d", hour),16);
 8001686:	4b1e      	ldr	r3, [pc, #120]	; (8001700 <calendario+0x3e8>)
 8001688:	699c      	ldr	r4, [r3, #24]
 800168a:	4b21      	ldr	r3, [pc, #132]	; (8001710 <calendario+0x3f8>)
 800168c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001690:	4a28      	ldr	r2, [pc, #160]	; (8001734 <calendario+0x41c>)
 8001692:	7812      	ldrb	r2, [r2, #0]
 8001694:	4611      	mov	r1, r2
 8001696:	4828      	ldr	r0, [pc, #160]	; (8001738 <calendario+0x420>)
 8001698:	4798      	blx	r3
 800169a:	4603      	mov	r3, r0
 800169c:	2110      	movs	r1, #16
 800169e:	4618      	mov	r0, r3
 80016a0:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 80016a2:	4b23      	ldr	r3, [pc, #140]	; (8001730 <calendario+0x418>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	2b0a      	cmp	r3, #10
 80016a8:	d910      	bls.n	80016cc <calendario+0x3b4>
 80016aa:	4b21      	ldr	r3, [pc, #132]	; (8001730 <calendario+0x418>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2b13      	cmp	r3, #19
 80016b0:	d80c      	bhi.n	80016cc <calendario+0x3b4>
				lcd.gotoxy(2,0);
 80016b2:	4b13      	ldr	r3, [pc, #76]	; (8001700 <calendario+0x3e8>)
 80016b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b6:	2100      	movs	r1, #0
 80016b8:	2002      	movs	r0, #2
 80016ba:	4798      	blx	r3
				lcd.string_size(" ",16);
 80016bc:	4b10      	ldr	r3, [pc, #64]	; (8001700 <calendario+0x3e8>)
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	2110      	movs	r1, #16
 80016c2:	4818      	ldr	r0, [pc, #96]	; (8001724 <calendario+0x40c>)
 80016c4:	4798      	blx	r3
				choice = 5;
 80016c6:	4b18      	ldr	r3, [pc, #96]	; (8001728 <calendario+0x410>)
 80016c8:	2205      	movs	r2, #5
 80016ca:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 80016cc:	4b18      	ldr	r3, [pc, #96]	; (8001730 <calendario+0x418>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	2b13      	cmp	r3, #19
 80016d2:	f240 829d 	bls.w	8001c10 <calendario+0x8f8>
				lcd.gotoxy(2,0);
 80016d6:	4b0a      	ldr	r3, [pc, #40]	; (8001700 <calendario+0x3e8>)
 80016d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016da:	2100      	movs	r1, #0
 80016dc:	2002      	movs	r0, #2
 80016de:	4798      	blx	r3
				lcd.string_size(" ",16);
 80016e0:	4b07      	ldr	r3, [pc, #28]	; (8001700 <calendario+0x3e8>)
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	2110      	movs	r1, #16
 80016e6:	480f      	ldr	r0, [pc, #60]	; (8001724 <calendario+0x40c>)
 80016e8:	4798      	blx	r3
				choice = 1;
 80016ea:	4b0f      	ldr	r3, [pc, #60]	; (8001728 <calendario+0x410>)
 80016ec:	2201      	movs	r2, #1
 80016ee:	701a      	strb	r2, [r3, #0]
				stm.rtc.Hour(hour);
 80016f0:	4b05      	ldr	r3, [pc, #20]	; (8001708 <calendario+0x3f0>)
 80016f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80016f6:	4a0f      	ldr	r2, [pc, #60]	; (8001734 <calendario+0x41c>)
 80016f8:	7812      	ldrb	r2, [r2, #0]
 80016fa:	4610      	mov	r0, r2
 80016fc:	4798      	blx	r3
			}
			break;
 80016fe:	e287      	b.n	8001c10 <calendario+0x8f8>
 8001700:	20000490 	.word	0x20000490
 8001704:	0800c994 	.word	0x0800c994
 8001708:	200001fc 	.word	0x200001fc
 800170c:	200004d0 	.word	0x200004d0
 8001710:	200003a0 	.word	0x200003a0
 8001714:	0800c97c 	.word	0x0800c97c
 8001718:	0800c95c 	.word	0x0800c95c
 800171c:	20000468 	.word	0x20000468
 8001720:	200004ca 	.word	0x200004ca
 8001724:	0800c9a0 	.word	0x0800c9a0
 8001728:	200004bc 	.word	0x200004bc
 800172c:	0800c9a4 	.word	0x0800c9a4
 8001730:	200004c4 	.word	0x200004c4
 8001734:	200004bd 	.word	0x200004bd
 8001738:	0800c9b4 	.word	0x0800c9b4

		case 5: // Set Minute
			lcd.gotoxy(0,0);
 800173c:	4b6e      	ldr	r3, [pc, #440]	; (80018f8 <calendario+0x5e0>)
 800173e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001740:	2100      	movs	r1, #0
 8001742:	2000      	movs	r0, #0
 8001744:	4798      	blx	r3
			lcd.string_size("Acertar Minutos",16);
 8001746:	4b6c      	ldr	r3, [pc, #432]	; (80018f8 <calendario+0x5e0>)
 8001748:	699b      	ldr	r3, [r3, #24]
 800174a:	2110      	movs	r1, #16
 800174c:	486b      	ldr	r0, [pc, #428]	; (80018fc <calendario+0x5e4>)
 800174e:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001750:	4b6b      	ldr	r3, [pc, #428]	; (8001900 <calendario+0x5e8>)
 8001752:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 8001756:	4b6b      	ldr	r3, [pc, #428]	; (8001904 <calendario+0x5ec>)
 8001758:	6958      	ldr	r0, [r3, #20]
 800175a:	4b6a      	ldr	r3, [pc, #424]	; (8001904 <calendario+0x5ec>)
 800175c:	6919      	ldr	r1, [r3, #16]
 800175e:	4b6a      	ldr	r3, [pc, #424]	; (8001908 <calendario+0x5f0>)
 8001760:	881b      	ldrh	r3, [r3, #0]
 8001762:	220d      	movs	r2, #13
 8001764:	47a0      	blx	r4
 8001766:	4603      	mov	r3, r0
 8001768:	4a68      	ldr	r2, [pc, #416]	; (800190c <calendario+0x5f4>)
 800176a:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 800176c:	4b67      	ldr	r3, [pc, #412]	; (800190c <calendario+0x5f4>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d023      	beq.n	80017bc <calendario+0x4a4>
 8001774:	4b65      	ldr	r3, [pc, #404]	; (800190c <calendario+0x5f4>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	2b05      	cmp	r3, #5
 800177a:	d81f      	bhi.n	80017bc <calendario+0x4a4>
				minute ++;
 800177c:	4b64      	ldr	r3, [pc, #400]	; (8001910 <calendario+0x5f8>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	3301      	adds	r3, #1
 8001782:	b2da      	uxtb	r2, r3
 8001784:	4b62      	ldr	r3, [pc, #392]	; (8001910 <calendario+0x5f8>)
 8001786:	701a      	strb	r2, [r3, #0]
				if(minute > 59)
 8001788:	4b61      	ldr	r3, [pc, #388]	; (8001910 <calendario+0x5f8>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b3b      	cmp	r3, #59	; 0x3b
 800178e:	d902      	bls.n	8001796 <calendario+0x47e>
					minute = 0;
 8001790:	4b5f      	ldr	r3, [pc, #380]	; (8001910 <calendario+0x5f8>)
 8001792:	2200      	movs	r2, #0
 8001794:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001796:	4b58      	ldr	r3, [pc, #352]	; (80018f8 <calendario+0x5e0>)
 8001798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800179a:	2100      	movs	r1, #0
 800179c:	2002      	movs	r0, #2
 800179e:	4798      	blx	r3
				lcd.string_size(func.print("minuto: %d", minute),16);
 80017a0:	4b55      	ldr	r3, [pc, #340]	; (80018f8 <calendario+0x5e0>)
 80017a2:	699c      	ldr	r4, [r3, #24]
 80017a4:	4b5b      	ldr	r3, [pc, #364]	; (8001914 <calendario+0x5fc>)
 80017a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80017aa:	4a59      	ldr	r2, [pc, #356]	; (8001910 <calendario+0x5f8>)
 80017ac:	7812      	ldrb	r2, [r2, #0]
 80017ae:	4611      	mov	r1, r2
 80017b0:	4859      	ldr	r0, [pc, #356]	; (8001918 <calendario+0x600>)
 80017b2:	4798      	blx	r3
 80017b4:	4603      	mov	r3, r0
 80017b6:	2110      	movs	r1, #16
 80017b8:	4618      	mov	r0, r3
 80017ba:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 80017bc:	4b53      	ldr	r3, [pc, #332]	; (800190c <calendario+0x5f4>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2b0a      	cmp	r3, #10
 80017c2:	d910      	bls.n	80017e6 <calendario+0x4ce>
 80017c4:	4b51      	ldr	r3, [pc, #324]	; (800190c <calendario+0x5f4>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2b13      	cmp	r3, #19
 80017ca:	d80c      	bhi.n	80017e6 <calendario+0x4ce>
				lcd.gotoxy(2,0);
 80017cc:	4b4a      	ldr	r3, [pc, #296]	; (80018f8 <calendario+0x5e0>)
 80017ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d0:	2100      	movs	r1, #0
 80017d2:	2002      	movs	r0, #2
 80017d4:	4798      	blx	r3
				lcd.string_size(" ",16);
 80017d6:	4b48      	ldr	r3, [pc, #288]	; (80018f8 <calendario+0x5e0>)
 80017d8:	699b      	ldr	r3, [r3, #24]
 80017da:	2110      	movs	r1, #16
 80017dc:	484f      	ldr	r0, [pc, #316]	; (800191c <calendario+0x604>)
 80017de:	4798      	blx	r3
				choice = 6;
 80017e0:	4b4f      	ldr	r3, [pc, #316]	; (8001920 <calendario+0x608>)
 80017e2:	2206      	movs	r2, #6
 80017e4:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 80017e6:	4b49      	ldr	r3, [pc, #292]	; (800190c <calendario+0x5f4>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2b13      	cmp	r3, #19
 80017ec:	f240 8212 	bls.w	8001c14 <calendario+0x8fc>
				lcd.gotoxy(2,0);
 80017f0:	4b41      	ldr	r3, [pc, #260]	; (80018f8 <calendario+0x5e0>)
 80017f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017f4:	2100      	movs	r1, #0
 80017f6:	2002      	movs	r0, #2
 80017f8:	4798      	blx	r3
				lcd.string_size(" ",16);
 80017fa:	4b3f      	ldr	r3, [pc, #252]	; (80018f8 <calendario+0x5e0>)
 80017fc:	699b      	ldr	r3, [r3, #24]
 80017fe:	2110      	movs	r1, #16
 8001800:	4846      	ldr	r0, [pc, #280]	; (800191c <calendario+0x604>)
 8001802:	4798      	blx	r3
				choice = 1;
 8001804:	4b46      	ldr	r3, [pc, #280]	; (8001920 <calendario+0x608>)
 8001806:	2201      	movs	r2, #1
 8001808:	701a      	strb	r2, [r3, #0]
				stm.rtc.Minute(minute);
 800180a:	4b3d      	ldr	r3, [pc, #244]	; (8001900 <calendario+0x5e8>)
 800180c:	f8d3 30f8 	ldr.w	r3, [r3, #248]	; 0xf8
 8001810:	4a3f      	ldr	r2, [pc, #252]	; (8001910 <calendario+0x5f8>)
 8001812:	7812      	ldrb	r2, [r2, #0]
 8001814:	4610      	mov	r0, r2
 8001816:	4798      	blx	r3
			}
			break;
 8001818:	e1fc      	b.n	8001c14 <calendario+0x8fc>

		case 6: // Set Second
			lcd.gotoxy(0,0);
 800181a:	4b37      	ldr	r3, [pc, #220]	; (80018f8 <calendario+0x5e0>)
 800181c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800181e:	2100      	movs	r1, #0
 8001820:	2000      	movs	r0, #0
 8001822:	4798      	blx	r3
			lcd.string_size("Acertar Segundos",16);
 8001824:	4b34      	ldr	r3, [pc, #208]	; (80018f8 <calendario+0x5e0>)
 8001826:	699b      	ldr	r3, [r3, #24]
 8001828:	2110      	movs	r1, #16
 800182a:	483e      	ldr	r0, [pc, #248]	; (8001924 <calendario+0x60c>)
 800182c:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 800182e:	4b34      	ldr	r3, [pc, #208]	; (8001900 <calendario+0x5e8>)
 8001830:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 8001834:	4b33      	ldr	r3, [pc, #204]	; (8001904 <calendario+0x5ec>)
 8001836:	6958      	ldr	r0, [r3, #20]
 8001838:	4b32      	ldr	r3, [pc, #200]	; (8001904 <calendario+0x5ec>)
 800183a:	6919      	ldr	r1, [r3, #16]
 800183c:	4b32      	ldr	r3, [pc, #200]	; (8001908 <calendario+0x5f0>)
 800183e:	881b      	ldrh	r3, [r3, #0]
 8001840:	220d      	movs	r2, #13
 8001842:	47a0      	blx	r4
 8001844:	4603      	mov	r3, r0
 8001846:	4a31      	ldr	r2, [pc, #196]	; (800190c <calendario+0x5f4>)
 8001848:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 800184a:	4b30      	ldr	r3, [pc, #192]	; (800190c <calendario+0x5f4>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d023      	beq.n	800189a <calendario+0x582>
 8001852:	4b2e      	ldr	r3, [pc, #184]	; (800190c <calendario+0x5f4>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2b05      	cmp	r3, #5
 8001858:	d81f      	bhi.n	800189a <calendario+0x582>
				second ++;
 800185a:	4b33      	ldr	r3, [pc, #204]	; (8001928 <calendario+0x610>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	3301      	adds	r3, #1
 8001860:	b2da      	uxtb	r2, r3
 8001862:	4b31      	ldr	r3, [pc, #196]	; (8001928 <calendario+0x610>)
 8001864:	701a      	strb	r2, [r3, #0]
				if(second > 59)
 8001866:	4b30      	ldr	r3, [pc, #192]	; (8001928 <calendario+0x610>)
 8001868:	781b      	ldrb	r3, [r3, #0]
 800186a:	2b3b      	cmp	r3, #59	; 0x3b
 800186c:	d902      	bls.n	8001874 <calendario+0x55c>
					second = 0;
 800186e:	4b2e      	ldr	r3, [pc, #184]	; (8001928 <calendario+0x610>)
 8001870:	2200      	movs	r2, #0
 8001872:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001874:	4b20      	ldr	r3, [pc, #128]	; (80018f8 <calendario+0x5e0>)
 8001876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001878:	2100      	movs	r1, #0
 800187a:	2002      	movs	r0, #2
 800187c:	4798      	blx	r3
				lcd.string_size(func.print("segundo: %d", second),16);
 800187e:	4b1e      	ldr	r3, [pc, #120]	; (80018f8 <calendario+0x5e0>)
 8001880:	699c      	ldr	r4, [r3, #24]
 8001882:	4b24      	ldr	r3, [pc, #144]	; (8001914 <calendario+0x5fc>)
 8001884:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001888:	4a27      	ldr	r2, [pc, #156]	; (8001928 <calendario+0x610>)
 800188a:	7812      	ldrb	r2, [r2, #0]
 800188c:	4611      	mov	r1, r2
 800188e:	4827      	ldr	r0, [pc, #156]	; (800192c <calendario+0x614>)
 8001890:	4798      	blx	r3
 8001892:	4603      	mov	r3, r0
 8001894:	2110      	movs	r1, #16
 8001896:	4618      	mov	r0, r3
 8001898:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 800189a:	4b1c      	ldr	r3, [pc, #112]	; (800190c <calendario+0x5f4>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	2b0a      	cmp	r3, #10
 80018a0:	d910      	bls.n	80018c4 <calendario+0x5ac>
 80018a2:	4b1a      	ldr	r3, [pc, #104]	; (800190c <calendario+0x5f4>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	2b13      	cmp	r3, #19
 80018a8:	d80c      	bhi.n	80018c4 <calendario+0x5ac>
				lcd.gotoxy(2,0);
 80018aa:	4b13      	ldr	r3, [pc, #76]	; (80018f8 <calendario+0x5e0>)
 80018ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ae:	2100      	movs	r1, #0
 80018b0:	2002      	movs	r0, #2
 80018b2:	4798      	blx	r3
				lcd.string_size(" ",16);
 80018b4:	4b10      	ldr	r3, [pc, #64]	; (80018f8 <calendario+0x5e0>)
 80018b6:	699b      	ldr	r3, [r3, #24]
 80018b8:	2110      	movs	r1, #16
 80018ba:	4818      	ldr	r0, [pc, #96]	; (800191c <calendario+0x604>)
 80018bc:	4798      	blx	r3
				choice = 1;
 80018be:	4b18      	ldr	r3, [pc, #96]	; (8001920 <calendario+0x608>)
 80018c0:	2201      	movs	r2, #1
 80018c2:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 80018c4:	4b11      	ldr	r3, [pc, #68]	; (800190c <calendario+0x5f4>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2b13      	cmp	r3, #19
 80018ca:	f240 81a5 	bls.w	8001c18 <calendario+0x900>
				lcd.gotoxy(2,0);
 80018ce:	4b0a      	ldr	r3, [pc, #40]	; (80018f8 <calendario+0x5e0>)
 80018d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018d2:	2100      	movs	r1, #0
 80018d4:	2002      	movs	r0, #2
 80018d6:	4798      	blx	r3
				lcd.string_size(" ",16);
 80018d8:	4b07      	ldr	r3, [pc, #28]	; (80018f8 <calendario+0x5e0>)
 80018da:	699b      	ldr	r3, [r3, #24]
 80018dc:	2110      	movs	r1, #16
 80018de:	480f      	ldr	r0, [pc, #60]	; (800191c <calendario+0x604>)
 80018e0:	4798      	blx	r3
				choice = 1;
 80018e2:	4b0f      	ldr	r3, [pc, #60]	; (8001920 <calendario+0x608>)
 80018e4:	2201      	movs	r2, #1
 80018e6:	701a      	strb	r2, [r3, #0]
				stm.rtc.Second(second);
 80018e8:	4b05      	ldr	r3, [pc, #20]	; (8001900 <calendario+0x5e8>)
 80018ea:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 80018ee:	4a0e      	ldr	r2, [pc, #56]	; (8001928 <calendario+0x610>)
 80018f0:	7812      	ldrb	r2, [r2, #0]
 80018f2:	4610      	mov	r0, r2
 80018f4:	4798      	blx	r3
			}
			break;
 80018f6:	e18f      	b.n	8001c18 <calendario+0x900>
 80018f8:	20000490 	.word	0x20000490
 80018fc:	0800c9c0 	.word	0x0800c9c0
 8001900:	200001fc 	.word	0x200001fc
 8001904:	20000468 	.word	0x20000468
 8001908:	200004ca 	.word	0x200004ca
 800190c:	200004c4 	.word	0x200004c4
 8001910:	200004be 	.word	0x200004be
 8001914:	200003a0 	.word	0x200003a0
 8001918:	0800c9d0 	.word	0x0800c9d0
 800191c:	0800c9a0 	.word	0x0800c9a0
 8001920:	200004bc 	.word	0x200004bc
 8001924:	0800c9dc 	.word	0x0800c9dc
 8001928:	200004bf 	.word	0x200004bf
 800192c:	0800c9f0 	.word	0x0800c9f0

			// Calendario
			case 7: // Set Year
			lcd.gotoxy(0,0);
 8001930:	4b6e      	ldr	r3, [pc, #440]	; (8001aec <calendario+0x7d4>)
 8001932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001934:	2100      	movs	r1, #0
 8001936:	2000      	movs	r0, #0
 8001938:	4798      	blx	r3
			lcd.string_size("Acertar Ano",16);
 800193a:	4b6c      	ldr	r3, [pc, #432]	; (8001aec <calendario+0x7d4>)
 800193c:	699b      	ldr	r3, [r3, #24]
 800193e:	2110      	movs	r1, #16
 8001940:	486b      	ldr	r0, [pc, #428]	; (8001af0 <calendario+0x7d8>)
 8001942:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001944:	4b6b      	ldr	r3, [pc, #428]	; (8001af4 <calendario+0x7dc>)
 8001946:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 800194a:	4b6b      	ldr	r3, [pc, #428]	; (8001af8 <calendario+0x7e0>)
 800194c:	6958      	ldr	r0, [r3, #20]
 800194e:	4b6a      	ldr	r3, [pc, #424]	; (8001af8 <calendario+0x7e0>)
 8001950:	6919      	ldr	r1, [r3, #16]
 8001952:	4b6a      	ldr	r3, [pc, #424]	; (8001afc <calendario+0x7e4>)
 8001954:	881b      	ldrh	r3, [r3, #0]
 8001956:	220d      	movs	r2, #13
 8001958:	47a0      	blx	r4
 800195a:	4603      	mov	r3, r0
 800195c:	4a68      	ldr	r2, [pc, #416]	; (8001b00 <calendario+0x7e8>)
 800195e:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001960:	4b67      	ldr	r3, [pc, #412]	; (8001b00 <calendario+0x7e8>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d023      	beq.n	80019b0 <calendario+0x698>
 8001968:	4b65      	ldr	r3, [pc, #404]	; (8001b00 <calendario+0x7e8>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	2b05      	cmp	r3, #5
 800196e:	d81f      	bhi.n	80019b0 <calendario+0x698>
				ano ++;
 8001970:	4b64      	ldr	r3, [pc, #400]	; (8001b04 <calendario+0x7ec>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	3301      	adds	r3, #1
 8001976:	b2da      	uxtb	r2, r3
 8001978:	4b62      	ldr	r3, [pc, #392]	; (8001b04 <calendario+0x7ec>)
 800197a:	701a      	strb	r2, [r3, #0]
				if(ano > 99)
 800197c:	4b61      	ldr	r3, [pc, #388]	; (8001b04 <calendario+0x7ec>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	2b63      	cmp	r3, #99	; 0x63
 8001982:	d902      	bls.n	800198a <calendario+0x672>
					ano = 0;
 8001984:	4b5f      	ldr	r3, [pc, #380]	; (8001b04 <calendario+0x7ec>)
 8001986:	2200      	movs	r2, #0
 8001988:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 800198a:	4b58      	ldr	r3, [pc, #352]	; (8001aec <calendario+0x7d4>)
 800198c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800198e:	2100      	movs	r1, #0
 8001990:	2002      	movs	r0, #2
 8001992:	4798      	blx	r3
				lcd.string_size(func.print("Ano: %d", ano),16);
 8001994:	4b55      	ldr	r3, [pc, #340]	; (8001aec <calendario+0x7d4>)
 8001996:	699c      	ldr	r4, [r3, #24]
 8001998:	4b5b      	ldr	r3, [pc, #364]	; (8001b08 <calendario+0x7f0>)
 800199a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800199e:	4a59      	ldr	r2, [pc, #356]	; (8001b04 <calendario+0x7ec>)
 80019a0:	7812      	ldrb	r2, [r2, #0]
 80019a2:	4611      	mov	r1, r2
 80019a4:	4859      	ldr	r0, [pc, #356]	; (8001b0c <calendario+0x7f4>)
 80019a6:	4798      	blx	r3
 80019a8:	4603      	mov	r3, r0
 80019aa:	2110      	movs	r1, #16
 80019ac:	4618      	mov	r0, r3
 80019ae:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 80019b0:	4b53      	ldr	r3, [pc, #332]	; (8001b00 <calendario+0x7e8>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2b0a      	cmp	r3, #10
 80019b6:	d910      	bls.n	80019da <calendario+0x6c2>
 80019b8:	4b51      	ldr	r3, [pc, #324]	; (8001b00 <calendario+0x7e8>)
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	2b13      	cmp	r3, #19
 80019be:	d80c      	bhi.n	80019da <calendario+0x6c2>
				lcd.gotoxy(2,0);
 80019c0:	4b4a      	ldr	r3, [pc, #296]	; (8001aec <calendario+0x7d4>)
 80019c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c4:	2100      	movs	r1, #0
 80019c6:	2002      	movs	r0, #2
 80019c8:	4798      	blx	r3
				lcd.string_size(" ",16);
 80019ca:	4b48      	ldr	r3, [pc, #288]	; (8001aec <calendario+0x7d4>)
 80019cc:	699b      	ldr	r3, [r3, #24]
 80019ce:	2110      	movs	r1, #16
 80019d0:	484f      	ldr	r0, [pc, #316]	; (8001b10 <calendario+0x7f8>)
 80019d2:	4798      	blx	r3
				choice = 8;
 80019d4:	4b4f      	ldr	r3, [pc, #316]	; (8001b14 <calendario+0x7fc>)
 80019d6:	2208      	movs	r2, #8
 80019d8:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 80019da:	4b49      	ldr	r3, [pc, #292]	; (8001b00 <calendario+0x7e8>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	2b13      	cmp	r3, #19
 80019e0:	f240 811c 	bls.w	8001c1c <calendario+0x904>
				lcd.gotoxy(2,0);
 80019e4:	4b41      	ldr	r3, [pc, #260]	; (8001aec <calendario+0x7d4>)
 80019e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019e8:	2100      	movs	r1, #0
 80019ea:	2002      	movs	r0, #2
 80019ec:	4798      	blx	r3
				lcd.string_size(" ",16);
 80019ee:	4b3f      	ldr	r3, [pc, #252]	; (8001aec <calendario+0x7d4>)
 80019f0:	699b      	ldr	r3, [r3, #24]
 80019f2:	2110      	movs	r1, #16
 80019f4:	4846      	ldr	r0, [pc, #280]	; (8001b10 <calendario+0x7f8>)
 80019f6:	4798      	blx	r3
				choice = 2;
 80019f8:	4b46      	ldr	r3, [pc, #280]	; (8001b14 <calendario+0x7fc>)
 80019fa:	2202      	movs	r2, #2
 80019fc:	701a      	strb	r2, [r3, #0]
				stm.rtc.Year(ano);
 80019fe:	4b3d      	ldr	r3, [pc, #244]	; (8001af4 <calendario+0x7dc>)
 8001a00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001a04:	4a3f      	ldr	r2, [pc, #252]	; (8001b04 <calendario+0x7ec>)
 8001a06:	7812      	ldrb	r2, [r2, #0]
 8001a08:	4610      	mov	r0, r2
 8001a0a:	4798      	blx	r3
			}
			break;
 8001a0c:	e106      	b.n	8001c1c <calendario+0x904>

		case 8: // Set Month
			lcd.gotoxy(0,0);
 8001a0e:	4b37      	ldr	r3, [pc, #220]	; (8001aec <calendario+0x7d4>)
 8001a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a12:	2100      	movs	r1, #0
 8001a14:	2000      	movs	r0, #0
 8001a16:	4798      	blx	r3
			lcd.string_size("Acertar Mes",16);
 8001a18:	4b34      	ldr	r3, [pc, #208]	; (8001aec <calendario+0x7d4>)
 8001a1a:	699b      	ldr	r3, [r3, #24]
 8001a1c:	2110      	movs	r1, #16
 8001a1e:	483e      	ldr	r0, [pc, #248]	; (8001b18 <calendario+0x800>)
 8001a20:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001a22:	4b34      	ldr	r3, [pc, #208]	; (8001af4 <calendario+0x7dc>)
 8001a24:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 8001a28:	4b33      	ldr	r3, [pc, #204]	; (8001af8 <calendario+0x7e0>)
 8001a2a:	6958      	ldr	r0, [r3, #20]
 8001a2c:	4b32      	ldr	r3, [pc, #200]	; (8001af8 <calendario+0x7e0>)
 8001a2e:	6919      	ldr	r1, [r3, #16]
 8001a30:	4b32      	ldr	r3, [pc, #200]	; (8001afc <calendario+0x7e4>)
 8001a32:	881b      	ldrh	r3, [r3, #0]
 8001a34:	220d      	movs	r2, #13
 8001a36:	47a0      	blx	r4
 8001a38:	4603      	mov	r3, r0
 8001a3a:	4a31      	ldr	r2, [pc, #196]	; (8001b00 <calendario+0x7e8>)
 8001a3c:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001a3e:	4b30      	ldr	r3, [pc, #192]	; (8001b00 <calendario+0x7e8>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d023      	beq.n	8001a8e <calendario+0x776>
 8001a46:	4b2e      	ldr	r3, [pc, #184]	; (8001b00 <calendario+0x7e8>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2b05      	cmp	r3, #5
 8001a4c:	d81f      	bhi.n	8001a8e <calendario+0x776>
				mes ++;
 8001a4e:	4b33      	ldr	r3, [pc, #204]	; (8001b1c <calendario+0x804>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	3301      	adds	r3, #1
 8001a54:	b2da      	uxtb	r2, r3
 8001a56:	4b31      	ldr	r3, [pc, #196]	; (8001b1c <calendario+0x804>)
 8001a58:	701a      	strb	r2, [r3, #0]
				if(mes > 12)
 8001a5a:	4b30      	ldr	r3, [pc, #192]	; (8001b1c <calendario+0x804>)
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	2b0c      	cmp	r3, #12
 8001a60:	d902      	bls.n	8001a68 <calendario+0x750>
					mes = 1;
 8001a62:	4b2e      	ldr	r3, [pc, #184]	; (8001b1c <calendario+0x804>)
 8001a64:	2201      	movs	r2, #1
 8001a66:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001a68:	4b20      	ldr	r3, [pc, #128]	; (8001aec <calendario+0x7d4>)
 8001a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	2002      	movs	r0, #2
 8001a70:	4798      	blx	r3
				lcd.string_size(func.print("mes: %d", mes),16);
 8001a72:	4b1e      	ldr	r3, [pc, #120]	; (8001aec <calendario+0x7d4>)
 8001a74:	699c      	ldr	r4, [r3, #24]
 8001a76:	4b24      	ldr	r3, [pc, #144]	; (8001b08 <calendario+0x7f0>)
 8001a78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001a7c:	4a27      	ldr	r2, [pc, #156]	; (8001b1c <calendario+0x804>)
 8001a7e:	7812      	ldrb	r2, [r2, #0]
 8001a80:	4611      	mov	r1, r2
 8001a82:	4827      	ldr	r0, [pc, #156]	; (8001b20 <calendario+0x808>)
 8001a84:	4798      	blx	r3
 8001a86:	4603      	mov	r3, r0
 8001a88:	2110      	movs	r1, #16
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001a8e:	4b1c      	ldr	r3, [pc, #112]	; (8001b00 <calendario+0x7e8>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2b0a      	cmp	r3, #10
 8001a94:	d910      	bls.n	8001ab8 <calendario+0x7a0>
 8001a96:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <calendario+0x7e8>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2b13      	cmp	r3, #19
 8001a9c:	d80c      	bhi.n	8001ab8 <calendario+0x7a0>
				lcd.gotoxy(2,0);
 8001a9e:	4b13      	ldr	r3, [pc, #76]	; (8001aec <calendario+0x7d4>)
 8001aa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	2002      	movs	r0, #2
 8001aa6:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001aa8:	4b10      	ldr	r3, [pc, #64]	; (8001aec <calendario+0x7d4>)
 8001aaa:	699b      	ldr	r3, [r3, #24]
 8001aac:	2110      	movs	r1, #16
 8001aae:	4818      	ldr	r0, [pc, #96]	; (8001b10 <calendario+0x7f8>)
 8001ab0:	4798      	blx	r3
				choice = 9;
 8001ab2:	4b18      	ldr	r3, [pc, #96]	; (8001b14 <calendario+0x7fc>)
 8001ab4:	2209      	movs	r2, #9
 8001ab6:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001ab8:	4b11      	ldr	r3, [pc, #68]	; (8001b00 <calendario+0x7e8>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	2b13      	cmp	r3, #19
 8001abe:	f240 80af 	bls.w	8001c20 <calendario+0x908>
				lcd.gotoxy(2,0);
 8001ac2:	4b0a      	ldr	r3, [pc, #40]	; (8001aec <calendario+0x7d4>)
 8001ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	2002      	movs	r0, #2
 8001aca:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001acc:	4b07      	ldr	r3, [pc, #28]	; (8001aec <calendario+0x7d4>)
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	2110      	movs	r1, #16
 8001ad2:	480f      	ldr	r0, [pc, #60]	; (8001b10 <calendario+0x7f8>)
 8001ad4:	4798      	blx	r3
				choice = 2;
 8001ad6:	4b0f      	ldr	r3, [pc, #60]	; (8001b14 <calendario+0x7fc>)
 8001ad8:	2202      	movs	r2, #2
 8001ada:	701a      	strb	r2, [r3, #0]
				stm.rtc.Month(mes);
 8001adc:	4b05      	ldr	r3, [pc, #20]	; (8001af4 <calendario+0x7dc>)
 8001ade:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8001ae2:	4a0e      	ldr	r2, [pc, #56]	; (8001b1c <calendario+0x804>)
 8001ae4:	7812      	ldrb	r2, [r2, #0]
 8001ae6:	4610      	mov	r0, r2
 8001ae8:	4798      	blx	r3
			}
			break;
 8001aea:	e099      	b.n	8001c20 <calendario+0x908>
 8001aec:	20000490 	.word	0x20000490
 8001af0:	0800c9fc 	.word	0x0800c9fc
 8001af4:	200001fc 	.word	0x200001fc
 8001af8:	20000468 	.word	0x20000468
 8001afc:	200004ca 	.word	0x200004ca
 8001b00:	200004c4 	.word	0x200004c4
 8001b04:	200004c0 	.word	0x200004c0
 8001b08:	200003a0 	.word	0x200003a0
 8001b0c:	0800ca08 	.word	0x0800ca08
 8001b10:	0800c9a0 	.word	0x0800c9a0
 8001b14:	200004bc 	.word	0x200004bc
 8001b18:	0800ca10 	.word	0x0800ca10
 8001b1c:	20000000 	.word	0x20000000
 8001b20:	0800ca1c 	.word	0x0800ca1c

		case 9: // Set Day
			lcd.gotoxy(0,0);
 8001b24:	4b42      	ldr	r3, [pc, #264]	; (8001c30 <calendario+0x918>)
 8001b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b28:	2100      	movs	r1, #0
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	4798      	blx	r3
			lcd.string_size("Acertar Dia",16);
 8001b2e:	4b40      	ldr	r3, [pc, #256]	; (8001c30 <calendario+0x918>)
 8001b30:	699b      	ldr	r3, [r3, #24]
 8001b32:	2110      	movs	r1, #16
 8001b34:	483f      	ldr	r0, [pc, #252]	; (8001c34 <calendario+0x91c>)
 8001b36:	4798      	blx	r3
			value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8001b38:	4b3f      	ldr	r3, [pc, #252]	; (8001c38 <calendario+0x920>)
 8001b3a:	f8d3 416c 	ldr.w	r4, [r3, #364]	; 0x16c
 8001b3e:	4b3f      	ldr	r3, [pc, #252]	; (8001c3c <calendario+0x924>)
 8001b40:	6958      	ldr	r0, [r3, #20]
 8001b42:	4b3e      	ldr	r3, [pc, #248]	; (8001c3c <calendario+0x924>)
 8001b44:	6919      	ldr	r1, [r3, #16]
 8001b46:	4b3e      	ldr	r3, [pc, #248]	; (8001c40 <calendario+0x928>)
 8001b48:	881b      	ldrh	r3, [r3, #0]
 8001b4a:	220d      	movs	r2, #13
 8001b4c:	47a0      	blx	r4
 8001b4e:	4603      	mov	r3, r0
 8001b50:	4a3c      	ldr	r2, [pc, #240]	; (8001c44 <calendario+0x92c>)
 8001b52:	6013      	str	r3, [r2, #0]
			if( value > 0 && value < 6){
 8001b54:	4b3b      	ldr	r3, [pc, #236]	; (8001c44 <calendario+0x92c>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d023      	beq.n	8001ba4 <calendario+0x88c>
 8001b5c:	4b39      	ldr	r3, [pc, #228]	; (8001c44 <calendario+0x92c>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2b05      	cmp	r3, #5
 8001b62:	d81f      	bhi.n	8001ba4 <calendario+0x88c>
				dia ++;
 8001b64:	4b38      	ldr	r3, [pc, #224]	; (8001c48 <calendario+0x930>)
 8001b66:	781b      	ldrb	r3, [r3, #0]
 8001b68:	3301      	adds	r3, #1
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	4b36      	ldr	r3, [pc, #216]	; (8001c48 <calendario+0x930>)
 8001b6e:	701a      	strb	r2, [r3, #0]
				if(dia > 31)
 8001b70:	4b35      	ldr	r3, [pc, #212]	; (8001c48 <calendario+0x930>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b1f      	cmp	r3, #31
 8001b76:	d902      	bls.n	8001b7e <calendario+0x866>
					dia = 1;
 8001b78:	4b33      	ldr	r3, [pc, #204]	; (8001c48 <calendario+0x930>)
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	701a      	strb	r2, [r3, #0]
				lcd.gotoxy(2,0);
 8001b7e:	4b2c      	ldr	r3, [pc, #176]	; (8001c30 <calendario+0x918>)
 8001b80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b82:	2100      	movs	r1, #0
 8001b84:	2002      	movs	r0, #2
 8001b86:	4798      	blx	r3
				lcd.string_size(func.print("dia: %d", dia),16);
 8001b88:	4b29      	ldr	r3, [pc, #164]	; (8001c30 <calendario+0x918>)
 8001b8a:	699c      	ldr	r4, [r3, #24]
 8001b8c:	4b2f      	ldr	r3, [pc, #188]	; (8001c4c <calendario+0x934>)
 8001b8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001b92:	4a2d      	ldr	r2, [pc, #180]	; (8001c48 <calendario+0x930>)
 8001b94:	7812      	ldrb	r2, [r2, #0]
 8001b96:	4611      	mov	r1, r2
 8001b98:	482d      	ldr	r0, [pc, #180]	; (8001c50 <calendario+0x938>)
 8001b9a:	4798      	blx	r3
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2110      	movs	r1, #16
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	47a0      	blx	r4
			}
			if( value > 10 && value < 20){
 8001ba4:	4b27      	ldr	r3, [pc, #156]	; (8001c44 <calendario+0x92c>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2b0a      	cmp	r3, #10
 8001baa:	d910      	bls.n	8001bce <calendario+0x8b6>
 8001bac:	4b25      	ldr	r3, [pc, #148]	; (8001c44 <calendario+0x92c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	2b13      	cmp	r3, #19
 8001bb2:	d80c      	bhi.n	8001bce <calendario+0x8b6>
				lcd.gotoxy(2,0);
 8001bb4:	4b1e      	ldr	r3, [pc, #120]	; (8001c30 <calendario+0x918>)
 8001bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb8:	2100      	movs	r1, #0
 8001bba:	2002      	movs	r0, #2
 8001bbc:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001bbe:	4b1c      	ldr	r3, [pc, #112]	; (8001c30 <calendario+0x918>)
 8001bc0:	699b      	ldr	r3, [r3, #24]
 8001bc2:	2110      	movs	r1, #16
 8001bc4:	4823      	ldr	r0, [pc, #140]	; (8001c54 <calendario+0x93c>)
 8001bc6:	4798      	blx	r3
				choice = 2;
 8001bc8:	4b23      	ldr	r3, [pc, #140]	; (8001c58 <calendario+0x940>)
 8001bca:	2202      	movs	r2, #2
 8001bcc:	701a      	strb	r2, [r3, #0]
			}
			if( value > 19){
 8001bce:	4b1d      	ldr	r3, [pc, #116]	; (8001c44 <calendario+0x92c>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	2b13      	cmp	r3, #19
 8001bd4:	d926      	bls.n	8001c24 <calendario+0x90c>
				lcd.gotoxy(2,0);
 8001bd6:	4b16      	ldr	r3, [pc, #88]	; (8001c30 <calendario+0x918>)
 8001bd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bda:	2100      	movs	r1, #0
 8001bdc:	2002      	movs	r0, #2
 8001bde:	4798      	blx	r3
				lcd.string_size(" ",16);
 8001be0:	4b13      	ldr	r3, [pc, #76]	; (8001c30 <calendario+0x918>)
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	2110      	movs	r1, #16
 8001be6:	481b      	ldr	r0, [pc, #108]	; (8001c54 <calendario+0x93c>)
 8001be8:	4798      	blx	r3
				choice = 2;
 8001bea:	4b1b      	ldr	r3, [pc, #108]	; (8001c58 <calendario+0x940>)
 8001bec:	2202      	movs	r2, #2
 8001bee:	701a      	strb	r2, [r3, #0]
				stm.rtc.Day(dia);
 8001bf0:	4b11      	ldr	r3, [pc, #68]	; (8001c38 <calendario+0x920>)
 8001bf2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8001bf6:	4a14      	ldr	r2, [pc, #80]	; (8001c48 <calendario+0x930>)
 8001bf8:	7812      	ldrb	r2, [r2, #0]
 8001bfa:	4610      	mov	r0, r2
 8001bfc:	4798      	blx	r3
			}
			break;
 8001bfe:	e011      	b.n	8001c24 <calendario+0x90c>
		default:
			break;
 8001c00:	bf00      	nop
 8001c02:	e010      	b.n	8001c26 <calendario+0x90e>
			break;
 8001c04:	bf00      	nop
 8001c06:	e00e      	b.n	8001c26 <calendario+0x90e>
			break;
 8001c08:	bf00      	nop
 8001c0a:	e00c      	b.n	8001c26 <calendario+0x90e>
			break;
 8001c0c:	bf00      	nop
 8001c0e:	e00a      	b.n	8001c26 <calendario+0x90e>
			break;
 8001c10:	bf00      	nop
 8001c12:	e008      	b.n	8001c26 <calendario+0x90e>
			break;
 8001c14:	bf00      	nop
 8001c16:	e006      	b.n	8001c26 <calendario+0x90e>
			break;
 8001c18:	bf00      	nop
 8001c1a:	e004      	b.n	8001c26 <calendario+0x90e>
			break;
 8001c1c:	bf00      	nop
 8001c1e:	e002      	b.n	8001c26 <calendario+0x90e>
			break;
 8001c20:	bf00      	nop
 8001c22:	e000      	b.n	8001c26 <calendario+0x90e>
			break;
 8001c24:	bf00      	nop
	}
}
 8001c26:	bf00      	nop
 8001c28:	3704      	adds	r7, #4
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	20000490 	.word	0x20000490
 8001c34:	0800ca24 	.word	0x0800ca24
 8001c38:	200001fc 	.word	0x200001fc
 8001c3c:	20000468 	.word	0x20000468
 8001c40:	200004ca 	.word	0x200004ca
 8001c44:	200004c4 	.word	0x200004c4
 8001c48:	20000001 	.word	0x20000001
 8001c4c:	200003a0 	.word	0x200003a0
 8001c50:	0800ca30 	.word	0x0800ca30
 8001c54:	0800c9a0 	.word	0x0800c9a0
 8001c58:	200004bc 	.word	0x200004bc

08001c5c <TIM1_BRK_TIM9_IRQHandler>:
/******************************************************************************/

/***Interrupt Definition***/

void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
	/***/
	if(stm.tim9.reg->SR & 1){ // status register (view interrupt flags)
 8001c60:	4b36      	ldr	r3, [pc, #216]	; (8001d3c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c62:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001c66:	691b      	ldr	r3, [r3, #16]
 8001c68:	f003 0301 	and.w	r3, r3, #1
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d050      	beq.n	8001d12 <TIM1_BRK_TIM9_IRQHandler+0xb6>
		stm.tim9.reg->SR &=  (uint32_t) ~1;
 8001c70:	4b32      	ldr	r3, [pc, #200]	; (8001d3c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c72:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001c76:	691a      	ldr	r2, [r3, #16]
 8001c78:	4b30      	ldr	r3, [pc, #192]	; (8001d3c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c7a:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001c7e:	f022 0201 	bic.w	r2, r2, #1
 8001c82:	611a      	str	r2, [r3, #16]

		if(dir){
 8001c84:	4b2e      	ldr	r3, [pc, #184]	; (8001d40 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d01e      	beq.n	8001cca <TIM1_BRK_TIM9_IRQHandler+0x6e>
			stm.gpioa.reset(1 << 5);
 8001c8c:	4b2b      	ldr	r3, [pc, #172]	; (8001d3c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001c8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c90:	2020      	movs	r0, #32
 8001c92:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1--));
 8001c94:	4b2b      	ldr	r3, [pc, #172]	; (8001d44 <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	4a2b      	ldr	r2, [pc, #172]	; (8001d48 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001c9a:	f992 1000 	ldrsb.w	r1, [r2]
 8001c9e:	b2ca      	uxtb	r2, r1
 8001ca0:	3a01      	subs	r2, #1
 8001ca2:	b2d2      	uxtb	r2, r2
 8001ca4:	b250      	sxtb	r0, r2
 8001ca6:	4a28      	ldr	r2, [pc, #160]	; (8001d48 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001ca8:	7010      	strb	r0, [r2, #0]
 8001caa:	2201      	movs	r2, #1
 8001cac:	408a      	lsls	r2, r1
 8001cae:	b2d2      	uxtb	r2, r2
 8001cb0:	43d2      	mvns	r2, r2
 8001cb2:	b2d2      	uxtb	r2, r2
 8001cb4:	4610      	mov	r0, r2
 8001cb6:	4798      	blx	r3
			if(count1 < 0)
 8001cb8:	4b23      	ldr	r3, [pc, #140]	; (8001d48 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001cba:	f993 3000 	ldrsb.w	r3, [r3]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	da21      	bge.n	8001d06 <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 0;
 8001cc2:	4b1f      	ldr	r3, [pc, #124]	; (8001d40 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	701a      	strb	r2, [r3, #0]
 8001cc8:	e01d      	b.n	8001d06 <TIM1_BRK_TIM9_IRQHandler+0xaa>
		}else{
			stm.gpioa.set(1 << 5);
 8001cca:	4b1c      	ldr	r3, [pc, #112]	; (8001d3c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001cce:	2020      	movs	r0, #32
 8001cd0:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1++));
 8001cd2:	4b1c      	ldr	r3, [pc, #112]	; (8001d44 <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	4a1c      	ldr	r2, [pc, #112]	; (8001d48 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001cd8:	f992 1000 	ldrsb.w	r1, [r2]
 8001cdc:	b2ca      	uxtb	r2, r1
 8001cde:	3201      	adds	r2, #1
 8001ce0:	b2d2      	uxtb	r2, r2
 8001ce2:	b250      	sxtb	r0, r2
 8001ce4:	4a18      	ldr	r2, [pc, #96]	; (8001d48 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001ce6:	7010      	strb	r0, [r2, #0]
 8001ce8:	2201      	movs	r2, #1
 8001cea:	408a      	lsls	r2, r1
 8001cec:	b2d2      	uxtb	r2, r2
 8001cee:	43d2      	mvns	r2, r2
 8001cf0:	b2d2      	uxtb	r2, r2
 8001cf2:	4610      	mov	r0, r2
 8001cf4:	4798      	blx	r3
			if(count1 > 7)
 8001cf6:	4b14      	ldr	r3, [pc, #80]	; (8001d48 <TIM1_BRK_TIM9_IRQHandler+0xec>)
 8001cf8:	f993 3000 	ldrsb.w	r3, [r3]
 8001cfc:	2b07      	cmp	r3, #7
 8001cfe:	dd02      	ble.n	8001d06 <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 1;
 8001d00:	4b0f      	ldr	r3, [pc, #60]	; (8001d40 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001d02:	2201      	movs	r2, #1
 8001d04:	701a      	strb	r2, [r3, #0]
		}
		count2++;
 8001d06:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001d08:	881b      	ldrh	r3, [r3, #0]
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	b29a      	uxth	r2, r3
 8001d0e:	4b0f      	ldr	r3, [pc, #60]	; (8001d4c <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001d10:	801a      	strh	r2, [r3, #0]
	}
	if(stm.tim9.reg->SR & 2){
 8001d12:	4b0a      	ldr	r3, [pc, #40]	; (8001d3c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001d14:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001d18:	691b      	ldr	r3, [r3, #16]
 8001d1a:	f003 0302 	and.w	r3, r3, #2
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d009      	beq.n	8001d36 <TIM1_BRK_TIM9_IRQHandler+0xda>
		stm.tim9.reg->SR &=  (uint32_t) ~2;
 8001d22:	4b06      	ldr	r3, [pc, #24]	; (8001d3c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001d24:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001d28:	691a      	ldr	r2, [r3, #16]
 8001d2a:	4b04      	ldr	r3, [pc, #16]	; (8001d3c <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001d2c:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8001d30:	f022 0202 	bic.w	r2, r2, #2
 8001d34:	611a      	str	r2, [r3, #16]

	}
	/***/
	//stm.tim9.reg->SR &=  (uint32_t) ~1;
	//stm.tim9.reg->SR &=  (uint32_t) ~2;
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	200001fc 	.word	0x200001fc
 8001d40:	200004cc 	.word	0x200004cc
 8001d44:	20000484 	.word	0x20000484
 8001d48:	200004c8 	.word	0x200004c8
 8001d4c:	200004ca 	.word	0x200004ca

08001d50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
	return 1;
 8001d54:	2301      	movs	r3, #1
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <_kill>:

int _kill(int pid, int sig)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d6a:	f005 f929 	bl	8006fc0 <__errno>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2216      	movs	r2, #22
 8001d72:	601a      	str	r2, [r3, #0]
	return -1;
 8001d74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3708      	adds	r7, #8
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <_exit>:

void _exit (int status)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d88:	f04f 31ff 	mov.w	r1, #4294967295
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f7ff ffe7 	bl	8001d60 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d92:	e7fe      	b.n	8001d92 <_exit+0x12>

08001d94 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da0:	2300      	movs	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]
 8001da4:	e00a      	b.n	8001dbc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001da6:	f3af 8000 	nop.w
 8001daa:	4601      	mov	r1, r0
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	1c5a      	adds	r2, r3, #1
 8001db0:	60ba      	str	r2, [r7, #8]
 8001db2:	b2ca      	uxtb	r2, r1
 8001db4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	3301      	adds	r3, #1
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	697a      	ldr	r2, [r7, #20]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	dbf0      	blt.n	8001da6 <_read+0x12>
	}

return len;
 8001dc4:	687b      	ldr	r3, [r7, #4]
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3718      	adds	r7, #24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b086      	sub	sp, #24
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	60f8      	str	r0, [r7, #12]
 8001dd6:	60b9      	str	r1, [r7, #8]
 8001dd8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dda:	2300      	movs	r3, #0
 8001ddc:	617b      	str	r3, [r7, #20]
 8001dde:	e009      	b.n	8001df4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	1c5a      	adds	r2, r3, #1
 8001de4:	60ba      	str	r2, [r7, #8]
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	3301      	adds	r3, #1
 8001df2:	617b      	str	r3, [r7, #20]
 8001df4:	697a      	ldr	r2, [r7, #20]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	dbf1      	blt.n	8001de0 <_write+0x12>
	}
	return len;
 8001dfc:	687b      	ldr	r3, [r7, #4]
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3718      	adds	r7, #24
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <_close>:

int _close(int file)
{
 8001e06:	b480      	push	{r7}
 8001e08:	b083      	sub	sp, #12
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
	return -1;
 8001e0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr

08001e1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	b083      	sub	sp, #12
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
 8001e26:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e2e:	605a      	str	r2, [r3, #4]
	return 0;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <_isatty>:

int _isatty(int file)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	b083      	sub	sp, #12
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
	return 1;
 8001e46:	2301      	movs	r3, #1
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	60b9      	str	r1, [r7, #8]
 8001e5e:	607a      	str	r2, [r7, #4]
	return 0;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3714      	adds	r7, #20
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
	...

08001e70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b086      	sub	sp, #24
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e78:	4a14      	ldr	r2, [pc, #80]	; (8001ecc <_sbrk+0x5c>)
 8001e7a:	4b15      	ldr	r3, [pc, #84]	; (8001ed0 <_sbrk+0x60>)
 8001e7c:	1ad3      	subs	r3, r2, r3
 8001e7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e84:	4b13      	ldr	r3, [pc, #76]	; (8001ed4 <_sbrk+0x64>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d102      	bne.n	8001e92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e8c:	4b11      	ldr	r3, [pc, #68]	; (8001ed4 <_sbrk+0x64>)
 8001e8e:	4a12      	ldr	r2, [pc, #72]	; (8001ed8 <_sbrk+0x68>)
 8001e90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e92:	4b10      	ldr	r3, [pc, #64]	; (8001ed4 <_sbrk+0x64>)
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4413      	add	r3, r2
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	429a      	cmp	r2, r3
 8001e9e:	d207      	bcs.n	8001eb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ea0:	f005 f88e 	bl	8006fc0 <__errno>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	220c      	movs	r2, #12
 8001ea8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8001eae:	e009      	b.n	8001ec4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001eb0:	4b08      	ldr	r3, [pc, #32]	; (8001ed4 <_sbrk+0x64>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eb6:	4b07      	ldr	r3, [pc, #28]	; (8001ed4 <_sbrk+0x64>)
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4413      	add	r3, r2
 8001ebe:	4a05      	ldr	r2, [pc, #20]	; (8001ed4 <_sbrk+0x64>)
 8001ec0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
}
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	3718      	adds	r7, #24
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	20020000 	.word	0x20020000
 8001ed0:	00000400 	.word	0x00000400
 8001ed4:	20000508 	.word	0x20000508
 8001ed8:	20000910 	.word	0x20000910

08001edc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ee0:	4b06      	ldr	r3, [pc, #24]	; (8001efc <SystemInit+0x20>)
 8001ee2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ee6:	4a05      	ldr	r2, [pc, #20]	; (8001efc <SystemInit+0x20>)
 8001ee8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001eec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ef0:	bf00      	nop
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef8:	4770      	bx	lr
 8001efa:	bf00      	nop
 8001efc:	e000ed00 	.word	0xe000ed00

08001f00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f38 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f04:	480d      	ldr	r0, [pc, #52]	; (8001f3c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f06:	490e      	ldr	r1, [pc, #56]	; (8001f40 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f08:	4a0e      	ldr	r2, [pc, #56]	; (8001f44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f0c:	e002      	b.n	8001f14 <LoopCopyDataInit>

08001f0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f12:	3304      	adds	r3, #4

08001f14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f18:	d3f9      	bcc.n	8001f0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f1a:	4a0b      	ldr	r2, [pc, #44]	; (8001f48 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f1c:	4c0b      	ldr	r4, [pc, #44]	; (8001f4c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f20:	e001      	b.n	8001f26 <LoopFillZerobss>

08001f22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f24:	3204      	adds	r2, #4

08001f26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f28:	d3fb      	bcc.n	8001f22 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f2a:	f7ff ffd7 	bl	8001edc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f2e:	f005 f84d 	bl	8006fcc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f32:	f7fe ff01 	bl	8000d38 <main>
  bx  lr    
 8001f36:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f40:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001f44:	0800cf28 	.word	0x0800cf28
  ldr r2, =_sbss
 8001f48:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001f4c:	20000910 	.word	0x20000910

08001f50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f50:	e7fe      	b.n	8001f50 <ADC_IRQHandler>
	...

08001f54 <HC595enable>:
void HC595_shift_bit(uint8_t bool);
void HC595_shift_byte(uint8_t byte);
void HC595_shift_out(void);
/***Procedure & Function***/
HC595 HC595enable(volatile uint32_t *ddr, volatile uint32_t *port, uint8_t datapin, uint8_t clkpin, uint8_t outpin)
{
 8001f54:	b490      	push	{r4, r7}
 8001f56:	b088      	sub	sp, #32
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	60f8      	str	r0, [r7, #12]
 8001f5c:	60b9      	str	r1, [r7, #8]
 8001f5e:	607a      	str	r2, [r7, #4]
 8001f60:	70fb      	strb	r3, [r7, #3]
	//LOCAL VARIABLES
	//ALLOCAO MEMORIA PARA Estrutura
	HC595 hc595;
	//import parametros
	hc595_DDR = ddr;
 8001f62:	4a38      	ldr	r2, [pc, #224]	; (8002044 <HC595enable+0xf0>)
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	6013      	str	r3, [r2, #0]
	hc595_PORT = port;
 8001f68:	4a37      	ldr	r2, [pc, #220]	; (8002048 <HC595enable+0xf4>)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6013      	str	r3, [r2, #0]
	HC595_datapin = datapin;
 8001f6e:	4a37      	ldr	r2, [pc, #220]	; (800204c <HC595enable+0xf8>)
 8001f70:	78fb      	ldrb	r3, [r7, #3]
 8001f72:	7013      	strb	r3, [r2, #0]
	HC595_clkpin = clkpin;
 8001f74:	4a36      	ldr	r2, [pc, #216]	; (8002050 <HC595enable+0xfc>)
 8001f76:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001f7a:	7013      	strb	r3, [r2, #0]
	HC595_outpin = outpin;
 8001f7c:	4a35      	ldr	r2, [pc, #212]	; (8002054 <HC595enable+0x100>)
 8001f7e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001f82:	7013      	strb	r3, [r2, #0]
	//inic variables
#if defined (STM32F446xx)
	*hc595_DDR &= (uint32_t) ~((3 << (datapin * 2)) | (3 << (clkpin * 2)) | (3 << (outpin * 2)));
 8001f84:	4b2f      	ldr	r3, [pc, #188]	; (8002044 <HC595enable+0xf0>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	78fb      	ldrb	r3, [r7, #3]
 8001f8c:	005b      	lsls	r3, r3, #1
 8001f8e:	2103      	movs	r1, #3
 8001f90:	4099      	lsls	r1, r3
 8001f92:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	2003      	movs	r0, #3
 8001f9a:	fa00 f303 	lsl.w	r3, r0, r3
 8001f9e:	4319      	orrs	r1, r3
 8001fa0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	2003      	movs	r0, #3
 8001fa8:	fa00 f303 	lsl.w	r3, r0, r3
 8001fac:	430b      	orrs	r3, r1
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4b24      	ldr	r3, [pc, #144]	; (8002044 <HC595enable+0xf0>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	400a      	ands	r2, r1
 8001fb8:	601a      	str	r2, [r3, #0]
	*hc595_DDR |= ((1 << (datapin * 2)) | (1 << (clkpin * 2)) | (1 << (outpin * 2)));
 8001fba:	4b22      	ldr	r3, [pc, #136]	; (8002044 <HC595enable+0xf0>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	681a      	ldr	r2, [r3, #0]
 8001fc0:	78fb      	ldrb	r3, [r7, #3]
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	2101      	movs	r1, #1
 8001fc6:	4099      	lsls	r1, r3
 8001fc8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001fcc:	005b      	lsls	r3, r3, #1
 8001fce:	2001      	movs	r0, #1
 8001fd0:	fa00 f303 	lsl.w	r3, r0, r3
 8001fd4:	4319      	orrs	r1, r3
 8001fd6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	2001      	movs	r0, #1
 8001fde:	fa00 f303 	lsl.w	r3, r0, r3
 8001fe2:	430b      	orrs	r3, r1
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4b17      	ldr	r3, [pc, #92]	; (8002044 <HC595enable+0xf0>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	430a      	orrs	r2, r1
 8001fec:	601a      	str	r2, [r3, #0]
#else
	*hc595_DDR |= (1 << datapin) | (1 << clkpin) | (1 << outpin);
#endif
	*hc595_PORT &= ~((1<<datapin) | (1<<clkpin) | (1 << outpin));
 8001fee:	4b16      	ldr	r3, [pc, #88]	; (8002048 <HC595enable+0xf4>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	78fb      	ldrb	r3, [r7, #3]
 8001ff6:	2101      	movs	r1, #1
 8001ff8:	4099      	lsls	r1, r3
 8001ffa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001ffe:	2001      	movs	r0, #1
 8002000:	fa00 f303 	lsl.w	r3, r0, r3
 8002004:	4319      	orrs	r1, r3
 8002006:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800200a:	2001      	movs	r0, #1
 800200c:	fa00 f303 	lsl.w	r3, r0, r3
 8002010:	430b      	orrs	r3, r1
 8002012:	43db      	mvns	r3, r3
 8002014:	4619      	mov	r1, r3
 8002016:	4b0c      	ldr	r3, [pc, #48]	; (8002048 <HC595enable+0xf4>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	400a      	ands	r2, r1
 800201c:	601a      	str	r2, [r3, #0]
	//Direccionar apontadores para PROTOTIPOS
	hc595.bit = HC595_shift_bit;
 800201e:	4b0e      	ldr	r3, [pc, #56]	; (8002058 <HC595enable+0x104>)
 8002020:	617b      	str	r3, [r7, #20]
	hc595.byte = HC595_shift_byte;
 8002022:	4b0e      	ldr	r3, [pc, #56]	; (800205c <HC595enable+0x108>)
 8002024:	61bb      	str	r3, [r7, #24]
	hc595.out = HC595_shift_out;
 8002026:	4b0e      	ldr	r3, [pc, #56]	; (8002060 <HC595enable+0x10c>)
 8002028:	61fb      	str	r3, [r7, #28]
	//
	return hc595;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	461c      	mov	r4, r3
 800202e:	f107 0314 	add.w	r3, r7, #20
 8002032:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002036:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800203a:	68f8      	ldr	r0, [r7, #12]
 800203c:	3720      	adds	r7, #32
 800203e:	46bd      	mov	sp, r7
 8002040:	bc90      	pop	{r4, r7}
 8002042:	4770      	bx	lr
 8002044:	2000050c 	.word	0x2000050c
 8002048:	20000510 	.word	0x20000510
 800204c:	20000514 	.word	0x20000514
 8002050:	20000515 	.word	0x20000515
 8002054:	20000516 	.word	0x20000516
 8002058:	08002065 	.word	0x08002065
 800205c:	080020fd 	.word	0x080020fd
 8002060:	08002141 	.word	0x08002141

08002064 <HC595_shift_bit>:
void HC595_shift_bit(uint8_t bool)
{
 8002064:	b480      	push	{r7}
 8002066:	b083      	sub	sp, #12
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	71fb      	strb	r3, [r7, #7]
	if (bool)
 800206e:	79fb      	ldrb	r3, [r7, #7]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d00d      	beq.n	8002090 <HC595_shift_bit+0x2c>
		*hc595_PORT |= (1 << HC595_datapin); // Data bit HIGH
 8002074:	4b1e      	ldr	r3, [pc, #120]	; (80020f0 <HC595_shift_bit+0x8c>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	681a      	ldr	r2, [r3, #0]
 800207a:	4b1e      	ldr	r3, [pc, #120]	; (80020f4 <HC595_shift_bit+0x90>)
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	4619      	mov	r1, r3
 8002080:	2301      	movs	r3, #1
 8002082:	408b      	lsls	r3, r1
 8002084:	4619      	mov	r1, r3
 8002086:	4b1a      	ldr	r3, [pc, #104]	; (80020f0 <HC595_shift_bit+0x8c>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	430a      	orrs	r2, r1
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	e00d      	b.n	80020ac <HC595_shift_bit+0x48>
	else
		*hc595_PORT &= ~(1 << HC595_datapin); // Data bit LOW
 8002090:	4b17      	ldr	r3, [pc, #92]	; (80020f0 <HC595_shift_bit+0x8c>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	4b17      	ldr	r3, [pc, #92]	; (80020f4 <HC595_shift_bit+0x90>)
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	4619      	mov	r1, r3
 800209c:	2301      	movs	r3, #1
 800209e:	408b      	lsls	r3, r1
 80020a0:	43db      	mvns	r3, r3
 80020a2:	4619      	mov	r1, r3
 80020a4:	4b12      	ldr	r3, [pc, #72]	; (80020f0 <HC595_shift_bit+0x8c>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	400a      	ands	r2, r1
 80020aa:	601a      	str	r2, [r3, #0]
	*hc595_PORT |= (1 << HC595_clkpin); // Shift bit
 80020ac:	4b10      	ldr	r3, [pc, #64]	; (80020f0 <HC595_shift_bit+0x8c>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	4b11      	ldr	r3, [pc, #68]	; (80020f8 <HC595_shift_bit+0x94>)
 80020b4:	781b      	ldrb	r3, [r3, #0]
 80020b6:	4619      	mov	r1, r3
 80020b8:	2301      	movs	r3, #1
 80020ba:	408b      	lsls	r3, r1
 80020bc:	4619      	mov	r1, r3
 80020be:	4b0c      	ldr	r3, [pc, #48]	; (80020f0 <HC595_shift_bit+0x8c>)
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	430a      	orrs	r2, r1
 80020c4:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1 << HC595_clkpin); //Shift disable
 80020c6:	4b0a      	ldr	r3, [pc, #40]	; (80020f0 <HC595_shift_bit+0x8c>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	4b0a      	ldr	r3, [pc, #40]	; (80020f8 <HC595_shift_bit+0x94>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	4619      	mov	r1, r3
 80020d2:	2301      	movs	r3, #1
 80020d4:	408b      	lsls	r3, r1
 80020d6:	43db      	mvns	r3, r3
 80020d8:	4619      	mov	r1, r3
 80020da:	4b05      	ldr	r3, [pc, #20]	; (80020f0 <HC595_shift_bit+0x8c>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	400a      	ands	r2, r1
 80020e0:	601a      	str	r2, [r3, #0]
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr
 80020ee:	bf00      	nop
 80020f0:	20000510 	.word	0x20000510
 80020f4:	20000514 	.word	0x20000514
 80020f8:	20000515 	.word	0x20000515

080020fc <HC595_shift_byte>:
void HC595_shift_byte(uint8_t byte)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	4603      	mov	r3, r0
 8002104:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for(i = 0; i < 8; i++)
 8002106:	2300      	movs	r3, #0
 8002108:	73fb      	strb	r3, [r7, #15]
 800210a:	e00f      	b.n	800212c <HC595_shift_byte+0x30>
		HC595_shift_bit(byte & (1 << i));
 800210c:	7bfb      	ldrb	r3, [r7, #15]
 800210e:	2201      	movs	r2, #1
 8002110:	fa02 f303 	lsl.w	r3, r2, r3
 8002114:	b25a      	sxtb	r2, r3
 8002116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211a:	4013      	ands	r3, r2
 800211c:	b25b      	sxtb	r3, r3
 800211e:	b2db      	uxtb	r3, r3
 8002120:	4618      	mov	r0, r3
 8002122:	f7ff ff9f 	bl	8002064 <HC595_shift_bit>
	for(i = 0; i < 8; i++)
 8002126:	7bfb      	ldrb	r3, [r7, #15]
 8002128:	3301      	adds	r3, #1
 800212a:	73fb      	strb	r3, [r7, #15]
 800212c:	7bfb      	ldrb	r3, [r7, #15]
 800212e:	2b07      	cmp	r3, #7
 8002130:	d9ec      	bls.n	800210c <HC595_shift_byte+0x10>
	HC595_shift_out();
 8002132:	f000 f805 	bl	8002140 <HC595_shift_out>
}
 8002136:	bf00      	nop
 8002138:	3710      	adds	r7, #16
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}
	...

08002140 <HC595_shift_out>:
void HC595_shift_out(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
	*hc595_PORT |= (1<<HC595_outpin); // Output enable
 8002144:	4b0f      	ldr	r3, [pc, #60]	; (8002184 <HC595_shift_out+0x44>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	4b0f      	ldr	r3, [pc, #60]	; (8002188 <HC595_shift_out+0x48>)
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	4619      	mov	r1, r3
 8002150:	2301      	movs	r3, #1
 8002152:	408b      	lsls	r3, r1
 8002154:	4619      	mov	r1, r3
 8002156:	4b0b      	ldr	r3, [pc, #44]	; (8002184 <HC595_shift_out+0x44>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	430a      	orrs	r2, r1
 800215c:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1<<HC595_outpin); // Output disable
 800215e:	4b09      	ldr	r3, [pc, #36]	; (8002184 <HC595_shift_out+0x44>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	4b08      	ldr	r3, [pc, #32]	; (8002188 <HC595_shift_out+0x48>)
 8002166:	781b      	ldrb	r3, [r3, #0]
 8002168:	4619      	mov	r1, r3
 800216a:	2301      	movs	r3, #1
 800216c:	408b      	lsls	r3, r1
 800216e:	43db      	mvns	r3, r3
 8002170:	4619      	mov	r1, r3
 8002172:	4b04      	ldr	r3, [pc, #16]	; (8002184 <HC595_shift_out+0x44>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	400a      	ands	r2, r1
 8002178:	601a      	str	r2, [r3, #0]
}
 800217a:	bf00      	nop
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr
 8002184:	20000510 	.word	0x20000510
 8002188:	20000516 	.word	0x20000516

0800218c <EXPLODEenable>:
uint32_t EXPLODEll(EXPLODE* self);
uint32_t EXPLODElh(EXPLODE* self);
uint32_t EXPLODEhl(EXPLODE* self);
/***Procedure & Function***/
EXPLODE EXPLODEenable( void )
{
 800218c:	b4b0      	push	{r4, r5, r7}
 800218e:	b08b      	sub	sp, #44	; 0x2c
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
	//explode=(struct expld*)calloc(1,sizeof(struct expld));
	//if(explode == NULL){
		//perror("explode at calloc");
	//}
	// inic VAR
	explode.XI=ZERO;
 8002194:	2300      	movs	r3, #0
 8002196:	60fb      	str	r3, [r7, #12]
	explode.XF=ZERO;
 8002198:	2300      	movs	r3, #0
 800219a:	613b      	str	r3, [r7, #16]
	// function pointers
	explode.update = EXPLODEupdate;
 800219c:	4b08      	ldr	r3, [pc, #32]	; (80021c0 <EXPLODEenable+0x34>)
 800219e:	627b      	str	r3, [r7, #36]	; 0x24
	/******/
	return explode;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	461d      	mov	r5, r3
 80021a4:	f107 040c 	add.w	r4, r7, #12
 80021a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80021aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80021ac:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80021b0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	372c      	adds	r7, #44	; 0x2c
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bcb0      	pop	{r4, r5, r7}
 80021bc:	4770      	bx	lr
 80021be:	bf00      	nop
 80021c0:	080021c5 	.word	0x080021c5

080021c4 <EXPLODEupdate>:
// boot
void EXPLODEupdate(EXPLODE* self, uint32_t x)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	6039      	str	r1, [r7, #0]
	self->XI = self->XF;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	685a      	ldr	r2, [r3, #4]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	601a      	str	r2, [r3, #0]
	self->XF = x;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	683a      	ldr	r2, [r7, #0]
 80021da:	605a      	str	r2, [r3, #4]
	self->HH = EXPLODEhh(self);
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f000 f819 	bl	8002214 <EXPLODEhh>
 80021e2:	4602      	mov	r2, r0
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	609a      	str	r2, [r3, #8]
	self->LL = EXPLODEll(self);
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f000 f824 	bl	8002236 <EXPLODEll>
 80021ee:	4602      	mov	r2, r0
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	60da      	str	r2, [r3, #12]
	self->LH = EXPLODElh(self);
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	f000 f830 	bl	800225a <EXPLODElh>
 80021fa:	4602      	mov	r2, r0
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	611a      	str	r2, [r3, #16]
	self->HL = EXPLODEhl(self);
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f000 f840 	bl	8002286 <EXPLODEhl>
 8002206:	4602      	mov	r2, r0
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	615a      	str	r2, [r3, #20]
}
 800220c:	bf00      	nop
 800220e:	3708      	adds	r7, #8
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}

08002214 <EXPLODEhh>:
// hh
uint32_t EXPLODEhh(EXPLODE* self)
{
 8002214:	b480      	push	{r7}
 8002216:	b085      	sub	sp, #20
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI & self->XF;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	685b      	ldr	r3, [r3, #4]
 8002224:	4013      	ands	r3, r2
 8002226:	60fb      	str	r3, [r7, #12]
	return i;
 8002228:	68fb      	ldr	r3, [r7, #12]
}
 800222a:	4618      	mov	r0, r3
 800222c:	3714      	adds	r7, #20
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr

08002236 <EXPLODEll>:
// ll
uint32_t EXPLODEll(EXPLODE* self)
{
 8002236:	b480      	push	{r7}
 8002238:	b085      	sub	sp, #20
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI | self->XF;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	4313      	orrs	r3, r2
 8002248:	60fb      	str	r3, [r7, #12]
	return ~i;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	43db      	mvns	r3, r3
}
 800224e:	4618      	mov	r0, r3
 8002250:	3714      	adds	r7, #20
 8002252:	46bd      	mov	sp, r7
 8002254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002258:	4770      	bx	lr

0800225a <EXPLODElh>:
// lh
uint32_t EXPLODElh(EXPLODE* self)
{
 800225a:	b480      	push	{r7}
 800225c:	b085      	sub	sp, #20
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI ^ self->XF;
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	685b      	ldr	r3, [r3, #4]
 800226a:	4053      	eors	r3, r2
 800226c:	60fb      	str	r3, [r7, #12]
	i &= self->XF;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	68fa      	ldr	r2, [r7, #12]
 8002274:	4013      	ands	r3, r2
 8002276:	60fb      	str	r3, [r7, #12]
	return i;
 8002278:	68fb      	ldr	r3, [r7, #12]
}
 800227a:	4618      	mov	r0, r3
 800227c:	3714      	adds	r7, #20
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr

08002286 <EXPLODEhl>:
// hl
uint32_t EXPLODEhl(EXPLODE* self)
{
 8002286:	b480      	push	{r7}
 8002288:	b085      	sub	sp, #20
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XF ^ self->XI;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685a      	ldr	r2, [r3, #4]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4053      	eors	r3, r2
 8002298:	60fb      	str	r3, [r7, #12]
	i &= self->XI;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	68fa      	ldr	r2, [r7, #12]
 80022a0:	4013      	ands	r3, r2
 80022a2:	60fb      	str	r3, [r7, #12]
	return i;
 80022a4:	68fb      	ldr	r3, [r7, #12]
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3714      	adds	r7, #20
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr
	...

080022b4 <FUNCenable>:
int FUNCreadint(int nmin, int nmax);
***/
// uint8_t TRANupdate(struct TRAN *tr, uint8_t idata);
/***Procedure & Function***/
FUNC FUNCenable( void )
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b0a6      	sub	sp, #152	; 0x98
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
	
*******************************************************************************/
	// struct object
	FUNC func;
	// Inic FUNCstr
	FUNCstr[FUNCSTRSIZE] = '\0';
 80022bc:	4b2e      	ldr	r3, [pc, #184]	; (8002378 <FUNCenable+0xc4>)
 80022be:	2200      	movs	r2, #0
 80022c0:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
	// function pointers
	func.stringlength = StringLength;
 80022c4:	4b2d      	ldr	r3, [pc, #180]	; (800237c <FUNCenable+0xc8>)
 80022c6:	60bb      	str	r3, [r7, #8]
	func.reverse = Reverse;
 80022c8:	4b2d      	ldr	r3, [pc, #180]	; (8002380 <FUNCenable+0xcc>)
 80022ca:	60fb      	str	r3, [r7, #12]
	func.mayia = FUNCmayia;
 80022cc:	4b2d      	ldr	r3, [pc, #180]	; (8002384 <FUNCenable+0xd0>)
 80022ce:	613b      	str	r3, [r7, #16]
	func.swap = FUNCswap;
 80022d0:	4b2d      	ldr	r3, [pc, #180]	; (8002388 <FUNCenable+0xd4>)
 80022d2:	617b      	str	r3, [r7, #20]
	func.copy = FUNCcopy;
 80022d4:	4b2d      	ldr	r3, [pc, #180]	; (800238c <FUNCenable+0xd8>)
 80022d6:	61bb      	str	r3, [r7, #24]
	func.squeeze = FUNCsqueeze;
 80022d8:	4b2d      	ldr	r3, [pc, #180]	; (8002390 <FUNCenable+0xdc>)
 80022da:	61fb      	str	r3, [r7, #28]
	func.shellsort = FUNCshellsort;
 80022dc:	4b2d      	ldr	r3, [pc, #180]	; (8002394 <FUNCenable+0xe0>)
 80022de:	623b      	str	r3, [r7, #32]
	func.i16toa = FUNCi16toa;
 80022e0:	4b2d      	ldr	r3, [pc, #180]	; (8002398 <FUNCenable+0xe4>)
 80022e2:	627b      	str	r3, [r7, #36]	; 0x24
	func.ui16toa = FUNCui16toa;
 80022e4:	4b2d      	ldr	r3, [pc, #180]	; (800239c <FUNCenable+0xe8>)
 80022e6:	62bb      	str	r3, [r7, #40]	; 0x28
	func.i32toa = FUNCi32toa;
 80022e8:	4b2d      	ldr	r3, [pc, #180]	; (80023a0 <FUNCenable+0xec>)
 80022ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	func.trim = FUNCtrim;
 80022ec:	4b2d      	ldr	r3, [pc, #180]	; (80023a4 <FUNCenable+0xf0>)
 80022ee:	633b      	str	r3, [r7, #48]	; 0x30
	func.pmax = FUNCpmax;
 80022f0:	4b2d      	ldr	r3, [pc, #180]	; (80023a8 <FUNCenable+0xf4>)
 80022f2:	637b      	str	r3, [r7, #52]	; 0x34
	func.gcd = FUNCgcd;
 80022f4:	4b2d      	ldr	r3, [pc, #180]	; (80023ac <FUNCenable+0xf8>)
 80022f6:	63bb      	str	r3, [r7, #56]	; 0x38
	func.strToInt = FUNCstrToInt;
 80022f8:	4b2d      	ldr	r3, [pc, #180]	; (80023b0 <FUNCenable+0xfc>)
 80022fa:	63fb      	str	r3, [r7, #60]	; 0x3c
	func.filter = FUNCfilter;
 80022fc:	4b2d      	ldr	r3, [pc, #180]	; (80023b4 <FUNCenable+0x100>)
 80022fe:	643b      	str	r3, [r7, #64]	; 0x40
	func.ticks = FUNCticks;
 8002300:	4b2d      	ldr	r3, [pc, #180]	; (80023b8 <FUNCenable+0x104>)
 8002302:	647b      	str	r3, [r7, #68]	; 0x44
	func.twocomptoint8bit = FUNCtwocomptoint8bit;
 8002304:	4b2d      	ldr	r3, [pc, #180]	; (80023bc <FUNCenable+0x108>)
 8002306:	64bb      	str	r3, [r7, #72]	; 0x48
	func.twocomptoint10bit = FUNCtwocomptoint10bit;
 8002308:	4b2d      	ldr	r3, [pc, #180]	; (80023c0 <FUNCenable+0x10c>)
 800230a:	64fb      	str	r3, [r7, #76]	; 0x4c
	func.twocomptointnbit = FUNCtwocomptointnbit;
 800230c:	4b2d      	ldr	r3, [pc, #180]	; (80023c4 <FUNCenable+0x110>)
 800230e:	653b      	str	r3, [r7, #80]	; 0x50
	func.dec2bcd = FUNCdec2bcd;
 8002310:	4b2d      	ldr	r3, [pc, #180]	; (80023c8 <FUNCenable+0x114>)
 8002312:	657b      	str	r3, [r7, #84]	; 0x54
	func.bcd2dec = FUNCbcd2dec;
 8002314:	4b2d      	ldr	r3, [pc, #180]	; (80023cc <FUNCenable+0x118>)
 8002316:	65bb      	str	r3, [r7, #88]	; 0x58
	func.resizestr = FUNCresizestr;
 8002318:	4b2d      	ldr	r3, [pc, #180]	; (80023d0 <FUNCenable+0x11c>)
 800231a:	65fb      	str	r3, [r7, #92]	; 0x5c
	func.trimmer = FUNCtrimmer;
 800231c:	4b2d      	ldr	r3, [pc, #180]	; (80023d4 <FUNCenable+0x120>)
 800231e:	663b      	str	r3, [r7, #96]	; 0x60
	func.bcd2bin = FUNCbcd2bin;
 8002320:	4b2d      	ldr	r3, [pc, #180]	; (80023d8 <FUNCenable+0x124>)
 8002322:	667b      	str	r3, [r7, #100]	; 0x64
	func.bin2bcd = FUNCbin2bcd;
 8002324:	4b2d      	ldr	r3, [pc, #180]	; (80023dc <FUNCenable+0x128>)
 8002326:	66bb      	str	r3, [r7, #104]	; 0x68
	func.gcd1 = FUNCgcd1;
 8002328:	4b2d      	ldr	r3, [pc, #180]	; (80023e0 <FUNCenable+0x12c>)
 800232a:	66fb      	str	r3, [r7, #108]	; 0x6c
	func.pincheck = FUNCpincheck;
 800232c:	4b2d      	ldr	r3, [pc, #180]	; (80023e4 <FUNCenable+0x130>)
 800232e:	673b      	str	r3, [r7, #112]	; 0x70
	func.print_binary = FUNCprint_binary;
 8002330:	4b2d      	ldr	r3, [pc, #180]	; (80023e8 <FUNCenable+0x134>)
 8002332:	677b      	str	r3, [r7, #116]	; 0x74
	func.ftoa = FUNCftoa;
 8002334:	4b2d      	ldr	r3, [pc, #180]	; (80023ec <FUNCenable+0x138>)
 8002336:	67bb      	str	r3, [r7, #120]	; 0x78
	func.dectohex = FUNCdectohex;
 8002338:	4b2d      	ldr	r3, [pc, #180]	; (80023f0 <FUNCenable+0x13c>)
 800233a:	67fb      	str	r3, [r7, #124]	; 0x7c
	// Low Byte High Byte
	func.ReadHLByte = FUNCReadHLByte;
 800233c:	4b2d      	ldr	r3, [pc, #180]	; (80023f4 <FUNCenable+0x140>)
 800233e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	func.ReadLHByte = FUNCReadLHByte;
 8002342:	4b2d      	ldr	r3, [pc, #180]	; (80023f8 <FUNCenable+0x144>)
 8002344:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	func.WriteHLByte = FUNCWriteHLByte;
 8002348:	4b2c      	ldr	r3, [pc, #176]	; (80023fc <FUNCenable+0x148>)
 800234a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	func.WriteLHByte = FUNCWriteLHByte;
 800234e:	4b2c      	ldr	r3, [pc, #176]	; (8002400 <FUNCenable+0x14c>)
 8002350:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	func.SwapByte = FUNCSwapByte;
 8002354:	4b2b      	ldr	r3, [pc, #172]	; (8002404 <FUNCenable+0x150>)
 8002356:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	func.print = FUNCprint;
 800235a:	4b2b      	ldr	r3, [pc, #172]	; (8002408 <FUNCenable+0x154>)
 800235c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	func.getnum = FUNCgetnum;
	func.getnumv2 = FUNCgetnumv2;
	func.readint = FUNCreadint;
	*/
	/******/
	return func;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4618      	mov	r0, r3
 8002364:	f107 0308 	add.w	r3, r7, #8
 8002368:	2290      	movs	r2, #144	; 0x90
 800236a:	4619      	mov	r1, r3
 800236c:	f004 fe52 	bl	8007014 <memcpy>
}
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	3798      	adds	r7, #152	; 0x98
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	20000518 	.word	0x20000518
 800237c:	08002b45 	.word	0x08002b45
 8002380:	08002b73 	.word	0x08002b73
 8002384:	08002411 	.word	0x08002411
 8002388:	08002495 	.word	0x08002495
 800238c:	080024bf 	.word	0x080024bf
 8002390:	080024f9 	.word	0x080024f9
 8002394:	0800255b 	.word	0x0800255b
 8002398:	080026a1 	.word	0x080026a1
 800239c:	08002745 	.word	0x08002745
 80023a0:	0800260d 	.word	0x0800260d
 80023a4:	080027dd 	.word	0x080027dd
 80023a8:	0800283d 	.word	0x0800283d
 80023ac:	08002867 	.word	0x08002867
 80023b0:	080028a1 	.word	0x080028a1
 80023b4:	080028fd 	.word	0x080028fd
 80023b8:	08002921 	.word	0x08002921
 80023bc:	0800294b 	.word	0x0800294b
 80023c0:	0800298d 	.word	0x0800298d
 80023c4:	080029d1 	.word	0x080029d1
 80023c8:	08002a21 	.word	0x08002a21
 80023cc:	08002a65 	.word	0x08002a65
 80023d0:	08002a99 	.word	0x08002a99
 80023d4:	08002b0d 	.word	0x08002b0d
 80023d8:	08002bcf 	.word	0x08002bcf
 80023dc:	08002c01 	.word	0x08002c01
 80023e0:	08002c45 	.word	0x08002c45
 80023e4:	08002c93 	.word	0x08002c93
 80023e8:	08002ccd 	.word	0x08002ccd
 80023ec:	08002df1 	.word	0x08002df1
 80023f0:	08002f6d 	.word	0x08002f6d
 80023f4:	08002ff9 	.word	0x08002ff9
 80023f8:	0800301d 	.word	0x0800301d
 80023fc:	08003041 	.word	0x08003041
 8002400:	08003079 	.word	0x08003079
 8002404:	080030b1 	.word	0x080030b1
 8002408:	080030d9 	.word	0x080030d9
 800240c:	00000000 	.word	0x00000000

08002410 <FUNCmayia>:
// mayia
unsigned int FUNCmayia(unsigned int xi, unsigned int xf, uint8_t nbits)
{//magic formula
 8002410:	b580      	push	{r7, lr}
 8002412:	b088      	sub	sp, #32
 8002414:	af00      	add	r7, sp, #0
 8002416:	60f8      	str	r0, [r7, #12]
 8002418:	60b9      	str	r1, [r7, #8]
 800241a:	4613      	mov	r3, r2
 800241c:	71fb      	strb	r3, [r7, #7]
	unsigned int mask;
	unsigned int diff;
	unsigned int trans;
	mask = (unsigned int)(pow(2, nbits) - 1);
 800241e:	79fb      	ldrb	r3, [r7, #7]
 8002420:	4618      	mov	r0, r3
 8002422:	f7fe f88f 	bl	8000544 <__aeabi_ui2d>
 8002426:	4602      	mov	r2, r0
 8002428:	460b      	mov	r3, r1
 800242a:	ec43 2b11 	vmov	d1, r2, r3
 800242e:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8002488 <FUNCmayia+0x78>
 8002432:	f009 fb5f 	bl	800baf4 <pow>
 8002436:	ec51 0b10 	vmov	r0, r1, d0
 800243a:	f04f 0200 	mov.w	r2, #0
 800243e:	4b14      	ldr	r3, [pc, #80]	; (8002490 <FUNCmayia+0x80>)
 8002440:	f7fd ff42 	bl	80002c8 <__aeabi_dsub>
 8002444:	4602      	mov	r2, r0
 8002446:	460b      	mov	r3, r1
 8002448:	4610      	mov	r0, r2
 800244a:	4619      	mov	r1, r3
 800244c:	f7fe fbcc 	bl	8000be8 <__aeabi_d2uiz>
 8002450:	4603      	mov	r3, r0
 8002452:	61fb      	str	r3, [r7, #28]
	xi &= mask;
 8002454:	68fa      	ldr	r2, [r7, #12]
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	4013      	ands	r3, r2
 800245a:	60fb      	str	r3, [r7, #12]
	xf &= mask;
 800245c:	68ba      	ldr	r2, [r7, #8]
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	4013      	ands	r3, r2
 8002462:	60bb      	str	r3, [r7, #8]
	diff = xf ^ xi;
 8002464:	68ba      	ldr	r2, [r7, #8]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	4053      	eors	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
	trans = diff & xf;
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	68bb      	ldr	r3, [r7, #8]
 8002470:	4013      	ands	r3, r2
 8002472:	617b      	str	r3, [r7, #20]
	return (trans << nbits) | diff;
 8002474:	79fb      	ldrb	r3, [r7, #7]
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	409a      	lsls	r2, r3
 800247a:	69bb      	ldr	r3, [r7, #24]
 800247c:	4313      	orrs	r3, r2
}
 800247e:	4618      	mov	r0, r3
 8002480:	3720      	adds	r7, #32
 8002482:	46bd      	mov	sp, r7
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	00000000 	.word	0x00000000
 800248c:	40000000 	.word	0x40000000
 8002490:	3ff00000 	.word	0x3ff00000

08002494 <FUNCswap>:
// interchange *px and *py
void FUNCswap(long *px, long *py)
{
 8002494:	b480      	push	{r7}
 8002496:	b085      	sub	sp, #20
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
	long temp;
	temp = *px;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	60fb      	str	r3, [r7, #12]
	*px = *py;
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	681a      	ldr	r2, [r3, #0]
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	601a      	str	r2, [r3, #0]
	*py = temp;
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	68fa      	ldr	r2, [r7, #12]
 80024b0:	601a      	str	r2, [r3, #0]
}
 80024b2:	bf00      	nop
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr

080024be <FUNCcopy>:
// copy: copy 'from' into 'to'; assume to is big enough
void FUNCcopy(char to[], char from[])
{
 80024be:	b480      	push	{r7}
 80024c0:	b085      	sub	sp, #20
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
 80024c6:	6039      	str	r1, [r7, #0]
	int i;
	i = 0;
 80024c8:	2300      	movs	r3, #0
 80024ca:	60fb      	str	r3, [r7, #12]
	while ((to[i] = from[i]) != '\0')
 80024cc:	e002      	b.n	80024d4 <FUNCcopy+0x16>
		++i;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	3301      	adds	r3, #1
 80024d2:	60fb      	str	r3, [r7, #12]
	while ((to[i] = from[i]) != '\0')
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	683a      	ldr	r2, [r7, #0]
 80024d8:	441a      	add	r2, r3
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6879      	ldr	r1, [r7, #4]
 80024de:	440b      	add	r3, r1
 80024e0:	7812      	ldrb	r2, [r2, #0]
 80024e2:	701a      	strb	r2, [r3, #0]
 80024e4:	781b      	ldrb	r3, [r3, #0]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d1f1      	bne.n	80024ce <FUNCcopy+0x10>
}
 80024ea:	bf00      	nop
 80024ec:	bf00      	nop
 80024ee:	3714      	adds	r7, #20
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <FUNCsqueeze>:
// squeeze: delete all c from s
void FUNCsqueeze(char s[], int c)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
	int i, j;
	for (i = 0, j = 0; (s[i] != '\0'); i++){
 8002502:	2300      	movs	r3, #0
 8002504:	60fb      	str	r3, [r7, #12]
 8002506:	2300      	movs	r3, #0
 8002508:	60bb      	str	r3, [r7, #8]
 800250a:	e015      	b.n	8002538 <FUNCsqueeze+0x40>
		if (s[i] != c)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	4413      	add	r3, r2
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	461a      	mov	r2, r3
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	4293      	cmp	r3, r2
 800251a:	d00a      	beq.n	8002532 <FUNCsqueeze+0x3a>
			s[j++] = s[i];
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	441a      	add	r2, r3
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	1c59      	adds	r1, r3, #1
 8002526:	60b9      	str	r1, [r7, #8]
 8002528:	4619      	mov	r1, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	440b      	add	r3, r1
 800252e:	7812      	ldrb	r2, [r2, #0]
 8002530:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = 0; (s[i] != '\0'); i++){
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	3301      	adds	r3, #1
 8002536:	60fb      	str	r3, [r7, #12]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	687a      	ldr	r2, [r7, #4]
 800253c:	4413      	add	r3, r2
 800253e:	781b      	ldrb	r3, [r3, #0]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d1e3      	bne.n	800250c <FUNCsqueeze+0x14>
	}
	s[j] = '\0';
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	4413      	add	r3, r2
 800254a:	2200      	movs	r2, #0
 800254c:	701a      	strb	r2, [r3, #0]
}
 800254e:	bf00      	nop
 8002550:	3714      	adds	r7, #20
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr

0800255a <FUNCshellsort>:
// shellsort: sort v[0]...v[n-1] into increasing order
void FUNCshellsort(int v[], int n)
{
 800255a:	b480      	push	{r7}
 800255c:	b087      	sub	sp, #28
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
 8002562:	6039      	str	r1, [r7, #0]
	int gap, i, j, temp;
	for (gap = n / 2; gap > 0; gap /= 2)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	0fda      	lsrs	r2, r3, #31
 8002568:	4413      	add	r3, r2
 800256a:	105b      	asrs	r3, r3, #1
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	e042      	b.n	80025f6 <FUNCshellsort+0x9c>
		for (i = gap; i < n; i++)
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	613b      	str	r3, [r7, #16]
 8002574:	e036      	b.n	80025e4 <FUNCshellsort+0x8a>
			for (j = i - gap; j >= 0 && v[j] > v[j + gap]; j -= gap){
 8002576:	693a      	ldr	r2, [r7, #16]
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	1ad3      	subs	r3, r2, r3
 800257c:	60fb      	str	r3, [r7, #12]
 800257e:	e01d      	b.n	80025bc <FUNCshellsort+0x62>
				temp = v[j];
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	687a      	ldr	r2, [r7, #4]
 8002586:	4413      	add	r3, r2
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	60bb      	str	r3, [r7, #8]
				v[j] = v[j + gap];
 800258c:	68fa      	ldr	r2, [r7, #12]
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	4413      	add	r3, r2
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	441a      	add	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	6879      	ldr	r1, [r7, #4]
 800259e:	440b      	add	r3, r1
 80025a0:	6812      	ldr	r2, [r2, #0]
 80025a2:	601a      	str	r2, [r3, #0]
				v[j + gap] = temp;
 80025a4:	68fa      	ldr	r2, [r7, #12]
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	4413      	add	r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	687a      	ldr	r2, [r7, #4]
 80025ae:	4413      	add	r3, r2
 80025b0:	68ba      	ldr	r2, [r7, #8]
 80025b2:	601a      	str	r2, [r3, #0]
			for (j = i - gap; j >= 0 && v[j] > v[j + gap]; j -= gap){
 80025b4:	68fa      	ldr	r2, [r7, #12]
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	1ad3      	subs	r3, r2, r3
 80025ba:	60fb      	str	r3, [r7, #12]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	db0d      	blt.n	80025de <FUNCshellsort+0x84>
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	4413      	add	r3, r2
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	68f9      	ldr	r1, [r7, #12]
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	440b      	add	r3, r1
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	440b      	add	r3, r1
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	429a      	cmp	r2, r3
 80025dc:	dcd0      	bgt.n	8002580 <FUNCshellsort+0x26>
		for (i = gap; i < n; i++)
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	3301      	adds	r3, #1
 80025e2:	613b      	str	r3, [r7, #16]
 80025e4:	693a      	ldr	r2, [r7, #16]
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	dbc4      	blt.n	8002576 <FUNCshellsort+0x1c>
	for (gap = n / 2; gap > 0; gap /= 2)
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	0fda      	lsrs	r2, r3, #31
 80025f0:	4413      	add	r3, r2
 80025f2:	105b      	asrs	r3, r3, #1
 80025f4:	617b      	str	r3, [r7, #20]
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	dcb9      	bgt.n	8002570 <FUNCshellsort+0x16>
			}
}
 80025fc:	bf00      	nop
 80025fe:	bf00      	nop
 8002600:	371c      	adds	r7, #28
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
	...

0800260c <FUNCi32toa>:
// i32toa: convert n to characters in s
char* FUNCi32toa(int32_t n)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
	uint8_t i;
	int32_t sign;
	if ((sign = n) < 0) // record sign
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	60bb      	str	r3, [r7, #8]
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	2b00      	cmp	r3, #0
 800261c:	da02      	bge.n	8002624 <FUNCi32toa+0x18>
	n = -n; // make n positive
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	425b      	negs	r3, r3
 8002622:	607b      	str	r3, [r7, #4]
	i = 0;
 8002624:	2300      	movs	r3, #0
 8002626:	73fb      	strb	r3, [r7, #15]
	do { // generate digits in reverse order
		FUNCstr[i++] = (char) (n % 10 + '0'); // get next digit
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	4b1b      	ldr	r3, [pc, #108]	; (8002698 <FUNCi32toa+0x8c>)
 800262c:	fb83 1302 	smull	r1, r3, r3, r2
 8002630:	1099      	asrs	r1, r3, #2
 8002632:	17d3      	asrs	r3, r2, #31
 8002634:	1ac9      	subs	r1, r1, r3
 8002636:	460b      	mov	r3, r1
 8002638:	009b      	lsls	r3, r3, #2
 800263a:	440b      	add	r3, r1
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	1ad1      	subs	r1, r2, r3
 8002640:	b2ca      	uxtb	r2, r1
 8002642:	7bfb      	ldrb	r3, [r7, #15]
 8002644:	1c59      	adds	r1, r3, #1
 8002646:	73f9      	strb	r1, [r7, #15]
 8002648:	4619      	mov	r1, r3
 800264a:	f102 0330 	add.w	r3, r2, #48	; 0x30
 800264e:	b2da      	uxtb	r2, r3
 8002650:	4b12      	ldr	r3, [pc, #72]	; (800269c <FUNCi32toa+0x90>)
 8002652:	545a      	strb	r2, [r3, r1]
	}while ((n /= 10) > 0); // delete it
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	4a10      	ldr	r2, [pc, #64]	; (8002698 <FUNCi32toa+0x8c>)
 8002658:	fb82 1203 	smull	r1, r2, r2, r3
 800265c:	1092      	asrs	r2, r2, #2
 800265e:	17db      	asrs	r3, r3, #31
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	607b      	str	r3, [r7, #4]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2b00      	cmp	r3, #0
 8002668:	dcde      	bgt.n	8002628 <FUNCi32toa+0x1c>
	if (sign < 0)
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	2b00      	cmp	r3, #0
 800266e:	da06      	bge.n	800267e <FUNCi32toa+0x72>
		FUNCstr[i++] = '-';
 8002670:	7bfb      	ldrb	r3, [r7, #15]
 8002672:	1c5a      	adds	r2, r3, #1
 8002674:	73fa      	strb	r2, [r7, #15]
 8002676:	461a      	mov	r2, r3
 8002678:	4b08      	ldr	r3, [pc, #32]	; (800269c <FUNCi32toa+0x90>)
 800267a:	212d      	movs	r1, #45	; 0x2d
 800267c:	5499      	strb	r1, [r3, r2]
	FUNCstr[i] = '\0';
 800267e:	7bfb      	ldrb	r3, [r7, #15]
 8002680:	4a06      	ldr	r2, [pc, #24]	; (800269c <FUNCi32toa+0x90>)
 8002682:	2100      	movs	r1, #0
 8002684:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 8002686:	4805      	ldr	r0, [pc, #20]	; (800269c <FUNCi32toa+0x90>)
 8002688:	f000 fa73 	bl	8002b72 <Reverse>
	return FUNCstr;
 800268c:	4b03      	ldr	r3, [pc, #12]	; (800269c <FUNCi32toa+0x90>)
}
 800268e:	4618      	mov	r0, r3
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	66666667 	.word	0x66666667
 800269c:	20000518 	.word	0x20000518

080026a0 <FUNCi16toa>:
// i16toa: convert n to characters in s
char* FUNCi16toa(int16_t n)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	4603      	mov	r3, r0
 80026a8:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	int16_t sign;
	if ((sign = n) < 0) // record sign
 80026aa:	88fb      	ldrh	r3, [r7, #6]
 80026ac:	81bb      	strh	r3, [r7, #12]
 80026ae:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	da03      	bge.n	80026be <FUNCi16toa+0x1e>
		n = -n; // make n positive
 80026b6:	88fb      	ldrh	r3, [r7, #6]
 80026b8:	425b      	negs	r3, r3
 80026ba:	b29b      	uxth	r3, r3
 80026bc:	80fb      	strh	r3, [r7, #6]
	i = 0;
 80026be:	2300      	movs	r3, #0
 80026c0:	73fb      	strb	r3, [r7, #15]
	do { // generate digits in reverse order
		FUNCstr[i++] = (char) (n % 10 + '0'); // get next digit
 80026c2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80026c6:	4b1d      	ldr	r3, [pc, #116]	; (800273c <FUNCi16toa+0x9c>)
 80026c8:	fb83 1302 	smull	r1, r3, r3, r2
 80026cc:	1099      	asrs	r1, r3, #2
 80026ce:	17d3      	asrs	r3, r2, #31
 80026d0:	1ac9      	subs	r1, r1, r3
 80026d2:	460b      	mov	r3, r1
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	440b      	add	r3, r1
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	b21b      	sxth	r3, r3
 80026de:	b2da      	uxtb	r2, r3
 80026e0:	7bfb      	ldrb	r3, [r7, #15]
 80026e2:	1c59      	adds	r1, r3, #1
 80026e4:	73f9      	strb	r1, [r7, #15]
 80026e6:	4619      	mov	r1, r3
 80026e8:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80026ec:	b2da      	uxtb	r2, r3
 80026ee:	4b14      	ldr	r3, [pc, #80]	; (8002740 <FUNCi16toa+0xa0>)
 80026f0:	545a      	strb	r2, [r3, r1]
	}while ((n /= 10) > 0); // delete it
 80026f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80026f6:	4a11      	ldr	r2, [pc, #68]	; (800273c <FUNCi16toa+0x9c>)
 80026f8:	fb82 1203 	smull	r1, r2, r2, r3
 80026fc:	1092      	asrs	r2, r2, #2
 80026fe:	17db      	asrs	r3, r3, #31
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	80fb      	strh	r3, [r7, #6]
 8002704:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002708:	2b00      	cmp	r3, #0
 800270a:	dcda      	bgt.n	80026c2 <FUNCi16toa+0x22>
	if (sign < 0)
 800270c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002710:	2b00      	cmp	r3, #0
 8002712:	da06      	bge.n	8002722 <FUNCi16toa+0x82>
		FUNCstr[i++] = '-';
 8002714:	7bfb      	ldrb	r3, [r7, #15]
 8002716:	1c5a      	adds	r2, r3, #1
 8002718:	73fa      	strb	r2, [r7, #15]
 800271a:	461a      	mov	r2, r3
 800271c:	4b08      	ldr	r3, [pc, #32]	; (8002740 <FUNCi16toa+0xa0>)
 800271e:	212d      	movs	r1, #45	; 0x2d
 8002720:	5499      	strb	r1, [r3, r2]
	FUNCstr[i] = '\0';
 8002722:	7bfb      	ldrb	r3, [r7, #15]
 8002724:	4a06      	ldr	r2, [pc, #24]	; (8002740 <FUNCi16toa+0xa0>)
 8002726:	2100      	movs	r1, #0
 8002728:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 800272a:	4805      	ldr	r0, [pc, #20]	; (8002740 <FUNCi16toa+0xa0>)
 800272c:	f000 fa21 	bl	8002b72 <Reverse>
	return FUNCstr;
 8002730:	4b03      	ldr	r3, [pc, #12]	; (8002740 <FUNCi16toa+0xa0>)
}
 8002732:	4618      	mov	r0, r3
 8002734:	3710      	adds	r7, #16
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}
 800273a:	bf00      	nop
 800273c:	66666667 	.word	0x66666667
 8002740:	20000518 	.word	0x20000518

08002744 <FUNCui16toa>:
// ui16toa: convert n to characters in s
char* FUNCui16toa(uint16_t n)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	4603      	mov	r3, r0
 800274c:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i = 0, FUNCstr[i++] = n % 10 + '0'; (n /= 10) > 0; FUNCstr[i++] = n % 10 + '0');
 800274e:	2300      	movs	r3, #0
 8002750:	73fb      	strb	r3, [r7, #15]
 8002752:	88fa      	ldrh	r2, [r7, #6]
 8002754:	4b1f      	ldr	r3, [pc, #124]	; (80027d4 <FUNCui16toa+0x90>)
 8002756:	fba3 1302 	umull	r1, r3, r3, r2
 800275a:	08d9      	lsrs	r1, r3, #3
 800275c:	460b      	mov	r3, r1
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	440b      	add	r3, r1
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	b29b      	uxth	r3, r3
 8002768:	b2da      	uxtb	r2, r3
 800276a:	7bfb      	ldrb	r3, [r7, #15]
 800276c:	1c59      	adds	r1, r3, #1
 800276e:	73f9      	strb	r1, [r7, #15]
 8002770:	4619      	mov	r1, r3
 8002772:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8002776:	b2da      	uxtb	r2, r3
 8002778:	4b17      	ldr	r3, [pc, #92]	; (80027d8 <FUNCui16toa+0x94>)
 800277a:	545a      	strb	r2, [r3, r1]
 800277c:	e014      	b.n	80027a8 <FUNCui16toa+0x64>
 800277e:	88fa      	ldrh	r2, [r7, #6]
 8002780:	4b14      	ldr	r3, [pc, #80]	; (80027d4 <FUNCui16toa+0x90>)
 8002782:	fba3 1302 	umull	r1, r3, r3, r2
 8002786:	08d9      	lsrs	r1, r3, #3
 8002788:	460b      	mov	r3, r1
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	440b      	add	r3, r1
 800278e:	005b      	lsls	r3, r3, #1
 8002790:	1ad3      	subs	r3, r2, r3
 8002792:	b29b      	uxth	r3, r3
 8002794:	b2da      	uxtb	r2, r3
 8002796:	7bfb      	ldrb	r3, [r7, #15]
 8002798:	1c59      	adds	r1, r3, #1
 800279a:	73f9      	strb	r1, [r7, #15]
 800279c:	4619      	mov	r1, r3
 800279e:	f102 0330 	add.w	r3, r2, #48	; 0x30
 80027a2:	b2da      	uxtb	r2, r3
 80027a4:	4b0c      	ldr	r3, [pc, #48]	; (80027d8 <FUNCui16toa+0x94>)
 80027a6:	545a      	strb	r2, [r3, r1]
 80027a8:	88fb      	ldrh	r3, [r7, #6]
 80027aa:	4a0a      	ldr	r2, [pc, #40]	; (80027d4 <FUNCui16toa+0x90>)
 80027ac:	fba2 2303 	umull	r2, r3, r2, r3
 80027b0:	08db      	lsrs	r3, r3, #3
 80027b2:	80fb      	strh	r3, [r7, #6]
 80027b4:	88fb      	ldrh	r3, [r7, #6]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d1e1      	bne.n	800277e <FUNCui16toa+0x3a>
	FUNCstr[i] = '\0';
 80027ba:	7bfb      	ldrb	r3, [r7, #15]
 80027bc:	4a06      	ldr	r2, [pc, #24]	; (80027d8 <FUNCui16toa+0x94>)
 80027be:	2100      	movs	r1, #0
 80027c0:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 80027c2:	4805      	ldr	r0, [pc, #20]	; (80027d8 <FUNCui16toa+0x94>)
 80027c4:	f000 f9d5 	bl	8002b72 <Reverse>
	return FUNCstr;
 80027c8:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <FUNCui16toa+0x94>)
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3710      	adds	r7, #16
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	cccccccd 	.word	0xcccccccd
 80027d8:	20000518 	.word	0x20000518

080027dc <FUNCtrim>:
// trim: remove trailing blanks, tabs, newlines
int FUNCtrim(char s[])
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
	int n;
	for (n = StringLength(s) - 1; n >= 0; n--)
 80027e4:	6878      	ldr	r0, [r7, #4]
 80027e6:	f000 f9ad 	bl	8002b44 <StringLength>
 80027ea:	4603      	mov	r3, r0
 80027ec:	3b01      	subs	r3, #1
 80027ee:	60fb      	str	r3, [r7, #12]
 80027f0:	e014      	b.n	800281c <FUNCtrim+0x40>
		if (s[n] != ' ' && s[n] != '\t' && s[n] != '\n')
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	687a      	ldr	r2, [r7, #4]
 80027f6:	4413      	add	r3, r2
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	2b20      	cmp	r3, #32
 80027fc:	d00b      	beq.n	8002816 <FUNCtrim+0x3a>
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	687a      	ldr	r2, [r7, #4]
 8002802:	4413      	add	r3, r2
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	2b09      	cmp	r3, #9
 8002808:	d005      	beq.n	8002816 <FUNCtrim+0x3a>
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	4413      	add	r3, r2
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	2b0a      	cmp	r3, #10
 8002814:	d106      	bne.n	8002824 <FUNCtrim+0x48>
	for (n = StringLength(s) - 1; n >= 0; n--)
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	3b01      	subs	r3, #1
 800281a:	60fb      	str	r3, [r7, #12]
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2b00      	cmp	r3, #0
 8002820:	dae7      	bge.n	80027f2 <FUNCtrim+0x16>
 8002822:	e000      	b.n	8002826 <FUNCtrim+0x4a>
			break;
 8002824:	bf00      	nop
	s[n + 1] = '\0';
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	3301      	adds	r3, #1
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	4413      	add	r3, r2
 800282e:	2200      	movs	r2, #0
 8002830:	701a      	strb	r2, [r3, #0]
	return n;
 8002832:	68fb      	ldr	r3, [r7, #12]
}
 8002834:	4618      	mov	r0, r3
 8002836:	3710      	adds	r7, #16
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}

0800283c <FUNCpmax>:
// larger number of two
int FUNCpmax(int a1, int a2)
{
 800283c:	b480      	push	{r7}
 800283e:	b085      	sub	sp, #20
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
 8002844:	6039      	str	r1, [r7, #0]
	int biggest;
	if(a1 > a2){
 8002846:	687a      	ldr	r2, [r7, #4]
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	429a      	cmp	r2, r3
 800284c:	dd02      	ble.n	8002854 <FUNCpmax+0x18>
		biggest = a1;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	60fb      	str	r3, [r7, #12]
 8002852:	e001      	b.n	8002858 <FUNCpmax+0x1c>
	}else{
		biggest = a2;
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	60fb      	str	r3, [r7, #12]
	}
	return biggest;
 8002858:	68fb      	ldr	r3, [r7, #12]
}
 800285a:	4618      	mov	r0, r3
 800285c:	3714      	adds	r7, #20
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr

08002866 <FUNCgcd>:
// common divisor
int FUNCgcd (int u, int v)
{
 8002866:	b480      	push	{r7}
 8002868:	b085      	sub	sp, #20
 800286a:	af00      	add	r7, sp, #0
 800286c:	6078      	str	r0, [r7, #4]
 800286e:	6039      	str	r1, [r7, #0]
	int temp;
	while ( v != 0 ) {
 8002870:	e00c      	b.n	800288c <FUNCgcd+0x26>
		temp = u % v;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	683a      	ldr	r2, [r7, #0]
 8002876:	fb93 f2f2 	sdiv	r2, r3, r2
 800287a:	6839      	ldr	r1, [r7, #0]
 800287c:	fb01 f202 	mul.w	r2, r1, r2
 8002880:	1a9b      	subs	r3, r3, r2
 8002882:	60fb      	str	r3, [r7, #12]
		u = v;
 8002884:	683b      	ldr	r3, [r7, #0]
 8002886:	607b      	str	r3, [r7, #4]
		v = temp;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	603b      	str	r3, [r7, #0]
	while ( v != 0 ) {
 800288c:	683b      	ldr	r3, [r7, #0]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1ef      	bne.n	8002872 <FUNCgcd+0xc>
	}
	return u;
 8002892:	687b      	ldr	r3, [r7, #4]
}
 8002894:	4618      	mov	r0, r3
 8002896:	3714      	adds	r7, #20
 8002898:	46bd      	mov	sp, r7
 800289a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289e:	4770      	bx	lr

080028a0 <FUNCstrToInt>:
// Function to convert a string to an integer
int FUNCstrToInt (const char string[])
{
 80028a0:	b480      	push	{r7}
 80028a2:	b087      	sub	sp, #28
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
	int i, intValue, result = 0;
 80028a8:	2300      	movs	r3, #0
 80028aa:	613b      	str	r3, [r7, #16]
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
 80028ac:	2300      	movs	r3, #0
 80028ae:	617b      	str	r3, [r7, #20]
 80028b0:	e011      	b.n	80028d6 <FUNCstrToInt+0x36>
		intValue = string[i] - '0';
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	687a      	ldr	r2, [r7, #4]
 80028b6:	4413      	add	r3, r2
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	3b30      	subs	r3, #48	; 0x30
 80028bc:	60fb      	str	r3, [r7, #12]
		result = result * 10 + intValue;
 80028be:	693a      	ldr	r2, [r7, #16]
 80028c0:	4613      	mov	r3, r2
 80028c2:	009b      	lsls	r3, r3, #2
 80028c4:	4413      	add	r3, r2
 80028c6:	005b      	lsls	r3, r3, #1
 80028c8:	461a      	mov	r2, r3
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	4413      	add	r3, r2
 80028ce:	613b      	str	r3, [r7, #16]
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	3301      	adds	r3, #1
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	4413      	add	r3, r2
 80028dc:	781b      	ldrb	r3, [r3, #0]
 80028de:	2b2f      	cmp	r3, #47	; 0x2f
 80028e0:	d905      	bls.n	80028ee <FUNCstrToInt+0x4e>
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	4413      	add	r3, r2
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	2b39      	cmp	r3, #57	; 0x39
 80028ec:	d9e1      	bls.n	80028b2 <FUNCstrToInt+0x12>
	}
	return result;
 80028ee:	693b      	ldr	r3, [r7, #16]
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	371c      	adds	r7, #28
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <FUNCfilter>:
// filter
uint8_t FUNCfilter(uint8_t mask, uint8_t data)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	4603      	mov	r3, r0
 8002904:	460a      	mov	r2, r1
 8002906:	71fb      	strb	r3, [r7, #7]
 8002908:	4613      	mov	r3, r2
 800290a:	71bb      	strb	r3, [r7, #6]
	return mask & data;
 800290c:	79fa      	ldrb	r2, [r7, #7]
 800290e:	79bb      	ldrb	r3, [r7, #6]
 8002910:	4013      	ands	r3, r2
 8002912:	b2db      	uxtb	r3, r3
}
 8002914:	4618      	mov	r0, r3
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <FUNCticks>:
// ticks
unsigned int FUNCticks(unsigned int num)
{
 8002920:	b480      	push	{r7}
 8002922:	b085      	sub	sp, #20
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
	unsigned int count;
	for(count = 0; count < num; count++) ;
 8002928:	2300      	movs	r3, #0
 800292a:	60fb      	str	r3, [r7, #12]
 800292c:	e002      	b.n	8002934 <FUNCticks+0x14>
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	3301      	adds	r3, #1
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	68fa      	ldr	r2, [r7, #12]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	429a      	cmp	r2, r3
 800293a:	d3f8      	bcc.n	800292e <FUNCticks+0xe>
	return count;
 800293c:	68fb      	ldr	r3, [r7, #12]
}
 800293e:	4618      	mov	r0, r3
 8002940:	3714      	adds	r7, #20
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr

0800294a <FUNCtwocomptoint8bit>:
// Two's Complement function
int FUNCtwocomptoint8bit(int twoscomp){
 800294a:	b480      	push	{r7}
 800294c:	b085      	sub	sp, #20
 800294e:	af00      	add	r7, sp, #0
 8002950:	6078      	str	r0, [r7, #4]
  
  int value;
	//Let's see if the byte is negative
  if (twoscomp & 0x80){
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002958:	2b00      	cmp	r3, #0
 800295a:	d00a      	beq.n	8002972 <FUNCtwocomptoint8bit+0x28>
    //Invert
    twoscomp = ~twoscomp + 1;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	425b      	negs	r3, r3
 8002960:	607b      	str	r3, [r7, #4]
		twoscomp = (twoscomp & 0xFF);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	b2db      	uxtb	r3, r3
 8002966:	607b      	str	r3, [r7, #4]
    //Cast as int and multiply by negative one
    value = (int)(twoscomp) * (-1);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	425b      	negs	r3, r3
 800296c:	60fb      	str	r3, [r7, #12]
    return value;
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	e006      	b.n	8002980 <FUNCtwocomptoint8bit+0x36>
  }else{
    //Byte is non-negative, therefore convert to decimal and display
    //Make sure we are never over 1279
    twoscomp = (twoscomp & 0x7F);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002978:	607b      	str	r3, [r7, #4]
    //Cast as int and return
    value = (int)(twoscomp);
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	60fb      	str	r3, [r7, #12]
    return value;
 800297e:	68fb      	ldr	r3, [r7, #12]
  }
}
 8002980:	4618      	mov	r0, r3
 8002982:	3714      	adds	r7, #20
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <FUNCtwocomptoint10bit>:
// Two's Complement function, shifts 10 bit binary to signed integers (-512 to 512)
int FUNCtwocomptoint10bit(int twoscomp){
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
	int value;
  //Let's see if the byte is negative
  if (twoscomp & 0x200){
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800299a:	2b00      	cmp	r3, #0
 800299c:	d00b      	beq.n	80029b6 <FUNCtwocomptoint10bit+0x2a>
    //Invert
    twoscomp = ~twoscomp + 1;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	425b      	negs	r3, r3
 80029a2:	607b      	str	r3, [r7, #4]
    twoscomp = (twoscomp & 0x3FF);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029aa:	607b      	str	r3, [r7, #4]
    //Cast as int and multiply by negative one
    value = (int)(twoscomp) * (-1);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	425b      	negs	r3, r3
 80029b0:	60fb      	str	r3, [r7, #12]
    return value;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	e006      	b.n	80029c4 <FUNCtwocomptoint10bit+0x38>
  }else{
    //Serial.println("We entered the positive loop");
    //Byte is non-negative, therefore convert to decimal and display
    twoscomp = (twoscomp & 0x1FF);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80029bc:	607b      	str	r3, [r7, #4]
    //Cast as int and return
    //Serial.println(twoscomp);
    value = (int)(twoscomp);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	60fb      	str	r3, [r7, #12]
    return value;
 80029c2:	68fb      	ldr	r3, [r7, #12]
  }
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3714      	adds	r7, #20
 80029c8:	46bd      	mov	sp, r7
 80029ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ce:	4770      	bx	lr

080029d0 <FUNCtwocomptointnbit>:
// Two's Complement function, nbits
int FUNCtwocomptointnbit(int twoscomp, uint8_t nbits){
 80029d0:	b480      	push	{r7}
 80029d2:	b085      	sub	sp, #20
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
 80029d8:	460b      	mov	r3, r1
 80029da:	70fb      	strb	r3, [r7, #3]
  unsigned int signmask;
  unsigned int mask;
  signmask = (1 << (nbits - 1));
 80029dc:	78fb      	ldrb	r3, [r7, #3]
 80029de:	3b01      	subs	r3, #1
 80029e0:	2201      	movs	r2, #1
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	60fb      	str	r3, [r7, #12]
  mask = signmask - 1;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	3b01      	subs	r3, #1
 80029ec:	60bb      	str	r3, [r7, #8]
  //Let's see if the number is negative
  if ((unsigned int) twoscomp & signmask){
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	4013      	ands	r3, r2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d008      	beq.n	8002a0a <FUNCtwocomptointnbit+0x3a>
	twoscomp &= mask;
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	4013      	ands	r3, r2
 80029fe:	607b      	str	r3, [r7, #4]
    twoscomp -= signmask;
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	607b      	str	r3, [r7, #4]
 8002a08:	e003      	b.n	8002a12 <FUNCtwocomptointnbit+0x42>
  }else{
	  twoscomp &= mask;
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	68bb      	ldr	r3, [r7, #8]
 8002a0e:	4013      	ands	r3, r2
 8002a10:	607b      	str	r3, [r7, #4]
  }
  return twoscomp;
 8002a12:	687b      	ldr	r3, [r7, #4]
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3714      	adds	r7, #20
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <FUNCdec2bcd>:
// Convert Decimal to Binary Coded Decimal (BCD)
char FUNCdec2bcd(char num)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	4603      	mov	r3, r0
 8002a28:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8002a2a:	79fb      	ldrb	r3, [r7, #7]
 8002a2c:	4a0c      	ldr	r2, [pc, #48]	; (8002a60 <FUNCdec2bcd+0x40>)
 8002a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a32:	08db      	lsrs	r3, r3, #3
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	011b      	lsls	r3, r3, #4
 8002a38:	b2d8      	uxtb	r0, r3
 8002a3a:	79fa      	ldrb	r2, [r7, #7]
 8002a3c:	4b08      	ldr	r3, [pc, #32]	; (8002a60 <FUNCdec2bcd+0x40>)
 8002a3e:	fba3 1302 	umull	r1, r3, r3, r2
 8002a42:	08d9      	lsrs	r1, r3, #3
 8002a44:	460b      	mov	r3, r1
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	440b      	add	r3, r1
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	4403      	add	r3, r0
 8002a52:	b2db      	uxtb	r3, r3
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	370c      	adds	r7, #12
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5e:	4770      	bx	lr
 8002a60:	cccccccd 	.word	0xcccccccd

08002a64 <FUNCbcd2dec>:
// Convert Binary Coded Decimal (BCD) to Decimal
char FUNCbcd2dec(char num)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 8002a6e:	79fb      	ldrb	r3, [r7, #7]
 8002a70:	091b      	lsrs	r3, r3, #4
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	461a      	mov	r2, r3
 8002a76:	0092      	lsls	r2, r2, #2
 8002a78:	4413      	add	r3, r2
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	b2da      	uxtb	r2, r3
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	f003 030f 	and.w	r3, r3, #15
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	4413      	add	r3, r2
 8002a88:	b2db      	uxtb	r3, r3
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	370c      	adds	r7, #12
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
	...

08002a98 <FUNCresizestr>:
char* FUNCresizestr(char *string, int size)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b085      	sub	sp, #20
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
 8002aa0:	6039      	str	r1, [r7, #0]
	int i;
	FUNCstr[size] = '\0';
 8002aa2:	4a19      	ldr	r2, [pc, #100]	; (8002b08 <FUNCresizestr+0x70>)
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	4413      	add	r3, r2
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < size; i++){
 8002aac:	2300      	movs	r3, #0
 8002aae:	60fb      	str	r3, [r7, #12]
 8002ab0:	e01f      	b.n	8002af2 <FUNCresizestr+0x5a>
		if(*(string + i) == '\0'){
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	687a      	ldr	r2, [r7, #4]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d10d      	bne.n	8002ada <FUNCresizestr+0x42>
			for(; i < size; i++){
 8002abe:	e007      	b.n	8002ad0 <FUNCresizestr+0x38>
				FUNCstr[i] = ' ';
 8002ac0:	4a11      	ldr	r2, [pc, #68]	; (8002b08 <FUNCresizestr+0x70>)
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	4413      	add	r3, r2
 8002ac6:	2220      	movs	r2, #32
 8002ac8:	701a      	strb	r2, [r3, #0]
			for(; i < size; i++){
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	3301      	adds	r3, #1
 8002ace:	60fb      	str	r3, [r7, #12]
 8002ad0:	68fa      	ldr	r2, [r7, #12]
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	dbf3      	blt.n	8002ac0 <FUNCresizestr+0x28>
			}
			break;
 8002ad8:	e00f      	b.n	8002afa <FUNCresizestr+0x62>
		}
		FUNCstr[i] = *(string + i);
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	4413      	add	r3, r2
 8002ae0:	7819      	ldrb	r1, [r3, #0]
 8002ae2:	4a09      	ldr	r2, [pc, #36]	; (8002b08 <FUNCresizestr+0x70>)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	4413      	add	r3, r2
 8002ae8:	460a      	mov	r2, r1
 8002aea:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < size; i++){
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	3301      	adds	r3, #1
 8002af0:	60fb      	str	r3, [r7, #12]
 8002af2:	68fa      	ldr	r2, [r7, #12]
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	429a      	cmp	r2, r3
 8002af8:	dbdb      	blt.n	8002ab2 <FUNCresizestr+0x1a>
	}
	return FUNCstr;
 8002afa:	4b03      	ldr	r3, [pc, #12]	; (8002b08 <FUNCresizestr+0x70>)
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	3714      	adds	r7, #20
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr
 8002b08:	20000518 	.word	0x20000518

08002b0c <FUNCtrimmer>:
long FUNCtrimmer(long x, long in_min, long in_max, long out_min, long out_max)
/***
same as arduino map function.
***/
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	60f8      	str	r0, [r7, #12]
 8002b14:	60b9      	str	r1, [r7, #8]
 8002b16:	607a      	str	r2, [r7, #4]
 8002b18:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002b1a:	68fa      	ldr	r2, [r7, #12]
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	1ad3      	subs	r3, r2, r3
 8002b20:	69b9      	ldr	r1, [r7, #24]
 8002b22:	683a      	ldr	r2, [r7, #0]
 8002b24:	1a8a      	subs	r2, r1, r2
 8002b26:	fb03 f202 	mul.w	r2, r3, r2
 8002b2a:	6879      	ldr	r1, [r7, #4]
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	1acb      	subs	r3, r1, r3
 8002b30:	fb92 f2f3 	sdiv	r2, r2, r3
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	4413      	add	r3, r2
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3714      	adds	r7, #20
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b42:	4770      	bx	lr

08002b44 <StringLength>:
// Function to count the number of characters in a string
int StringLength (const char string[])
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
	int count;
	for (count = 0; string[count] != '\0'; count++ ) ;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	60fb      	str	r3, [r7, #12]
 8002b50:	e002      	b.n	8002b58 <StringLength+0x14>
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	3301      	adds	r3, #1
 8002b56:	60fb      	str	r3, [r7, #12]
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	4413      	add	r3, r2
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1f6      	bne.n	8002b52 <StringLength+0xe>
	return count;
 8002b64:	68fb      	ldr	r3, [r7, #12]
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	3714      	adds	r7, #20
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr

08002b72 <Reverse>:
// reverse: reverse string s in place
void Reverse(char s[])
{
 8002b72:	b580      	push	{r7, lr}
 8002b74:	b086      	sub	sp, #24
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
	char c;
	int i, j;
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	617b      	str	r3, [r7, #20]
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7ff ffe0 	bl	8002b44 <StringLength>
 8002b84:	4603      	mov	r3, r0
 8002b86:	3b01      	subs	r3, #1
 8002b88:	613b      	str	r3, [r7, #16]
 8002b8a:	e017      	b.n	8002bbc <Reverse+0x4a>
		c = s[i];
 8002b8c:	697b      	ldr	r3, [r7, #20]
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	4413      	add	r3, r2
 8002b92:	781b      	ldrb	r3, [r3, #0]
 8002b94:	73fb      	strb	r3, [r7, #15]
		s[i] = s[j];
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	441a      	add	r2, r3
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	6879      	ldr	r1, [r7, #4]
 8002ba0:	440b      	add	r3, r1
 8002ba2:	7812      	ldrb	r2, [r2, #0]
 8002ba4:	701a      	strb	r2, [r3, #0]
		s[j] = c;
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	687a      	ldr	r2, [r7, #4]
 8002baa:	4413      	add	r3, r2
 8002bac:	7bfa      	ldrb	r2, [r7, #15]
 8002bae:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	3301      	adds	r3, #1
 8002bb4:	617b      	str	r3, [r7, #20]
 8002bb6:	693b      	ldr	r3, [r7, #16]
 8002bb8:	3b01      	subs	r3, #1
 8002bba:	613b      	str	r3, [r7, #16]
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	693b      	ldr	r3, [r7, #16]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	dbe3      	blt.n	8002b8c <Reverse+0x1a>
	}
}
 8002bc4:	bf00      	nop
 8002bc6:	bf00      	nop
 8002bc8:	3718      	adds	r7, #24
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <FUNCbcd2bin>:
unsigned char FUNCbcd2bin(unsigned char val)
{
 8002bce:	b480      	push	{r7}
 8002bd0:	b083      	sub	sp, #12
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	71fb      	strb	r3, [r7, #7]
	return (val & 0x0f) + (val >> 4) * 10;
 8002bd8:	79fb      	ldrb	r3, [r7, #7]
 8002bda:	f003 030f 	and.w	r3, r3, #15
 8002bde:	b2da      	uxtb	r2, r3
 8002be0:	79fb      	ldrb	r3, [r7, #7]
 8002be2:	091b      	lsrs	r3, r3, #4
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	4619      	mov	r1, r3
 8002be8:	0089      	lsls	r1, r1, #2
 8002bea:	440b      	add	r3, r1
 8002bec:	005b      	lsls	r3, r3, #1
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	4413      	add	r3, r2
 8002bf2:	b2db      	uxtb	r3, r3
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <FUNCbin2bcd>:
unsigned char FUNCbin2bcd(unsigned int val)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
	return (unsigned char)(((val / 10) << 4) + val % 10);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4a0d      	ldr	r2, [pc, #52]	; (8002c40 <FUNCbin2bcd+0x40>)
 8002c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c10:	08db      	lsrs	r3, r3, #3
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	011b      	lsls	r3, r3, #4
 8002c16:	b2d8      	uxtb	r0, r3
 8002c18:	6879      	ldr	r1, [r7, #4]
 8002c1a:	4b09      	ldr	r3, [pc, #36]	; (8002c40 <FUNCbin2bcd+0x40>)
 8002c1c:	fba3 2301 	umull	r2, r3, r3, r1
 8002c20:	08da      	lsrs	r2, r3, #3
 8002c22:	4613      	mov	r3, r2
 8002c24:	009b      	lsls	r3, r3, #2
 8002c26:	4413      	add	r3, r2
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	1aca      	subs	r2, r1, r3
 8002c2c:	b2d3      	uxtb	r3, r2
 8002c2e:	4403      	add	r3, r0
 8002c30:	b2db      	uxtb	r3, r3
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	370c      	adds	r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	cccccccd 	.word	0xcccccccd

08002c44 <FUNCgcd1>:
long FUNCgcd1(long a, long b)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	6039      	str	r1, [r7, #0]
	long r;
	if (a < b)
 8002c4e:	687a      	ldr	r2, [r7, #4]
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	429a      	cmp	r2, r3
 8002c54:	da05      	bge.n	8002c62 <FUNCgcd1+0x1e>
		FUNCswap(&a, &b);
 8002c56:	463a      	mov	r2, r7
 8002c58:	1d3b      	adds	r3, r7, #4
 8002c5a:	4611      	mov	r1, r2
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f7ff fc19 	bl	8002494 <FUNCswap>
	if (!b){
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d10f      	bne.n	8002c88 <FUNCgcd1+0x44>
		while ((r = a % b) != 0) {
 8002c68:	e003      	b.n	8002c72 <FUNCgcd1+0x2e>
			a = b;
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	607b      	str	r3, [r7, #4]
			b = r;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	603b      	str	r3, [r7, #0]
		while ((r = a % b) != 0) {
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	683a      	ldr	r2, [r7, #0]
 8002c76:	fb93 f1f2 	sdiv	r1, r3, r2
 8002c7a:	fb01 f202 	mul.w	r2, r1, r2
 8002c7e:	1a9b      	subs	r3, r3, r2
 8002c80:	60fb      	str	r3, [r7, #12]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d1f0      	bne.n	8002c6a <FUNCgcd1+0x26>
		}
	}	
	return b;
 8002c88:	683b      	ldr	r3, [r7, #0]
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <FUNCpincheck>:
uint8_t FUNCpincheck(uint8_t port, uint8_t pin)
{
 8002c92:	b480      	push	{r7}
 8002c94:	b085      	sub	sp, #20
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	4603      	mov	r3, r0
 8002c9a:	460a      	mov	r2, r1
 8002c9c:	71fb      	strb	r3, [r7, #7]
 8002c9e:	4613      	mov	r3, r2
 8002ca0:	71bb      	strb	r3, [r7, #6]
	uint8_t lh;
	if(port & (1 << pin))
 8002ca2:	79fa      	ldrb	r2, [r7, #7]
 8002ca4:	79bb      	ldrb	r3, [r7, #6]
 8002ca6:	fa42 f303 	asr.w	r3, r2, r3
 8002caa:	f003 0301 	and.w	r3, r3, #1
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d002      	beq.n	8002cb8 <FUNCpincheck+0x26>
		lh = 1;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	73fb      	strb	r3, [r7, #15]
 8002cb6:	e001      	b.n	8002cbc <FUNCpincheck+0x2a>
	else
		lh = 0;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	73fb      	strb	r3, [r7, #15]
	return lh;
 8002cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	3714      	adds	r7, #20
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc8:	4770      	bx	lr
	...

08002ccc <FUNCprint_binary>:
char* FUNCprint_binary(unsigned int n_bits, unsigned int number)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b085      	sub	sp, #20
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
 8002cd4:	6039      	str	r1, [r7, #0]
	unsigned int i, c;
	for(i = (1 << (n_bits - 1)), c = 0; i; i >>= 1, c++)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	3b01      	subs	r3, #1
 8002cda:	2201      	movs	r2, #1
 8002cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce0:	60fb      	str	r3, [r7, #12]
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	60bb      	str	r3, [r7, #8]
 8002ce6:	e015      	b.n	8002d14 <FUNCprint_binary+0x48>
		(number & i) ? (FUNCstr[c] = '1') : (FUNCstr[c] = '0');
 8002ce8:	683a      	ldr	r2, [r7, #0]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	4013      	ands	r3, r2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d005      	beq.n	8002cfe <FUNCprint_binary+0x32>
 8002cf2:	4a10      	ldr	r2, [pc, #64]	; (8002d34 <FUNCprint_binary+0x68>)
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	4413      	add	r3, r2
 8002cf8:	2231      	movs	r2, #49	; 0x31
 8002cfa:	701a      	strb	r2, [r3, #0]
 8002cfc:	e004      	b.n	8002d08 <FUNCprint_binary+0x3c>
 8002cfe:	4a0d      	ldr	r2, [pc, #52]	; (8002d34 <FUNCprint_binary+0x68>)
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	4413      	add	r3, r2
 8002d04:	2230      	movs	r2, #48	; 0x30
 8002d06:	701a      	strb	r2, [r3, #0]
	for(i = (1 << (n_bits - 1)), c = 0; i; i >>= 1, c++)
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	085b      	lsrs	r3, r3, #1
 8002d0c:	60fb      	str	r3, [r7, #12]
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	3301      	adds	r3, #1
 8002d12:	60bb      	str	r3, [r7, #8]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d1e6      	bne.n	8002ce8 <FUNCprint_binary+0x1c>
	FUNCstr[c] = '\0';
 8002d1a:	4a06      	ldr	r2, [pc, #24]	; (8002d34 <FUNCprint_binary+0x68>)
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	4413      	add	r3, r2
 8002d20:	2200      	movs	r2, #0
 8002d22:	701a      	strb	r2, [r3, #0]
	return FUNCstr;
 8002d24:	4b03      	ldr	r3, [pc, #12]	; (8002d34 <FUNCprint_binary+0x68>)
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3714      	adds	r7, #20
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d30:	4770      	bx	lr
 8002d32:	bf00      	nop
 8002d34:	20000518 	.word	0x20000518

08002d38 <FUNCintinvstr>:
{
	return (uint8_t)((((bin) / 10) << 4) + ((bin) % 10));
}
/***intinvstr***/
uint8_t FUNCintinvstr(int32_t num, char* res, uint8_t n_digit)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b087      	sub	sp, #28
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	60b9      	str	r1, [r7, #8]
 8002d42:	4613      	mov	r3, r2
 8002d44:	71fb      	strb	r3, [r7, #7]
	uint8_t k = 0;
 8002d46:	2300      	movs	r3, #0
 8002d48:	75fb      	strb	r3, [r7, #23]
	for(res[k++] = (char)((num % 10) + '0'); (num /= 10) > 0 ; res[k++] = (char)((num % 10) + '0'));
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	4b27      	ldr	r3, [pc, #156]	; (8002dec <FUNCintinvstr+0xb4>)
 8002d4e:	fb83 1302 	smull	r1, r3, r3, r2
 8002d52:	1099      	asrs	r1, r3, #2
 8002d54:	17d3      	asrs	r3, r2, #31
 8002d56:	1ac9      	subs	r1, r1, r3
 8002d58:	460b      	mov	r3, r1
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	440b      	add	r3, r1
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	1ad1      	subs	r1, r2, r3
 8002d62:	b2ca      	uxtb	r2, r1
 8002d64:	7dfb      	ldrb	r3, [r7, #23]
 8002d66:	1c59      	adds	r1, r3, #1
 8002d68:	75f9      	strb	r1, [r7, #23]
 8002d6a:	4619      	mov	r1, r3
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	440b      	add	r3, r1
 8002d70:	3230      	adds	r2, #48	; 0x30
 8002d72:	b2d2      	uxtb	r2, r2
 8002d74:	701a      	strb	r2, [r3, #0]
 8002d76:	e015      	b.n	8002da4 <FUNCintinvstr+0x6c>
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	4b1c      	ldr	r3, [pc, #112]	; (8002dec <FUNCintinvstr+0xb4>)
 8002d7c:	fb83 1302 	smull	r1, r3, r3, r2
 8002d80:	1099      	asrs	r1, r3, #2
 8002d82:	17d3      	asrs	r3, r2, #31
 8002d84:	1ac9      	subs	r1, r1, r3
 8002d86:	460b      	mov	r3, r1
 8002d88:	009b      	lsls	r3, r3, #2
 8002d8a:	440b      	add	r3, r1
 8002d8c:	005b      	lsls	r3, r3, #1
 8002d8e:	1ad1      	subs	r1, r2, r3
 8002d90:	b2ca      	uxtb	r2, r1
 8002d92:	7dfb      	ldrb	r3, [r7, #23]
 8002d94:	1c59      	adds	r1, r3, #1
 8002d96:	75f9      	strb	r1, [r7, #23]
 8002d98:	4619      	mov	r1, r3
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	440b      	add	r3, r1
 8002d9e:	3230      	adds	r2, #48	; 0x30
 8002da0:	b2d2      	uxtb	r2, r2
 8002da2:	701a      	strb	r2, [r3, #0]
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	4a11      	ldr	r2, [pc, #68]	; (8002dec <FUNCintinvstr+0xb4>)
 8002da8:	fb82 1203 	smull	r1, r2, r2, r3
 8002dac:	1092      	asrs	r2, r2, #2
 8002dae:	17db      	asrs	r3, r3, #31
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	60fb      	str	r3, [r7, #12]
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	dcde      	bgt.n	8002d78 <FUNCintinvstr+0x40>
	for( ; k < n_digit ; res[k++] = '0');
 8002dba:	e007      	b.n	8002dcc <FUNCintinvstr+0x94>
 8002dbc:	7dfb      	ldrb	r3, [r7, #23]
 8002dbe:	1c5a      	adds	r2, r3, #1
 8002dc0:	75fa      	strb	r2, [r7, #23]
 8002dc2:	461a      	mov	r2, r3
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	4413      	add	r3, r2
 8002dc8:	2230      	movs	r2, #48	; 0x30
 8002dca:	701a      	strb	r2, [r3, #0]
 8002dcc:	7dfa      	ldrb	r2, [r7, #23]
 8002dce:	79fb      	ldrb	r3, [r7, #7]
 8002dd0:	429a      	cmp	r2, r3
 8002dd2:	d3f3      	bcc.n	8002dbc <FUNCintinvstr+0x84>
	res[k] = '\0';
 8002dd4:	7dfb      	ldrb	r3, [r7, #23]
 8002dd6:	68ba      	ldr	r2, [r7, #8]
 8002dd8:	4413      	add	r3, r2
 8002dda:	2200      	movs	r2, #0
 8002ddc:	701a      	strb	r2, [r3, #0]
	return k;
 8002dde:	7dfb      	ldrb	r3, [r7, #23]
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	371c      	adds	r7, #28
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	66666667 	.word	0x66666667

08002df0 <FUNCftoa>:
/***/
/***ftoa***/
char* FUNCftoa(double num, char* res, uint8_t afterpoint)
{
 8002df0:	b5b0      	push	{r4, r5, r7, lr}
 8002df2:	b08a      	sub	sp, #40	; 0x28
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	ed87 0b02 	vstr	d0, [r7, #8]
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	70fb      	strb	r3, [r7, #3]
	uint32_t ipart;
	double n, fpart;
	uint8_t k = 0;
 8002e00:	2300      	movs	r3, #0
 8002e02:	77fb      	strb	r3, [r7, #31]
	int8_t sign;
	if (num < 0){
 8002e04:	f04f 0200 	mov.w	r2, #0
 8002e08:	f04f 0300 	mov.w	r3, #0
 8002e0c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002e10:	f7fd fe84 	bl	8000b1c <__aeabi_dcmplt>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d008      	beq.n	8002e2c <FUNCftoa+0x3c>
		n = -num; sign = -1;
 8002e1a:	68bc      	ldr	r4, [r7, #8]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002e22:	e9c7 4508 	strd	r4, r5, [r7, #32]
 8002e26:	23ff      	movs	r3, #255	; 0xff
 8002e28:	77bb      	strb	r3, [r7, #30]
 8002e2a:	e005      	b.n	8002e38 <FUNCftoa+0x48>
	}else{
		n = num; sign = 1;
 8002e2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002e30:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8002e34:	2301      	movs	r3, #1
 8002e36:	77bb      	strb	r3, [r7, #30]
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
 8002e38:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002e3c:	f7fd fed4 	bl	8000be8 <__aeabi_d2uiz>
 8002e40:	4603      	mov	r3, r0
 8002e42:	61bb      	str	r3, [r7, #24]
 8002e44:	69b8      	ldr	r0, [r7, #24]
 8002e46:	f7fd fb7d 	bl	8000544 <__aeabi_ui2d>
 8002e4a:	4602      	mov	r2, r0
 8002e4c:	460b      	mov	r3, r1
 8002e4e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002e52:	f7fd fa39 	bl	80002c8 <__aeabi_dsub>
 8002e56:	4602      	mov	r2, r0
 8002e58:	460b      	mov	r3, r1
 8002e5a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	k = FUNCintinvstr((int)ipart, res, 1);
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	2201      	movs	r2, #1
 8002e62:	6879      	ldr	r1, [r7, #4]
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7ff ff67 	bl	8002d38 <FUNCintinvstr>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	77fb      	strb	r3, [r7, #31]
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
 8002e6e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	da08      	bge.n	8002e88 <FUNCftoa+0x98>
 8002e76:	7ffb      	ldrb	r3, [r7, #31]
 8002e78:	1c5a      	adds	r2, r3, #1
 8002e7a:	77fa      	strb	r2, [r7, #31]
 8002e7c:	461a      	mov	r2, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4413      	add	r3, r2
 8002e82:	222d      	movs	r2, #45	; 0x2d
 8002e84:	701a      	strb	r2, [r3, #0]
 8002e86:	e007      	b.n	8002e98 <FUNCftoa+0xa8>
 8002e88:	7ffb      	ldrb	r3, [r7, #31]
 8002e8a:	1c5a      	adds	r2, r3, #1
 8002e8c:	77fa      	strb	r2, [r7, #31]
 8002e8e:	461a      	mov	r2, r3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	4413      	add	r3, r2
 8002e94:	2220      	movs	r2, #32
 8002e96:	701a      	strb	r2, [r3, #0]
	res[k] = '\0';
 8002e98:	7ffb      	ldrb	r3, [r7, #31]
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	701a      	strb	r2, [r3, #0]
	Reverse(res);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f7ff fe65 	bl	8002b72 <Reverse>
	if (afterpoint > 0 && afterpoint < (MAXafterpoint + 1)){ // it is only a 8 bit mcu
 8002ea8:	78fb      	ldrb	r3, [r7, #3]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d030      	beq.n	8002f10 <FUNCftoa+0x120>
 8002eae:	78fb      	ldrb	r3, [r7, #3]
 8002eb0:	2b06      	cmp	r3, #6
 8002eb2:	d82d      	bhi.n	8002f10 <FUNCftoa+0x120>
		res[k++] = '.';
 8002eb4:	7ffb      	ldrb	r3, [r7, #31]
 8002eb6:	1c5a      	adds	r2, r3, #1
 8002eb8:	77fa      	strb	r2, [r7, #31]
 8002eba:	461a      	mov	r2, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	4413      	add	r3, r2
 8002ec0:	222e      	movs	r2, #46	; 0x2e
 8002ec2:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, afterpoint)), (res + k), afterpoint );
 8002ec4:	78fb      	ldrb	r3, [r7, #3]
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7fd fb3c 	bl	8000544 <__aeabi_ui2d>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	460b      	mov	r3, r1
 8002ed0:	ec43 2b11 	vmov	d1, r2, r3
 8002ed4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8002f60 <FUNCftoa+0x170>
 8002ed8:	f008 fe0c 	bl	800baf4 <pow>
 8002edc:	ec51 0b10 	vmov	r0, r1, d0
 8002ee0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002ee4:	f7fd fba8 	bl	8000638 <__aeabi_dmul>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	460b      	mov	r3, r1
 8002eec:	4610      	mov	r0, r2
 8002eee:	4619      	mov	r1, r3
 8002ef0:	f7fd fe52 	bl	8000b98 <__aeabi_d2iz>
 8002ef4:	7ffb      	ldrb	r3, [r7, #31]
 8002ef6:	687a      	ldr	r2, [r7, #4]
 8002ef8:	4413      	add	r3, r2
 8002efa:	78fa      	ldrb	r2, [r7, #3]
 8002efc:	4619      	mov	r1, r3
 8002efe:	f7ff ff1b 	bl	8002d38 <FUNCintinvstr>
		Reverse(res + k);
 8002f02:	7ffb      	ldrb	r3, [r7, #31]
 8002f04:	687a      	ldr	r2, [r7, #4]
 8002f06:	4413      	add	r3, r2
 8002f08:	4618      	mov	r0, r3
 8002f0a:	f7ff fe32 	bl	8002b72 <Reverse>
 8002f0e:	e021      	b.n	8002f54 <FUNCftoa+0x164>
	}else{
		res[k++] = '.';
 8002f10:	7ffb      	ldrb	r3, [r7, #31]
 8002f12:	1c5a      	adds	r2, r3, #1
 8002f14:	77fa      	strb	r2, [r7, #31]
 8002f16:	461a      	mov	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4413      	add	r3, r2
 8002f1c:	222e      	movs	r2, #46	; 0x2e
 8002f1e:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, DEFAULTafterpoint)), (res + k), DEFAULTafterpoint );
 8002f20:	f04f 0200 	mov.w	r2, #0
 8002f24:	4b10      	ldr	r3, [pc, #64]	; (8002f68 <FUNCftoa+0x178>)
 8002f26:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002f2a:	f7fd fb85 	bl	8000638 <__aeabi_dmul>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	460b      	mov	r3, r1
 8002f32:	4610      	mov	r0, r2
 8002f34:	4619      	mov	r1, r3
 8002f36:	f7fd fe2f 	bl	8000b98 <__aeabi_d2iz>
 8002f3a:	7ffb      	ldrb	r3, [r7, #31]
 8002f3c:	687a      	ldr	r2, [r7, #4]
 8002f3e:	4413      	add	r3, r2
 8002f40:	2202      	movs	r2, #2
 8002f42:	4619      	mov	r1, r3
 8002f44:	f7ff fef8 	bl	8002d38 <FUNCintinvstr>
		Reverse(res + k);
 8002f48:	7ffb      	ldrb	r3, [r7, #31]
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	4413      	add	r3, r2
 8002f4e:	4618      	mov	r0, r3
 8002f50:	f7ff fe0f 	bl	8002b72 <Reverse>
	}
	return res;
 8002f54:	687b      	ldr	r3, [r7, #4]
}
 8002f56:	4618      	mov	r0, r3
 8002f58:	3728      	adds	r7, #40	; 0x28
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bdb0      	pop	{r4, r5, r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	00000000 	.word	0x00000000
 8002f64:	40240000 	.word	0x40240000
 8002f68:	40590000 	.word	0x40590000

08002f6c <FUNCdectohex>:
/***dectohex***/
char* FUNCdectohex(int32_t num)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
	int32_t remainder;
	uint8_t j;
	for(j = 0, FUNCstr[j] = '\0'; num; FUNCstr[j] = '\0', num = num / 16){
 8002f74:	2300      	movs	r3, #0
 8002f76:	73fb      	strb	r3, [r7, #15]
 8002f78:	7bfb      	ldrb	r3, [r7, #15]
 8002f7a:	4a1e      	ldr	r2, [pc, #120]	; (8002ff4 <FUNCdectohex+0x88>)
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	54d1      	strb	r1, [r2, r3]
 8002f80:	e02c      	b.n	8002fdc <FUNCdectohex+0x70>
		remainder = num % 16;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	425a      	negs	r2, r3
 8002f86:	f003 030f 	and.w	r3, r3, #15
 8002f8a:	f002 020f 	and.w	r2, r2, #15
 8002f8e:	bf58      	it	pl
 8002f90:	4253      	negpl	r3, r2
 8002f92:	60bb      	str	r3, [r7, #8]
		if (remainder < 10)
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	2b09      	cmp	r3, #9
 8002f98:	dc0b      	bgt.n	8002fb2 <FUNCdectohex+0x46>
			FUNCstr[j++] = (char) (48 + remainder);
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	b2da      	uxtb	r2, r3
 8002f9e:	7bfb      	ldrb	r3, [r7, #15]
 8002fa0:	1c59      	adds	r1, r3, #1
 8002fa2:	73f9      	strb	r1, [r7, #15]
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8002faa:	b2da      	uxtb	r2, r3
 8002fac:	4b11      	ldr	r3, [pc, #68]	; (8002ff4 <FUNCdectohex+0x88>)
 8002fae:	545a      	strb	r2, [r3, r1]
 8002fb0:	e00a      	b.n	8002fc8 <FUNCdectohex+0x5c>
		else
			FUNCstr[j++] = (char) (55 + remainder);
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	b2da      	uxtb	r2, r3
 8002fb6:	7bfb      	ldrb	r3, [r7, #15]
 8002fb8:	1c59      	adds	r1, r3, #1
 8002fba:	73f9      	strb	r1, [r7, #15]
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	f102 0337 	add.w	r3, r2, #55	; 0x37
 8002fc2:	b2da      	uxtb	r2, r3
 8002fc4:	4b0b      	ldr	r3, [pc, #44]	; (8002ff4 <FUNCdectohex+0x88>)
 8002fc6:	545a      	strb	r2, [r3, r1]
	for(j = 0, FUNCstr[j] = '\0'; num; FUNCstr[j] = '\0', num = num / 16){
 8002fc8:	7bfb      	ldrb	r3, [r7, #15]
 8002fca:	4a0a      	ldr	r2, [pc, #40]	; (8002ff4 <FUNCdectohex+0x88>)
 8002fcc:	2100      	movs	r1, #0
 8002fce:	54d1      	strb	r1, [r2, r3]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	da00      	bge.n	8002fd8 <FUNCdectohex+0x6c>
 8002fd6:	330f      	adds	r3, #15
 8002fd8:	111b      	asrs	r3, r3, #4
 8002fda:	607b      	str	r3, [r7, #4]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1cf      	bne.n	8002f82 <FUNCdectohex+0x16>
	}
	Reverse(FUNCstr);
 8002fe2:	4804      	ldr	r0, [pc, #16]	; (8002ff4 <FUNCdectohex+0x88>)
 8002fe4:	f7ff fdc5 	bl	8002b72 <Reverse>
	return FUNCstr;
 8002fe8:	4b02      	ldr	r3, [pc, #8]	; (8002ff4 <FUNCdectohex+0x88>)
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3710      	adds	r7, #16
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	20000518 	.word	0x20000518

08002ff8 <FUNCReadHLByte>:

uint16_t FUNCReadHLByte(FUNCHighLowByte reg)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 8003000:	793b      	ldrb	r3, [r7, #4]
 8003002:	b29b      	uxth	r3, r3
 8003004:	021b      	lsls	r3, r3, #8
 8003006:	b29a      	uxth	r2, r3
 8003008:	797b      	ldrb	r3, [r7, #5]
 800300a:	b29b      	uxth	r3, r3
 800300c:	4313      	orrs	r3, r2
 800300e:	b29b      	uxth	r3, r3
}
 8003010:	4618      	mov	r0, r3
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <FUNCReadLHByte>:

uint16_t FUNCReadLHByte(FUNCHighLowByte reg)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 8003024:	797b      	ldrb	r3, [r7, #5]
 8003026:	b29b      	uxth	r3, r3
 8003028:	021b      	lsls	r3, r3, #8
 800302a:	b29a      	uxth	r2, r3
 800302c:	793b      	ldrb	r3, [r7, #4]
 800302e:	b29b      	uxth	r3, r3
 8003030:	4313      	orrs	r3, r2
 8003032:	b29b      	uxth	r3, r3
}
 8003034:	4618      	mov	r0, r3
 8003036:	370c      	adds	r7, #12
 8003038:	46bd      	mov	sp, r7
 800303a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303e:	4770      	bx	lr

08003040 <FUNCWriteHLByte>:

FUNCHighLowByte FUNCWriteHLByte(uint16_t val)
{
 8003040:	b480      	push	{r7}
 8003042:	b085      	sub	sp, #20
 8003044:	af00      	add	r7, sp, #0
 8003046:	4603      	mov	r3, r0
 8003048:	80fb      	strh	r3, [r7, #6]
	FUNCHighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 800304a:	88fb      	ldrh	r3, [r7, #6]
 800304c:	0a1b      	lsrs	r3, r3, #8
 800304e:	b29b      	uxth	r3, r3
 8003050:	b2db      	uxtb	r3, r3
 8003052:	723b      	strb	r3, [r7, #8]
 8003054:	88fb      	ldrh	r3, [r7, #6]
 8003056:	b2db      	uxtb	r3, r3
 8003058:	727b      	strb	r3, [r7, #9]
	return reg;
 800305a:	893b      	ldrh	r3, [r7, #8]
 800305c:	81bb      	strh	r3, [r7, #12]
 800305e:	2300      	movs	r3, #0
 8003060:	7b3a      	ldrb	r2, [r7, #12]
 8003062:	f362 0307 	bfi	r3, r2, #0, #8
 8003066:	7b7a      	ldrb	r2, [r7, #13]
 8003068:	f362 230f 	bfi	r3, r2, #8, #8
}
 800306c:	4618      	mov	r0, r3
 800306e:	3714      	adds	r7, #20
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr

08003078 <FUNCWriteLHByte>:

FUNCHighLowByte FUNCWriteLHByte(uint16_t val)
{
 8003078:	b480      	push	{r7}
 800307a:	b085      	sub	sp, #20
 800307c:	af00      	add	r7, sp, #0
 800307e:	4603      	mov	r3, r0
 8003080:	80fb      	strh	r3, [r7, #6]
	FUNCHighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 8003082:	88fb      	ldrh	r3, [r7, #6]
 8003084:	0a1b      	lsrs	r3, r3, #8
 8003086:	b29b      	uxth	r3, r3
 8003088:	b2db      	uxtb	r3, r3
 800308a:	727b      	strb	r3, [r7, #9]
 800308c:	88fb      	ldrh	r3, [r7, #6]
 800308e:	b2db      	uxtb	r3, r3
 8003090:	723b      	strb	r3, [r7, #8]
	return reg;
 8003092:	893b      	ldrh	r3, [r7, #8]
 8003094:	81bb      	strh	r3, [r7, #12]
 8003096:	2300      	movs	r3, #0
 8003098:	7b3a      	ldrb	r2, [r7, #12]
 800309a:	f362 0307 	bfi	r3, r2, #0, #8
 800309e:	7b7a      	ldrb	r2, [r7, #13]
 80030a0:	f362 230f 	bfi	r3, r2, #8, #8
}
 80030a4:	4618      	mov	r0, r3
 80030a6:	3714      	adds	r7, #20
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <FUNCSwapByte>:

uint16_t FUNCSwapByte(uint16_t num)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b085      	sub	sp, #20
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	4603      	mov	r3, r0
 80030b8:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 80030ba:	88fb      	ldrh	r3, [r7, #6]
 80030bc:	021b      	lsls	r3, r3, #8
 80030be:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 80030c0:	88fb      	ldrh	r3, [r7, #6]
 80030c2:	0a1b      	lsrs	r3, r3, #8
 80030c4:	b29a      	uxth	r2, r3
 80030c6:	89fb      	ldrh	r3, [r7, #14]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	b29b      	uxth	r3, r3
}
 80030cc:	4618      	mov	r0, r3
 80030ce:	3714      	adds	r7, #20
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <FUNCprint>:

/***print***/
char* FUNCprint( const char* format, ... )
{
 80030d8:	b40f      	push	{r0, r1, r2, r3}
 80030da:	b580      	push	{r7, lr}
 80030dc:	b082      	sub	sp, #8
 80030de:	af00      	add	r7, sp, #0
	va_list aptr;
	int ret;
	
	va_start(aptr, format);
 80030e0:	f107 0314 	add.w	r3, r7, #20
 80030e4:	603b      	str	r3, [r7, #0]
	ret = vsnprintf( FUNCstr, FUNCSTRSIZE, (const char*) format, aptr );
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	693a      	ldr	r2, [r7, #16]
 80030ea:	215f      	movs	r1, #95	; 0x5f
 80030ec:	4808      	ldr	r0, [pc, #32]	; (8003110 <FUNCprint+0x38>)
 80030ee:	f005 fd73 	bl	8008bd8 <vsniprintf>
 80030f2:	6078      	str	r0, [r7, #4]
	//ret = vsnprintf( ptr, FUNCSTRSIZE, format, aptr );
	va_end(aptr);
	
	if(ret < 0){
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	da01      	bge.n	80030fe <FUNCprint+0x26>
		return NULL;
 80030fa:	2300      	movs	r3, #0
 80030fc:	e000      	b.n	8003100 <FUNCprint+0x28>
		//FUNCstr[0]='/0';FUNCstr[1]='/0';FUNCstr[2]='/0';FUNCstr[3]='/0';
	}else
		return FUNCstr;
 80030fe:	4b04      	ldr	r3, [pc, #16]	; (8003110 <FUNCprint+0x38>)
}
 8003100:	4618      	mov	r0, r3
 8003102:	3708      	adds	r7, #8
 8003104:	46bd      	mov	sp, r7
 8003106:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800310a:	b004      	add	sp, #16
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop
 8003110:	20000518 	.word	0x20000518

08003114 <LCD0enable>:
void LCD0_clear(void);
void LCD0_gotoxy(unsigned int y, unsigned int x);
void LCD0_reboot(void);
/***Procedure & Function***/
LCD0 LCD0enable(GPIO_TypeDef* reg)
{
 8003114:	b5b0      	push	{r4, r5, r7, lr}
 8003116:	b0f8      	sub	sp, #480	; 0x1e0
 8003118:	af00      	add	r7, sp, #0
 800311a:	f8c7 01ac 	str.w	r0, [r7, #428]	; 0x1ac
 800311e:	f8c7 11a8 	str.w	r1, [r7, #424]	; 0x1a8
	//ALLOCAO MEMORIA PARA Estrutura
	LCD0 lcd0;
	stm = STM32446enable(); // The entire stm32446
 8003122:	4c25      	ldr	r4, [pc, #148]	; (80031b8 <LCD0enable+0xa4>)
 8003124:	463b      	mov	r3, r7
 8003126:	4618      	mov	r0, r3
 8003128:	f000 fc28 	bl	800397c <STM32446enable>
 800312c:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8003130:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003134:	4620      	mov	r0, r4
 8003136:	4619      	mov	r1, r3
 8003138:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 800313c:	461a      	mov	r2, r3
 800313e:	f003 ff69 	bl	8007014 <memcpy>
	//LOCAL VARIABLES
	//import parameters
	ireg = reg;
 8003142:	4a1e      	ldr	r2, [pc, #120]	; (80031bc <LCD0enable+0xa8>)
 8003144:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8003148:	6013      	str	r3, [r2, #0]
	//initialize variables
	//Direccionar apontadores para PROTOTIPOS
	lcd0.write = LCD0_write;
 800314a:	4b1d      	ldr	r3, [pc, #116]	; (80031c0 <LCD0enable+0xac>)
 800314c:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
	lcd0.read = LCD0_read;
 8003150:	4b1c      	ldr	r3, [pc, #112]	; (80031c4 <LCD0enable+0xb0>)
 8003152:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
	lcd0.BF = LCD0_BF;
 8003156:	4b1c      	ldr	r3, [pc, #112]	; (80031c8 <LCD0enable+0xb4>)
 8003158:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
	lcd0.putch = LCD0_putch;
 800315c:	4b1b      	ldr	r3, [pc, #108]	; (80031cc <LCD0enable+0xb8>)
 800315e:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
	lcd0.getch = LCD0_getch;
 8003162:	4b1b      	ldr	r3, [pc, #108]	; (80031d0 <LCD0enable+0xbc>)
 8003164:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
	lcd0.string = LCD0_string; // RAW
 8003168:	4b1a      	ldr	r3, [pc, #104]	; (80031d4 <LCD0enable+0xc0>)
 800316a:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
	lcd0.string_size = LCD0_string_size; // RAW
 800316e:	4b1a      	ldr	r3, [pc, #104]	; (80031d8 <LCD0enable+0xc4>)
 8003170:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
	lcd0.hspace = LCD0_hspace;
 8003174:	4b19      	ldr	r3, [pc, #100]	; (80031dc <LCD0enable+0xc8>)
 8003176:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
	lcd0.clear = LCD0_clear;
 800317a:	4b19      	ldr	r3, [pc, #100]	; (80031e0 <LCD0enable+0xcc>)
 800317c:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
	lcd0.gotoxy = LCD0_gotoxy;
 8003180:	4b18      	ldr	r3, [pc, #96]	; (80031e4 <LCD0enable+0xd0>)
 8003182:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
	lcd0.reboot = LCD0_reboot;
 8003186:	4b18      	ldr	r3, [pc, #96]	; (80031e8 <LCD0enable+0xd4>)
 8003188:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
	//LCD INIC
	LCD0_inic();
 800318c:	f000 f82e 	bl	80031ec <LCD0_inic>
	//
	return lcd0;
 8003190:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8003194:	461d      	mov	r5, r3
 8003196:	f507 74da 	add.w	r4, r7, #436	; 0x1b4
 800319a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800319c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800319e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80031a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80031a2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80031a6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80031aa:	f8d7 01ac 	ldr.w	r0, [r7, #428]	; 0x1ac
 80031ae:	f507 77f0 	add.w	r7, r7, #480	; 0x1e0
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bdb0      	pop	{r4, r5, r7, pc}
 80031b6:	bf00      	nop
 80031b8:	20000578 	.word	0x20000578
 80031bc:	2000071c 	.word	0x2000071c
 80031c0:	08003361 	.word	0x08003361
 80031c4:	080035b1 	.word	0x080035b1
 80031c8:	08003785 	.word	0x08003785
 80031cc:	080037bd 	.word	0x080037bd
 80031d0:	0800379f 	.word	0x0800379f
 80031d4:	080037dd 	.word	0x080037dd
 80031d8:	0800380b 	.word	0x0800380b
 80031dc:	08003867 	.word	0x08003867
 80031e0:	0800388d 	.word	0x0800388d
 80031e4:	080038ad 	.word	0x080038ad
 80031e8:	08003939 	.word	0x08003939

080031ec <LCD0_inic>:
void LCD0_inic(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
	uint8_t repeat;
	//LCD INIC
	ireg->MODER &= (uint32_t) ~((3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2))); // control pins as output
 80031f2:	4b58      	ldr	r3, [pc, #352]	; (8003354 <LCD0_inic+0x168>)
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	4b56      	ldr	r3, [pc, #344]	; (8003354 <LCD0_inic+0x168>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8003200:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (RS * 2)) | (1 << (RW * 2)) | (1 << (EN * 2))); // control pins as output
 8003202:	4b54      	ldr	r3, [pc, #336]	; (8003354 <LCD0_inic+0x168>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	4b52      	ldr	r3, [pc, #328]	; (8003354 <LCD0_inic+0x168>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f042 0215 	orr.w	r2, r2, #21
 8003210:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // enable pull up resistors
 8003212:	4b50      	ldr	r3, [pc, #320]	; (8003354 <LCD0_inic+0x168>)
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	68da      	ldr	r2, [r3, #12]
 8003218:	4b4e      	ldr	r3, [pc, #312]	; (8003354 <LCD0_inic+0x168>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003220:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= ((1 << (DB4 * 2)) | (1 << (DB5 * 2)) | (1 << (DB6 * 2)) | (1 << (DB7 * 2))); // enable pull up resistors
 8003222:	4b4c      	ldr	r3, [pc, #304]	; (8003354 <LCD0_inic+0x168>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	68da      	ldr	r2, [r3, #12]
 8003228:	4b4a      	ldr	r3, [pc, #296]	; (8003354 <LCD0_inic+0x168>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 8003230:	60da      	str	r2, [r3, #12]

	ireg->MODER &= (uint32_t) ~(3 << (NC * 2)); // reboot detect input
 8003232:	4b48      	ldr	r3, [pc, #288]	; (8003354 <LCD0_inic+0x168>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	4b46      	ldr	r3, [pc, #280]	; (8003354 <LCD0_inic+0x168>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003240:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~(3 << (NC * 2)); // pull up resistors
 8003242:	4b44      	ldr	r3, [pc, #272]	; (8003354 <LCD0_inic+0x168>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	68da      	ldr	r2, [r3, #12]
 8003248:	4b42      	ldr	r3, [pc, #264]	; (8003354 <LCD0_inic+0x168>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8003250:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= (1 << (NC * 2)); // pull up resistors
 8003252:	4b40      	ldr	r3, [pc, #256]	; (8003354 <LCD0_inic+0x168>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	68da      	ldr	r2, [r3, #12]
 8003258:	4b3e      	ldr	r3, [pc, #248]	; (8003354 <LCD0_inic+0x168>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003260:	60da      	str	r2, [r3, #12]

	ireg->OSPEEDR &= (uint32_t) ~( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 8003262:	4b3c      	ldr	r3, [pc, #240]	; (8003354 <LCD0_inic+0x168>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	4a3a      	ldr	r2, [pc, #232]	; (8003354 <LCD0_inic+0x168>)
 800326a:	6812      	ldr	r2, [r2, #0]
 800326c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003270:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003274:	6093      	str	r3, [r2, #8]
	ireg->OSPEEDR |= ( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 8003276:	4b37      	ldr	r3, [pc, #220]	; (8003354 <LCD0_inic+0x168>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	4a35      	ldr	r2, [pc, #212]	; (8003354 <LCD0_inic+0x168>)
 800327e:	6812      	ldr	r2, [r2, #0]
 8003280:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 8003284:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8003288:	6093      	str	r3, [r2, #8]
	 
	lcd0_detect = ireg->IDR & (1 << NC);
 800328a:	4b32      	ldr	r3, [pc, #200]	; (8003354 <LCD0_inic+0x168>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	691b      	ldr	r3, [r3, #16]
 8003290:	f003 0308 	and.w	r3, r3, #8
 8003294:	4a30      	ldr	r2, [pc, #192]	; (8003358 <LCD0_inic+0x16c>)
 8003296:	6013      	str	r3, [r2, #0]
	
	/***INICIALIZACAO LCD**datasheet******/
	stm.systick.delay_ms(20); // using clock at 16Mhz
 8003298:	4b30      	ldr	r3, [pc, #192]	; (800335c <LCD0_inic+0x170>)
 800329a:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800329e:	2014      	movs	r0, #20
 80032a0:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 80032a2:	2100      	movs	r1, #0
 80032a4:	2038      	movs	r0, #56	; 0x38
 80032a6:	f000 f85b 	bl	8003360 <LCD0_write>
	stm.systick.delay_10us(4);
 80032aa:	4b2c      	ldr	r3, [pc, #176]	; (800335c <LCD0_inic+0x170>)
 80032ac:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 80032b0:	2004      	movs	r0, #4
 80032b2:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 80032b4:	2100      	movs	r1, #0
 80032b6:	2038      	movs	r0, #56	; 0x38
 80032b8:	f000 f852 	bl	8003360 <LCD0_write>
	stm.systick.delay_10us(10);
 80032bc:	4b27      	ldr	r3, [pc, #156]	; (800335c <LCD0_inic+0x170>)
 80032be:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 80032c2:	200a      	movs	r0, #10
 80032c4:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 80032c6:	2100      	movs	r1, #0
 80032c8:	2038      	movs	r0, #56	; 0x38
 80032ca:	f000 f849 	bl	8003360 <LCD0_write>
	stm.systick.delay_10us(4);
 80032ce:	4b23      	ldr	r3, [pc, #140]	; (800335c <LCD0_inic+0x170>)
 80032d0:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 80032d4:	2004      	movs	r0, #4
 80032d6:	4798      	blx	r3
	/**************************************/
	for(repeat = 2 ; repeat ; repeat--){
 80032d8:	2302      	movs	r3, #2
 80032da:	71fb      	strb	r3, [r7, #7]
 80032dc:	e032      	b.n	8003344 <LCD0_inic+0x158>
		// repeat twice in 4 bit length
		LCD0_write(0x28, INST); //function set 2B
 80032de:	2100      	movs	r1, #0
 80032e0:	2028      	movs	r0, #40	; 0x28
 80032e2:	f000 f83d 	bl	8003360 <LCD0_write>
		LCD0_BF();
 80032e6:	f000 fa4d 	bl	8003784 <LCD0_BF>
		LCD0_write(0x28, INST); //function set 2B
 80032ea:	2100      	movs	r1, #0
 80032ec:	2028      	movs	r0, #40	; 0x28
 80032ee:	f000 f837 	bl	8003360 <LCD0_write>
		LCD0_BF();
 80032f2:	f000 fa47 	bl	8003784 <LCD0_BF>

		LCD0_write(0x0C, INST);// display on/off control
 80032f6:	2100      	movs	r1, #0
 80032f8:	200c      	movs	r0, #12
 80032fa:	f000 f831 	bl	8003360 <LCD0_write>
		LCD0_BF();
 80032fe:	f000 fa41 	bl	8003784 <LCD0_BF>
		LCD0_write(0x0C, INST);// display on/off control
 8003302:	2100      	movs	r1, #0
 8003304:	200c      	movs	r0, #12
 8003306:	f000 f82b 	bl	8003360 <LCD0_write>
		LCD0_BF();
 800330a:	f000 fa3b 	bl	8003784 <LCD0_BF>

		LCD0_write(0x01, INST);// clear display
 800330e:	2100      	movs	r1, #0
 8003310:	2001      	movs	r0, #1
 8003312:	f000 f825 	bl	8003360 <LCD0_write>
		LCD0_BF();
 8003316:	f000 fa35 	bl	8003784 <LCD0_BF>
		LCD0_write(0x01, INST);// clear display
 800331a:	2100      	movs	r1, #0
 800331c:	2001      	movs	r0, #1
 800331e:	f000 f81f 	bl	8003360 <LCD0_write>
		LCD0_BF();
 8003322:	f000 fa2f 	bl	8003784 <LCD0_BF>

		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 8003326:	2100      	movs	r1, #0
 8003328:	2006      	movs	r0, #6
 800332a:	f000 f819 	bl	8003360 <LCD0_write>
		LCD0_BF();
 800332e:	f000 fa29 	bl	8003784 <LCD0_BF>
		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 8003332:	2100      	movs	r1, #0
 8003334:	2006      	movs	r0, #6
 8003336:	f000 f813 	bl	8003360 <LCD0_write>
		LCD0_BF();
 800333a:	f000 fa23 	bl	8003784 <LCD0_BF>
	for(repeat = 2 ; repeat ; repeat--){
 800333e:	79fb      	ldrb	r3, [r7, #7]
 8003340:	3b01      	subs	r3, #1
 8003342:	71fb      	strb	r3, [r7, #7]
 8003344:	79fb      	ldrb	r3, [r7, #7]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1c9      	bne.n	80032de <LCD0_inic+0xf2>
	/**********INICIALIZATION END**********/
	//LCD0_write(0x1F, INST);// cursor or display shift
	//stm.systick.delay_10us(4);
	//LCD0_write(0x03, INST);// return home
	//stm.systick.delay_ms(2);
}
 800334a:	bf00      	nop
 800334c:	bf00      	nop
 800334e:	3708      	adds	r7, #8
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	2000071c 	.word	0x2000071c
 8003358:	20000720 	.word	0x20000720
 800335c:	20000578 	.word	0x20000578

08003360 <LCD0_write>:
void LCD0_write(char c, unsigned short D_I)
{ // write to LCD
 8003360:	b580      	push	{r7, lr}
 8003362:	b082      	sub	sp, #8
 8003364:	af00      	add	r7, sp, #0
 8003366:	4603      	mov	r3, r0
 8003368:	460a      	mov	r2, r1
 800336a:	71fb      	strb	r3, [r7, #7]
 800336c:	4613      	mov	r3, r2
 800336e:	80bb      	strh	r3, [r7, #4]
	stm.func.resetpin(ireg,RW); // lcd as input
 8003370:	4b8d      	ldr	r3, [pc, #564]	; (80035a8 <LCD0_write+0x248>)
 8003372:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003376:	4a8d      	ldr	r2, [pc, #564]	; (80035ac <LCD0_write+0x24c>)
 8003378:	6812      	ldr	r2, [r2, #0]
 800337a:	2101      	movs	r1, #1
 800337c:	4610      	mov	r0, r2
 800337e:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8003380:	88bb      	ldrh	r3, [r7, #4]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d008      	beq.n	8003398 <LCD0_write+0x38>
 8003386:	4b88      	ldr	r3, [pc, #544]	; (80035a8 <LCD0_write+0x248>)
 8003388:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800338c:	4a87      	ldr	r2, [pc, #540]	; (80035ac <LCD0_write+0x24c>)
 800338e:	6812      	ldr	r2, [r2, #0]
 8003390:	2100      	movs	r1, #0
 8003392:	4610      	mov	r0, r2
 8003394:	4798      	blx	r3
 8003396:	e007      	b.n	80033a8 <LCD0_write+0x48>
 8003398:	4b83      	ldr	r3, [pc, #524]	; (80035a8 <LCD0_write+0x248>)
 800339a:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800339e:	4a83      	ldr	r2, [pc, #524]	; (80035ac <LCD0_write+0x24c>)
 80033a0:	6812      	ldr	r2, [r2, #0]
 80033a2:	2100      	movs	r1, #0
 80033a4:	4610      	mov	r0, r2
 80033a6:	4798      	blx	r3
	
	ireg->MODER &= (uint32_t) ~((3 << (DB4 *2)) | (3 << (DB5* 2)) | (3 << (DB6* 2)) | (3 << (DB7 * 2))); // mcu as output
 80033a8:	4b80      	ldr	r3, [pc, #512]	; (80035ac <LCD0_write+0x24c>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	4b7f      	ldr	r3, [pc, #508]	; (80035ac <LCD0_write+0x24c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80033b6:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (DB4 *2)) | (1 << (DB5* 2)) | (1 << (DB6* 2)) | (1 << (DB7 * 2))); // mcu as output
 80033b8:	4b7c      	ldr	r3, [pc, #496]	; (80035ac <LCD0_write+0x24c>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	4b7b      	ldr	r3, [pc, #492]	; (80035ac <LCD0_write+0x24c>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 80033c6:	601a      	str	r2, [r3, #0]
	
	stm.func.setpin(ireg, EN); // lcd enabled
 80033c8:	4b77      	ldr	r3, [pc, #476]	; (80035a8 <LCD0_write+0x248>)
 80033ca:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80033ce:	4a77      	ldr	r2, [pc, #476]	; (80035ac <LCD0_write+0x24c>)
 80033d0:	6812      	ldr	r2, [r2, #0]
 80033d2:	2102      	movs	r1, #2
 80033d4:	4610      	mov	r0, r2
 80033d6:	4798      	blx	r3
	
	if(c & 0x80) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 80033d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	da08      	bge.n	80033f2 <LCD0_write+0x92>
 80033e0:	4b71      	ldr	r3, [pc, #452]	; (80035a8 <LCD0_write+0x248>)
 80033e2:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80033e6:	4a71      	ldr	r2, [pc, #452]	; (80035ac <LCD0_write+0x24c>)
 80033e8:	6812      	ldr	r2, [r2, #0]
 80033ea:	2107      	movs	r1, #7
 80033ec:	4610      	mov	r0, r2
 80033ee:	4798      	blx	r3
 80033f0:	e007      	b.n	8003402 <LCD0_write+0xa2>
 80033f2:	4b6d      	ldr	r3, [pc, #436]	; (80035a8 <LCD0_write+0x248>)
 80033f4:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80033f8:	4a6c      	ldr	r2, [pc, #432]	; (80035ac <LCD0_write+0x24c>)
 80033fa:	6812      	ldr	r2, [r2, #0]
 80033fc:	2107      	movs	r1, #7
 80033fe:	4610      	mov	r0, r2
 8003400:	4798      	blx	r3
	if(c & 0x40) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 8003402:	79fb      	ldrb	r3, [r7, #7]
 8003404:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003408:	2b00      	cmp	r3, #0
 800340a:	d008      	beq.n	800341e <LCD0_write+0xbe>
 800340c:	4b66      	ldr	r3, [pc, #408]	; (80035a8 <LCD0_write+0x248>)
 800340e:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8003412:	4a66      	ldr	r2, [pc, #408]	; (80035ac <LCD0_write+0x24c>)
 8003414:	6812      	ldr	r2, [r2, #0]
 8003416:	2106      	movs	r1, #6
 8003418:	4610      	mov	r0, r2
 800341a:	4798      	blx	r3
 800341c:	e007      	b.n	800342e <LCD0_write+0xce>
 800341e:	4b62      	ldr	r3, [pc, #392]	; (80035a8 <LCD0_write+0x248>)
 8003420:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003424:	4a61      	ldr	r2, [pc, #388]	; (80035ac <LCD0_write+0x24c>)
 8003426:	6812      	ldr	r2, [r2, #0]
 8003428:	2106      	movs	r1, #6
 800342a:	4610      	mov	r0, r2
 800342c:	4798      	blx	r3
	if(c & 0x20) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 800342e:	79fb      	ldrb	r3, [r7, #7]
 8003430:	f003 0320 	and.w	r3, r3, #32
 8003434:	2b00      	cmp	r3, #0
 8003436:	d008      	beq.n	800344a <LCD0_write+0xea>
 8003438:	4b5b      	ldr	r3, [pc, #364]	; (80035a8 <LCD0_write+0x248>)
 800343a:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800343e:	4a5b      	ldr	r2, [pc, #364]	; (80035ac <LCD0_write+0x24c>)
 8003440:	6812      	ldr	r2, [r2, #0]
 8003442:	2105      	movs	r1, #5
 8003444:	4610      	mov	r0, r2
 8003446:	4798      	blx	r3
 8003448:	e007      	b.n	800345a <LCD0_write+0xfa>
 800344a:	4b57      	ldr	r3, [pc, #348]	; (80035a8 <LCD0_write+0x248>)
 800344c:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003450:	4a56      	ldr	r2, [pc, #344]	; (80035ac <LCD0_write+0x24c>)
 8003452:	6812      	ldr	r2, [r2, #0]
 8003454:	2105      	movs	r1, #5
 8003456:	4610      	mov	r0, r2
 8003458:	4798      	blx	r3
	if(c & 0x10) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4);
 800345a:	79fb      	ldrb	r3, [r7, #7]
 800345c:	f003 0310 	and.w	r3, r3, #16
 8003460:	2b00      	cmp	r3, #0
 8003462:	d008      	beq.n	8003476 <LCD0_write+0x116>
 8003464:	4b50      	ldr	r3, [pc, #320]	; (80035a8 <LCD0_write+0x248>)
 8003466:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800346a:	4a50      	ldr	r2, [pc, #320]	; (80035ac <LCD0_write+0x24c>)
 800346c:	6812      	ldr	r2, [r2, #0]
 800346e:	2104      	movs	r1, #4
 8003470:	4610      	mov	r0, r2
 8003472:	4798      	blx	r3
 8003474:	e007      	b.n	8003486 <LCD0_write+0x126>
 8003476:	4b4c      	ldr	r3, [pc, #304]	; (80035a8 <LCD0_write+0x248>)
 8003478:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800347c:	4a4b      	ldr	r2, [pc, #300]	; (80035ac <LCD0_write+0x24c>)
 800347e:	6812      	ldr	r2, [r2, #0]
 8003480:	2104      	movs	r1, #4
 8003482:	4610      	mov	r0, r2
 8003484:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 8003486:	4b48      	ldr	r3, [pc, #288]	; (80035a8 <LCD0_write+0x248>)
 8003488:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800348c:	4a47      	ldr	r2, [pc, #284]	; (80035ac <LCD0_write+0x24c>)
 800348e:	6812      	ldr	r2, [r2, #0]
 8003490:	2102      	movs	r1, #2
 8003492:	4610      	mov	r0, r2
 8003494:	4798      	blx	r3
	
	// Second nibble
	 
	stm.func.resetpin(ireg, RW); // lcd as input
 8003496:	4b44      	ldr	r3, [pc, #272]	; (80035a8 <LCD0_write+0x248>)
 8003498:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800349c:	4a43      	ldr	r2, [pc, #268]	; (80035ac <LCD0_write+0x24c>)
 800349e:	6812      	ldr	r2, [r2, #0]
 80034a0:	2101      	movs	r1, #1
 80034a2:	4610      	mov	r0, r2
 80034a4:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 80034a6:	88bb      	ldrh	r3, [r7, #4]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d008      	beq.n	80034be <LCD0_write+0x15e>
 80034ac:	4b3e      	ldr	r3, [pc, #248]	; (80035a8 <LCD0_write+0x248>)
 80034ae:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80034b2:	4a3e      	ldr	r2, [pc, #248]	; (80035ac <LCD0_write+0x24c>)
 80034b4:	6812      	ldr	r2, [r2, #0]
 80034b6:	2100      	movs	r1, #0
 80034b8:	4610      	mov	r0, r2
 80034ba:	4798      	blx	r3
 80034bc:	e007      	b.n	80034ce <LCD0_write+0x16e>
 80034be:	4b3a      	ldr	r3, [pc, #232]	; (80035a8 <LCD0_write+0x248>)
 80034c0:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80034c4:	4a39      	ldr	r2, [pc, #228]	; (80035ac <LCD0_write+0x24c>)
 80034c6:	6812      	ldr	r2, [r2, #0]
 80034c8:	2100      	movs	r1, #0
 80034ca:	4610      	mov	r0, r2
 80034cc:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enabled
 80034ce:	4b36      	ldr	r3, [pc, #216]	; (80035a8 <LCD0_write+0x248>)
 80034d0:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80034d4:	4a35      	ldr	r2, [pc, #212]	; (80035ac <LCD0_write+0x24c>)
 80034d6:	6812      	ldr	r2, [r2, #0]
 80034d8:	2102      	movs	r1, #2
 80034da:	4610      	mov	r0, r2
 80034dc:	4798      	blx	r3
	
	if(c & 0x08) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 80034de:	79fb      	ldrb	r3, [r7, #7]
 80034e0:	f003 0308 	and.w	r3, r3, #8
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d008      	beq.n	80034fa <LCD0_write+0x19a>
 80034e8:	4b2f      	ldr	r3, [pc, #188]	; (80035a8 <LCD0_write+0x248>)
 80034ea:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80034ee:	4a2f      	ldr	r2, [pc, #188]	; (80035ac <LCD0_write+0x24c>)
 80034f0:	6812      	ldr	r2, [r2, #0]
 80034f2:	2107      	movs	r1, #7
 80034f4:	4610      	mov	r0, r2
 80034f6:	4798      	blx	r3
 80034f8:	e007      	b.n	800350a <LCD0_write+0x1aa>
 80034fa:	4b2b      	ldr	r3, [pc, #172]	; (80035a8 <LCD0_write+0x248>)
 80034fc:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003500:	4a2a      	ldr	r2, [pc, #168]	; (80035ac <LCD0_write+0x24c>)
 8003502:	6812      	ldr	r2, [r2, #0]
 8003504:	2107      	movs	r1, #7
 8003506:	4610      	mov	r0, r2
 8003508:	4798      	blx	r3
	if(c & 0x04) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 800350a:	79fb      	ldrb	r3, [r7, #7]
 800350c:	f003 0304 	and.w	r3, r3, #4
 8003510:	2b00      	cmp	r3, #0
 8003512:	d008      	beq.n	8003526 <LCD0_write+0x1c6>
 8003514:	4b24      	ldr	r3, [pc, #144]	; (80035a8 <LCD0_write+0x248>)
 8003516:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 800351a:	4a24      	ldr	r2, [pc, #144]	; (80035ac <LCD0_write+0x24c>)
 800351c:	6812      	ldr	r2, [r2, #0]
 800351e:	2106      	movs	r1, #6
 8003520:	4610      	mov	r0, r2
 8003522:	4798      	blx	r3
 8003524:	e007      	b.n	8003536 <LCD0_write+0x1d6>
 8003526:	4b20      	ldr	r3, [pc, #128]	; (80035a8 <LCD0_write+0x248>)
 8003528:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 800352c:	4a1f      	ldr	r2, [pc, #124]	; (80035ac <LCD0_write+0x24c>)
 800352e:	6812      	ldr	r2, [r2, #0]
 8003530:	2106      	movs	r1, #6
 8003532:	4610      	mov	r0, r2
 8003534:	4798      	blx	r3
	if(c & 0x02) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 8003536:	79fb      	ldrb	r3, [r7, #7]
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d008      	beq.n	8003552 <LCD0_write+0x1f2>
 8003540:	4b19      	ldr	r3, [pc, #100]	; (80035a8 <LCD0_write+0x248>)
 8003542:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8003546:	4a19      	ldr	r2, [pc, #100]	; (80035ac <LCD0_write+0x24c>)
 8003548:	6812      	ldr	r2, [r2, #0]
 800354a:	2105      	movs	r1, #5
 800354c:	4610      	mov	r0, r2
 800354e:	4798      	blx	r3
 8003550:	e007      	b.n	8003562 <LCD0_write+0x202>
 8003552:	4b15      	ldr	r3, [pc, #84]	; (80035a8 <LCD0_write+0x248>)
 8003554:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003558:	4a14      	ldr	r2, [pc, #80]	; (80035ac <LCD0_write+0x24c>)
 800355a:	6812      	ldr	r2, [r2, #0]
 800355c:	2105      	movs	r1, #5
 800355e:	4610      	mov	r0, r2
 8003560:	4798      	blx	r3
	if(c & 0x01) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4); 
 8003562:	79fb      	ldrb	r3, [r7, #7]
 8003564:	f003 0301 	and.w	r3, r3, #1
 8003568:	2b00      	cmp	r3, #0
 800356a:	d008      	beq.n	800357e <LCD0_write+0x21e>
 800356c:	4b0e      	ldr	r3, [pc, #56]	; (80035a8 <LCD0_write+0x248>)
 800356e:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8003572:	4a0e      	ldr	r2, [pc, #56]	; (80035ac <LCD0_write+0x24c>)
 8003574:	6812      	ldr	r2, [r2, #0]
 8003576:	2104      	movs	r1, #4
 8003578:	4610      	mov	r0, r2
 800357a:	4798      	blx	r3
 800357c:	e007      	b.n	800358e <LCD0_write+0x22e>
 800357e:	4b0a      	ldr	r3, [pc, #40]	; (80035a8 <LCD0_write+0x248>)
 8003580:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003584:	4a09      	ldr	r2, [pc, #36]	; (80035ac <LCD0_write+0x24c>)
 8003586:	6812      	ldr	r2, [r2, #0]
 8003588:	2104      	movs	r1, #4
 800358a:	4610      	mov	r0, r2
 800358c:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 800358e:	4b06      	ldr	r3, [pc, #24]	; (80035a8 <LCD0_write+0x248>)
 8003590:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003594:	4a05      	ldr	r2, [pc, #20]	; (80035ac <LCD0_write+0x24c>)
 8003596:	6812      	ldr	r2, [r2, #0]
 8003598:	2102      	movs	r1, #2
 800359a:	4610      	mov	r0, r2
 800359c:	4798      	blx	r3
}
 800359e:	bf00      	nop
 80035a0:	3708      	adds	r7, #8
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	20000578 	.word	0x20000578
 80035ac:	2000071c 	.word	0x2000071c

080035b0 <LCD0_read>:
char LCD0_read(unsigned short D_I)
{ // Read from LCD
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b084      	sub	sp, #16
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	4603      	mov	r3, r0
 80035b8:	80fb      	strh	r3, [r7, #6]
	uint32_t data = 0;
 80035ba:	2300      	movs	r3, #0
 80035bc:	60bb      	str	r3, [r7, #8]
	uint8_t c = 0;
 80035be:	2300      	movs	r3, #0
 80035c0:	73fb      	strb	r3, [r7, #15]
	ireg->MODER &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // mcu as input
 80035c2:	4b6e      	ldr	r3, [pc, #440]	; (800377c <LCD0_read+0x1cc>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681a      	ldr	r2, [r3, #0]
 80035c8:	4b6c      	ldr	r3, [pc, #432]	; (800377c <LCD0_read+0x1cc>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80035d0:	601a      	str	r2, [r3, #0]
	
	//First nibble
	stm.func.setpin(ireg, RW); // lcd as output
 80035d2:	4b6b      	ldr	r3, [pc, #428]	; (8003780 <LCD0_read+0x1d0>)
 80035d4:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80035d8:	4a68      	ldr	r2, [pc, #416]	; (800377c <LCD0_read+0x1cc>)
 80035da:	6812      	ldr	r2, [r2, #0]
 80035dc:	2101      	movs	r1, #1
 80035de:	4610      	mov	r0, r2
 80035e0:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 80035e2:	88fb      	ldrh	r3, [r7, #6]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d008      	beq.n	80035fa <LCD0_read+0x4a>
 80035e8:	4b65      	ldr	r3, [pc, #404]	; (8003780 <LCD0_read+0x1d0>)
 80035ea:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80035ee:	4a63      	ldr	r2, [pc, #396]	; (800377c <LCD0_read+0x1cc>)
 80035f0:	6812      	ldr	r2, [r2, #0]
 80035f2:	2100      	movs	r1, #0
 80035f4:	4610      	mov	r0, r2
 80035f6:	4798      	blx	r3
 80035f8:	e007      	b.n	800360a <LCD0_read+0x5a>
 80035fa:	4b61      	ldr	r3, [pc, #388]	; (8003780 <LCD0_read+0x1d0>)
 80035fc:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003600:	4a5e      	ldr	r2, [pc, #376]	; (800377c <LCD0_read+0x1cc>)
 8003602:	6812      	ldr	r2, [r2, #0]
 8003604:	2100      	movs	r1, #0
 8003606:	4610      	mov	r0, r2
 8003608:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 800360a:	4b5d      	ldr	r3, [pc, #372]	; (8003780 <LCD0_read+0x1d0>)
 800360c:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8003610:	4a5a      	ldr	r2, [pc, #360]	; (800377c <LCD0_read+0x1cc>)
 8003612:	6812      	ldr	r2, [r2, #0]
 8003614:	2102      	movs	r1, #2
 8003616:	4610      	mov	r0, r2
 8003618:	4798      	blx	r3
	data = ireg->IDR; // read data 
 800361a:	4b58      	ldr	r3, [pc, #352]	; (800377c <LCD0_read+0x1cc>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	691b      	ldr	r3, [r3, #16]
 8003620:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 8003622:	4b57      	ldr	r3, [pc, #348]	; (8003780 <LCD0_read+0x1d0>)
 8003624:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 8003628:	4a54      	ldr	r2, [pc, #336]	; (800377c <LCD0_read+0x1cc>)
 800362a:	6812      	ldr	r2, [r2, #0]
 800362c:	2102      	movs	r1, #2
 800362e:	4610      	mov	r0, r2
 8003630:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 7; else c &= ~(1 << 7);
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003638:	2b00      	cmp	r3, #0
 800363a:	d004      	beq.n	8003646 <LCD0_read+0x96>
 800363c:	7bfb      	ldrb	r3, [r7, #15]
 800363e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003642:	73fb      	strb	r3, [r7, #15]
 8003644:	e003      	b.n	800364e <LCD0_read+0x9e>
 8003646:	7bfb      	ldrb	r3, [r7, #15]
 8003648:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800364c:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 6; else c &= ~(1 << 6);
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003654:	2b00      	cmp	r3, #0
 8003656:	d004      	beq.n	8003662 <LCD0_read+0xb2>
 8003658:	7bfb      	ldrb	r3, [r7, #15]
 800365a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800365e:	73fb      	strb	r3, [r7, #15]
 8003660:	e003      	b.n	800366a <LCD0_read+0xba>
 8003662:	7bfb      	ldrb	r3, [r7, #15]
 8003664:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003668:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 5; else c &= ~(1 << 5);
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	f003 0320 	and.w	r3, r3, #32
 8003670:	2b00      	cmp	r3, #0
 8003672:	d004      	beq.n	800367e <LCD0_read+0xce>
 8003674:	7bfb      	ldrb	r3, [r7, #15]
 8003676:	f043 0320 	orr.w	r3, r3, #32
 800367a:	73fb      	strb	r3, [r7, #15]
 800367c:	e003      	b.n	8003686 <LCD0_read+0xd6>
 800367e:	7bfb      	ldrb	r3, [r7, #15]
 8003680:	f023 0320 	bic.w	r3, r3, #32
 8003684:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 4; else c &= ~(1 << 4);
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	f003 0310 	and.w	r3, r3, #16
 800368c:	2b00      	cmp	r3, #0
 800368e:	d004      	beq.n	800369a <LCD0_read+0xea>
 8003690:	7bfb      	ldrb	r3, [r7, #15]
 8003692:	f043 0310 	orr.w	r3, r3, #16
 8003696:	73fb      	strb	r3, [r7, #15]
 8003698:	e003      	b.n	80036a2 <LCD0_read+0xf2>
 800369a:	7bfb      	ldrb	r3, [r7, #15]
 800369c:	f023 0310 	bic.w	r3, r3, #16
 80036a0:	73fb      	strb	r3, [r7, #15]
	  
	// Second nibble
	stm.func.setpin(ireg, RW); // lcd as output
 80036a2:	4b37      	ldr	r3, [pc, #220]	; (8003780 <LCD0_read+0x1d0>)
 80036a4:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80036a8:	4a34      	ldr	r2, [pc, #208]	; (800377c <LCD0_read+0x1cc>)
 80036aa:	6812      	ldr	r2, [r2, #0]
 80036ac:	2101      	movs	r1, #1
 80036ae:	4610      	mov	r0, r2
 80036b0:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 80036b2:	88fb      	ldrh	r3, [r7, #6]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d008      	beq.n	80036ca <LCD0_read+0x11a>
 80036b8:	4b31      	ldr	r3, [pc, #196]	; (8003780 <LCD0_read+0x1d0>)
 80036ba:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80036be:	4a2f      	ldr	r2, [pc, #188]	; (800377c <LCD0_read+0x1cc>)
 80036c0:	6812      	ldr	r2, [r2, #0]
 80036c2:	2100      	movs	r1, #0
 80036c4:	4610      	mov	r0, r2
 80036c6:	4798      	blx	r3
 80036c8:	e007      	b.n	80036da <LCD0_read+0x12a>
 80036ca:	4b2d      	ldr	r3, [pc, #180]	; (8003780 <LCD0_read+0x1d0>)
 80036cc:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80036d0:	4a2a      	ldr	r2, [pc, #168]	; (800377c <LCD0_read+0x1cc>)
 80036d2:	6812      	ldr	r2, [r2, #0]
 80036d4:	2100      	movs	r1, #0
 80036d6:	4610      	mov	r0, r2
 80036d8:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 80036da:	4b29      	ldr	r3, [pc, #164]	; (8003780 <LCD0_read+0x1d0>)
 80036dc:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 80036e0:	4a26      	ldr	r2, [pc, #152]	; (800377c <LCD0_read+0x1cc>)
 80036e2:	6812      	ldr	r2, [r2, #0]
 80036e4:	2102      	movs	r1, #2
 80036e6:	4610      	mov	r0, r2
 80036e8:	4798      	blx	r3
	data = ireg->IDR; // read data
 80036ea:	4b24      	ldr	r3, [pc, #144]	; (800377c <LCD0_read+0x1cc>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 80036f2:	4b23      	ldr	r3, [pc, #140]	; (8003780 <LCD0_read+0x1d0>)
 80036f4:	f8d3 3194 	ldr.w	r3, [r3, #404]	; 0x194
 80036f8:	4a20      	ldr	r2, [pc, #128]	; (800377c <LCD0_read+0x1cc>)
 80036fa:	6812      	ldr	r2, [r2, #0]
 80036fc:	2102      	movs	r1, #2
 80036fe:	4610      	mov	r0, r2
 8003700:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 3; else c &= ~(1 << 3);
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003708:	2b00      	cmp	r3, #0
 800370a:	d004      	beq.n	8003716 <LCD0_read+0x166>
 800370c:	7bfb      	ldrb	r3, [r7, #15]
 800370e:	f043 0308 	orr.w	r3, r3, #8
 8003712:	73fb      	strb	r3, [r7, #15]
 8003714:	e003      	b.n	800371e <LCD0_read+0x16e>
 8003716:	7bfb      	ldrb	r3, [r7, #15]
 8003718:	f023 0308 	bic.w	r3, r3, #8
 800371c:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 2; else c &= ~(1 << 2);
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003724:	2b00      	cmp	r3, #0
 8003726:	d004      	beq.n	8003732 <LCD0_read+0x182>
 8003728:	7bfb      	ldrb	r3, [r7, #15]
 800372a:	f043 0304 	orr.w	r3, r3, #4
 800372e:	73fb      	strb	r3, [r7, #15]
 8003730:	e003      	b.n	800373a <LCD0_read+0x18a>
 8003732:	7bfb      	ldrb	r3, [r7, #15]
 8003734:	f023 0304 	bic.w	r3, r3, #4
 8003738:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 1; else c &= ~(1 << 1);
 800373a:	68bb      	ldr	r3, [r7, #8]
 800373c:	f003 0320 	and.w	r3, r3, #32
 8003740:	2b00      	cmp	r3, #0
 8003742:	d004      	beq.n	800374e <LCD0_read+0x19e>
 8003744:	7bfb      	ldrb	r3, [r7, #15]
 8003746:	f043 0302 	orr.w	r3, r3, #2
 800374a:	73fb      	strb	r3, [r7, #15]
 800374c:	e003      	b.n	8003756 <LCD0_read+0x1a6>
 800374e:	7bfb      	ldrb	r3, [r7, #15]
 8003750:	f023 0302 	bic.w	r3, r3, #2
 8003754:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 0; else c &= ~(1 << 0);
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	f003 0310 	and.w	r3, r3, #16
 800375c:	2b00      	cmp	r3, #0
 800375e:	d004      	beq.n	800376a <LCD0_read+0x1ba>
 8003760:	7bfb      	ldrb	r3, [r7, #15]
 8003762:	f043 0301 	orr.w	r3, r3, #1
 8003766:	73fb      	strb	r3, [r7, #15]
 8003768:	e003      	b.n	8003772 <LCD0_read+0x1c2>
 800376a:	7bfb      	ldrb	r3, [r7, #15]
 800376c:	f023 0301 	bic.w	r3, r3, #1
 8003770:	73fb      	strb	r3, [r7, #15]
	
	return c;
 8003772:	7bfb      	ldrb	r3, [r7, #15]
}
 8003774:	4618      	mov	r0, r3
 8003776:	3710      	adds	r7, #16
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	2000071c 	.word	0x2000071c
 8003780:	20000578 	.word	0x20000578

08003784 <LCD0_BF>:
void LCD0_BF(void)
//	It has to read at minimum one equal and exit
//	immediately if not equal, weird property.
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
	for( ; 0x80 & LCD0_read(INST) ; );
 8003788:	bf00      	nop
 800378a:	2000      	movs	r0, #0
 800378c:	f7ff ff10 	bl	80035b0 <LCD0_read>
 8003790:	4603      	mov	r3, r0
 8003792:	b25b      	sxtb	r3, r3
 8003794:	2b00      	cmp	r3, #0
 8003796:	dbf8      	blt.n	800378a <LCD0_BF+0x6>
}
 8003798:	bf00      	nop
 800379a:	bf00      	nop
 800379c:	bd80      	pop	{r7, pc}

0800379e <LCD0_getch>:
char LCD0_getch(void)
{
 800379e:	b580      	push	{r7, lr}
 80037a0:	b082      	sub	sp, #8
 80037a2:	af00      	add	r7, sp, #0
	char c;
	c = LCD0_read(DATA);
 80037a4:	2001      	movs	r0, #1
 80037a6:	f7ff ff03 	bl	80035b0 <LCD0_read>
 80037aa:	4603      	mov	r3, r0
 80037ac:	71fb      	strb	r3, [r7, #7]
	LCD0_BF();
 80037ae:	f7ff ffe9 	bl	8003784 <LCD0_BF>
	return c;
 80037b2:	79fb      	ldrb	r3, [r7, #7]
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	3708      	adds	r7, #8
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}

080037bc <LCD0_putch>:
void LCD0_putch(char c)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	4603      	mov	r3, r0
 80037c4:	71fb      	strb	r3, [r7, #7]
	LCD0_write(c, DATA);
 80037c6:	79fb      	ldrb	r3, [r7, #7]
 80037c8:	2101      	movs	r1, #1
 80037ca:	4618      	mov	r0, r3
 80037cc:	f7ff fdc8 	bl	8003360 <LCD0_write>
	LCD0_BF();
 80037d0:	f7ff ffd8 	bl	8003784 <LCD0_BF>
}
 80037d4:	bf00      	nop
 80037d6:	3708      	adds	r7, #8
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}

080037dc <LCD0_string>:
void LCD0_string(const char* s)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
	char tmp;
	while(*s){
 80037e4:	e008      	b.n	80037f8 <LCD0_string+0x1c>
		tmp = *(s++);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	1c5a      	adds	r2, r3, #1
 80037ea:	607a      	str	r2, [r7, #4]
 80037ec:	781b      	ldrb	r3, [r3, #0]
 80037ee:	73fb      	strb	r3, [r7, #15]
		LCD0_putch(tmp);
 80037f0:	7bfb      	ldrb	r3, [r7, #15]
 80037f2:	4618      	mov	r0, r3
 80037f4:	f7ff ffe2 	bl	80037bc <LCD0_putch>
	while(*s){
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	781b      	ldrb	r3, [r3, #0]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d1f2      	bne.n	80037e6 <LCD0_string+0xa>
	}
}
 8003800:	bf00      	nop
 8003802:	bf00      	nop
 8003804:	3710      	adds	r7, #16
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <LCD0_string_size>:
void LCD0_string_size(const char* s, uint32_t size)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b084      	sub	sp, #16
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
 8003812:	6039      	str	r1, [r7, #0]
	char tmp;
	uint32_t pos = 0;
 8003814:	2300      	movs	r3, #0
 8003816:	60fb      	str	r3, [r7, #12]
	while(*s){
 8003818:	e00f      	b.n	800383a <LCD0_string_size+0x30>
		tmp=*(s++);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	1c5a      	adds	r2, r3, #1
 800381e:	607a      	str	r2, [r7, #4]
 8003820:	781b      	ldrb	r3, [r3, #0]
 8003822:	72fb      	strb	r3, [r7, #11]
		pos++;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	3301      	adds	r3, #1
 8003828:	60fb      	str	r3, [r7, #12]
		if(pos > size) // 1 TO SIZE+1
 800382a:	68fa      	ldr	r2, [r7, #12]
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	429a      	cmp	r2, r3
 8003830:	d808      	bhi.n	8003844 <LCD0_string_size+0x3a>
			break;
		LCD0_putch(tmp);
 8003832:	7afb      	ldrb	r3, [r7, #11]
 8003834:	4618      	mov	r0, r3
 8003836:	f7ff ffc1 	bl	80037bc <LCD0_putch>
	while(*s){
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1eb      	bne.n	800381a <LCD0_string_size+0x10>
 8003842:	e007      	b.n	8003854 <LCD0_string_size+0x4a>
			break;
 8003844:	bf00      	nop
	}
	while(pos < size){ // TO SIZE
 8003846:	e005      	b.n	8003854 <LCD0_string_size+0x4a>
		LCD0_putch(' ');
 8003848:	2020      	movs	r0, #32
 800384a:	f7ff ffb7 	bl	80037bc <LCD0_putch>
		pos++;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	3301      	adds	r3, #1
 8003852:	60fb      	str	r3, [r7, #12]
	while(pos < size){ // TO SIZE
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	429a      	cmp	r2, r3
 800385a:	d3f5      	bcc.n	8003848 <LCD0_string_size+0x3e>
	}
}
 800385c:	bf00      	nop
 800385e:	bf00      	nop
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <LCD0_hspace>:
void LCD0_hspace(uint32_t n)
{
 8003866:	b580      	push	{r7, lr}
 8003868:	b082      	sub	sp, #8
 800386a:	af00      	add	r7, sp, #0
 800386c:	6078      	str	r0, [r7, #4]
	for(; n; n--){
 800386e:	e005      	b.n	800387c <LCD0_hspace+0x16>
		LCD0_putch(' ');
 8003870:	2020      	movs	r0, #32
 8003872:	f7ff ffa3 	bl	80037bc <LCD0_putch>
	for(; n; n--){
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	3b01      	subs	r3, #1
 800387a:	607b      	str	r3, [r7, #4]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d1f6      	bne.n	8003870 <LCD0_hspace+0xa>
	}
}
 8003882:	bf00      	nop
 8003884:	bf00      	nop
 8003886:	3708      	adds	r7, #8
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}

0800388c <LCD0_clear>:
void LCD0_clear(void)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	af00      	add	r7, sp, #0
	LCD0_write(0x01, INST);
 8003890:	2100      	movs	r1, #0
 8003892:	2001      	movs	r0, #1
 8003894:	f7ff fd64 	bl	8003360 <LCD0_write>
	stm.systick.delay_ms(2);
 8003898:	4b03      	ldr	r3, [pc, #12]	; (80038a8 <LCD0_clear+0x1c>)
 800389a:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800389e:	2002      	movs	r0, #2
 80038a0:	4798      	blx	r3
}
 80038a2:	bf00      	nop
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	20000578 	.word	0x20000578

080038ac <LCD0_gotoxy>:
void LCD0_gotoxy(unsigned int y, unsigned int x)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
	switch(y){
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2b03      	cmp	r3, #3
 80038ba:	d837      	bhi.n	800392c <LCD0_gotoxy+0x80>
 80038bc:	a201      	add	r2, pc, #4	; (adr r2, 80038c4 <LCD0_gotoxy+0x18>)
 80038be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c2:	bf00      	nop
 80038c4:	080038d5 	.word	0x080038d5
 80038c8:	080038eb 	.word	0x080038eb
 80038cc:	08003901 	.word	0x08003901
 80038d0:	08003917 	.word	0x08003917
		case 0:
			LCD0_write((char)(0x80 + x), INST);
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	3b80      	subs	r3, #128	; 0x80
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	2100      	movs	r1, #0
 80038de:	4618      	mov	r0, r3
 80038e0:	f7ff fd3e 	bl	8003360 <LCD0_write>
			LCD0_BF();
 80038e4:	f7ff ff4e 	bl	8003784 <LCD0_BF>
			break;
 80038e8:	e021      	b.n	800392e <LCD0_gotoxy+0x82>
		case 1:
			LCD0_write((char)(0xC0 + x), INST);
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	3b40      	subs	r3, #64	; 0x40
 80038f0:	b2db      	uxtb	r3, r3
 80038f2:	2100      	movs	r1, #0
 80038f4:	4618      	mov	r0, r3
 80038f6:	f7ff fd33 	bl	8003360 <LCD0_write>
			LCD0_BF();
 80038fa:	f7ff ff43 	bl	8003784 <LCD0_BF>
			break;
 80038fe:	e016      	b.n	800392e <LCD0_gotoxy+0x82>
		case 2:
			LCD0_write((char)(0x94 + x), INST); // 0x94
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	b2db      	uxtb	r3, r3
 8003904:	3b6c      	subs	r3, #108	; 0x6c
 8003906:	b2db      	uxtb	r3, r3
 8003908:	2100      	movs	r1, #0
 800390a:	4618      	mov	r0, r3
 800390c:	f7ff fd28 	bl	8003360 <LCD0_write>
			LCD0_BF();
 8003910:	f7ff ff38 	bl	8003784 <LCD0_BF>
			break;
 8003914:	e00b      	b.n	800392e <LCD0_gotoxy+0x82>
		case 3:
			LCD0_write((char)(0xD4 + x), INST); // 0xD4
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	b2db      	uxtb	r3, r3
 800391a:	3b2c      	subs	r3, #44	; 0x2c
 800391c:	b2db      	uxtb	r3, r3
 800391e:	2100      	movs	r1, #0
 8003920:	4618      	mov	r0, r3
 8003922:	f7ff fd1d 	bl	8003360 <LCD0_write>
			LCD0_BF();
 8003926:	f7ff ff2d 	bl	8003784 <LCD0_BF>
			break;
 800392a:	e000      	b.n	800392e <LCD0_gotoxy+0x82>
		default:
			break;
 800392c:	bf00      	nop
	}
}
 800392e:	bf00      	nop
 8003930:	3708      	adds	r7, #8
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}
 8003936:	bf00      	nop

08003938 <LCD0_reboot>:
void LCD0_reboot(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
	//low high detect pin NC
	uint32_t i;
	uint32_t tmp;
	tmp = ireg->IDR & (1 << NC);
 800393e:	4b0d      	ldr	r3, [pc, #52]	; (8003974 <LCD0_reboot+0x3c>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	691b      	ldr	r3, [r3, #16]
 8003944:	f003 0308 	and.w	r3, r3, #8
 8003948:	607b      	str	r3, [r7, #4]
	i = tmp ^ lcd0_detect;
 800394a:	4b0b      	ldr	r3, [pc, #44]	; (8003978 <LCD0_reboot+0x40>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	4053      	eors	r3, r2
 8003952:	603b      	str	r3, [r7, #0]
	i &= tmp;
 8003954:	683a      	ldr	r2, [r7, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	4013      	ands	r3, r2
 800395a:	603b      	str	r3, [r7, #0]
	if(i)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d001      	beq.n	8003966 <LCD0_reboot+0x2e>
		LCD0_inic();
 8003962:	f7ff fc43 	bl	80031ec <LCD0_inic>
	lcd0_detect = tmp;
 8003966:	4a04      	ldr	r2, [pc, #16]	; (8003978 <LCD0_reboot+0x40>)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6013      	str	r3, [r2, #0]
}
 800396c:	bf00      	nop
 800396e:	3708      	adds	r7, #8
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}
 8003974:	2000071c 	.word	0x2000071c
 8003978:	20000720 	.word	0x20000720

0800397c <STM32446enable>:
/*
*** File Procedure and Functions
*/

// STM32446 Image Linker
STM32446 STM32446enable(void){
 800397c:	b580      	push	{r7, lr}
 800397e:	b082      	sub	sp, #8
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
/******************************************************************************
	Comment out the linked modules to reduce memmory usage.
	
*******************************************************************************/
	mem[0] = 0;
 8003984:	4b98      	ldr	r3, [pc, #608]	; (8003be8 <STM32446enable+0x26c>)
 8003986:	2200      	movs	r2, #0
 8003988:	601a      	str	r2, [r3, #0]
	nen[0] = 0;
 800398a:	4b98      	ldr	r3, [pc, #608]	; (8003bec <STM32446enable+0x270>)
 800398c:	2200      	movs	r2, #0
 800398e:	601a      	str	r2, [r3, #0]
	STM32446temperature = 0;
 8003990:	4997      	ldr	r1, [pc, #604]	; (8003bf0 <STM32446enable+0x274>)
 8003992:	f04f 0200 	mov.w	r2, #0
 8003996:	f04f 0300 	mov.w	r3, #0
 800399a:	e9c1 2300 	strd	r2, r3, [r1]
	/*****STM32446 OBJECTS******/
	//FLASH
	ret.flash.reg = (FLASH_TypeDef*) FLASH_R_BASE;
 800399e:	4b95      	ldr	r3, [pc, #596]	; (8003bf4 <STM32446enable+0x278>)
 80039a0:	4a95      	ldr	r2, [pc, #596]	; (8003bf8 <STM32446enable+0x27c>)
 80039a2:	601a      	str	r2, [r3, #0]
	
	//CRC
	ret.crc.reg = (CRC_TypeDef*) CRC_BASE;
 80039a4:	4b93      	ldr	r3, [pc, #588]	; (8003bf4 <STM32446enable+0x278>)
 80039a6:	4a95      	ldr	r2, [pc, #596]	; (8003bfc <STM32446enable+0x280>)
 80039a8:	605a      	str	r2, [r3, #4]
	
	//PWR
	ret.pwr.reg = (PWR_TypeDef*) PWR_BASE;
 80039aa:	4b92      	ldr	r3, [pc, #584]	; (8003bf4 <STM32446enable+0x278>)
 80039ac:	4a94      	ldr	r2, [pc, #592]	; (8003c00 <STM32446enable+0x284>)
 80039ae:	609a      	str	r2, [r3, #8]
	
	//RCC
	ret.rcc.reg = (RCC_TypeDef*) RCC_BASE;
 80039b0:	4b90      	ldr	r3, [pc, #576]	; (8003bf4 <STM32446enable+0x278>)
 80039b2:	4a94      	ldr	r2, [pc, #592]	; (8003c04 <STM32446enable+0x288>)
 80039b4:	60da      	str	r2, [r3, #12]
	ret.rcc.henable = STM32446RccHEnable;
 80039b6:	4b8f      	ldr	r3, [pc, #572]	; (8003bf4 <STM32446enable+0x278>)
 80039b8:	4a93      	ldr	r2, [pc, #588]	; (8003c08 <STM32446enable+0x28c>)
 80039ba:	611a      	str	r2, [r3, #16]
	ret.rcc.hselect = STM32446RccHSelect;
 80039bc:	4b8d      	ldr	r3, [pc, #564]	; (8003bf4 <STM32446enable+0x278>)
 80039be:	4a93      	ldr	r2, [pc, #588]	; (8003c0c <STM32446enable+0x290>)
 80039c0:	615a      	str	r2, [r3, #20]
	ret.rcc.lenable = STM32446RccLEnable;
 80039c2:	4b8c      	ldr	r3, [pc, #560]	; (8003bf4 <STM32446enable+0x278>)
 80039c4:	4a92      	ldr	r2, [pc, #584]	; (8003c10 <STM32446enable+0x294>)
 80039c6:	619a      	str	r2, [r3, #24]
	ret.rcc.lselect = STM32446RccLSelect;
 80039c8:	4b8a      	ldr	r3, [pc, #552]	; (8003bf4 <STM32446enable+0x278>)
 80039ca:	4a92      	ldr	r2, [pc, #584]	; (8003c14 <STM32446enable+0x298>)
 80039cc:	61da      	str	r2, [r3, #28]
	ret.rcc.prescaler = STM32446Prescaler;
 80039ce:	4b89      	ldr	r3, [pc, #548]	; (8003bf4 <STM32446enable+0x278>)
 80039d0:	4a91      	ldr	r2, [pc, #580]	; (8003c18 <STM32446enable+0x29c>)
 80039d2:	621a      	str	r2, [r3, #32]
	/****PLL****/
	ret.rcc.pll.division = STM32446PLLDivision;
 80039d4:	4b87      	ldr	r3, [pc, #540]	; (8003bf4 <STM32446enable+0x278>)
 80039d6:	4a91      	ldr	r2, [pc, #580]	; (8003c1c <STM32446enable+0x2a0>)
 80039d8:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rcc.pll.enable = STM32446RccPLLCLKEnable;
 80039da:	4b86      	ldr	r3, [pc, #536]	; (8003bf4 <STM32446enable+0x278>)
 80039dc:	4a90      	ldr	r2, [pc, #576]	; (8003c20 <STM32446enable+0x2a4>)
 80039de:	629a      	str	r2, [r3, #40]	; 0x28
	ret.rcc.plli2s.enable = STM32446RccPLLI2SEnable;
 80039e0:	4b84      	ldr	r3, [pc, #528]	; (8003bf4 <STM32446enable+0x278>)
 80039e2:	4a90      	ldr	r2, [pc, #576]	; (8003c24 <STM32446enable+0x2a8>)
 80039e4:	62da      	str	r2, [r3, #44]	; 0x2c
	ret.rcc.pllsai.enable = STM32446RccPLLSAIEnable;
 80039e6:	4b83      	ldr	r3, [pc, #524]	; (8003bf4 <STM32446enable+0x278>)
 80039e8:	4a8f      	ldr	r2, [pc, #572]	; (8003c28 <STM32446enable+0x2ac>)
 80039ea:	631a      	str	r2, [r3, #48]	; 0x30
	
	//GPIOA
	ret.gpioa.reg = (GPIO_TypeDef*) GPIOA_BASE;
 80039ec:	4b81      	ldr	r3, [pc, #516]	; (8003bf4 <STM32446enable+0x278>)
 80039ee:	4a8f      	ldr	r2, [pc, #572]	; (8003c2c <STM32446enable+0x2b0>)
 80039f0:	635a      	str	r2, [r3, #52]	; 0x34
	ret.gpioa.moder = STM32446GpioAmoder;
 80039f2:	4b80      	ldr	r3, [pc, #512]	; (8003bf4 <STM32446enable+0x278>)
 80039f4:	4a8e      	ldr	r2, [pc, #568]	; (8003c30 <STM32446enable+0x2b4>)
 80039f6:	639a      	str	r2, [r3, #56]	; 0x38
	ret.gpioa.ospeedr = STM32446GpioAospeedr;
 80039f8:	4b7e      	ldr	r3, [pc, #504]	; (8003bf4 <STM32446enable+0x278>)
 80039fa:	4a8e      	ldr	r2, [pc, #568]	; (8003c34 <STM32446enable+0x2b8>)
 80039fc:	63da      	str	r2, [r3, #60]	; 0x3c
	ret.gpioa.pupdr = STM32446GpioApupdr;
 80039fe:	4b7d      	ldr	r3, [pc, #500]	; (8003bf4 <STM32446enable+0x278>)
 8003a00:	4a8d      	ldr	r2, [pc, #564]	; (8003c38 <STM32446enable+0x2bc>)
 8003a02:	641a      	str	r2, [r3, #64]	; 0x40
	ret.gpioa.reset = STM32446GpioAreset;
 8003a04:	4b7b      	ldr	r3, [pc, #492]	; (8003bf4 <STM32446enable+0x278>)
 8003a06:	4a8d      	ldr	r2, [pc, #564]	; (8003c3c <STM32446enable+0x2c0>)
 8003a08:	649a      	str	r2, [r3, #72]	; 0x48
	ret.gpioa.set = STM32446GpioAset;
 8003a0a:	4b7a      	ldr	r3, [pc, #488]	; (8003bf4 <STM32446enable+0x278>)
 8003a0c:	4a8c      	ldr	r2, [pc, #560]	; (8003c40 <STM32446enable+0x2c4>)
 8003a0e:	64da      	str	r2, [r3, #76]	; 0x4c
	ret.gpioa.afr = STM32446GpioAafr;
 8003a10:	4b78      	ldr	r3, [pc, #480]	; (8003bf4 <STM32446enable+0x278>)
 8003a12:	4a8c      	ldr	r2, [pc, #560]	; (8003c44 <STM32446enable+0x2c8>)
 8003a14:	645a      	str	r2, [r3, #68]	; 0x44
	
	//GPIOB
	ret.gpiob.reg = (GPIO_TypeDef*) GPIOB_BASE;
 8003a16:	4b77      	ldr	r3, [pc, #476]	; (8003bf4 <STM32446enable+0x278>)
 8003a18:	4a8b      	ldr	r2, [pc, #556]	; (8003c48 <STM32446enable+0x2cc>)
 8003a1a:	651a      	str	r2, [r3, #80]	; 0x50
	ret.gpiob.moder = STM32446GpioBmoder;
 8003a1c:	4b75      	ldr	r3, [pc, #468]	; (8003bf4 <STM32446enable+0x278>)
 8003a1e:	4a8b      	ldr	r2, [pc, #556]	; (8003c4c <STM32446enable+0x2d0>)
 8003a20:	655a      	str	r2, [r3, #84]	; 0x54
	ret.gpiob.ospeedr = STM32446GpioBospeedr;
 8003a22:	4b74      	ldr	r3, [pc, #464]	; (8003bf4 <STM32446enable+0x278>)
 8003a24:	4a8a      	ldr	r2, [pc, #552]	; (8003c50 <STM32446enable+0x2d4>)
 8003a26:	659a      	str	r2, [r3, #88]	; 0x58
	ret.gpiob.pupdr = STM32446GpioBpupdr;
 8003a28:	4b72      	ldr	r3, [pc, #456]	; (8003bf4 <STM32446enable+0x278>)
 8003a2a:	4a8a      	ldr	r2, [pc, #552]	; (8003c54 <STM32446enable+0x2d8>)
 8003a2c:	65da      	str	r2, [r3, #92]	; 0x5c
	ret.gpiob.reset = STM32446GpioBreset;
 8003a2e:	4b71      	ldr	r3, [pc, #452]	; (8003bf4 <STM32446enable+0x278>)
 8003a30:	4a89      	ldr	r2, [pc, #548]	; (8003c58 <STM32446enable+0x2dc>)
 8003a32:	665a      	str	r2, [r3, #100]	; 0x64
	ret.gpiob.set = STM32446GpioBset;
 8003a34:	4b6f      	ldr	r3, [pc, #444]	; (8003bf4 <STM32446enable+0x278>)
 8003a36:	4a89      	ldr	r2, [pc, #548]	; (8003c5c <STM32446enable+0x2e0>)
 8003a38:	669a      	str	r2, [r3, #104]	; 0x68
	ret.gpiob.afr = STM32446GpioBafr;
 8003a3a:	4b6e      	ldr	r3, [pc, #440]	; (8003bf4 <STM32446enable+0x278>)
 8003a3c:	4a88      	ldr	r2, [pc, #544]	; (8003c60 <STM32446enable+0x2e4>)
 8003a3e:	661a      	str	r2, [r3, #96]	; 0x60
	
	//GPIOC
	ret.gpioc.reg = (GPIO_TypeDef*) GPIOC_BASE;
 8003a40:	4b6c      	ldr	r3, [pc, #432]	; (8003bf4 <STM32446enable+0x278>)
 8003a42:	4a88      	ldr	r2, [pc, #544]	; (8003c64 <STM32446enable+0x2e8>)
 8003a44:	66da      	str	r2, [r3, #108]	; 0x6c
	ret.gpioc.moder = STM32446GpioCmoder;
 8003a46:	4b6b      	ldr	r3, [pc, #428]	; (8003bf4 <STM32446enable+0x278>)
 8003a48:	4a87      	ldr	r2, [pc, #540]	; (8003c68 <STM32446enable+0x2ec>)
 8003a4a:	671a      	str	r2, [r3, #112]	; 0x70
	ret.gpioc.ospeedr = STM32446GpioCospeedr;
 8003a4c:	4b69      	ldr	r3, [pc, #420]	; (8003bf4 <STM32446enable+0x278>)
 8003a4e:	4a87      	ldr	r2, [pc, #540]	; (8003c6c <STM32446enable+0x2f0>)
 8003a50:	675a      	str	r2, [r3, #116]	; 0x74
	ret.gpioc.pupdr = STM32446GpioCpupdr;
 8003a52:	4b68      	ldr	r3, [pc, #416]	; (8003bf4 <STM32446enable+0x278>)
 8003a54:	4a86      	ldr	r2, [pc, #536]	; (8003c70 <STM32446enable+0x2f4>)
 8003a56:	679a      	str	r2, [r3, #120]	; 0x78
	ret.gpioc.reset = STM32446GpioCreset;
 8003a58:	4b66      	ldr	r3, [pc, #408]	; (8003bf4 <STM32446enable+0x278>)
 8003a5a:	4a86      	ldr	r2, [pc, #536]	; (8003c74 <STM32446enable+0x2f8>)
 8003a5c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	ret.gpioc.set = STM32446GpioCset;
 8003a60:	4b64      	ldr	r3, [pc, #400]	; (8003bf4 <STM32446enable+0x278>)
 8003a62:	4a85      	ldr	r2, [pc, #532]	; (8003c78 <STM32446enable+0x2fc>)
 8003a64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	ret.gpioc.afr = STM32446GpioCafr;
 8003a68:	4b62      	ldr	r3, [pc, #392]	; (8003bf4 <STM32446enable+0x278>)
 8003a6a:	4a84      	ldr	r2, [pc, #528]	; (8003c7c <STM32446enable+0x300>)
 8003a6c:	67da      	str	r2, [r3, #124]	; 0x7c
	
	//GPIOD
	ret.gpiod.reg = (GPIO_TypeDef*) GPIOD_BASE;
 8003a6e:	4b61      	ldr	r3, [pc, #388]	; (8003bf4 <STM32446enable+0x278>)
 8003a70:	4a83      	ldr	r2, [pc, #524]	; (8003c80 <STM32446enable+0x304>)
 8003a72:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	ret.gpiod.moder = STM32446GpioDmoder;
 8003a76:	4b5f      	ldr	r3, [pc, #380]	; (8003bf4 <STM32446enable+0x278>)
 8003a78:	4a82      	ldr	r2, [pc, #520]	; (8003c84 <STM32446enable+0x308>)
 8003a7a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	ret.gpiod.ospeedr = STM32446GpioDospeedr;
 8003a7e:	4b5d      	ldr	r3, [pc, #372]	; (8003bf4 <STM32446enable+0x278>)
 8003a80:	4a81      	ldr	r2, [pc, #516]	; (8003c88 <STM32446enable+0x30c>)
 8003a82:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	ret.gpiod.pupdr = STM32446GpioDpupdr;
 8003a86:	4b5b      	ldr	r3, [pc, #364]	; (8003bf4 <STM32446enable+0x278>)
 8003a88:	4a80      	ldr	r2, [pc, #512]	; (8003c8c <STM32446enable+0x310>)
 8003a8a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	ret.gpiod.reset = STM32446GpioDreset;
 8003a8e:	4b59      	ldr	r3, [pc, #356]	; (8003bf4 <STM32446enable+0x278>)
 8003a90:	4a7f      	ldr	r2, [pc, #508]	; (8003c90 <STM32446enable+0x314>)
 8003a92:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	ret.gpiod.set = STM32446GpioDset;
 8003a96:	4b57      	ldr	r3, [pc, #348]	; (8003bf4 <STM32446enable+0x278>)
 8003a98:	4a7e      	ldr	r2, [pc, #504]	; (8003c94 <STM32446enable+0x318>)
 8003a9a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ret.gpiod.afr = STM32446GpioDafr;
 8003a9e:	4b55      	ldr	r3, [pc, #340]	; (8003bf4 <STM32446enable+0x278>)
 8003aa0:	4a7d      	ldr	r2, [pc, #500]	; (8003c98 <STM32446enable+0x31c>)
 8003aa2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

	//GPIOE
	ret.gpioe.reg = (GPIO_TypeDef*) GPIOE_BASE;
 8003aa6:	4b53      	ldr	r3, [pc, #332]	; (8003bf4 <STM32446enable+0x278>)
 8003aa8:	4a7c      	ldr	r2, [pc, #496]	; (8003c9c <STM32446enable+0x320>)
 8003aaa:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	ret.gpioe.moder = STM32446GpioEmoder;
 8003aae:	4b51      	ldr	r3, [pc, #324]	; (8003bf4 <STM32446enable+0x278>)
 8003ab0:	4a7b      	ldr	r2, [pc, #492]	; (8003ca0 <STM32446enable+0x324>)
 8003ab2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	ret.gpioe.ospeedr = STM32446GpioEospeedr;
 8003ab6:	4b4f      	ldr	r3, [pc, #316]	; (8003bf4 <STM32446enable+0x278>)
 8003ab8:	4a7a      	ldr	r2, [pc, #488]	; (8003ca4 <STM32446enable+0x328>)
 8003aba:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	ret.gpioe.pupdr = STM32446GpioEpupdr;
 8003abe:	4b4d      	ldr	r3, [pc, #308]	; (8003bf4 <STM32446enable+0x278>)
 8003ac0:	4a79      	ldr	r2, [pc, #484]	; (8003ca8 <STM32446enable+0x32c>)
 8003ac2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	ret.gpioe.reset = STM32446GpioEreset;
 8003ac6:	4b4b      	ldr	r3, [pc, #300]	; (8003bf4 <STM32446enable+0x278>)
 8003ac8:	4a78      	ldr	r2, [pc, #480]	; (8003cac <STM32446enable+0x330>)
 8003aca:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	ret.gpioe.set = STM32446GpioEset;
 8003ace:	4b49      	ldr	r3, [pc, #292]	; (8003bf4 <STM32446enable+0x278>)
 8003ad0:	4a77      	ldr	r2, [pc, #476]	; (8003cb0 <STM32446enable+0x334>)
 8003ad2:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	ret.gpioe.afr = STM32446GpioEafr;
 8003ad6:	4b47      	ldr	r3, [pc, #284]	; (8003bf4 <STM32446enable+0x278>)
 8003ad8:	4a76      	ldr	r2, [pc, #472]	; (8003cb4 <STM32446enable+0x338>)
 8003ada:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4

	//GPIOH
	ret.gpioh.reg = (GPIO_TypeDef*) GPIOH_BASE;
 8003ade:	4b45      	ldr	r3, [pc, #276]	; (8003bf4 <STM32446enable+0x278>)
 8003ae0:	4a75      	ldr	r2, [pc, #468]	; (8003cb8 <STM32446enable+0x33c>)
 8003ae2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	ret.gpioh.moder = STM32446GpioHmoder;
 8003ae6:	4b43      	ldr	r3, [pc, #268]	; (8003bf4 <STM32446enable+0x278>)
 8003ae8:	4a74      	ldr	r2, [pc, #464]	; (8003cbc <STM32446enable+0x340>)
 8003aea:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	ret.gpioh.ospeedr = STM32446GpioHospeedr;
 8003aee:	4b41      	ldr	r3, [pc, #260]	; (8003bf4 <STM32446enable+0x278>)
 8003af0:	4a73      	ldr	r2, [pc, #460]	; (8003cc0 <STM32446enable+0x344>)
 8003af2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	ret.gpioh.pupdr = STM32446GpioHpupdr;
 8003af6:	4b3f      	ldr	r3, [pc, #252]	; (8003bf4 <STM32446enable+0x278>)
 8003af8:	4a72      	ldr	r2, [pc, #456]	; (8003cc4 <STM32446enable+0x348>)
 8003afa:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	ret.gpioh.reset = STM32446GpioHreset;
 8003afe:	4b3d      	ldr	r3, [pc, #244]	; (8003bf4 <STM32446enable+0x278>)
 8003b00:	4a71      	ldr	r2, [pc, #452]	; (8003cc8 <STM32446enable+0x34c>)
 8003b02:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	ret.gpioh.set = STM32446GpioHset;
 8003b06:	4b3b      	ldr	r3, [pc, #236]	; (8003bf4 <STM32446enable+0x278>)
 8003b08:	4a70      	ldr	r2, [pc, #448]	; (8003ccc <STM32446enable+0x350>)
 8003b0a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	ret.gpioh.afr = STM32446GpioHafr;
 8003b0e:	4b39      	ldr	r3, [pc, #228]	; (8003bf4 <STM32446enable+0x278>)
 8003b10:	4a6f      	ldr	r2, [pc, #444]	; (8003cd0 <STM32446enable+0x354>)
 8003b12:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	
	//RTC
	ret.rtc.reg = (RTC_TypeDef*) RTC_BASE;
 8003b16:	4b37      	ldr	r3, [pc, #220]	; (8003bf4 <STM32446enable+0x278>)
 8003b18:	4a6e      	ldr	r2, [pc, #440]	; (8003cd4 <STM32446enable+0x358>)
 8003b1a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	ret.rtc.inic = STM32446RtcInic;
 8003b1e:	4b35      	ldr	r3, [pc, #212]	; (8003bf4 <STM32446enable+0x278>)
 8003b20:	4a6d      	ldr	r2, [pc, #436]	; (8003cd8 <STM32446enable+0x35c>)
 8003b22:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	ret.rtc.Day = STM32446RtcDay;
 8003b26:	4b33      	ldr	r3, [pc, #204]	; (8003bf4 <STM32446enable+0x278>)
 8003b28:	4a6c      	ldr	r2, [pc, #432]	; (8003cdc <STM32446enable+0x360>)
 8003b2a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ret.rtc.Month = STM32446RtcMonth;
 8003b2e:	4b31      	ldr	r3, [pc, #196]	; (8003bf4 <STM32446enable+0x278>)
 8003b30:	4a6b      	ldr	r2, [pc, #428]	; (8003ce0 <STM32446enable+0x364>)
 8003b32:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	ret.rtc.WeekDay = STM32446RtcWeekDay;
 8003b36:	4b2f      	ldr	r3, [pc, #188]	; (8003bf4 <STM32446enable+0x278>)
 8003b38:	4a6a      	ldr	r2, [pc, #424]	; (8003ce4 <STM32446enable+0x368>)
 8003b3a:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	ret.rtc.Year = STM32446RtcYear;
 8003b3e:	4b2d      	ldr	r3, [pc, #180]	; (8003bf4 <STM32446enable+0x278>)
 8003b40:	4a69      	ldr	r2, [pc, #420]	; (8003ce8 <STM32446enable+0x36c>)
 8003b42:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	ret.rtc.Hour = STM32446RtcHour;
 8003b46:	4b2b      	ldr	r3, [pc, #172]	; (8003bf4 <STM32446enable+0x278>)
 8003b48:	4a68      	ldr	r2, [pc, #416]	; (8003cec <STM32446enable+0x370>)
 8003b4a:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	ret.rtc.Minute = STM32446RtcMinute;
 8003b4e:	4b29      	ldr	r3, [pc, #164]	; (8003bf4 <STM32446enable+0x278>)
 8003b50:	4a67      	ldr	r2, [pc, #412]	; (8003cf0 <STM32446enable+0x374>)
 8003b52:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	ret.rtc.Second = STM32446RtcSecond;
 8003b56:	4b27      	ldr	r3, [pc, #156]	; (8003bf4 <STM32446enable+0x278>)
 8003b58:	4a66      	ldr	r2, [pc, #408]	; (8003cf4 <STM32446enable+0x378>)
 8003b5a:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	ret.rtc.dr2vec = STM32446Rtcdr2vec;
 8003b5e:	4b25      	ldr	r3, [pc, #148]	; (8003bf4 <STM32446enable+0x278>)
 8003b60:	4a65      	ldr	r2, [pc, #404]	; (8003cf8 <STM32446enable+0x37c>)
 8003b62:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	ret.rtc.tr2vec = STM32446Rtctr2vec;
 8003b66:	4b23      	ldr	r3, [pc, #140]	; (8003bf4 <STM32446enable+0x278>)
 8003b68:	4a64      	ldr	r2, [pc, #400]	; (8003cfc <STM32446enable+0x380>)
 8003b6a:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	ret.rtc.RegWrite = STM32446RtcRegWrite;
 8003b6e:	4b21      	ldr	r3, [pc, #132]	; (8003bf4 <STM32446enable+0x278>)
 8003b70:	4a63      	ldr	r2, [pc, #396]	; (8003d00 <STM32446enable+0x384>)
 8003b72:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	
	//SYSCFG
	ret.syscfg.reg = (SYSCFG_TypeDef*) SYSCFG_BASE;
 8003b76:	4b1f      	ldr	r3, [pc, #124]	; (8003bf4 <STM32446enable+0x278>)
 8003b78:	4a62      	ldr	r2, [pc, #392]	; (8003d04 <STM32446enable+0x388>)
 8003b7a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	
	//DMA1
	ret.dma1.reg = (DMA_TypeDef*) DMA1_BASE;
 8003b7e:	4b1d      	ldr	r3, [pc, #116]	; (8003bf4 <STM32446enable+0x278>)
 8003b80:	4a61      	ldr	r2, [pc, #388]	; (8003d08 <STM32446enable+0x38c>)
 8003b82:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	//DMA2
	ret.dma2.reg = (DMA_TypeDef*) DMA2_BASE;
 8003b86:	4b1b      	ldr	r3, [pc, #108]	; (8003bf4 <STM32446enable+0x278>)
 8003b88:	4a60      	ldr	r2, [pc, #384]	; (8003d0c <STM32446enable+0x390>)
 8003b8a:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	
	//NVIC
	ret.nvic.reg = (NVIC_Type*) NVIC_BASE;
 8003b8e:	4b19      	ldr	r3, [pc, #100]	; (8003bf4 <STM32446enable+0x278>)
 8003b90:	4a5f      	ldr	r2, [pc, #380]	; (8003d10 <STM32446enable+0x394>)
 8003b92:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	
	//SysTick (Used as Delay Source)
	ret.systick.reg = (SysTick_Type*) SysTick_BASE;
 8003b96:	4b17      	ldr	r3, [pc, #92]	; (8003bf4 <STM32446enable+0x278>)
 8003b98:	4a5e      	ldr	r2, [pc, #376]	; (8003d14 <STM32446enable+0x398>)
 8003b9a:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
	ret.systick.delay_ms = STM32446delay_ms;
 8003b9e:	4b15      	ldr	r3, [pc, #84]	; (8003bf4 <STM32446enable+0x278>)
 8003ba0:	4a5d      	ldr	r2, [pc, #372]	; (8003d18 <STM32446enable+0x39c>)
 8003ba2:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	ret.systick.delay_10us = STM32446delay_10us;
 8003ba6:	4b13      	ldr	r3, [pc, #76]	; (8003bf4 <STM32446enable+0x278>)
 8003ba8:	4a5c      	ldr	r2, [pc, #368]	; (8003d1c <STM32446enable+0x3a0>)
 8003baa:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	
	/**random order**/
	
	//TIM9
	ret.tim9.reg = (TIM_TypeDef*) TIM9_BASE;
 8003bae:	4b11      	ldr	r3, [pc, #68]	; (8003bf4 <STM32446enable+0x278>)
 8003bb0:	4a5b      	ldr	r2, [pc, #364]	; (8003d20 <STM32446enable+0x3a4>)
 8003bb2:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	
	//ADC1
	ret.adc1.reg = (ADC_TypeDef*) ADC1_BASE;
 8003bb6:	4b0f      	ldr	r3, [pc, #60]	; (8003bf4 <STM32446enable+0x278>)
 8003bb8:	4a5a      	ldr	r2, [pc, #360]	; (8003d24 <STM32446enable+0x3a8>)
 8003bba:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
	/****single****/
	ret.adc1.single.inic = STM32446Adc1Inic;
 8003bbe:	4b0d      	ldr	r3, [pc, #52]	; (8003bf4 <STM32446enable+0x278>)
 8003bc0:	4a59      	ldr	r2, [pc, #356]	; (8003d28 <STM32446enable+0x3ac>)
 8003bc2:	f8c3 2130 	str.w	r2, [r3, #304]	; 0x130
	ret.adc1.single.vbat = STM32446Adc1VBAT;
 8003bc6:	4b0b      	ldr	r3, [pc, #44]	; (8003bf4 <STM32446enable+0x278>)
 8003bc8:	4a58      	ldr	r2, [pc, #352]	; (8003d2c <STM32446enable+0x3b0>)
 8003bca:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
	ret.adc1.single.temp = STM32446Adc1TEMP;
 8003bce:	4b09      	ldr	r3, [pc, #36]	; (8003bf4 <STM32446enable+0x278>)
 8003bd0:	4a57      	ldr	r2, [pc, #348]	; (8003d30 <STM32446enable+0x3b4>)
 8003bd2:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	ret.adc1.single.start = STM32446Adc1Start;
 8003bd6:	4b07      	ldr	r3, [pc, #28]	; (8003bf4 <STM32446enable+0x278>)
 8003bd8:	4a56      	ldr	r2, [pc, #344]	; (8003d34 <STM32446enable+0x3b8>)
 8003bda:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	ret.adc1.single.read = STM32446Adc1Read;
 8003bde:	4b05      	ldr	r3, [pc, #20]	; (8003bf4 <STM32446enable+0x278>)
 8003be0:	4a55      	ldr	r2, [pc, #340]	; (8003d38 <STM32446enable+0x3bc>)
 8003be2:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
 8003be6:	e0a9      	b.n	8003d3c <STM32446enable+0x3c0>
 8003be8:	200008d4 	.word	0x200008d4
 8003bec:	200008e4 	.word	0x200008e4
 8003bf0:	200008f8 	.word	0x200008f8
 8003bf4:	20000724 	.word	0x20000724
 8003bf8:	40023c00 	.word	0x40023c00
 8003bfc:	40023000 	.word	0x40023000
 8003c00:	40007000 	.word	0x40007000
 8003c04:	40023800 	.word	0x40023800
 8003c08:	08003ed1 	.word	0x08003ed1
 8003c0c:	08003f8d 	.word	0x08003f8d
 8003c10:	08004015 	.word	0x08004015
 8003c14:	080040d1 	.word	0x080040d1
 8003c18:	08004155 	.word	0x08004155
 8003c1c:	080043f5 	.word	0x080043f5
 8003c20:	08004559 	.word	0x08004559
 8003c24:	080045ad 	.word	0x080045ad
 8003c28:	08004601 	.word	0x08004601
 8003c2c:	40020000 	.word	0x40020000
 8003c30:	08004909 	.word	0x08004909
 8003c34:	080049b1 	.word	0x080049b1
 8003c38:	08004a59 	.word	0x08004a59
 8003c3c:	08004b01 	.word	0x08004b01
 8003c40:	08004b25 	.word	0x08004b25
 8003c44:	08004b49 	.word	0x08004b49
 8003c48:	40020400 	.word	0x40020400
 8003c4c:	08004c41 	.word	0x08004c41
 8003c50:	08004ce9 	.word	0x08004ce9
 8003c54:	08004d91 	.word	0x08004d91
 8003c58:	08004e39 	.word	0x08004e39
 8003c5c:	08004e5d 	.word	0x08004e5d
 8003c60:	08004e81 	.word	0x08004e81
 8003c64:	40020800 	.word	0x40020800
 8003c68:	08004f79 	.word	0x08004f79
 8003c6c:	08005021 	.word	0x08005021
 8003c70:	080050c9 	.word	0x080050c9
 8003c74:	08005171 	.word	0x08005171
 8003c78:	08005195 	.word	0x08005195
 8003c7c:	080051b9 	.word	0x080051b9
 8003c80:	40020c00 	.word	0x40020c00
 8003c84:	080052b1 	.word	0x080052b1
 8003c88:	08005369 	.word	0x08005369
 8003c8c:	08005421 	.word	0x08005421
 8003c90:	080054d9 	.word	0x080054d9
 8003c94:	080054fd 	.word	0x080054fd
 8003c98:	08005521 	.word	0x08005521
 8003c9c:	40021000 	.word	0x40021000
 8003ca0:	08005629 	.word	0x08005629
 8003ca4:	080056e1 	.word	0x080056e1
 8003ca8:	08005799 	.word	0x08005799
 8003cac:	08005851 	.word	0x08005851
 8003cb0:	08005875 	.word	0x08005875
 8003cb4:	08005899 	.word	0x08005899
 8003cb8:	40021c00 	.word	0x40021c00
 8003cbc:	080059a1 	.word	0x080059a1
 8003cc0:	08005a59 	.word	0x08005a59
 8003cc4:	08005b11 	.word	0x08005b11
 8003cc8:	08005bc9 	.word	0x08005bc9
 8003ccc:	08005bed 	.word	0x08005bed
 8003cd0:	08005c11 	.word	0x08005c11
 8003cd4:	40002800 	.word	0x40002800
 8003cd8:	08005d19 	.word	0x08005d19
 8003cdc:	0800610d 	.word	0x0800610d
 8003ce0:	0800608d 	.word	0x0800608d
 8003ce4:	08006029 	.word	0x08006029
 8003ce8:	08005fa9 	.word	0x08005fa9
 8003cec:	08005dfd 	.word	0x08005dfd
 8003cf0:	08005e8d 	.word	0x08005e8d
 8003cf4:	08005f1d 	.word	0x08005f1d
 8003cf8:	080061f1 	.word	0x080061f1
 8003cfc:	0800631d 	.word	0x0800631d
 8003d00:	08006189 	.word	0x08006189
 8003d04:	40013800 	.word	0x40013800
 8003d08:	40026000 	.word	0x40026000
 8003d0c:	40026400 	.word	0x40026400
 8003d10:	e000e100 	.word	0xe000e100
 8003d14:	e000e010 	.word	0xe000e010
 8003d18:	08006eb9 	.word	0x08006eb9
 8003d1c:	08006f2d 	.word	0x08006f2d
 8003d20:	40014000 	.word	0x40014000
 8003d24:	40012000 	.word	0x40012000
 8003d28:	08006449 	.word	0x08006449
 8003d2c:	080064d1 	.word	0x080064d1
 8003d30:	080064f9 	.word	0x080064f9
 8003d34:	08006521 	.word	0x08006521
 8003d38:	0800655d 	.word	0x0800655d
	ret.adc1.single.restart = STM32446Adc1Restart;
 8003d3c:	4b37      	ldr	r3, [pc, #220]	; (8003e1c <STM32446enable+0x4a0>)
 8003d3e:	4a38      	ldr	r2, [pc, #224]	; (8003e20 <STM32446enable+0x4a4>)
 8003d40:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	ret.adc1.single.stop = STM32446Adc1Stop;
 8003d44:	4b35      	ldr	r3, [pc, #212]	; (8003e1c <STM32446enable+0x4a0>)
 8003d46:	4a37      	ldr	r2, [pc, #220]	; (8003e24 <STM32446enable+0x4a8>)
 8003d48:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	
	//ADC COMMON
	ret.adc123.reg = (ADC_Common_TypeDef*) ADC123_COMMON_BASE;
 8003d4c:	4b33      	ldr	r3, [pc, #204]	; (8003e1c <STM32446enable+0x4a0>)
 8003d4e:	4a36      	ldr	r2, [pc, #216]	; (8003e28 <STM32446enable+0x4ac>)
 8003d50:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
	
	//USART1
	ret.usart1.reg = (USART_TypeDef*) USART1_BASE;
 8003d54:	4b31      	ldr	r3, [pc, #196]	; (8003e1c <STM32446enable+0x4a0>)
 8003d56:	4a35      	ldr	r2, [pc, #212]	; (8003e2c <STM32446enable+0x4b0>)
 8003d58:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	ret.usart1.parameters = STM32446usart1parameters;
 8003d5c:	4b2f      	ldr	r3, [pc, #188]	; (8003e1c <STM32446enable+0x4a0>)
 8003d5e:	4a34      	ldr	r2, [pc, #208]	; (8003e30 <STM32446enable+0x4b4>)
 8003d60:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	ret.usart1.test = STM32446usart1transmitsetup;
 8003d64:	4b2d      	ldr	r3, [pc, #180]	; (8003e1c <STM32446enable+0x4a0>)
 8003d66:	4a33      	ldr	r2, [pc, #204]	; (8003e34 <STM32446enable+0x4b8>)
 8003d68:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
	
	/*** INICS ***/
	ret.inic.peripheral = STM32446PeripheralInic;
 8003d6c:	4b2b      	ldr	r3, [pc, #172]	; (8003e1c <STM32446enable+0x4a0>)
 8003d6e:	4a32      	ldr	r2, [pc, #200]	; (8003e38 <STM32446enable+0x4bc>)
 8003d70:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	
	/*** FUNCS ***/
	ret.func.bcd2dec = STM32446bcd2dec;
 8003d74:	4b29      	ldr	r3, [pc, #164]	; (8003e1c <STM32446enable+0x4a0>)
 8003d76:	4a31      	ldr	r2, [pc, #196]	; (8003e3c <STM32446enable+0x4c0>)
 8003d78:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	ret.func.dec2bcd = STM32446dec2bcd;
 8003d7c:	4b27      	ldr	r3, [pc, #156]	; (8003e1c <STM32446enable+0x4a0>)
 8003d7e:	4a30      	ldr	r2, [pc, #192]	; (8003e40 <STM32446enable+0x4c4>)
 8003d80:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	ret.func.triggerA = STM32446triggerA;
 8003d84:	4b25      	ldr	r3, [pc, #148]	; (8003e1c <STM32446enable+0x4a0>)
 8003d86:	4a2f      	ldr	r2, [pc, #188]	; (8003e44 <STM32446enable+0x4c8>)
 8003d88:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	ret.func.triggerB = STM32446triggerB;
 8003d8c:	4b23      	ldr	r3, [pc, #140]	; (8003e1c <STM32446enable+0x4a0>)
 8003d8e:	4a2e      	ldr	r2, [pc, #184]	; (8003e48 <STM32446enable+0x4cc>)
 8003d90:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	ret.func.ReadHLByte = STM32ReadHLByte;
 8003d94:	4b21      	ldr	r3, [pc, #132]	; (8003e1c <STM32446enable+0x4a0>)
 8003d96:	4a2d      	ldr	r2, [pc, #180]	; (8003e4c <STM32446enable+0x4d0>)
 8003d98:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
	ret.func.ReadLHByte = STM32ReadLHByte;
 8003d9c:	4b1f      	ldr	r3, [pc, #124]	; (8003e1c <STM32446enable+0x4a0>)
 8003d9e:	4a2c      	ldr	r2, [pc, #176]	; (8003e50 <STM32446enable+0x4d4>)
 8003da0:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
	ret.func.WriteHLByte = STM32WriteHLByte;
 8003da4:	4b1d      	ldr	r3, [pc, #116]	; (8003e1c <STM32446enable+0x4a0>)
 8003da6:	4a2b      	ldr	r2, [pc, #172]	; (8003e54 <STM32446enable+0x4d8>)
 8003da8:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
	ret.func.WriteLHByte = STM32WriteLHByte;
 8003dac:	4b1b      	ldr	r3, [pc, #108]	; (8003e1c <STM32446enable+0x4a0>)
 8003dae:	4a2a      	ldr	r2, [pc, #168]	; (8003e58 <STM32446enable+0x4dc>)
 8003db0:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
	ret.func.SwapByte = STM32SwapByte;
 8003db4:	4b19      	ldr	r3, [pc, #100]	; (8003e1c <STM32446enable+0x4a0>)
 8003db6:	4a29      	ldr	r2, [pc, #164]	; (8003e5c <STM32446enable+0x4e0>)
 8003db8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	ret.func.setpins = STM32446GpioSetpins;
 8003dbc:	4b17      	ldr	r3, [pc, #92]	; (8003e1c <STM32446enable+0x4a0>)
 8003dbe:	4a28      	ldr	r2, [pc, #160]	; (8003e60 <STM32446enable+0x4e4>)
 8003dc0:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	ret.func.setpin = STM32446GpioSetpin;
 8003dc4:	4b15      	ldr	r3, [pc, #84]	; (8003e1c <STM32446enable+0x4a0>)
 8003dc6:	4a27      	ldr	r2, [pc, #156]	; (8003e64 <STM32446enable+0x4e8>)
 8003dc8:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	ret.func.set = STM32446GpioSet;
 8003dcc:	4b13      	ldr	r3, [pc, #76]	; (8003e1c <STM32446enable+0x4a0>)
 8003dce:	4a26      	ldr	r2, [pc, #152]	; (8003e68 <STM32446enable+0x4ec>)
 8003dd0:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	ret.func.resetpins = STM32446GpioResetpins;
 8003dd4:	4b11      	ldr	r3, [pc, #68]	; (8003e1c <STM32446enable+0x4a0>)
 8003dd6:	4a25      	ldr	r2, [pc, #148]	; (8003e6c <STM32446enable+0x4f0>)
 8003dd8:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	ret.func.resetpin = STM32446GpioResetpin;
 8003ddc:	4b0f      	ldr	r3, [pc, #60]	; (8003e1c <STM32446enable+0x4a0>)
 8003dde:	4a24      	ldr	r2, [pc, #144]	; (8003e70 <STM32446enable+0x4f4>)
 8003de0:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
	ret.func.reset = STM32446GpioReset;
 8003de4:	4b0d      	ldr	r3, [pc, #52]	; (8003e1c <STM32446enable+0x4a0>)
 8003de6:	4a23      	ldr	r2, [pc, #140]	; (8003e74 <STM32446enable+0x4f8>)
 8003de8:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
	ret.func.setupreg = STM32446Gpiosetupreg;
 8003dec:	4b0b      	ldr	r3, [pc, #44]	; (8003e1c <STM32446enable+0x4a0>)
 8003dee:	4a22      	ldr	r2, [pc, #136]	; (8003e78 <STM32446enable+0x4fc>)
 8003df0:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
	ret.func.setup = STM32446GpioSetup;
 8003df4:	4b09      	ldr	r3, [pc, #36]	; (8003e1c <STM32446enable+0x4a0>)
 8003df6:	4a21      	ldr	r2, [pc, #132]	; (8003e7c <STM32446enable+0x500>)
 8003df8:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	
	/****************************************************************************/
	SystickInic(); // Polling delay source.
 8003dfc:	f003 f83a 	bl	8006e74 <SystickInic>
	/****************************************************************************/
	return ret;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	4a06      	ldr	r2, [pc, #24]	; (8003e1c <STM32446enable+0x4a0>)
 8003e04:	4618      	mov	r0, r3
 8003e06:	4611      	mov	r1, r2
 8003e08:	f44f 73d2 	mov.w	r3, #420	; 0x1a4
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	f003 f901 	bl	8007014 <memcpy>
}
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	3708      	adds	r7, #8
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	20000724 	.word	0x20000724
 8003e20:	080065b9 	.word	0x080065b9
 8003e24:	080065f1 	.word	0x080065f1
 8003e28:	40012300 	.word	0x40012300
 8003e2c:	40011000 	.word	0x40011000
 8003e30:	080066b9 	.word	0x080066b9
 8003e34:	08006619 	.word	0x08006619
 8003e38:	08003e81 	.word	0x08003e81
 8003e3c:	08006a2d 	.word	0x08006a2d
 8003e40:	08006a61 	.word	0x08006a61
 8003e44:	08006aa5 	.word	0x08006aa5
 8003e48:	08006b51 	.word	0x08006b51
 8003e4c:	08006bfd 	.word	0x08006bfd
 8003e50:	08006c21 	.word	0x08006c21
 8003e54:	08006c45 	.word	0x08006c45
 8003e58:	08006c7d 	.word	0x08006c7d
 8003e5c:	08006cb5 	.word	0x08006cb5
 8003e60:	08004655 	.word	0x08004655
 8003e64:	080046a7 	.word	0x080046a7
 8003e68:	080046cb 	.word	0x080046cb
 8003e6c:	080046e7 	.word	0x080046e7
 8003e70:	0800473b 	.word	0x0800473b
 8003e74:	08004761 	.word	0x08004761
 8003e78:	08004781 	.word	0x08004781
 8003e7c:	08004821 	.word	0x08004821

08003e80 <STM32446PeripheralInic>:
/*******************************/
/*************INICS*************/
/*******************************/
// peripheral
uint8_t STM32446PeripheralInic(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af02      	add	r7, sp, #8
	/**************************************************************************
	PLLDIVISIO parameters
	source 0 or 1		M 2 to 63		N 50 to 432		P 2,4,6,8
	Q 2 to 15			R 2 to 7        (2Mhz ideal, N/m  *  clkx)
	**************************************************************************/
	STM32446PLLDivision(0, 8, 400, 2, 8, 4);
 8003e86:	2304      	movs	r3, #4
 8003e88:	9301      	str	r3, [sp, #4]
 8003e8a:	2308      	movs	r3, #8
 8003e8c:	9300      	str	r3, [sp, #0]
 8003e8e:	2302      	movs	r3, #2
 8003e90:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8003e94:	2108      	movs	r1, #8
 8003e96:	2000      	movs	r0, #0
 8003e98:	f000 faac 	bl	80043f4 <STM32446PLLDivision>
	// Enable PLL
	STM32446RccPLLCLKEnable(0); // Only enable when Division is configured correctly.
 8003e9c:	2000      	movs	r0, #0
 8003e9e:	f000 fb5b 	bl	8004558 <STM32446RccPLLCLKEnable>
	SysClock prescaler parameters
	AHB 1,2,4,8,16,64,128,256,512 		APB1 1,2,4,8,16		APB2 1,2,4,8,16
	RTC 2 to 31
	**************************************************************************/
	//STM32446Prescaler(16, 1, 1, 0); // using PLL at 25Mhz [16 a must]
	STM32446Prescaler(1, 1, 1, 0);
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	2101      	movs	r1, #1
 8003ea8:	2001      	movs	r0, #1
 8003eaa:	f000 f953 	bl	8004154 <STM32446Prescaler>
	// System Clock Source
	STM32446RccHEnable(0);
 8003eae:	2000      	movs	r0, #0
 8003eb0:	f000 f80e 	bl	8003ed0 <STM32446RccHEnable>
	// System Clock Select or Enable
	clkused = STM32446RccHSelect(0); // SW[1:0]: System clock switch 00 - HSI, 01 - HSE pg133
 8003eb4:	2000      	movs	r0, #0
 8003eb6:	f000 f869 	bl	8003f8c <STM32446RccHSelect>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	71fb      	strb	r3, [r7, #7]
	// Low Speed Internal Clock turned on as default
	// Internal low-speed oscillator enable and Internal low-speed oscillator ready
	STM32446RccLEnable(2);
 8003ebe:	2002      	movs	r0, #2
 8003ec0:	f000 f8a8 	bl	8004014 <STM32446RccLEnable>
	return clkused;
 8003ec4:	79fb      	ldrb	r3, [r7, #7]
}
 8003ec6:	4618      	mov	r0, r3
 8003ec8:	3708      	adds	r7, #8
 8003eca:	46bd      	mov	sp, r7
 8003ecc:	bd80      	pop	{r7, pc}
	...

08003ed0 <STM32446RccHEnable>:
/*******************************/
/*************FUNCS*************/
/*******************************/
// RCC
void STM32446RccHEnable(unsigned int hclock)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 8003ed8:	2301      	movs	r3, #1
 8003eda:	60fb      	str	r3, [r7, #12]
 8003edc:	2301      	movs	r3, #1
 8003ede:	60bb      	str	r3, [r7, #8]
 8003ee0:	e048      	b.n	8003f74 <STM32446RccHEnable+0xa4>
		if(hclock == 0){ // HSION: Internal high-speed clock enable
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d117      	bne.n	8003f18 <STM32446RccHEnable+0x48>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 1) ) rdy = 0;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00a      	beq.n	8003f04 <STM32446RccHEnable+0x34>
 8003eee:	4b26      	ldr	r3, [pc, #152]	; (8003f88 <STM32446RccHEnable+0xb8>)
 8003ef0:	68db      	ldr	r3, [r3, #12]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	4b24      	ldr	r3, [pc, #144]	; (8003f88 <STM32446RccHEnable+0xb8>)
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	f042 0201 	orr.w	r2, r2, #1
 8003efc:	601a      	str	r2, [r3, #0]
 8003efe:	2300      	movs	r3, #0
 8003f00:	60fb      	str	r3, [r7, #12]
 8003f02:	e037      	b.n	8003f74 <STM32446RccHEnable+0xa4>
 8003f04:	4b20      	ldr	r3, [pc, #128]	; (8003f88 <STM32446RccHEnable+0xb8>)
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d030      	beq.n	8003f74 <STM32446RccHEnable+0xa4>
 8003f12:	2300      	movs	r3, #0
 8003f14:	60bb      	str	r3, [r7, #8]
 8003f16:	e02d      	b.n	8003f74 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 1){ // HSEON: HSE clock enable
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d117      	bne.n	8003f4e <STM32446RccHEnable+0x7e>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 16); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 17) ) rdy = 0;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d00a      	beq.n	8003f3a <STM32446RccHEnable+0x6a>
 8003f24:	4b18      	ldr	r3, [pc, #96]	; (8003f88 <STM32446RccHEnable+0xb8>)
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	4b17      	ldr	r3, [pc, #92]	; (8003f88 <STM32446RccHEnable+0xb8>)
 8003f2c:	68db      	ldr	r3, [r3, #12]
 8003f2e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003f32:	601a      	str	r2, [r3, #0]
 8003f34:	2300      	movs	r3, #0
 8003f36:	60fb      	str	r3, [r7, #12]
 8003f38:	e01c      	b.n	8003f74 <STM32446RccHEnable+0xa4>
 8003f3a:	4b13      	ldr	r3, [pc, #76]	; (8003f88 <STM32446RccHEnable+0xb8>)
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d015      	beq.n	8003f74 <STM32446RccHEnable+0xa4>
 8003f48:	2300      	movs	r3, #0
 8003f4a:	60bb      	str	r3, [r7, #8]
 8003f4c:	e012      	b.n	8003f74 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 2){ // HSEBYP: HSE clock bypass
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d10d      	bne.n	8003f70 <STM32446RccHEnable+0xa0>
			if( set ) ret.rcc.reg->CR |= ( 1 << 18 );
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d007      	beq.n	8003f6a <STM32446RccHEnable+0x9a>
 8003f5a:	4b0b      	ldr	r3, [pc, #44]	; (8003f88 <STM32446RccHEnable+0xb8>)
 8003f5c:	68db      	ldr	r3, [r3, #12]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	4b09      	ldr	r3, [pc, #36]	; (8003f88 <STM32446RccHEnable+0xb8>)
 8003f62:	68db      	ldr	r3, [r3, #12]
 8003f64:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003f68:	601a      	str	r2, [r3, #0]
			hclock = 1;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	607b      	str	r3, [r7, #4]
 8003f6e:	e001      	b.n	8003f74 <STM32446RccHEnable+0xa4>
		}
		else hclock = 0; // default
 8003f70:	2300      	movs	r3, #0
 8003f72:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d1b3      	bne.n	8003ee2 <STM32446RccHEnable+0x12>
	}
}
 8003f7a:	bf00      	nop
 8003f7c:	bf00      	nop
 8003f7e:	3714      	adds	r7, #20
 8003f80:	46bd      	mov	sp, r7
 8003f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f86:	4770      	bx	lr
 8003f88:	20000724 	.word	0x20000724

08003f8c <STM32446RccHSelect>:

uint8_t STM32446RccHSelect(uint8_t sysclk)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	4603      	mov	r3, r0
 8003f94:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->CFGR &= (unsigned int) ~(3); // 00: HSI oscillator selected as system clock
 8003f96:	4b1e      	ldr	r3, [pc, #120]	; (8004010 <STM32446RccHSelect+0x84>)
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	689a      	ldr	r2, [r3, #8]
 8003f9c:	4b1c      	ldr	r3, [pc, #112]	; (8004010 <STM32446RccHSelect+0x84>)
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	f022 0203 	bic.w	r2, r2, #3
 8003fa4:	609a      	str	r2, [r3, #8]
	switch(sysclk){
 8003fa6:	79fb      	ldrb	r3, [r7, #7]
 8003fa8:	2b03      	cmp	r3, #3
 8003faa:	d018      	beq.n	8003fde <STM32446RccHSelect+0x52>
 8003fac:	2b03      	cmp	r3, #3
 8003fae:	dc1f      	bgt.n	8003ff0 <STM32446RccHSelect+0x64>
 8003fb0:	2b01      	cmp	r3, #1
 8003fb2:	d002      	beq.n	8003fba <STM32446RccHSelect+0x2e>
 8003fb4:	2b02      	cmp	r3, #2
 8003fb6:	d009      	beq.n	8003fcc <STM32446RccHSelect+0x40>
			break;
		case 3:
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
			break;
		default:
			break;
 8003fb8:	e01a      	b.n	8003ff0 <STM32446RccHSelect+0x64>
			ret.rcc.reg->CFGR |= 1; // HSE oscillator selected as system clock
 8003fba:	4b15      	ldr	r3, [pc, #84]	; (8004010 <STM32446RccHSelect+0x84>)
 8003fbc:	68db      	ldr	r3, [r3, #12]
 8003fbe:	689a      	ldr	r2, [r3, #8]
 8003fc0:	4b13      	ldr	r3, [pc, #76]	; (8004010 <STM32446RccHSelect+0x84>)
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	f042 0201 	orr.w	r2, r2, #1
 8003fc8:	609a      	str	r2, [r3, #8]
			break;
 8003fca:	e012      	b.n	8003ff2 <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 2; // PLL_P selected as system clock
 8003fcc:	4b10      	ldr	r3, [pc, #64]	; (8004010 <STM32446RccHSelect+0x84>)
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	689a      	ldr	r2, [r3, #8]
 8003fd2:	4b0f      	ldr	r3, [pc, #60]	; (8004010 <STM32446RccHSelect+0x84>)
 8003fd4:	68db      	ldr	r3, [r3, #12]
 8003fd6:	f042 0202 	orr.w	r2, r2, #2
 8003fda:	609a      	str	r2, [r3, #8]
			break;
 8003fdc:	e009      	b.n	8003ff2 <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
 8003fde:	4b0c      	ldr	r3, [pc, #48]	; (8004010 <STM32446RccHSelect+0x84>)
 8003fe0:	68db      	ldr	r3, [r3, #12]
 8003fe2:	689a      	ldr	r2, [r3, #8]
 8003fe4:	4b0a      	ldr	r3, [pc, #40]	; (8004010 <STM32446RccHSelect+0x84>)
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	f042 0203 	orr.w	r2, r2, #3
 8003fec:	609a      	str	r2, [r3, #8]
			break;
 8003fee:	e000      	b.n	8003ff2 <STM32446RccHSelect+0x66>
			break;
 8003ff0:	bf00      	nop
	}
	return (ret.rcc.reg->CFGR >> 2) & 3;
 8003ff2:	4b07      	ldr	r3, [pc, #28]	; (8004010 <STM32446RccHSelect+0x84>)
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	089b      	lsrs	r3, r3, #2
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	f003 0303 	and.w	r3, r3, #3
 8004000:	b2db      	uxtb	r3, r3
}
 8004002:	4618      	mov	r0, r3
 8004004:	370c      	adds	r7, #12
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	20000724 	.word	0x20000724

08004014 <STM32446RccLEnable>:

void STM32446RccLEnable(unsigned int lclock)
{
 8004014:	b480      	push	{r7}
 8004016:	b085      	sub	sp, #20
 8004018:	af00      	add	r7, sp, #0
 800401a:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 800401c:	2301      	movs	r3, #1
 800401e:	60fb      	str	r3, [r7, #12]
 8004020:	2301      	movs	r3, #1
 8004022:	60bb      	str	r3, [r7, #8]
 8004024:	e048      	b.n	80040b8 <STM32446RccLEnable+0xa4>
		if(lclock == 2){ // LSION: Internal low-speed oscillator enable
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2b02      	cmp	r3, #2
 800402a:	d117      	bne.n	800405c <STM32446RccLEnable+0x48>
			if( set ){ ret.rcc.reg->CSR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CSR & ( 1 << 1) ) rdy = 0;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d00a      	beq.n	8004048 <STM32446RccLEnable+0x34>
 8004032:	4b26      	ldr	r3, [pc, #152]	; (80040cc <STM32446RccLEnable+0xb8>)
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8004038:	4b24      	ldr	r3, [pc, #144]	; (80040cc <STM32446RccLEnable+0xb8>)
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	f042 0201 	orr.w	r2, r2, #1
 8004040:	675a      	str	r2, [r3, #116]	; 0x74
 8004042:	2300      	movs	r3, #0
 8004044:	60fb      	str	r3, [r7, #12]
 8004046:	e037      	b.n	80040b8 <STM32446RccLEnable+0xa4>
 8004048:	4b20      	ldr	r3, [pc, #128]	; (80040cc <STM32446RccLEnable+0xb8>)
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d030      	beq.n	80040b8 <STM32446RccLEnable+0xa4>
 8004056:	2300      	movs	r3, #0
 8004058:	60bb      	str	r3, [r7, #8]
 800405a:	e02d      	b.n	80040b8 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 1){ // LSEON: External low-speed oscillator enable
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b01      	cmp	r3, #1
 8004060:	d117      	bne.n	8004092 <STM32446RccLEnable+0x7e>
			if( set ){ ret.rcc.reg->BDCR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->BDCR & ( 1 << 1) ) rdy = 0;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d00a      	beq.n	800407e <STM32446RccLEnable+0x6a>
 8004068:	4b18      	ldr	r3, [pc, #96]	; (80040cc <STM32446RccLEnable+0xb8>)
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800406e:	4b17      	ldr	r3, [pc, #92]	; (80040cc <STM32446RccLEnable+0xb8>)
 8004070:	68db      	ldr	r3, [r3, #12]
 8004072:	f042 0201 	orr.w	r2, r2, #1
 8004076:	671a      	str	r2, [r3, #112]	; 0x70
 8004078:	2300      	movs	r3, #0
 800407a:	60fb      	str	r3, [r7, #12]
 800407c:	e01c      	b.n	80040b8 <STM32446RccLEnable+0xa4>
 800407e:	4b13      	ldr	r3, [pc, #76]	; (80040cc <STM32446RccLEnable+0xb8>)
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004084:	f003 0302 	and.w	r3, r3, #2
 8004088:	2b00      	cmp	r3, #0
 800408a:	d015      	beq.n	80040b8 <STM32446RccLEnable+0xa4>
 800408c:	2300      	movs	r3, #0
 800408e:	60bb      	str	r3, [r7, #8]
 8004090:	e012      	b.n	80040b8 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 4){ // LSEBYP: External low-speed oscillator bypass
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2b04      	cmp	r3, #4
 8004096:	d10d      	bne.n	80040b4 <STM32446RccLEnable+0xa0>
			if( set ) ret.rcc.reg->BDCR |= ( 1 << 2 );
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d007      	beq.n	80040ae <STM32446RccLEnable+0x9a>
 800409e:	4b0b      	ldr	r3, [pc, #44]	; (80040cc <STM32446RccLEnable+0xb8>)
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80040a4:	4b09      	ldr	r3, [pc, #36]	; (80040cc <STM32446RccLEnable+0xb8>)
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	f042 0204 	orr.w	r2, r2, #4
 80040ac:	671a      	str	r2, [r3, #112]	; 0x70
			lclock = 1;
 80040ae:	2301      	movs	r3, #1
 80040b0:	607b      	str	r3, [r7, #4]
 80040b2:	e001      	b.n	80040b8 <STM32446RccLEnable+0xa4>
		}
		else lclock = 2; // default
 80040b4:	2302      	movs	r3, #2
 80040b6:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d1b3      	bne.n	8004026 <STM32446RccLEnable+0x12>
	}
}
 80040be:	bf00      	nop
 80040c0:	bf00      	nop
 80040c2:	3714      	adds	r7, #20
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr
 80040cc:	20000724 	.word	0x20000724

080040d0 <STM32446RccLSelect>:

void STM32446RccLSelect(uint8_t lclock)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	4603      	mov	r3, r0
 80040d8:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->BDCR &= (uint32_t) ~((1 << 9) | (1 << 8)); // RTCSEL[1:0]: RTC clock source selection
 80040da:	4b1d      	ldr	r3, [pc, #116]	; (8004150 <STM32446RccLSelect+0x80>)
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80040e0:	4b1b      	ldr	r3, [pc, #108]	; (8004150 <STM32446RccLSelect+0x80>)
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80040e8:	671a      	str	r2, [r3, #112]	; 0x70
	switch(lclock){
 80040ea:	79fb      	ldrb	r3, [r7, #7]
 80040ec:	2b03      	cmp	r3, #3
 80040ee:	d017      	beq.n	8004120 <STM32446RccLSelect+0x50>
 80040f0:	2b03      	cmp	r3, #3
 80040f2:	dc1e      	bgt.n	8004132 <STM32446RccLSelect+0x62>
 80040f4:	2b01      	cmp	r3, #1
 80040f6:	d00a      	beq.n	800410e <STM32446RccLSelect+0x3e>
 80040f8:	2b02      	cmp	r3, #2
 80040fa:	d11a      	bne.n	8004132 <STM32446RccLSelect+0x62>
		case 2:
			ret.rcc.reg->BDCR |= (1 << 9); // LSI oscillator clock used as the RTC clock
 80040fc:	4b14      	ldr	r3, [pc, #80]	; (8004150 <STM32446RccLSelect+0x80>)
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004102:	4b13      	ldr	r3, [pc, #76]	; (8004150 <STM32446RccLSelect+0x80>)
 8004104:	68db      	ldr	r3, [r3, #12]
 8004106:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800410a:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 800410c:	e01a      	b.n	8004144 <STM32446RccLSelect+0x74>
		case 1:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 800410e:	4b10      	ldr	r3, [pc, #64]	; (8004150 <STM32446RccLSelect+0x80>)
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004114:	4b0e      	ldr	r3, [pc, #56]	; (8004150 <STM32446RccLSelect+0x80>)
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800411c:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 800411e:	e011      	b.n	8004144 <STM32446RccLSelect+0x74>
		case 3:
			ret.rcc.reg->BDCR |= ((1 << 8) | (1 << 9)); // HSE oscillator clock divided by a programmable prescaler
 8004120:	4b0b      	ldr	r3, [pc, #44]	; (8004150 <STM32446RccLSelect+0x80>)
 8004122:	68db      	ldr	r3, [r3, #12]
 8004124:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004126:	4b0a      	ldr	r3, [pc, #40]	; (8004150 <STM32446RccLSelect+0x80>)
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800412e:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 8004130:	e008      	b.n	8004144 <STM32446RccLSelect+0x74>
		default:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 8004132:	4b07      	ldr	r3, [pc, #28]	; (8004150 <STM32446RccLSelect+0x80>)
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004138:	4b05      	ldr	r3, [pc, #20]	; (8004150 <STM32446RccLSelect+0x80>)
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004140:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 8004142:	bf00      	nop
	}
}
 8004144:	bf00      	nop
 8004146:	370c      	adds	r7, #12
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr
 8004150:	20000724 	.word	0x20000724

08004154 <STM32446Prescaler>:

void STM32446Prescaler(unsigned int ahbpre, unsigned int ppre1, unsigned int ppre2, unsigned int rtcpre)
{
 8004154:	b480      	push	{r7}
 8004156:	b087      	sub	sp, #28
 8004158:	af00      	add	r7, sp, #0
 800415a:	60f8      	str	r0, [r7, #12]
 800415c:	60b9      	str	r1, [r7, #8]
 800415e:	607a      	str	r2, [r7, #4]
 8004160:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x001FFCF0;
 8004162:	4ba2      	ldr	r3, [pc, #648]	; (80043ec <STM32446Prescaler+0x298>)
 8004164:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->CFGR &= ~mask; // clear args
 8004166:	4ba2      	ldr	r3, [pc, #648]	; (80043f0 <STM32446Prescaler+0x29c>)
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	6899      	ldr	r1, [r3, #8]
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	43da      	mvns	r2, r3
 8004170:	4b9f      	ldr	r3, [pc, #636]	; (80043f0 <STM32446Prescaler+0x29c>)
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	400a      	ands	r2, r1
 8004176:	609a      	str	r2, [r3, #8]

	if(rtcpre > 1 && rtcpre < 32) // 16
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d90b      	bls.n	8004196 <STM32446Prescaler+0x42>
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	2b1f      	cmp	r3, #31
 8004182:	d808      	bhi.n	8004196 <STM32446Prescaler+0x42>
		ret.rcc.reg->CFGR |= (rtcpre << 16);
 8004184:	4b9a      	ldr	r3, [pc, #616]	; (80043f0 <STM32446Prescaler+0x29c>)
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	6899      	ldr	r1, [r3, #8]
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	041a      	lsls	r2, r3, #16
 800418e:	4b98      	ldr	r3, [pc, #608]	; (80043f0 <STM32446Prescaler+0x29c>)
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	430a      	orrs	r2, r1
 8004194:	609a      	str	r2, [r3, #8]

	switch(ppre2){ // 13
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	3b02      	subs	r3, #2
 800419a:	2b0e      	cmp	r3, #14
 800419c:	d844      	bhi.n	8004228 <STM32446Prescaler+0xd4>
 800419e:	a201      	add	r2, pc, #4	; (adr r2, 80041a4 <STM32446Prescaler+0x50>)
 80041a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041a4:	080041e1 	.word	0x080041e1
 80041a8:	08004229 	.word	0x08004229
 80041ac:	080041f3 	.word	0x080041f3
 80041b0:	08004229 	.word	0x08004229
 80041b4:	08004229 	.word	0x08004229
 80041b8:	08004229 	.word	0x08004229
 80041bc:	08004205 	.word	0x08004205
 80041c0:	08004229 	.word	0x08004229
 80041c4:	08004229 	.word	0x08004229
 80041c8:	08004229 	.word	0x08004229
 80041cc:	08004229 	.word	0x08004229
 80041d0:	08004229 	.word	0x08004229
 80041d4:	08004229 	.word	0x08004229
 80041d8:	08004229 	.word	0x08004229
 80041dc:	08004217 	.word	0x08004217
		case 2:
			ret.rcc.reg->CFGR |= (4 << 13);
 80041e0:	4b83      	ldr	r3, [pc, #524]	; (80043f0 <STM32446Prescaler+0x29c>)
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	689a      	ldr	r2, [r3, #8]
 80041e6:	4b82      	ldr	r3, [pc, #520]	; (80043f0 <STM32446Prescaler+0x29c>)
 80041e8:	68db      	ldr	r3, [r3, #12]
 80041ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041ee:	609a      	str	r2, [r3, #8]
			break;
 80041f0:	e01b      	b.n	800422a <STM32446Prescaler+0xd6>
		case 4:
			ret.rcc.reg->CFGR |= (5 << 13);
 80041f2:	4b7f      	ldr	r3, [pc, #508]	; (80043f0 <STM32446Prescaler+0x29c>)
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	689a      	ldr	r2, [r3, #8]
 80041f8:	4b7d      	ldr	r3, [pc, #500]	; (80043f0 <STM32446Prescaler+0x29c>)
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	f442 4220 	orr.w	r2, r2, #40960	; 0xa000
 8004200:	609a      	str	r2, [r3, #8]
			break;
 8004202:	e012      	b.n	800422a <STM32446Prescaler+0xd6>
		case 8:
			ret.rcc.reg->CFGR |= (6 << 13);
 8004204:	4b7a      	ldr	r3, [pc, #488]	; (80043f0 <STM32446Prescaler+0x29c>)
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	689a      	ldr	r2, [r3, #8]
 800420a:	4b79      	ldr	r3, [pc, #484]	; (80043f0 <STM32446Prescaler+0x29c>)
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8004212:	609a      	str	r2, [r3, #8]
			break;
 8004214:	e009      	b.n	800422a <STM32446Prescaler+0xd6>
		case 16:
			ret.rcc.reg->CFGR |= (7 << 13);
 8004216:	4b76      	ldr	r3, [pc, #472]	; (80043f0 <STM32446Prescaler+0x29c>)
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	689a      	ldr	r2, [r3, #8]
 800421c:	4b74      	ldr	r3, [pc, #464]	; (80043f0 <STM32446Prescaler+0x29c>)
 800421e:	68db      	ldr	r3, [r3, #12]
 8004220:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8004224:	609a      	str	r2, [r3, #8]
			break;
 8004226:	e000      	b.n	800422a <STM32446Prescaler+0xd6>
		default:
			break;
 8004228:	bf00      	nop
	}

	switch(ppre1){ // 10
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	3b02      	subs	r3, #2
 800422e:	2b0e      	cmp	r3, #14
 8004230:	d844      	bhi.n	80042bc <STM32446Prescaler+0x168>
 8004232:	a201      	add	r2, pc, #4	; (adr r2, 8004238 <STM32446Prescaler+0xe4>)
 8004234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004238:	08004275 	.word	0x08004275
 800423c:	080042bd 	.word	0x080042bd
 8004240:	08004287 	.word	0x08004287
 8004244:	080042bd 	.word	0x080042bd
 8004248:	080042bd 	.word	0x080042bd
 800424c:	080042bd 	.word	0x080042bd
 8004250:	08004299 	.word	0x08004299
 8004254:	080042bd 	.word	0x080042bd
 8004258:	080042bd 	.word	0x080042bd
 800425c:	080042bd 	.word	0x080042bd
 8004260:	080042bd 	.word	0x080042bd
 8004264:	080042bd 	.word	0x080042bd
 8004268:	080042bd 	.word	0x080042bd
 800426c:	080042bd 	.word	0x080042bd
 8004270:	080042ab 	.word	0x080042ab
	case 2:
		ret.rcc.reg->CFGR |= (4 << 10);
 8004274:	4b5e      	ldr	r3, [pc, #376]	; (80043f0 <STM32446Prescaler+0x29c>)
 8004276:	68db      	ldr	r3, [r3, #12]
 8004278:	689a      	ldr	r2, [r3, #8]
 800427a:	4b5d      	ldr	r3, [pc, #372]	; (80043f0 <STM32446Prescaler+0x29c>)
 800427c:	68db      	ldr	r3, [r3, #12]
 800427e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004282:	609a      	str	r2, [r3, #8]
		break;
 8004284:	e01b      	b.n	80042be <STM32446Prescaler+0x16a>
	case 4:
		ret.rcc.reg->CFGR |= (5 << 10);
 8004286:	4b5a      	ldr	r3, [pc, #360]	; (80043f0 <STM32446Prescaler+0x29c>)
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	689a      	ldr	r2, [r3, #8]
 800428c:	4b58      	ldr	r3, [pc, #352]	; (80043f0 <STM32446Prescaler+0x29c>)
 800428e:	68db      	ldr	r3, [r3, #12]
 8004290:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8004294:	609a      	str	r2, [r3, #8]
		break;
 8004296:	e012      	b.n	80042be <STM32446Prescaler+0x16a>
	case 8:
		ret.rcc.reg->CFGR |= (6 << 10);
 8004298:	4b55      	ldr	r3, [pc, #340]	; (80043f0 <STM32446Prescaler+0x29c>)
 800429a:	68db      	ldr	r3, [r3, #12]
 800429c:	689a      	ldr	r2, [r3, #8]
 800429e:	4b54      	ldr	r3, [pc, #336]	; (80043f0 <STM32446Prescaler+0x29c>)
 80042a0:	68db      	ldr	r3, [r3, #12]
 80042a2:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 80042a6:	609a      	str	r2, [r3, #8]
		break;
 80042a8:	e009      	b.n	80042be <STM32446Prescaler+0x16a>
	case 16:
		ret.rcc.reg->CFGR |= (7 << 10);
 80042aa:	4b51      	ldr	r3, [pc, #324]	; (80043f0 <STM32446Prescaler+0x29c>)
 80042ac:	68db      	ldr	r3, [r3, #12]
 80042ae:	689a      	ldr	r2, [r3, #8]
 80042b0:	4b4f      	ldr	r3, [pc, #316]	; (80043f0 <STM32446Prescaler+0x29c>)
 80042b2:	68db      	ldr	r3, [r3, #12]
 80042b4:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 80042b8:	609a      	str	r2, [r3, #8]
		break;
 80042ba:	e000      	b.n	80042be <STM32446Prescaler+0x16a>
	default:
		break;
 80042bc:	bf00      	nop
	}

	switch(ahbpre){ // 4
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042c4:	f000 8081 	beq.w	80043ca <STM32446Prescaler+0x276>
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042ce:	f200 8085 	bhi.w	80043dc <STM32446Prescaler+0x288>
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042d8:	d06e      	beq.n	80043b8 <STM32446Prescaler+0x264>
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80042e0:	d87c      	bhi.n	80043dc <STM32446Prescaler+0x288>
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2b80      	cmp	r3, #128	; 0x80
 80042e6:	d05e      	beq.n	80043a6 <STM32446Prescaler+0x252>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2b80      	cmp	r3, #128	; 0x80
 80042ec:	d876      	bhi.n	80043dc <STM32446Prescaler+0x288>
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2b10      	cmp	r3, #16
 80042f2:	d827      	bhi.n	8004344 <STM32446Prescaler+0x1f0>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2b02      	cmp	r3, #2
 80042f8:	d370      	bcc.n	80043dc <STM32446Prescaler+0x288>
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	3b02      	subs	r3, #2
 80042fe:	2b0e      	cmp	r3, #14
 8004300:	d86c      	bhi.n	80043dc <STM32446Prescaler+0x288>
 8004302:	a201      	add	r2, pc, #4	; (adr r2, 8004308 <STM32446Prescaler+0x1b4>)
 8004304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004308:	0800434d 	.word	0x0800434d
 800430c:	080043dd 	.word	0x080043dd
 8004310:	0800435f 	.word	0x0800435f
 8004314:	080043dd 	.word	0x080043dd
 8004318:	080043dd 	.word	0x080043dd
 800431c:	080043dd 	.word	0x080043dd
 8004320:	08004371 	.word	0x08004371
 8004324:	080043dd 	.word	0x080043dd
 8004328:	080043dd 	.word	0x080043dd
 800432c:	080043dd 	.word	0x080043dd
 8004330:	080043dd 	.word	0x080043dd
 8004334:	080043dd 	.word	0x080043dd
 8004338:	080043dd 	.word	0x080043dd
 800433c:	080043dd 	.word	0x080043dd
 8004340:	08004383 	.word	0x08004383
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2b40      	cmp	r3, #64	; 0x40
 8004348:	d024      	beq.n	8004394 <STM32446Prescaler+0x240>
		break;
	case 512:
		ret.rcc.reg->CFGR |= (15 << 4);
		break;
	default:
		break;
 800434a:	e047      	b.n	80043dc <STM32446Prescaler+0x288>
		ret.rcc.reg->CFGR |= (8 << 4);
 800434c:	4b28      	ldr	r3, [pc, #160]	; (80043f0 <STM32446Prescaler+0x29c>)
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	689a      	ldr	r2, [r3, #8]
 8004352:	4b27      	ldr	r3, [pc, #156]	; (80043f0 <STM32446Prescaler+0x29c>)
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800435a:	609a      	str	r2, [r3, #8]
		break;
 800435c:	e03f      	b.n	80043de <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (9 << 4);
 800435e:	4b24      	ldr	r3, [pc, #144]	; (80043f0 <STM32446Prescaler+0x29c>)
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	689a      	ldr	r2, [r3, #8]
 8004364:	4b22      	ldr	r3, [pc, #136]	; (80043f0 <STM32446Prescaler+0x29c>)
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 800436c:	609a      	str	r2, [r3, #8]
		break;
 800436e:	e036      	b.n	80043de <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (10 << 4);
 8004370:	4b1f      	ldr	r3, [pc, #124]	; (80043f0 <STM32446Prescaler+0x29c>)
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	689a      	ldr	r2, [r3, #8]
 8004376:	4b1e      	ldr	r3, [pc, #120]	; (80043f0 <STM32446Prescaler+0x29c>)
 8004378:	68db      	ldr	r3, [r3, #12]
 800437a:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800437e:	609a      	str	r2, [r3, #8]
		break;
 8004380:	e02d      	b.n	80043de <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (11 << 4);
 8004382:	4b1b      	ldr	r3, [pc, #108]	; (80043f0 <STM32446Prescaler+0x29c>)
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	689a      	ldr	r2, [r3, #8]
 8004388:	4b19      	ldr	r3, [pc, #100]	; (80043f0 <STM32446Prescaler+0x29c>)
 800438a:	68db      	ldr	r3, [r3, #12]
 800438c:	f042 02b0 	orr.w	r2, r2, #176	; 0xb0
 8004390:	609a      	str	r2, [r3, #8]
		break;
 8004392:	e024      	b.n	80043de <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (12 << 4);
 8004394:	4b16      	ldr	r3, [pc, #88]	; (80043f0 <STM32446Prescaler+0x29c>)
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	689a      	ldr	r2, [r3, #8]
 800439a:	4b15      	ldr	r3, [pc, #84]	; (80043f0 <STM32446Prescaler+0x29c>)
 800439c:	68db      	ldr	r3, [r3, #12]
 800439e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80043a2:	609a      	str	r2, [r3, #8]
		break;
 80043a4:	e01b      	b.n	80043de <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (13 << 4);
 80043a6:	4b12      	ldr	r3, [pc, #72]	; (80043f0 <STM32446Prescaler+0x29c>)
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	689a      	ldr	r2, [r3, #8]
 80043ac:	4b10      	ldr	r3, [pc, #64]	; (80043f0 <STM32446Prescaler+0x29c>)
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 80043b4:	609a      	str	r2, [r3, #8]
		break;
 80043b6:	e012      	b.n	80043de <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (14 << 4);
 80043b8:	4b0d      	ldr	r3, [pc, #52]	; (80043f0 <STM32446Prescaler+0x29c>)
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	689a      	ldr	r2, [r3, #8]
 80043be:	4b0c      	ldr	r3, [pc, #48]	; (80043f0 <STM32446Prescaler+0x29c>)
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 80043c6:	609a      	str	r2, [r3, #8]
		break;
 80043c8:	e009      	b.n	80043de <STM32446Prescaler+0x28a>
		ret.rcc.reg->CFGR |= (15 << 4);
 80043ca:	4b09      	ldr	r3, [pc, #36]	; (80043f0 <STM32446Prescaler+0x29c>)
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	689a      	ldr	r2, [r3, #8]
 80043d0:	4b07      	ldr	r3, [pc, #28]	; (80043f0 <STM32446Prescaler+0x29c>)
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 80043d8:	609a      	str	r2, [r3, #8]
		break;
 80043da:	e000      	b.n	80043de <STM32446Prescaler+0x28a>
		break;
 80043dc:	bf00      	nop
	}
}
 80043de:	bf00      	nop
 80043e0:	371c      	adds	r7, #28
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr
 80043ea:	bf00      	nop
 80043ec:	001ffcf0 	.word	0x001ffcf0
 80043f0:	20000724 	.word	0x20000724

080043f4 <STM32446PLLDivision>:

/****PLL****/

void STM32446PLLDivision(unsigned int pllsrc, unsigned int pllm, unsigned int plln, unsigned int pllp, unsigned int pllq, unsigned int pllr)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b087      	sub	sp, #28
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
 8004400:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x7F437FFF;
 8004402:	4b52      	ldr	r3, [pc, #328]	; (800454c <STM32446PLLDivision+0x158>)
 8004404:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->PLLCFGR |= mask; // set mask bits high
 8004406:	4b52      	ldr	r3, [pc, #328]	; (8004550 <STM32446PLLDivision+0x15c>)
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	6859      	ldr	r1, [r3, #4]
 800440c:	4b50      	ldr	r3, [pc, #320]	; (8004550 <STM32446PLLDivision+0x15c>)
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	430a      	orrs	r2, r1
 8004414:	605a      	str	r2, [r3, #4]

	if(pllr > 1 && pllr < 8) // PLLR[28]: Main PLL division factor for I2Ss, SAIs, SYSTEM and SPDIF-Rx clocks
 8004416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004418:	2b01      	cmp	r3, #1
 800441a:	d90d      	bls.n	8004438 <STM32446PLLDivision+0x44>
 800441c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441e:	2b07      	cmp	r3, #7
 8004420:	d80a      	bhi.n	8004438 <STM32446PLLDivision+0x44>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(7 << 28)) | (pllr << 28);
 8004422:	4b4b      	ldr	r3, [pc, #300]	; (8004550 <STM32446PLLDivision+0x15c>)
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	6859      	ldr	r1, [r3, #4]
 8004428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800442a:	071b      	lsls	r3, r3, #28
 800442c:	f063 42e0 	orn	r2, r3, #1879048192	; 0x70000000
 8004430:	4b47      	ldr	r3, [pc, #284]	; (8004550 <STM32446PLLDivision+0x15c>)
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	400a      	ands	r2, r1
 8004436:	605a      	str	r2, [r3, #4]

	if(pllq > 1 && pllq < 16) // PLLQ[24]: Main PLL (PLL) division factor for USB OTG FS, SDIOclocks
 8004438:	6a3b      	ldr	r3, [r7, #32]
 800443a:	2b01      	cmp	r3, #1
 800443c:	d90d      	bls.n	800445a <STM32446PLLDivision+0x66>
 800443e:	6a3b      	ldr	r3, [r7, #32]
 8004440:	2b0f      	cmp	r3, #15
 8004442:	d80a      	bhi.n	800445a <STM32446PLLDivision+0x66>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(15 << 24)) | (pllq << 24);
 8004444:	4b42      	ldr	r3, [pc, #264]	; (8004550 <STM32446PLLDivision+0x15c>)
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	6859      	ldr	r1, [r3, #4]
 800444a:	6a3b      	ldr	r3, [r7, #32]
 800444c:	061b      	lsls	r3, r3, #24
 800444e:	f063 6270 	orn	r2, r3, #251658240	; 0xf000000
 8004452:	4b3f      	ldr	r3, [pc, #252]	; (8004550 <STM32446PLLDivision+0x15c>)
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	400a      	ands	r2, r1
 8004458:	605a      	str	r2, [r3, #4]

	if(pllsrc == 1) // PLLSRC[22]: Main PLL(PLL) and audio PLL (PLLI2S) entry clock source
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2b01      	cmp	r3, #1
 800445e:	d10b      	bne.n	8004478 <STM32446PLLDivision+0x84>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(1 << 22)) | (pllsrc << 22);
 8004460:	4b3b      	ldr	r3, [pc, #236]	; (8004550 <STM32446PLLDivision+0x15c>)
 8004462:	68db      	ldr	r3, [r3, #12]
 8004464:	6859      	ldr	r1, [r3, #4]
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	059b      	lsls	r3, r3, #22
 800446a:	f463 0280 	orn	r2, r3, #4194304	; 0x400000
 800446e:	4b38      	ldr	r3, [pc, #224]	; (8004550 <STM32446PLLDivision+0x15c>)
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	400a      	ands	r2, r1
 8004474:	605a      	str	r2, [r3, #4]
 8004476:	e007      	b.n	8004488 <STM32446PLLDivision+0x94>
	else
		ret.rcc.reg->PLLCFGR &= (unsigned int) ~(1 << 22);
 8004478:	4b35      	ldr	r3, [pc, #212]	; (8004550 <STM32446PLLDivision+0x15c>)
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	685a      	ldr	r2, [r3, #4]
 800447e:	4b34      	ldr	r3, [pc, #208]	; (8004550 <STM32446PLLDivision+0x15c>)
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8004486:	605a      	str	r2, [r3, #4]

	switch(pllp){ // PLLP[16]: Main PLL (PLL) division factor for main system clock
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	3b02      	subs	r3, #2
 800448c:	2b06      	cmp	r3, #6
 800448e:	d833      	bhi.n	80044f8 <STM32446PLLDivision+0x104>
 8004490:	a201      	add	r2, pc, #4	; (adr r2, 8004498 <STM32446PLLDivision+0xa4>)
 8004492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004496:	bf00      	nop
 8004498:	080044b5 	.word	0x080044b5
 800449c:	080044f9 	.word	0x080044f9
 80044a0:	080044c7 	.word	0x080044c7
 80044a4:	080044f9 	.word	0x080044f9
 80044a8:	080044d9 	.word	0x080044d9
 80044ac:	080044f9 	.word	0x080044f9
 80044b0:	080044eb 	.word	0x080044eb
		case 2:
			ret.rcc.reg->PLLCFGR &= (unsigned int) ~(3 << 16);
 80044b4:	4b26      	ldr	r3, [pc, #152]	; (8004550 <STM32446PLLDivision+0x15c>)
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	685a      	ldr	r2, [r3, #4]
 80044ba:	4b25      	ldr	r3, [pc, #148]	; (8004550 <STM32446PLLDivision+0x15c>)
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80044c2:	605a      	str	r2, [r3, #4]
			break;
 80044c4:	e019      	b.n	80044fa <STM32446PLLDivision+0x106>
		case 4:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (1 << 16);
 80044c6:	4b22      	ldr	r3, [pc, #136]	; (8004550 <STM32446PLLDivision+0x15c>)
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	685a      	ldr	r2, [r3, #4]
 80044cc:	4b20      	ldr	r3, [pc, #128]	; (8004550 <STM32446PLLDivision+0x15c>)
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80044d4:	605a      	str	r2, [r3, #4]
			break;
 80044d6:	e010      	b.n	80044fa <STM32446PLLDivision+0x106>
		case 6:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (2 << 16);
 80044d8:	4b1d      	ldr	r3, [pc, #116]	; (8004550 <STM32446PLLDivision+0x15c>)
 80044da:	68db      	ldr	r3, [r3, #12]
 80044dc:	685a      	ldr	r2, [r3, #4]
 80044de:	4b1c      	ldr	r3, [pc, #112]	; (8004550 <STM32446PLLDivision+0x15c>)
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80044e6:	605a      	str	r2, [r3, #4]
			break;
 80044e8:	e007      	b.n	80044fa <STM32446PLLDivision+0x106>
		case 8:
			ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(3 << 16)) | (3 << 16);
 80044ea:	4b19      	ldr	r3, [pc, #100]	; (8004550 <STM32446PLLDivision+0x15c>)
 80044ec:	68da      	ldr	r2, [r3, #12]
 80044ee:	4b18      	ldr	r3, [pc, #96]	; (8004550 <STM32446PLLDivision+0x15c>)
 80044f0:	68db      	ldr	r3, [r3, #12]
 80044f2:	6852      	ldr	r2, [r2, #4]
 80044f4:	605a      	str	r2, [r3, #4]
			break;
 80044f6:	e000      	b.n	80044fa <STM32446PLLDivision+0x106>
		default:
			break;
 80044f8:	bf00      	nop
	}

	if(plln > 49 && plln < 433) // PLLN[6]: Main PLL (PLL) multiplication factor for VCO
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2b31      	cmp	r3, #49	; 0x31
 80044fe:	d90e      	bls.n	800451e <STM32446PLLDivision+0x12a>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8004506:	d80a      	bhi.n	800451e <STM32446PLLDivision+0x12a>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(511 << 6)) | (plln << 6);
 8004508:	4b11      	ldr	r3, [pc, #68]	; (8004550 <STM32446PLLDivision+0x15c>)
 800450a:	68db      	ldr	r3, [r3, #12]
 800450c:	6859      	ldr	r1, [r3, #4]
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	019a      	lsls	r2, r3, #6
 8004512:	4b10      	ldr	r3, [pc, #64]	; (8004554 <STM32446PLLDivision+0x160>)
 8004514:	4313      	orrs	r3, r2
 8004516:	4a0e      	ldr	r2, [pc, #56]	; (8004550 <STM32446PLLDivision+0x15c>)
 8004518:	68d2      	ldr	r2, [r2, #12]
 800451a:	400b      	ands	r3, r1
 800451c:	6053      	str	r3, [r2, #4]

	if(pllm > 1 && pllm < 64) // PLLM[0]: Division factor for the main PLL (PLL) input clock [2Mhz]
 800451e:	68bb      	ldr	r3, [r7, #8]
 8004520:	2b01      	cmp	r3, #1
 8004522:	d90c      	bls.n	800453e <STM32446PLLDivision+0x14a>
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	2b3f      	cmp	r3, #63	; 0x3f
 8004528:	d809      	bhi.n	800453e <STM32446PLLDivision+0x14a>
		ret.rcc.reg->PLLCFGR &= ((unsigned int) ~(63)) | pllm;
 800452a:	4b09      	ldr	r3, [pc, #36]	; (8004550 <STM32446PLLDivision+0x15c>)
 800452c:	68db      	ldr	r3, [r3, #12]
 800452e:	6859      	ldr	r1, [r3, #4]
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	f063 023f 	orn	r2, r3, #63	; 0x3f
 8004536:	4b06      	ldr	r3, [pc, #24]	; (8004550 <STM32446PLLDivision+0x15c>)
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	400a      	ands	r2, r1
 800453c:	605a      	str	r2, [r3, #4]
}
 800453e:	bf00      	nop
 8004540:	371c      	adds	r7, #28
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	7f437fff 	.word	0x7f437fff
 8004550:	20000724 	.word	0x20000724
 8004554:	ffff803f 	.word	0xffff803f

08004558 <STM32446RccPLLCLKEnable>:

void STM32446RccPLLCLKEnable(uint8_t onoff)
{
 8004558:	b480      	push	{r7}
 800455a:	b083      	sub	sp, #12
 800455c:	af00      	add	r7, sp, #0
 800455e:	4603      	mov	r3, r0
 8004560:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 8004562:	79fb      	ldrb	r3, [r7, #7]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d010      	beq.n	800458a <STM32446RccPLLCLKEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 24) ; !(ret.rcc.reg->CR & (1 << 25)) ; ); // PLLON: Main PLL (PLL) enable
 8004568:	4b0f      	ldr	r3, [pc, #60]	; (80045a8 <STM32446RccPLLCLKEnable+0x50>)
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	4b0e      	ldr	r3, [pc, #56]	; (80045a8 <STM32446RccPLLCLKEnable+0x50>)
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8004576:	601a      	str	r2, [r3, #0]
 8004578:	bf00      	nop
 800457a:	4b0b      	ldr	r3, [pc, #44]	; (80045a8 <STM32446RccPLLCLKEnable+0x50>)
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d0f8      	beq.n	800457a <STM32446RccPLLCLKEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
}
 8004588:	e007      	b.n	800459a <STM32446RccPLLCLKEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
 800458a:	4b07      	ldr	r3, [pc, #28]	; (80045a8 <STM32446RccPLLCLKEnable+0x50>)
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	4b05      	ldr	r3, [pc, #20]	; (80045a8 <STM32446RccPLLCLKEnable+0x50>)
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004598:	601a      	str	r2, [r3, #0]
}
 800459a:	bf00      	nop
 800459c:	370c      	adds	r7, #12
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	20000724 	.word	0x20000724

080045ac <STM32446RccPLLI2SEnable>:

void STM32446RccPLLI2SEnable(uint8_t onoff)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b083      	sub	sp, #12
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	4603      	mov	r3, r0
 80045b4:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 80045b6:	79fb      	ldrb	r3, [r7, #7]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d010      	beq.n	80045de <STM32446RccPLLI2SEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 26) ; !(ret.rcc.reg->CR & (1 << 27)) ; ); // PLLI2SON: PLLI2S enable
 80045bc:	4b0f      	ldr	r3, [pc, #60]	; (80045fc <STM32446RccPLLI2SEnable+0x50>)
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	4b0e      	ldr	r3, [pc, #56]	; (80045fc <STM32446RccPLLI2SEnable+0x50>)
 80045c4:	68db      	ldr	r3, [r3, #12]
 80045c6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80045ca:	601a      	str	r2, [r3, #0]
 80045cc:	bf00      	nop
 80045ce:	4b0b      	ldr	r3, [pc, #44]	; (80045fc <STM32446RccPLLI2SEnable+0x50>)
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d0f8      	beq.n	80045ce <STM32446RccPLLI2SEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
}
 80045dc:	e007      	b.n	80045ee <STM32446RccPLLI2SEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
 80045de:	4b07      	ldr	r3, [pc, #28]	; (80045fc <STM32446RccPLLI2SEnable+0x50>)
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	4b05      	ldr	r3, [pc, #20]	; (80045fc <STM32446RccPLLI2SEnable+0x50>)
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80045ec:	601a      	str	r2, [r3, #0]
}
 80045ee:	bf00      	nop
 80045f0:	370c      	adds	r7, #12
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	20000724 	.word	0x20000724

08004600 <STM32446RccPLLSAIEnable>:

void STM32446RccPLLSAIEnable(uint8_t onoff)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	4603      	mov	r3, r0
 8004608:	71fb      	strb	r3, [r7, #7]
	if(onoff)
 800460a:	79fb      	ldrb	r3, [r7, #7]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d010      	beq.n	8004632 <STM32446RccPLLSAIEnable+0x32>
		for( ret.rcc.reg->CR |= (1 << 28) ; !(ret.rcc.reg->CR & (1 << 29)) ; ); // PLLSAION: PLLSAI enable
 8004610:	4b0f      	ldr	r3, [pc, #60]	; (8004650 <STM32446RccPLLSAIEnable+0x50>)
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	4b0e      	ldr	r3, [pc, #56]	; (8004650 <STM32446RccPLLSAIEnable+0x50>)
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800461e:	601a      	str	r2, [r3, #0]
 8004620:	bf00      	nop
 8004622:	4b0b      	ldr	r3, [pc, #44]	; (8004650 <STM32446RccPLLSAIEnable+0x50>)
 8004624:	68db      	ldr	r3, [r3, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800462c:	2b00      	cmp	r3, #0
 800462e:	d0f8      	beq.n	8004622 <STM32446RccPLLSAIEnable+0x22>
	else
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
}
 8004630:	e007      	b.n	8004642 <STM32446RccPLLSAIEnable+0x42>
		ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
 8004632:	4b07      	ldr	r3, [pc, #28]	; (8004650 <STM32446RccPLLSAIEnable+0x50>)
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	4b05      	ldr	r3, [pc, #20]	; (8004650 <STM32446RccPLLSAIEnable+0x50>)
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8004640:	601a      	str	r2, [r3, #0]
}
 8004642:	bf00      	nop
 8004644:	370c      	adds	r7, #12
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr
 800464e:	bf00      	nop
 8004650:	20000724 	.word	0x20000724

08004654 <STM32446GpioSetpins>:

// GPIO
/** To much resources **/
void STM32446GpioSetpins( GPIO_TypeDef* regs, int n_pin, ... )
{
 8004654:	b40e      	push	{r1, r2, r3}
 8004656:	b480      	push	{r7}
 8004658:	b084      	sub	sp, #16
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
	uint8_t i;

	if(n_pin > 0 && n_pin < 33){ // Filter input
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	2b00      	cmp	r3, #0
 8004662:	dd19      	ble.n	8004698 <STM32446GpioSetpins+0x44>
 8004664:	697b      	ldr	r3, [r7, #20]
 8004666:	2b20      	cmp	r3, #32
 8004668:	dc16      	bgt.n	8004698 <STM32446GpioSetpins+0x44>
		va_list list;
		va_start(list, n_pin);
 800466a:	f107 0318 	add.w	r3, r7, #24
 800466e:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 8004670:	2300      	movs	r3, #0
 8004672:	73fb      	strb	r3, [r7, #15]
 8004674:	e00c      	b.n	8004690 <STM32446GpioSetpins+0x3c>
			regs->BSRR = (1 << va_arg(list, int));
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	1d1a      	adds	r2, r3, #4
 800467a:	60ba      	str	r2, [r7, #8]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2201      	movs	r2, #1
 8004680:	fa02 f303 	lsl.w	r3, r2, r3
 8004684:	461a      	mov	r2, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 800468a:	7bfb      	ldrb	r3, [r7, #15]
 800468c:	3301      	adds	r3, #1
 800468e:	73fb      	strb	r3, [r7, #15]
 8004690:	7bfb      	ldrb	r3, [r7, #15]
 8004692:	697a      	ldr	r2, [r7, #20]
 8004694:	429a      	cmp	r2, r3
 8004696:	dcee      	bgt.n	8004676 <STM32446GpioSetpins+0x22>
		}
		va_end(list);
	}
}
 8004698:	bf00      	nop
 800469a:	3710      	adds	r7, #16
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	b003      	add	sp, #12
 80046a4:	4770      	bx	lr

080046a6 <STM32446GpioSetpin>:
/** disabled **/

void STM32446GpioSetpin( GPIO_TypeDef* regs, int pin )
{
 80046a6:	b480      	push	{r7}
 80046a8:	b083      	sub	sp, #12
 80046aa:	af00      	add	r7, sp, #0
 80046ac:	6078      	str	r0, [r7, #4]
 80046ae:	6039      	str	r1, [r7, #0]
			regs->BSRR = (1 << pin);
 80046b0:	2201      	movs	r2, #1
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	fa02 f303 	lsl.w	r3, r2, r3
 80046b8:	461a      	mov	r2, r3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	619a      	str	r2, [r3, #24]
}
 80046be:	bf00      	nop
 80046c0:	370c      	adds	r7, #12
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr

080046ca <STM32446GpioSet>:

void STM32446GpioSet( GPIO_TypeDef* regs, int data )
{
 80046ca:	b480      	push	{r7}
 80046cc:	b083      	sub	sp, #12
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	6078      	str	r0, [r7, #4]
 80046d2:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int) data;
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	619a      	str	r2, [r3, #24]
}
 80046da:	bf00      	nop
 80046dc:	370c      	adds	r7, #12
 80046de:	46bd      	mov	sp, r7
 80046e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e4:	4770      	bx	lr

080046e6 <STM32446GpioResetpins>:

/** To much resources **/
void STM32446GpioResetpins( GPIO_TypeDef* regs, int n_pin, ... )
{ // slow
 80046e6:	b40e      	push	{r1, r2, r3}
 80046e8:	b480      	push	{r7}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	if(n_pin > 0 && n_pin < 33){ // Filter input
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	dd1a      	ble.n	800472c <STM32446GpioResetpins+0x46>
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	2b20      	cmp	r3, #32
 80046fa:	dc17      	bgt.n	800472c <STM32446GpioResetpins+0x46>
		va_list list;
		va_start(list, n_pin);
 80046fc:	f107 0318 	add.w	r3, r7, #24
 8004700:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 8004702:	2300      	movs	r3, #0
 8004704:	73fb      	strb	r3, [r7, #15]
 8004706:	e00d      	b.n	8004724 <STM32446GpioResetpins+0x3e>
			regs->BSRR = (unsigned int)((1 << va_arg(list, int)) << 16);
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	1d1a      	adds	r2, r3, #4
 800470c:	60ba      	str	r2, [r7, #8]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	2201      	movs	r2, #1
 8004712:	fa02 f303 	lsl.w	r3, r2, r3
 8004716:	041b      	lsls	r3, r3, #16
 8004718:	461a      	mov	r2, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 800471e:	7bfb      	ldrb	r3, [r7, #15]
 8004720:	3301      	adds	r3, #1
 8004722:	73fb      	strb	r3, [r7, #15]
 8004724:	7bfb      	ldrb	r3, [r7, #15]
 8004726:	697a      	ldr	r2, [r7, #20]
 8004728:	429a      	cmp	r2, r3
 800472a:	dced      	bgt.n	8004708 <STM32446GpioResetpins+0x22>
		}
		va_end(list);
	}
}
 800472c:	bf00      	nop
 800472e:	3710      	adds	r7, #16
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	b003      	add	sp, #12
 8004738:	4770      	bx	lr

0800473a <STM32446GpioResetpin>:
/** disabled **/

void STM32446GpioResetpin( GPIO_TypeDef* regs, int pin )
{
 800473a:	b480      	push	{r7}
 800473c:	b083      	sub	sp, #12
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
 8004742:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)((1 << pin) << 16);
 8004744:	2201      	movs	r2, #1
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	fa02 f303 	lsl.w	r3, r2, r3
 800474c:	041b      	lsls	r3, r3, #16
 800474e:	461a      	mov	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	619a      	str	r2, [r3, #24]
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <STM32446GpioReset>:

void STM32446GpioReset( GPIO_TypeDef* regs, int data )
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
 8004768:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)(data << 16);
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	041b      	lsls	r3, r3, #16
 800476e:	461a      	mov	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	619a      	str	r2, [r3, #24]
}
 8004774:	bf00      	nop
 8004776:	370c      	adds	r7, #12
 8004778:	46bd      	mov	sp, r7
 800477a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477e:	4770      	bx	lr

08004780 <STM32446Gpiosetupreg>:

/***generic***/
void STM32446Gpiosetupreg( volatile uint32_t* reg, unsigned int size_block, unsigned int data, unsigned int pin )
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b086      	sub	sp, #24
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	607a      	str	r2, [r7, #4]
 800478c:	603b      	str	r3, [r7, #0]
	unsigned int mask = (unsigned int)(pow(2, size_block) - 1);
 800478e:	68b8      	ldr	r0, [r7, #8]
 8004790:	f7fb fed8 	bl	8000544 <__aeabi_ui2d>
 8004794:	4602      	mov	r2, r0
 8004796:	460b      	mov	r3, r1
 8004798:	ec43 2b11 	vmov	d1, r2, r3
 800479c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004810 <STM32446Gpiosetupreg+0x90>
 80047a0:	f007 f9a8 	bl	800baf4 <pow>
 80047a4:	ec51 0b10 	vmov	r0, r1, d0
 80047a8:	f04f 0200 	mov.w	r2, #0
 80047ac:	4b1a      	ldr	r3, [pc, #104]	; (8004818 <STM32446Gpiosetupreg+0x98>)
 80047ae:	f7fb fd8b 	bl	80002c8 <__aeabi_dsub>
 80047b2:	4602      	mov	r2, r0
 80047b4:	460b      	mov	r3, r1
 80047b6:	4610      	mov	r0, r2
 80047b8:	4619      	mov	r1, r3
 80047ba:	f7fc fa15 	bl	8000be8 <__aeabi_d2uiz>
 80047be:	4603      	mov	r3, r0
 80047c0:	617b      	str	r3, [r7, #20]
	data &= mask;
 80047c2:	687a      	ldr	r2, [r7, #4]
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	4013      	ands	r3, r2
 80047c8:	607b      	str	r3, [r7, #4]
	*reg &= ~(mask << (pin * size_block));
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	68b9      	ldr	r1, [r7, #8]
 80047d2:	fb01 f303 	mul.w	r3, r1, r3
 80047d6:	6979      	ldr	r1, [r7, #20]
 80047d8:	fa01 f303 	lsl.w	r3, r1, r3
 80047dc:	43db      	mvns	r3, r3
 80047de:	401a      	ands	r2, r3
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	601a      	str	r2, [r3, #0]
	*reg |= (data << (pin * size_block));
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	68b9      	ldr	r1, [r7, #8]
 80047ec:	fb01 f303 	mul.w	r3, r1, r3
 80047f0:	6879      	ldr	r1, [r7, #4]
 80047f2:	fa01 f303 	lsl.w	r3, r1, r3
 80047f6:	431a      	orrs	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	601a      	str	r2, [r3, #0]
	*reg &= (unsigned int) sperm;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681a      	ldr	r2, [r3, #0]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	601a      	str	r2, [r3, #0]
}
 8004804:	bf00      	nop
 8004806:	3718      	adds	r7, #24
 8004808:	46bd      	mov	sp, r7
 800480a:	bd80      	pop	{r7, pc}
 800480c:	f3af 8000 	nop.w
 8004810:	00000000 	.word	0x00000000
 8004814:	40000000 	.word	0x40000000
 8004818:	3ff00000 	.word	0x3ff00000
 800481c:	00000000 	.word	0x00000000

08004820 <STM32446GpioSetup>:

void STM32446GpioSetup( volatile uint32_t vec[], const unsigned int size_block, unsigned int data, unsigned int block_n )
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b088      	sub	sp, #32
 8004824:	af00      	add	r7, sp, #0
 8004826:	60f8      	str	r0, [r7, #12]
 8004828:	60b9      	str	r1, [r7, #8]
 800482a:	607a      	str	r2, [r7, #4]
 800482c:	603b      	str	r3, [r7, #0]
	const unsigned int n_bits = sizeof(data) * 8;
 800482e:	2320      	movs	r3, #32
 8004830:	61fb      	str	r3, [r7, #28]
	const unsigned int mask = (unsigned int) (pow(2, size_block) - 1);
 8004832:	68b8      	ldr	r0, [r7, #8]
 8004834:	f7fb fe86 	bl	8000544 <__aeabi_ui2d>
 8004838:	4602      	mov	r2, r0
 800483a:	460b      	mov	r3, r1
 800483c:	ec43 2b11 	vmov	d1, r2, r3
 8004840:	ed9f 0b2d 	vldr	d0, [pc, #180]	; 80048f8 <STM32446GpioSetup+0xd8>
 8004844:	f007 f956 	bl	800baf4 <pow>
 8004848:	ec51 0b10 	vmov	r0, r1, d0
 800484c:	f04f 0200 	mov.w	r2, #0
 8004850:	4b2b      	ldr	r3, [pc, #172]	; (8004900 <STM32446GpioSetup+0xe0>)
 8004852:	f7fb fd39 	bl	80002c8 <__aeabi_dsub>
 8004856:	4602      	mov	r2, r0
 8004858:	460b      	mov	r3, r1
 800485a:	4610      	mov	r0, r2
 800485c:	4619      	mov	r1, r3
 800485e:	f7fc f9c3 	bl	8000be8 <__aeabi_d2uiz>
 8004862:	4603      	mov	r3, r0
 8004864:	61bb      	str	r3, [r7, #24]
	unsigned int index = (block_n * size_block) / n_bits;
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	fb03 f202 	mul.w	r2, r3, r2
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	fbb2 f3f3 	udiv	r3, r2, r3
 8004874:	617b      	str	r3, [r7, #20]
	data &= mask;
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	4013      	ands	r3, r2
 800487c:	607b      	str	r3, [r7, #4]
	vec[index] &= ~( mask << ((block_n * size_block) - (index * n_bits)) );
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	68fa      	ldr	r2, [r7, #12]
 8004884:	4413      	add	r3, r2
 8004886:	6819      	ldr	r1, [r3, #0]
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	68ba      	ldr	r2, [r7, #8]
 800488c:	fb03 f202 	mul.w	r2, r3, r2
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	69f8      	ldr	r0, [r7, #28]
 8004894:	fb00 f303 	mul.w	r3, r0, r3
 8004898:	1ad3      	subs	r3, r2, r3
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	fa02 f303 	lsl.w	r3, r2, r3
 80048a0:	43da      	mvns	r2, r3
 80048a2:	697b      	ldr	r3, [r7, #20]
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	68f8      	ldr	r0, [r7, #12]
 80048a8:	4403      	add	r3, r0
 80048aa:	400a      	ands	r2, r1
 80048ac:	601a      	str	r2, [r3, #0]
	vec[index] |= ( data << ((block_n * size_block) - (index * n_bits)) );
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	009b      	lsls	r3, r3, #2
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	4413      	add	r3, r2
 80048b6:	6819      	ldr	r1, [r3, #0]
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	68ba      	ldr	r2, [r7, #8]
 80048bc:	fb03 f202 	mul.w	r2, r3, r2
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	69f8      	ldr	r0, [r7, #28]
 80048c4:	fb00 f303 	mul.w	r3, r0, r3
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	409a      	lsls	r2, r3
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	009b      	lsls	r3, r3, #2
 80048d2:	68f8      	ldr	r0, [r7, #12]
 80048d4:	4403      	add	r3, r0
 80048d6:	430a      	orrs	r2, r1
 80048d8:	601a      	str	r2, [r3, #0]
	vec[index] &= (unsigned int) sperm;
 80048da:	697b      	ldr	r3, [r7, #20]
 80048dc:	009b      	lsls	r3, r3, #2
 80048de:	68fa      	ldr	r2, [r7, #12]
 80048e0:	441a      	add	r2, r3
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	68f9      	ldr	r1, [r7, #12]
 80048e8:	440b      	add	r3, r1
 80048ea:	6812      	ldr	r2, [r2, #0]
 80048ec:	601a      	str	r2, [r3, #0]
}
 80048ee:	bf00      	nop
 80048f0:	3720      	adds	r7, #32
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	00000000 	.word	0x00000000
 80048fc:	40000000 	.word	0x40000000
 8004900:	3ff00000 	.word	0x3ff00000
 8004904:	00000000 	.word	0x00000000

08004908 <STM32446GpioAmoder>:
/***generic***/

// GPIOA
void STM32446GpioAmoder( unsigned int data, unsigned int pin )
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b084      	sub	sp, #16
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
 8004910:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004912:	2302      	movs	r3, #2
 8004914:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004916:	68f8      	ldr	r0, [r7, #12]
 8004918:	f7fb fe14 	bl	8000544 <__aeabi_ui2d>
 800491c:	4602      	mov	r2, r0
 800491e:	460b      	mov	r3, r1
 8004920:	ec43 2b11 	vmov	d1, r2, r3
 8004924:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80049a0 <STM32446GpioAmoder+0x98>
 8004928:	f007 f8e4 	bl	800baf4 <pow>
 800492c:	ec51 0b10 	vmov	r0, r1, d0
 8004930:	f04f 0200 	mov.w	r2, #0
 8004934:	4b1c      	ldr	r3, [pc, #112]	; (80049a8 <STM32446GpioAmoder+0xa0>)
 8004936:	f7fb fcc7 	bl	80002c8 <__aeabi_dsub>
 800493a:	4602      	mov	r2, r0
 800493c:	460b      	mov	r3, r1
 800493e:	4610      	mov	r0, r2
 8004940:	4619      	mov	r1, r3
 8004942:	f7fc f951 	bl	8000be8 <__aeabi_d2uiz>
 8004946:	4603      	mov	r3, r0
 8004948:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	4013      	ands	r3, r2
 8004950:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->MODER &= ~(mask << (pin * blocksize));
 8004952:	4b16      	ldr	r3, [pc, #88]	; (80049ac <STM32446GpioAmoder+0xa4>)
 8004954:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004956:	6819      	ldr	r1, [r3, #0]
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	68fa      	ldr	r2, [r7, #12]
 800495c:	fb02 f303 	mul.w	r3, r2, r3
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	fa02 f303 	lsl.w	r3, r2, r3
 8004966:	43da      	mvns	r2, r3
 8004968:	4b10      	ldr	r3, [pc, #64]	; (80049ac <STM32446GpioAmoder+0xa4>)
 800496a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800496c:	400a      	ands	r2, r1
 800496e:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER |= (data << (pin * blocksize));
 8004970:	4b0e      	ldr	r3, [pc, #56]	; (80049ac <STM32446GpioAmoder+0xa4>)
 8004972:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004974:	6819      	ldr	r1, [r3, #0]
 8004976:	683b      	ldr	r3, [r7, #0]
 8004978:	68fa      	ldr	r2, [r7, #12]
 800497a:	fb02 f303 	mul.w	r3, r2, r3
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	409a      	lsls	r2, r3
 8004982:	4b0a      	ldr	r3, [pc, #40]	; (80049ac <STM32446GpioAmoder+0xa4>)
 8004984:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004986:	430a      	orrs	r2, r1
 8004988:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER &= (unsigned int) sperm;
 800498a:	4b08      	ldr	r3, [pc, #32]	; (80049ac <STM32446GpioAmoder+0xa4>)
 800498c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800498e:	4b07      	ldr	r3, [pc, #28]	; (80049ac <STM32446GpioAmoder+0xa4>)
 8004990:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004992:	6812      	ldr	r2, [r2, #0]
 8004994:	601a      	str	r2, [r3, #0]
}
 8004996:	bf00      	nop
 8004998:	3710      	adds	r7, #16
 800499a:	46bd      	mov	sp, r7
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	00000000 	.word	0x00000000
 80049a4:	40000000 	.word	0x40000000
 80049a8:	3ff00000 	.word	0x3ff00000
 80049ac:	20000724 	.word	0x20000724

080049b0 <STM32446GpioAospeedr>:

void STM32446GpioAospeedr( unsigned int data, unsigned int pin )
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
 80049b8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80049ba:	2302      	movs	r3, #2
 80049bc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80049be:	68f8      	ldr	r0, [r7, #12]
 80049c0:	f7fb fdc0 	bl	8000544 <__aeabi_ui2d>
 80049c4:	4602      	mov	r2, r0
 80049c6:	460b      	mov	r3, r1
 80049c8:	ec43 2b11 	vmov	d1, r2, r3
 80049cc:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004a48 <STM32446GpioAospeedr+0x98>
 80049d0:	f007 f890 	bl	800baf4 <pow>
 80049d4:	ec51 0b10 	vmov	r0, r1, d0
 80049d8:	f04f 0200 	mov.w	r2, #0
 80049dc:	4b1c      	ldr	r3, [pc, #112]	; (8004a50 <STM32446GpioAospeedr+0xa0>)
 80049de:	f7fb fc73 	bl	80002c8 <__aeabi_dsub>
 80049e2:	4602      	mov	r2, r0
 80049e4:	460b      	mov	r3, r1
 80049e6:	4610      	mov	r0, r2
 80049e8:	4619      	mov	r1, r3
 80049ea:	f7fc f8fd 	bl	8000be8 <__aeabi_d2uiz>
 80049ee:	4603      	mov	r3, r0
 80049f0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80049f2:	687a      	ldr	r2, [r7, #4]
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	4013      	ands	r3, r2
 80049f8:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 80049fa:	4b16      	ldr	r3, [pc, #88]	; (8004a54 <STM32446GpioAospeedr+0xa4>)
 80049fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049fe:	6899      	ldr	r1, [r3, #8]
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	fb02 f303 	mul.w	r3, r2, r3
 8004a08:	68ba      	ldr	r2, [r7, #8]
 8004a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0e:	43da      	mvns	r2, r3
 8004a10:	4b10      	ldr	r3, [pc, #64]	; (8004a54 <STM32446GpioAospeedr+0xa4>)
 8004a12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a14:	400a      	ands	r2, r1
 8004a16:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR |= (data << (pin * blocksize));
 8004a18:	4b0e      	ldr	r3, [pc, #56]	; (8004a54 <STM32446GpioAospeedr+0xa4>)
 8004a1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a1c:	6899      	ldr	r1, [r3, #8]
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	68fa      	ldr	r2, [r7, #12]
 8004a22:	fb02 f303 	mul.w	r3, r2, r3
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	409a      	lsls	r2, r3
 8004a2a:	4b0a      	ldr	r3, [pc, #40]	; (8004a54 <STM32446GpioAospeedr+0xa4>)
 8004a2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a2e:	430a      	orrs	r2, r1
 8004a30:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR &= (unsigned int) sperm;
 8004a32:	4b08      	ldr	r3, [pc, #32]	; (8004a54 <STM32446GpioAospeedr+0xa4>)
 8004a34:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a36:	4b07      	ldr	r3, [pc, #28]	; (8004a54 <STM32446GpioAospeedr+0xa4>)
 8004a38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a3a:	6892      	ldr	r2, [r2, #8]
 8004a3c:	609a      	str	r2, [r3, #8]
}
 8004a3e:	bf00      	nop
 8004a40:	3710      	adds	r7, #16
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop
 8004a48:	00000000 	.word	0x00000000
 8004a4c:	40000000 	.word	0x40000000
 8004a50:	3ff00000 	.word	0x3ff00000
 8004a54:	20000724 	.word	0x20000724

08004a58 <STM32446GpioApupdr>:

void STM32446GpioApupdr( unsigned int data, unsigned int pin )
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b084      	sub	sp, #16
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
 8004a60:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004a62:	2302      	movs	r3, #2
 8004a64:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f7fb fd6c 	bl	8000544 <__aeabi_ui2d>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	460b      	mov	r3, r1
 8004a70:	ec43 2b11 	vmov	d1, r2, r3
 8004a74:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004af0 <STM32446GpioApupdr+0x98>
 8004a78:	f007 f83c 	bl	800baf4 <pow>
 8004a7c:	ec51 0b10 	vmov	r0, r1, d0
 8004a80:	f04f 0200 	mov.w	r2, #0
 8004a84:	4b1c      	ldr	r3, [pc, #112]	; (8004af8 <STM32446GpioApupdr+0xa0>)
 8004a86:	f7fb fc1f 	bl	80002c8 <__aeabi_dsub>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	4610      	mov	r0, r2
 8004a90:	4619      	mov	r1, r3
 8004a92:	f7fc f8a9 	bl	8000be8 <__aeabi_d2uiz>
 8004a96:	4603      	mov	r3, r0
 8004a98:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	4013      	ands	r3, r2
 8004aa0:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004aa2:	4b16      	ldr	r3, [pc, #88]	; (8004afc <STM32446GpioApupdr+0xa4>)
 8004aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aa6:	68d9      	ldr	r1, [r3, #12]
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	68fa      	ldr	r2, [r7, #12]
 8004aac:	fb02 f303 	mul.w	r3, r2, r3
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab6:	43da      	mvns	r2, r3
 8004ab8:	4b10      	ldr	r3, [pc, #64]	; (8004afc <STM32446GpioApupdr+0xa4>)
 8004aba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004abc:	400a      	ands	r2, r1
 8004abe:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR |= (data << (pin * blocksize));
 8004ac0:	4b0e      	ldr	r3, [pc, #56]	; (8004afc <STM32446GpioApupdr+0xa4>)
 8004ac2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac4:	68d9      	ldr	r1, [r3, #12]
 8004ac6:	683b      	ldr	r3, [r7, #0]
 8004ac8:	68fa      	ldr	r2, [r7, #12]
 8004aca:	fb02 f303 	mul.w	r3, r2, r3
 8004ace:	687a      	ldr	r2, [r7, #4]
 8004ad0:	409a      	lsls	r2, r3
 8004ad2:	4b0a      	ldr	r3, [pc, #40]	; (8004afc <STM32446GpioApupdr+0xa4>)
 8004ad4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR &= (unsigned int) sperm;
 8004ada:	4b08      	ldr	r3, [pc, #32]	; (8004afc <STM32446GpioApupdr+0xa4>)
 8004adc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ade:	4b07      	ldr	r3, [pc, #28]	; (8004afc <STM32446GpioApupdr+0xa4>)
 8004ae0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ae2:	68d2      	ldr	r2, [r2, #12]
 8004ae4:	60da      	str	r2, [r3, #12]
}
 8004ae6:	bf00      	nop
 8004ae8:	3710      	adds	r7, #16
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}
 8004aee:	bf00      	nop
 8004af0:	00000000 	.word	0x00000000
 8004af4:	40000000 	.word	0x40000000
 8004af8:	3ff00000 	.word	0x3ff00000
 8004afc:	20000724 	.word	0x20000724

08004b00 <STM32446GpioAreset>:

void STM32446GpioAreset( unsigned int data )
{
 8004b00:	b480      	push	{r7}
 8004b02:	b083      	sub	sp, #12
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)(data << 16);
 8004b08:	4b05      	ldr	r3, [pc, #20]	; (8004b20 <STM32446GpioAreset+0x20>)
 8004b0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	0412      	lsls	r2, r2, #16
 8004b10:	619a      	str	r2, [r3, #24]
}
 8004b12:	bf00      	nop
 8004b14:	370c      	adds	r7, #12
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	20000724 	.word	0x20000724

08004b24 <STM32446GpioAset>:

void STM32446GpioAset( unsigned int data )
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)( data );
 8004b2c:	4b04      	ldr	r3, [pc, #16]	; (8004b40 <STM32446GpioAset+0x1c>)
 8004b2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	619a      	str	r2, [r3, #24]
}
 8004b34:	bf00      	nop
 8004b36:	370c      	adds	r7, #12
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr
 8004b40:	20000724 	.word	0x20000724
 8004b44:	00000000 	.word	0x00000000

08004b48 <STM32446GpioAafr>:

void STM32446GpioAafr( unsigned int data, unsigned int pin )
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b086      	sub	sp, #24
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
 8004b50:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004b52:	2304      	movs	r3, #4
 8004b54:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004b56:	2320      	movs	r3, #32
 8004b58:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004b5a:	6978      	ldr	r0, [r7, #20]
 8004b5c:	f7fb fcf2 	bl	8000544 <__aeabi_ui2d>
 8004b60:	4602      	mov	r2, r0
 8004b62:	460b      	mov	r3, r1
 8004b64:	ec43 2b11 	vmov	d1, r2, r3
 8004b68:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8004c30 <STM32446GpioAafr+0xe8>
 8004b6c:	f006 ffc2 	bl	800baf4 <pow>
 8004b70:	ec51 0b10 	vmov	r0, r1, d0
 8004b74:	f04f 0200 	mov.w	r2, #0
 8004b78:	4b2f      	ldr	r3, [pc, #188]	; (8004c38 <STM32446GpioAafr+0xf0>)
 8004b7a:	f7fb fba5 	bl	80002c8 <__aeabi_dsub>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	460b      	mov	r3, r1
 8004b82:	4610      	mov	r0, r2
 8004b84:	4619      	mov	r1, r3
 8004b86:	f7fc f82f 	bl	8000be8 <__aeabi_d2uiz>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	697a      	ldr	r2, [r7, #20]
 8004b92:	fb03 f202 	mul.w	r2, r3, r2
 8004b96:	693b      	ldr	r3, [r7, #16]
 8004b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b9c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d83d      	bhi.n	8004c28 <STM32446GpioAafr+0xe0>
		ret.gpioa.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004bac:	4b23      	ldr	r3, [pc, #140]	; (8004c3c <STM32446GpioAafr+0xf4>)
 8004bae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bb0:	68ba      	ldr	r2, [r7, #8]
 8004bb2:	3208      	adds	r2, #8
 8004bb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	697a      	ldr	r2, [r7, #20]
 8004bbc:	fb03 f202 	mul.w	r2, r3, r2
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	6938      	ldr	r0, [r7, #16]
 8004bc4:	fb00 f303 	mul.w	r3, r0, r3
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd0:	43da      	mvns	r2, r3
 8004bd2:	4b1a      	ldr	r3, [pc, #104]	; (8004c3c <STM32446GpioAafr+0xf4>)
 8004bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004bd6:	4011      	ands	r1, r2
 8004bd8:	68ba      	ldr	r2, [r7, #8]
 8004bda:	3208      	adds	r2, #8
 8004bdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004be0:	4b16      	ldr	r3, [pc, #88]	; (8004c3c <STM32446GpioAafr+0xf4>)
 8004be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004be4:	68ba      	ldr	r2, [r7, #8]
 8004be6:	3208      	adds	r2, #8
 8004be8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	697a      	ldr	r2, [r7, #20]
 8004bf0:	fb03 f202 	mul.w	r2, r3, r2
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	6938      	ldr	r0, [r7, #16]
 8004bf8:	fb00 f303 	mul.w	r3, r0, r3
 8004bfc:	1ad3      	subs	r3, r2, r3
 8004bfe:	687a      	ldr	r2, [r7, #4]
 8004c00:	409a      	lsls	r2, r3
 8004c02:	4b0e      	ldr	r3, [pc, #56]	; (8004c3c <STM32446GpioAafr+0xf4>)
 8004c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c06:	4311      	orrs	r1, r2
 8004c08:	68ba      	ldr	r2, [r7, #8]
 8004c0a:	3208      	adds	r2, #8
 8004c0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] &= (unsigned int) sperm;
 8004c10:	4b0a      	ldr	r3, [pc, #40]	; (8004c3c <STM32446GpioAafr+0xf4>)
 8004c12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c14:	4b09      	ldr	r3, [pc, #36]	; (8004c3c <STM32446GpioAafr+0xf4>)
 8004c16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c18:	68b9      	ldr	r1, [r7, #8]
 8004c1a:	3108      	adds	r1, #8
 8004c1c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004c20:	68ba      	ldr	r2, [r7, #8]
 8004c22:	3208      	adds	r2, #8
 8004c24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004c28:	bf00      	nop
 8004c2a:	3718      	adds	r7, #24
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	00000000 	.word	0x00000000
 8004c34:	40000000 	.word	0x40000000
 8004c38:	3ff00000 	.word	0x3ff00000
 8004c3c:	20000724 	.word	0x20000724

08004c40 <STM32446GpioBmoder>:

// GPIOB
void STM32446GpioBmoder( unsigned int data, unsigned int pin )
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004c4e:	68f8      	ldr	r0, [r7, #12]
 8004c50:	f7fb fc78 	bl	8000544 <__aeabi_ui2d>
 8004c54:	4602      	mov	r2, r0
 8004c56:	460b      	mov	r3, r1
 8004c58:	ec43 2b11 	vmov	d1, r2, r3
 8004c5c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004cd8 <STM32446GpioBmoder+0x98>
 8004c60:	f006 ff48 	bl	800baf4 <pow>
 8004c64:	ec51 0b10 	vmov	r0, r1, d0
 8004c68:	f04f 0200 	mov.w	r2, #0
 8004c6c:	4b1c      	ldr	r3, [pc, #112]	; (8004ce0 <STM32446GpioBmoder+0xa0>)
 8004c6e:	f7fb fb2b 	bl	80002c8 <__aeabi_dsub>
 8004c72:	4602      	mov	r2, r0
 8004c74:	460b      	mov	r3, r1
 8004c76:	4610      	mov	r0, r2
 8004c78:	4619      	mov	r1, r3
 8004c7a:	f7fb ffb5 	bl	8000be8 <__aeabi_d2uiz>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004c82:	687a      	ldr	r2, [r7, #4]
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	4013      	ands	r3, r2
 8004c88:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->MODER &= ~(mask << (pin * blocksize));
 8004c8a:	4b16      	ldr	r3, [pc, #88]	; (8004ce4 <STM32446GpioBmoder+0xa4>)
 8004c8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c8e:	6819      	ldr	r1, [r3, #0]
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	fb02 f303 	mul.w	r3, r2, r3
 8004c98:	68ba      	ldr	r2, [r7, #8]
 8004c9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c9e:	43da      	mvns	r2, r3
 8004ca0:	4b10      	ldr	r3, [pc, #64]	; (8004ce4 <STM32446GpioBmoder+0xa4>)
 8004ca2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ca4:	400a      	ands	r2, r1
 8004ca6:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER |= (data << (pin * blocksize));
 8004ca8:	4b0e      	ldr	r3, [pc, #56]	; (8004ce4 <STM32446GpioBmoder+0xa4>)
 8004caa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cac:	6819      	ldr	r1, [r3, #0]
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	68fa      	ldr	r2, [r7, #12]
 8004cb2:	fb02 f303 	mul.w	r3, r2, r3
 8004cb6:	687a      	ldr	r2, [r7, #4]
 8004cb8:	409a      	lsls	r2, r3
 8004cba:	4b0a      	ldr	r3, [pc, #40]	; (8004ce4 <STM32446GpioBmoder+0xa4>)
 8004cbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER &= (unsigned int) sperm;
 8004cc2:	4b08      	ldr	r3, [pc, #32]	; (8004ce4 <STM32446GpioBmoder+0xa4>)
 8004cc4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004cc6:	4b07      	ldr	r3, [pc, #28]	; (8004ce4 <STM32446GpioBmoder+0xa4>)
 8004cc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cca:	6812      	ldr	r2, [r2, #0]
 8004ccc:	601a      	str	r2, [r3, #0]
}
 8004cce:	bf00      	nop
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	00000000 	.word	0x00000000
 8004cdc:	40000000 	.word	0x40000000
 8004ce0:	3ff00000 	.word	0x3ff00000
 8004ce4:	20000724 	.word	0x20000724

08004ce8 <STM32446GpioBospeedr>:

void STM32446GpioBospeedr( unsigned int data, unsigned int pin )
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b084      	sub	sp, #16
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
 8004cf0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004cf2:	2302      	movs	r3, #2
 8004cf4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f7fb fc24 	bl	8000544 <__aeabi_ui2d>
 8004cfc:	4602      	mov	r2, r0
 8004cfe:	460b      	mov	r3, r1
 8004d00:	ec43 2b11 	vmov	d1, r2, r3
 8004d04:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004d80 <STM32446GpioBospeedr+0x98>
 8004d08:	f006 fef4 	bl	800baf4 <pow>
 8004d0c:	ec51 0b10 	vmov	r0, r1, d0
 8004d10:	f04f 0200 	mov.w	r2, #0
 8004d14:	4b1c      	ldr	r3, [pc, #112]	; (8004d88 <STM32446GpioBospeedr+0xa0>)
 8004d16:	f7fb fad7 	bl	80002c8 <__aeabi_dsub>
 8004d1a:	4602      	mov	r2, r0
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	4610      	mov	r0, r2
 8004d20:	4619      	mov	r1, r3
 8004d22:	f7fb ff61 	bl	8000be8 <__aeabi_d2uiz>
 8004d26:	4603      	mov	r3, r0
 8004d28:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	4013      	ands	r3, r2
 8004d30:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004d32:	4b16      	ldr	r3, [pc, #88]	; (8004d8c <STM32446GpioBospeedr+0xa4>)
 8004d34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d36:	6899      	ldr	r1, [r3, #8]
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	68fa      	ldr	r2, [r7, #12]
 8004d3c:	fb02 f303 	mul.w	r3, r2, r3
 8004d40:	68ba      	ldr	r2, [r7, #8]
 8004d42:	fa02 f303 	lsl.w	r3, r2, r3
 8004d46:	43da      	mvns	r2, r3
 8004d48:	4b10      	ldr	r3, [pc, #64]	; (8004d8c <STM32446GpioBospeedr+0xa4>)
 8004d4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d4c:	400a      	ands	r2, r1
 8004d4e:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR |= (data << (pin * blocksize));
 8004d50:	4b0e      	ldr	r3, [pc, #56]	; (8004d8c <STM32446GpioBospeedr+0xa4>)
 8004d52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d54:	6899      	ldr	r1, [r3, #8]
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	68fa      	ldr	r2, [r7, #12]
 8004d5a:	fb02 f303 	mul.w	r3, r2, r3
 8004d5e:	687a      	ldr	r2, [r7, #4]
 8004d60:	409a      	lsls	r2, r3
 8004d62:	4b0a      	ldr	r3, [pc, #40]	; (8004d8c <STM32446GpioBospeedr+0xa4>)
 8004d64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d66:	430a      	orrs	r2, r1
 8004d68:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR &= (unsigned int) sperm;
 8004d6a:	4b08      	ldr	r3, [pc, #32]	; (8004d8c <STM32446GpioBospeedr+0xa4>)
 8004d6c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004d6e:	4b07      	ldr	r3, [pc, #28]	; (8004d8c <STM32446GpioBospeedr+0xa4>)
 8004d70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d72:	6892      	ldr	r2, [r2, #8]
 8004d74:	609a      	str	r2, [r3, #8]
}
 8004d76:	bf00      	nop
 8004d78:	3710      	adds	r7, #16
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}
 8004d7e:	bf00      	nop
 8004d80:	00000000 	.word	0x00000000
 8004d84:	40000000 	.word	0x40000000
 8004d88:	3ff00000 	.word	0x3ff00000
 8004d8c:	20000724 	.word	0x20000724

08004d90 <STM32446GpioBpupdr>:

void STM32446GpioBpupdr( unsigned int data, unsigned int pin )
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004d9a:	2302      	movs	r3, #2
 8004d9c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004d9e:	68f8      	ldr	r0, [r7, #12]
 8004da0:	f7fb fbd0 	bl	8000544 <__aeabi_ui2d>
 8004da4:	4602      	mov	r2, r0
 8004da6:	460b      	mov	r3, r1
 8004da8:	ec43 2b11 	vmov	d1, r2, r3
 8004dac:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004e28 <STM32446GpioBpupdr+0x98>
 8004db0:	f006 fea0 	bl	800baf4 <pow>
 8004db4:	ec51 0b10 	vmov	r0, r1, d0
 8004db8:	f04f 0200 	mov.w	r2, #0
 8004dbc:	4b1c      	ldr	r3, [pc, #112]	; (8004e30 <STM32446GpioBpupdr+0xa0>)
 8004dbe:	f7fb fa83 	bl	80002c8 <__aeabi_dsub>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	4610      	mov	r0, r2
 8004dc8:	4619      	mov	r1, r3
 8004dca:	f7fb ff0d 	bl	8000be8 <__aeabi_d2uiz>
 8004dce:	4603      	mov	r3, r0
 8004dd0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	68bb      	ldr	r3, [r7, #8]
 8004dd6:	4013      	ands	r3, r2
 8004dd8:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004dda:	4b16      	ldr	r3, [pc, #88]	; (8004e34 <STM32446GpioBpupdr+0xa4>)
 8004ddc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dde:	68d9      	ldr	r1, [r3, #12]
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	68fa      	ldr	r2, [r7, #12]
 8004de4:	fb02 f303 	mul.w	r3, r2, r3
 8004de8:	68ba      	ldr	r2, [r7, #8]
 8004dea:	fa02 f303 	lsl.w	r3, r2, r3
 8004dee:	43da      	mvns	r2, r3
 8004df0:	4b10      	ldr	r3, [pc, #64]	; (8004e34 <STM32446GpioBpupdr+0xa4>)
 8004df2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004df4:	400a      	ands	r2, r1
 8004df6:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR |= (data << (pin * blocksize));
 8004df8:	4b0e      	ldr	r3, [pc, #56]	; (8004e34 <STM32446GpioBpupdr+0xa4>)
 8004dfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dfc:	68d9      	ldr	r1, [r3, #12]
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	68fa      	ldr	r2, [r7, #12]
 8004e02:	fb02 f303 	mul.w	r3, r2, r3
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	409a      	lsls	r2, r3
 8004e0a:	4b0a      	ldr	r3, [pc, #40]	; (8004e34 <STM32446GpioBpupdr+0xa4>)
 8004e0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e0e:	430a      	orrs	r2, r1
 8004e10:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR &= (unsigned int) sperm;
 8004e12:	4b08      	ldr	r3, [pc, #32]	; (8004e34 <STM32446GpioBpupdr+0xa4>)
 8004e14:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004e16:	4b07      	ldr	r3, [pc, #28]	; (8004e34 <STM32446GpioBpupdr+0xa4>)
 8004e18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e1a:	68d2      	ldr	r2, [r2, #12]
 8004e1c:	60da      	str	r2, [r3, #12]
}
 8004e1e:	bf00      	nop
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	00000000 	.word	0x00000000
 8004e2c:	40000000 	.word	0x40000000
 8004e30:	3ff00000 	.word	0x3ff00000
 8004e34:	20000724 	.word	0x20000724

08004e38 <STM32446GpioBreset>:

void STM32446GpioBreset( unsigned int data )
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)(data << 16);
 8004e40:	4b05      	ldr	r3, [pc, #20]	; (8004e58 <STM32446GpioBreset+0x20>)
 8004e42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	0412      	lsls	r2, r2, #16
 8004e48:	619a      	str	r2, [r3, #24]
}
 8004e4a:	bf00      	nop
 8004e4c:	370c      	adds	r7, #12
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	20000724 	.word	0x20000724

08004e5c <STM32446GpioBset>:

void STM32446GpioBset( unsigned int data )
{
 8004e5c:	b480      	push	{r7}
 8004e5e:	b083      	sub	sp, #12
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)( data );
 8004e64:	4b04      	ldr	r3, [pc, #16]	; (8004e78 <STM32446GpioBset+0x1c>)
 8004e66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	619a      	str	r2, [r3, #24]
}
 8004e6c:	bf00      	nop
 8004e6e:	370c      	adds	r7, #12
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr
 8004e78:	20000724 	.word	0x20000724
 8004e7c:	00000000 	.word	0x00000000

08004e80 <STM32446GpioBafr>:

void STM32446GpioBafr( unsigned int data, unsigned int pin )
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b086      	sub	sp, #24
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
 8004e88:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004e8a:	2304      	movs	r3, #4
 8004e8c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004e8e:	2320      	movs	r3, #32
 8004e90:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004e92:	6978      	ldr	r0, [r7, #20]
 8004e94:	f7fb fb56 	bl	8000544 <__aeabi_ui2d>
 8004e98:	4602      	mov	r2, r0
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	ec43 2b11 	vmov	d1, r2, r3
 8004ea0:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8004f68 <STM32446GpioBafr+0xe8>
 8004ea4:	f006 fe26 	bl	800baf4 <pow>
 8004ea8:	ec51 0b10 	vmov	r0, r1, d0
 8004eac:	f04f 0200 	mov.w	r2, #0
 8004eb0:	4b2f      	ldr	r3, [pc, #188]	; (8004f70 <STM32446GpioBafr+0xf0>)
 8004eb2:	f7fb fa09 	bl	80002c8 <__aeabi_dsub>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	460b      	mov	r3, r1
 8004eba:	4610      	mov	r0, r2
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	f7fb fe93 	bl	8000be8 <__aeabi_d2uiz>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	fb03 f202 	mul.w	r2, r3, r2
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed4:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004ed6:	687a      	ldr	r2, [r7, #4]
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	4013      	ands	r3, r2
 8004edc:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	d83d      	bhi.n	8004f60 <STM32446GpioBafr+0xe0>
		ret.gpiob.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004ee4:	4b23      	ldr	r3, [pc, #140]	; (8004f74 <STM32446GpioBafr+0xf4>)
 8004ee6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ee8:	68ba      	ldr	r2, [r7, #8]
 8004eea:	3208      	adds	r2, #8
 8004eec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	697a      	ldr	r2, [r7, #20]
 8004ef4:	fb03 f202 	mul.w	r2, r3, r2
 8004ef8:	68bb      	ldr	r3, [r7, #8]
 8004efa:	6938      	ldr	r0, [r7, #16]
 8004efc:	fb00 f303 	mul.w	r3, r0, r3
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	68fa      	ldr	r2, [r7, #12]
 8004f04:	fa02 f303 	lsl.w	r3, r2, r3
 8004f08:	43da      	mvns	r2, r3
 8004f0a:	4b1a      	ldr	r3, [pc, #104]	; (8004f74 <STM32446GpioBafr+0xf4>)
 8004f0c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f0e:	4011      	ands	r1, r2
 8004f10:	68ba      	ldr	r2, [r7, #8]
 8004f12:	3208      	adds	r2, #8
 8004f14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004f18:	4b16      	ldr	r3, [pc, #88]	; (8004f74 <STM32446GpioBafr+0xf4>)
 8004f1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f1c:	68ba      	ldr	r2, [r7, #8]
 8004f1e:	3208      	adds	r2, #8
 8004f20:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	697a      	ldr	r2, [r7, #20]
 8004f28:	fb03 f202 	mul.w	r2, r3, r2
 8004f2c:	68bb      	ldr	r3, [r7, #8]
 8004f2e:	6938      	ldr	r0, [r7, #16]
 8004f30:	fb00 f303 	mul.w	r3, r0, r3
 8004f34:	1ad3      	subs	r3, r2, r3
 8004f36:	687a      	ldr	r2, [r7, #4]
 8004f38:	409a      	lsls	r2, r3
 8004f3a:	4b0e      	ldr	r3, [pc, #56]	; (8004f74 <STM32446GpioBafr+0xf4>)
 8004f3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f3e:	4311      	orrs	r1, r2
 8004f40:	68ba      	ldr	r2, [r7, #8]
 8004f42:	3208      	adds	r2, #8
 8004f44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] &= (unsigned int) sperm;
 8004f48:	4b0a      	ldr	r3, [pc, #40]	; (8004f74 <STM32446GpioBafr+0xf4>)
 8004f4a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004f4c:	4b09      	ldr	r3, [pc, #36]	; (8004f74 <STM32446GpioBafr+0xf4>)
 8004f4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f50:	68b9      	ldr	r1, [r7, #8]
 8004f52:	3108      	adds	r1, #8
 8004f54:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8004f58:	68ba      	ldr	r2, [r7, #8]
 8004f5a:	3208      	adds	r2, #8
 8004f5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004f60:	bf00      	nop
 8004f62:	3718      	adds	r7, #24
 8004f64:	46bd      	mov	sp, r7
 8004f66:	bd80      	pop	{r7, pc}
 8004f68:	00000000 	.word	0x00000000
 8004f6c:	40000000 	.word	0x40000000
 8004f70:	3ff00000 	.word	0x3ff00000
 8004f74:	20000724 	.word	0x20000724

08004f78 <STM32446GpioCmoder>:

// GPIOC
void STM32446GpioCmoder( unsigned int data, unsigned int pin )
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
 8004f80:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004f82:	2302      	movs	r3, #2
 8004f84:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004f86:	68f8      	ldr	r0, [r7, #12]
 8004f88:	f7fb fadc 	bl	8000544 <__aeabi_ui2d>
 8004f8c:	4602      	mov	r2, r0
 8004f8e:	460b      	mov	r3, r1
 8004f90:	ec43 2b11 	vmov	d1, r2, r3
 8004f94:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005010 <STM32446GpioCmoder+0x98>
 8004f98:	f006 fdac 	bl	800baf4 <pow>
 8004f9c:	ec51 0b10 	vmov	r0, r1, d0
 8004fa0:	f04f 0200 	mov.w	r2, #0
 8004fa4:	4b1c      	ldr	r3, [pc, #112]	; (8005018 <STM32446GpioCmoder+0xa0>)
 8004fa6:	f7fb f98f 	bl	80002c8 <__aeabi_dsub>
 8004faa:	4602      	mov	r2, r0
 8004fac:	460b      	mov	r3, r1
 8004fae:	4610      	mov	r0, r2
 8004fb0:	4619      	mov	r1, r3
 8004fb2:	f7fb fe19 	bl	8000be8 <__aeabi_d2uiz>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	4013      	ands	r3, r2
 8004fc0:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->MODER &= ~(mask << (pin * blocksize));
 8004fc2:	4b16      	ldr	r3, [pc, #88]	; (800501c <STM32446GpioCmoder+0xa4>)
 8004fc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fc6:	6819      	ldr	r1, [r3, #0]
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	68fa      	ldr	r2, [r7, #12]
 8004fcc:	fb02 f303 	mul.w	r3, r2, r3
 8004fd0:	68ba      	ldr	r2, [r7, #8]
 8004fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd6:	43da      	mvns	r2, r3
 8004fd8:	4b10      	ldr	r3, [pc, #64]	; (800501c <STM32446GpioCmoder+0xa4>)
 8004fda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fdc:	400a      	ands	r2, r1
 8004fde:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER |= (data << (pin * blocksize));
 8004fe0:	4b0e      	ldr	r3, [pc, #56]	; (800501c <STM32446GpioCmoder+0xa4>)
 8004fe2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004fe4:	6819      	ldr	r1, [r3, #0]
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	68fa      	ldr	r2, [r7, #12]
 8004fea:	fb02 f303 	mul.w	r3, r2, r3
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	409a      	lsls	r2, r3
 8004ff2:	4b0a      	ldr	r3, [pc, #40]	; (800501c <STM32446GpioCmoder+0xa4>)
 8004ff4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER &= (unsigned int) sperm;
 8004ffa:	4b08      	ldr	r3, [pc, #32]	; (800501c <STM32446GpioCmoder+0xa4>)
 8004ffc:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004ffe:	4b07      	ldr	r3, [pc, #28]	; (800501c <STM32446GpioCmoder+0xa4>)
 8005000:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005002:	6812      	ldr	r2, [r2, #0]
 8005004:	601a      	str	r2, [r3, #0]
}
 8005006:	bf00      	nop
 8005008:	3710      	adds	r7, #16
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	00000000 	.word	0x00000000
 8005014:	40000000 	.word	0x40000000
 8005018:	3ff00000 	.word	0x3ff00000
 800501c:	20000724 	.word	0x20000724

08005020 <STM32446GpioCospeedr>:

void STM32446GpioCospeedr( unsigned int data, unsigned int pin )
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b084      	sub	sp, #16
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800502a:	2302      	movs	r3, #2
 800502c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800502e:	68f8      	ldr	r0, [r7, #12]
 8005030:	f7fb fa88 	bl	8000544 <__aeabi_ui2d>
 8005034:	4602      	mov	r2, r0
 8005036:	460b      	mov	r3, r1
 8005038:	ec43 2b11 	vmov	d1, r2, r3
 800503c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80050b8 <STM32446GpioCospeedr+0x98>
 8005040:	f006 fd58 	bl	800baf4 <pow>
 8005044:	ec51 0b10 	vmov	r0, r1, d0
 8005048:	f04f 0200 	mov.w	r2, #0
 800504c:	4b1c      	ldr	r3, [pc, #112]	; (80050c0 <STM32446GpioCospeedr+0xa0>)
 800504e:	f7fb f93b 	bl	80002c8 <__aeabi_dsub>
 8005052:	4602      	mov	r2, r0
 8005054:	460b      	mov	r3, r1
 8005056:	4610      	mov	r0, r2
 8005058:	4619      	mov	r1, r3
 800505a:	f7fb fdc5 	bl	8000be8 <__aeabi_d2uiz>
 800505e:	4603      	mov	r3, r0
 8005060:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	4013      	ands	r3, r2
 8005068:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 800506a:	4b16      	ldr	r3, [pc, #88]	; (80050c4 <STM32446GpioCospeedr+0xa4>)
 800506c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800506e:	6899      	ldr	r1, [r3, #8]
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	fb02 f303 	mul.w	r3, r2, r3
 8005078:	68ba      	ldr	r2, [r7, #8]
 800507a:	fa02 f303 	lsl.w	r3, r2, r3
 800507e:	43da      	mvns	r2, r3
 8005080:	4b10      	ldr	r3, [pc, #64]	; (80050c4 <STM32446GpioCospeedr+0xa4>)
 8005082:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005084:	400a      	ands	r2, r1
 8005086:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR |= (data << (pin * blocksize));
 8005088:	4b0e      	ldr	r3, [pc, #56]	; (80050c4 <STM32446GpioCospeedr+0xa4>)
 800508a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800508c:	6899      	ldr	r1, [r3, #8]
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	68fa      	ldr	r2, [r7, #12]
 8005092:	fb02 f303 	mul.w	r3, r2, r3
 8005096:	687a      	ldr	r2, [r7, #4]
 8005098:	409a      	lsls	r2, r3
 800509a:	4b0a      	ldr	r3, [pc, #40]	; (80050c4 <STM32446GpioCospeedr+0xa4>)
 800509c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800509e:	430a      	orrs	r2, r1
 80050a0:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR &= (unsigned int) sperm;
 80050a2:	4b08      	ldr	r3, [pc, #32]	; (80050c4 <STM32446GpioCospeedr+0xa4>)
 80050a4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80050a6:	4b07      	ldr	r3, [pc, #28]	; (80050c4 <STM32446GpioCospeedr+0xa4>)
 80050a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050aa:	6892      	ldr	r2, [r2, #8]
 80050ac:	609a      	str	r2, [r3, #8]
}
 80050ae:	bf00      	nop
 80050b0:	3710      	adds	r7, #16
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop
 80050b8:	00000000 	.word	0x00000000
 80050bc:	40000000 	.word	0x40000000
 80050c0:	3ff00000 	.word	0x3ff00000
 80050c4:	20000724 	.word	0x20000724

080050c8 <STM32446GpioCpupdr>:

void STM32446GpioCpupdr( unsigned int data, unsigned int pin )
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80050d2:	2302      	movs	r3, #2
 80050d4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80050d6:	68f8      	ldr	r0, [r7, #12]
 80050d8:	f7fb fa34 	bl	8000544 <__aeabi_ui2d>
 80050dc:	4602      	mov	r2, r0
 80050de:	460b      	mov	r3, r1
 80050e0:	ec43 2b11 	vmov	d1, r2, r3
 80050e4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005160 <STM32446GpioCpupdr+0x98>
 80050e8:	f006 fd04 	bl	800baf4 <pow>
 80050ec:	ec51 0b10 	vmov	r0, r1, d0
 80050f0:	f04f 0200 	mov.w	r2, #0
 80050f4:	4b1c      	ldr	r3, [pc, #112]	; (8005168 <STM32446GpioCpupdr+0xa0>)
 80050f6:	f7fb f8e7 	bl	80002c8 <__aeabi_dsub>
 80050fa:	4602      	mov	r2, r0
 80050fc:	460b      	mov	r3, r1
 80050fe:	4610      	mov	r0, r2
 8005100:	4619      	mov	r1, r3
 8005102:	f7fb fd71 	bl	8000be8 <__aeabi_d2uiz>
 8005106:	4603      	mov	r3, r0
 8005108:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	4013      	ands	r3, r2
 8005110:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->PUPDR &= ~(mask << (pin * blocksize));
 8005112:	4b16      	ldr	r3, [pc, #88]	; (800516c <STM32446GpioCpupdr+0xa4>)
 8005114:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005116:	68d9      	ldr	r1, [r3, #12]
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	68fa      	ldr	r2, [r7, #12]
 800511c:	fb02 f303 	mul.w	r3, r2, r3
 8005120:	68ba      	ldr	r2, [r7, #8]
 8005122:	fa02 f303 	lsl.w	r3, r2, r3
 8005126:	43da      	mvns	r2, r3
 8005128:	4b10      	ldr	r3, [pc, #64]	; (800516c <STM32446GpioCpupdr+0xa4>)
 800512a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800512c:	400a      	ands	r2, r1
 800512e:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR |= (data << (pin * blocksize));
 8005130:	4b0e      	ldr	r3, [pc, #56]	; (800516c <STM32446GpioCpupdr+0xa4>)
 8005132:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005134:	68d9      	ldr	r1, [r3, #12]
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	68fa      	ldr	r2, [r7, #12]
 800513a:	fb02 f303 	mul.w	r3, r2, r3
 800513e:	687a      	ldr	r2, [r7, #4]
 8005140:	409a      	lsls	r2, r3
 8005142:	4b0a      	ldr	r3, [pc, #40]	; (800516c <STM32446GpioCpupdr+0xa4>)
 8005144:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005146:	430a      	orrs	r2, r1
 8005148:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR &= (unsigned int) sperm;
 800514a:	4b08      	ldr	r3, [pc, #32]	; (800516c <STM32446GpioCpupdr+0xa4>)
 800514c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800514e:	4b07      	ldr	r3, [pc, #28]	; (800516c <STM32446GpioCpupdr+0xa4>)
 8005150:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005152:	68d2      	ldr	r2, [r2, #12]
 8005154:	60da      	str	r2, [r3, #12]
}
 8005156:	bf00      	nop
 8005158:	3710      	adds	r7, #16
 800515a:	46bd      	mov	sp, r7
 800515c:	bd80      	pop	{r7, pc}
 800515e:	bf00      	nop
 8005160:	00000000 	.word	0x00000000
 8005164:	40000000 	.word	0x40000000
 8005168:	3ff00000 	.word	0x3ff00000
 800516c:	20000724 	.word	0x20000724

08005170 <STM32446GpioCreset>:

void STM32446GpioCreset( unsigned int data )
{
 8005170:	b480      	push	{r7}
 8005172:	b083      	sub	sp, #12
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)(data << 16);
 8005178:	4b05      	ldr	r3, [pc, #20]	; (8005190 <STM32446GpioCreset+0x20>)
 800517a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800517c:	687a      	ldr	r2, [r7, #4]
 800517e:	0412      	lsls	r2, r2, #16
 8005180:	619a      	str	r2, [r3, #24]
}
 8005182:	bf00      	nop
 8005184:	370c      	adds	r7, #12
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	20000724 	.word	0x20000724

08005194 <STM32446GpioCset>:

void STM32446GpioCset( unsigned int data )
{
 8005194:	b480      	push	{r7}
 8005196:	b083      	sub	sp, #12
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)( data );
 800519c:	4b04      	ldr	r3, [pc, #16]	; (80051b0 <STM32446GpioCset+0x1c>)
 800519e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80051a0:	687a      	ldr	r2, [r7, #4]
 80051a2:	619a      	str	r2, [r3, #24]
}
 80051a4:	bf00      	nop
 80051a6:	370c      	adds	r7, #12
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr
 80051b0:	20000724 	.word	0x20000724
 80051b4:	00000000 	.word	0x00000000

080051b8 <STM32446GpioCafr>:

void STM32446GpioCafr( unsigned int data, unsigned int pin )
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b086      	sub	sp, #24
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 80051c2:	2304      	movs	r3, #4
 80051c4:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 80051c6:	2320      	movs	r3, #32
 80051c8:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 80051ca:	6978      	ldr	r0, [r7, #20]
 80051cc:	f7fb f9ba 	bl	8000544 <__aeabi_ui2d>
 80051d0:	4602      	mov	r2, r0
 80051d2:	460b      	mov	r3, r1
 80051d4:	ec43 2b11 	vmov	d1, r2, r3
 80051d8:	ed9f 0b31 	vldr	d0, [pc, #196]	; 80052a0 <STM32446GpioCafr+0xe8>
 80051dc:	f006 fc8a 	bl	800baf4 <pow>
 80051e0:	ec51 0b10 	vmov	r0, r1, d0
 80051e4:	f04f 0200 	mov.w	r2, #0
 80051e8:	4b2f      	ldr	r3, [pc, #188]	; (80052a8 <STM32446GpioCafr+0xf0>)
 80051ea:	f7fb f86d 	bl	80002c8 <__aeabi_dsub>
 80051ee:	4602      	mov	r2, r0
 80051f0:	460b      	mov	r3, r1
 80051f2:	4610      	mov	r0, r2
 80051f4:	4619      	mov	r1, r3
 80051f6:	f7fb fcf7 	bl	8000be8 <__aeabi_d2uiz>
 80051fa:	4603      	mov	r3, r0
 80051fc:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	697a      	ldr	r2, [r7, #20]
 8005202:	fb03 f202 	mul.w	r2, r3, r2
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	fbb2 f3f3 	udiv	r3, r2, r3
 800520c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	4013      	ands	r3, r2
 8005214:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	2b01      	cmp	r3, #1
 800521a:	d83d      	bhi.n	8005298 <STM32446GpioCafr+0xe0>
		ret.gpioc.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 800521c:	4b23      	ldr	r3, [pc, #140]	; (80052ac <STM32446GpioCafr+0xf4>)
 800521e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005220:	68ba      	ldr	r2, [r7, #8]
 8005222:	3208      	adds	r2, #8
 8005224:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	697a      	ldr	r2, [r7, #20]
 800522c:	fb03 f202 	mul.w	r2, r3, r2
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	6938      	ldr	r0, [r7, #16]
 8005234:	fb00 f303 	mul.w	r3, r0, r3
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	68fa      	ldr	r2, [r7, #12]
 800523c:	fa02 f303 	lsl.w	r3, r2, r3
 8005240:	43da      	mvns	r2, r3
 8005242:	4b1a      	ldr	r3, [pc, #104]	; (80052ac <STM32446GpioCafr+0xf4>)
 8005244:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005246:	4011      	ands	r1, r2
 8005248:	68ba      	ldr	r2, [r7, #8]
 800524a:	3208      	adds	r2, #8
 800524c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8005250:	4b16      	ldr	r3, [pc, #88]	; (80052ac <STM32446GpioCafr+0xf4>)
 8005252:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005254:	68ba      	ldr	r2, [r7, #8]
 8005256:	3208      	adds	r2, #8
 8005258:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	fb03 f202 	mul.w	r2, r3, r2
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	6938      	ldr	r0, [r7, #16]
 8005268:	fb00 f303 	mul.w	r3, r0, r3
 800526c:	1ad3      	subs	r3, r2, r3
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	409a      	lsls	r2, r3
 8005272:	4b0e      	ldr	r3, [pc, #56]	; (80052ac <STM32446GpioCafr+0xf4>)
 8005274:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005276:	4311      	orrs	r1, r2
 8005278:	68ba      	ldr	r2, [r7, #8]
 800527a:	3208      	adds	r2, #8
 800527c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] &= (unsigned int) sperm;
 8005280:	4b0a      	ldr	r3, [pc, #40]	; (80052ac <STM32446GpioCafr+0xf4>)
 8005282:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8005284:	4b09      	ldr	r3, [pc, #36]	; (80052ac <STM32446GpioCafr+0xf4>)
 8005286:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005288:	68b9      	ldr	r1, [r7, #8]
 800528a:	3108      	adds	r1, #8
 800528c:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8005290:	68ba      	ldr	r2, [r7, #8]
 8005292:	3208      	adds	r2, #8
 8005294:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005298:	bf00      	nop
 800529a:	3718      	adds	r7, #24
 800529c:	46bd      	mov	sp, r7
 800529e:	bd80      	pop	{r7, pc}
 80052a0:	00000000 	.word	0x00000000
 80052a4:	40000000 	.word	0x40000000
 80052a8:	3ff00000 	.word	0x3ff00000
 80052ac:	20000724 	.word	0x20000724

080052b0 <STM32446GpioDmoder>:

// GPIOD
void STM32446GpioDmoder( unsigned int data, unsigned int pin )
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80052ba:	2302      	movs	r3, #2
 80052bc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80052be:	68f8      	ldr	r0, [r7, #12]
 80052c0:	f7fb f940 	bl	8000544 <__aeabi_ui2d>
 80052c4:	4602      	mov	r2, r0
 80052c6:	460b      	mov	r3, r1
 80052c8:	ec43 2b11 	vmov	d1, r2, r3
 80052cc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005358 <STM32446GpioDmoder+0xa8>
 80052d0:	f006 fc10 	bl	800baf4 <pow>
 80052d4:	ec51 0b10 	vmov	r0, r1, d0
 80052d8:	f04f 0200 	mov.w	r2, #0
 80052dc:	4b20      	ldr	r3, [pc, #128]	; (8005360 <STM32446GpioDmoder+0xb0>)
 80052de:	f7fa fff3 	bl	80002c8 <__aeabi_dsub>
 80052e2:	4602      	mov	r2, r0
 80052e4:	460b      	mov	r3, r1
 80052e6:	4610      	mov	r0, r2
 80052e8:	4619      	mov	r1, r3
 80052ea:	f7fb fc7d 	bl	8000be8 <__aeabi_d2uiz>
 80052ee:	4603      	mov	r3, r0
 80052f0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80052f2:	687a      	ldr	r2, [r7, #4]
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	4013      	ands	r3, r2
 80052f8:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->MODER &= ~(mask << (pin * blocksize));
 80052fa:	4b1a      	ldr	r3, [pc, #104]	; (8005364 <STM32446GpioDmoder+0xb4>)
 80052fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005300:	6819      	ldr	r1, [r3, #0]
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	68fa      	ldr	r2, [r7, #12]
 8005306:	fb02 f303 	mul.w	r3, r2, r3
 800530a:	68ba      	ldr	r2, [r7, #8]
 800530c:	fa02 f303 	lsl.w	r3, r2, r3
 8005310:	43da      	mvns	r2, r3
 8005312:	4b14      	ldr	r3, [pc, #80]	; (8005364 <STM32446GpioDmoder+0xb4>)
 8005314:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005318:	400a      	ands	r2, r1
 800531a:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER |= (data << (pin * blocksize));
 800531c:	4b11      	ldr	r3, [pc, #68]	; (8005364 <STM32446GpioDmoder+0xb4>)
 800531e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005322:	6819      	ldr	r1, [r3, #0]
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	68fa      	ldr	r2, [r7, #12]
 8005328:	fb02 f303 	mul.w	r3, r2, r3
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	409a      	lsls	r2, r3
 8005330:	4b0c      	ldr	r3, [pc, #48]	; (8005364 <STM32446GpioDmoder+0xb4>)
 8005332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005336:	430a      	orrs	r2, r1
 8005338:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER &= (unsigned int) sperm;
 800533a:	4b0a      	ldr	r3, [pc, #40]	; (8005364 <STM32446GpioDmoder+0xb4>)
 800533c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8005340:	4b08      	ldr	r3, [pc, #32]	; (8005364 <STM32446GpioDmoder+0xb4>)
 8005342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005346:	6812      	ldr	r2, [r2, #0]
 8005348:	601a      	str	r2, [r3, #0]
}
 800534a:	bf00      	nop
 800534c:	3710      	adds	r7, #16
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	f3af 8000 	nop.w
 8005358:	00000000 	.word	0x00000000
 800535c:	40000000 	.word	0x40000000
 8005360:	3ff00000 	.word	0x3ff00000
 8005364:	20000724 	.word	0x20000724

08005368 <STM32446GpioDospeedr>:

void STM32446GpioDospeedr( unsigned int data, unsigned int pin )
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005372:	2302      	movs	r3, #2
 8005374:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005376:	68f8      	ldr	r0, [r7, #12]
 8005378:	f7fb f8e4 	bl	8000544 <__aeabi_ui2d>
 800537c:	4602      	mov	r2, r0
 800537e:	460b      	mov	r3, r1
 8005380:	ec43 2b11 	vmov	d1, r2, r3
 8005384:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005410 <STM32446GpioDospeedr+0xa8>
 8005388:	f006 fbb4 	bl	800baf4 <pow>
 800538c:	ec51 0b10 	vmov	r0, r1, d0
 8005390:	f04f 0200 	mov.w	r2, #0
 8005394:	4b20      	ldr	r3, [pc, #128]	; (8005418 <STM32446GpioDospeedr+0xb0>)
 8005396:	f7fa ff97 	bl	80002c8 <__aeabi_dsub>
 800539a:	4602      	mov	r2, r0
 800539c:	460b      	mov	r3, r1
 800539e:	4610      	mov	r0, r2
 80053a0:	4619      	mov	r1, r3
 80053a2:	f7fb fc21 	bl	8000be8 <__aeabi_d2uiz>
 80053a6:	4603      	mov	r3, r0
 80053a8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80053aa:	687a      	ldr	r2, [r7, #4]
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	4013      	ands	r3, r2
 80053b0:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 80053b2:	4b1a      	ldr	r3, [pc, #104]	; (800541c <STM32446GpioDospeedr+0xb4>)
 80053b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053b8:	6899      	ldr	r1, [r3, #8]
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	fb02 f303 	mul.w	r3, r2, r3
 80053c2:	68ba      	ldr	r2, [r7, #8]
 80053c4:	fa02 f303 	lsl.w	r3, r2, r3
 80053c8:	43da      	mvns	r2, r3
 80053ca:	4b14      	ldr	r3, [pc, #80]	; (800541c <STM32446GpioDospeedr+0xb4>)
 80053cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053d0:	400a      	ands	r2, r1
 80053d2:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR |= (data << (pin * blocksize));
 80053d4:	4b11      	ldr	r3, [pc, #68]	; (800541c <STM32446GpioDospeedr+0xb4>)
 80053d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053da:	6899      	ldr	r1, [r3, #8]
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	68fa      	ldr	r2, [r7, #12]
 80053e0:	fb02 f303 	mul.w	r3, r2, r3
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	409a      	lsls	r2, r3
 80053e8:	4b0c      	ldr	r3, [pc, #48]	; (800541c <STM32446GpioDospeedr+0xb4>)
 80053ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ee:	430a      	orrs	r2, r1
 80053f0:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR &= (unsigned int) sperm;
 80053f2:	4b0a      	ldr	r3, [pc, #40]	; (800541c <STM32446GpioDospeedr+0xb4>)
 80053f4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80053f8:	4b08      	ldr	r3, [pc, #32]	; (800541c <STM32446GpioDospeedr+0xb4>)
 80053fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053fe:	6892      	ldr	r2, [r2, #8]
 8005400:	609a      	str	r2, [r3, #8]
}
 8005402:	bf00      	nop
 8005404:	3710      	adds	r7, #16
 8005406:	46bd      	mov	sp, r7
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	f3af 8000 	nop.w
 8005410:	00000000 	.word	0x00000000
 8005414:	40000000 	.word	0x40000000
 8005418:	3ff00000 	.word	0x3ff00000
 800541c:	20000724 	.word	0x20000724

08005420 <STM32446GpioDpupdr>:

void STM32446GpioDpupdr( unsigned int data, unsigned int pin )
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800542a:	2302      	movs	r3, #2
 800542c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800542e:	68f8      	ldr	r0, [r7, #12]
 8005430:	f7fb f888 	bl	8000544 <__aeabi_ui2d>
 8005434:	4602      	mov	r2, r0
 8005436:	460b      	mov	r3, r1
 8005438:	ec43 2b11 	vmov	d1, r2, r3
 800543c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80054c8 <STM32446GpioDpupdr+0xa8>
 8005440:	f006 fb58 	bl	800baf4 <pow>
 8005444:	ec51 0b10 	vmov	r0, r1, d0
 8005448:	f04f 0200 	mov.w	r2, #0
 800544c:	4b20      	ldr	r3, [pc, #128]	; (80054d0 <STM32446GpioDpupdr+0xb0>)
 800544e:	f7fa ff3b 	bl	80002c8 <__aeabi_dsub>
 8005452:	4602      	mov	r2, r0
 8005454:	460b      	mov	r3, r1
 8005456:	4610      	mov	r0, r2
 8005458:	4619      	mov	r1, r3
 800545a:	f7fb fbc5 	bl	8000be8 <__aeabi_d2uiz>
 800545e:	4603      	mov	r3, r0
 8005460:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	4013      	ands	r3, r2
 8005468:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->PUPDR &= ~(mask << (pin * blocksize));
 800546a:	4b1a      	ldr	r3, [pc, #104]	; (80054d4 <STM32446GpioDpupdr+0xb4>)
 800546c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005470:	68d9      	ldr	r1, [r3, #12]
 8005472:	683b      	ldr	r3, [r7, #0]
 8005474:	68fa      	ldr	r2, [r7, #12]
 8005476:	fb02 f303 	mul.w	r3, r2, r3
 800547a:	68ba      	ldr	r2, [r7, #8]
 800547c:	fa02 f303 	lsl.w	r3, r2, r3
 8005480:	43da      	mvns	r2, r3
 8005482:	4b14      	ldr	r3, [pc, #80]	; (80054d4 <STM32446GpioDpupdr+0xb4>)
 8005484:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005488:	400a      	ands	r2, r1
 800548a:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR |= (data << (pin * blocksize));
 800548c:	4b11      	ldr	r3, [pc, #68]	; (80054d4 <STM32446GpioDpupdr+0xb4>)
 800548e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005492:	68d9      	ldr	r1, [r3, #12]
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	68fa      	ldr	r2, [r7, #12]
 8005498:	fb02 f303 	mul.w	r3, r2, r3
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	409a      	lsls	r2, r3
 80054a0:	4b0c      	ldr	r3, [pc, #48]	; (80054d4 <STM32446GpioDpupdr+0xb4>)
 80054a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054a6:	430a      	orrs	r2, r1
 80054a8:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR &= (unsigned int) sperm;
 80054aa:	4b0a      	ldr	r3, [pc, #40]	; (80054d4 <STM32446GpioDpupdr+0xb4>)
 80054ac:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80054b0:	4b08      	ldr	r3, [pc, #32]	; (80054d4 <STM32446GpioDpupdr+0xb4>)
 80054b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054b6:	68d2      	ldr	r2, [r2, #12]
 80054b8:	60da      	str	r2, [r3, #12]
}
 80054ba:	bf00      	nop
 80054bc:	3710      	adds	r7, #16
 80054be:	46bd      	mov	sp, r7
 80054c0:	bd80      	pop	{r7, pc}
 80054c2:	bf00      	nop
 80054c4:	f3af 8000 	nop.w
 80054c8:	00000000 	.word	0x00000000
 80054cc:	40000000 	.word	0x40000000
 80054d0:	3ff00000 	.word	0x3ff00000
 80054d4:	20000724 	.word	0x20000724

080054d8 <STM32446GpioDreset>:

void STM32446GpioDreset( unsigned int data )
{
 80054d8:	b480      	push	{r7}
 80054da:	b083      	sub	sp, #12
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)(data << 16);
 80054e0:	4b05      	ldr	r3, [pc, #20]	; (80054f8 <STM32446GpioDreset+0x20>)
 80054e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80054e6:	687a      	ldr	r2, [r7, #4]
 80054e8:	0412      	lsls	r2, r2, #16
 80054ea:	619a      	str	r2, [r3, #24]
}
 80054ec:	bf00      	nop
 80054ee:	370c      	adds	r7, #12
 80054f0:	46bd      	mov	sp, r7
 80054f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f6:	4770      	bx	lr
 80054f8:	20000724 	.word	0x20000724

080054fc <STM32446GpioDset>:

void STM32446GpioDset( unsigned int data )
{
 80054fc:	b480      	push	{r7}
 80054fe:	b083      	sub	sp, #12
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)( data );
 8005504:	4b05      	ldr	r3, [pc, #20]	; (800551c <STM32446GpioDset+0x20>)
 8005506:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	619a      	str	r2, [r3, #24]
}
 800550e:	bf00      	nop
 8005510:	370c      	adds	r7, #12
 8005512:	46bd      	mov	sp, r7
 8005514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005518:	4770      	bx	lr
 800551a:	bf00      	nop
 800551c:	20000724 	.word	0x20000724

08005520 <STM32446GpioDafr>:

void STM32446GpioDafr( unsigned int data, unsigned int pin )
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b086      	sub	sp, #24
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 800552a:	2304      	movs	r3, #4
 800552c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 800552e:	2320      	movs	r3, #32
 8005530:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8005532:	6978      	ldr	r0, [r7, #20]
 8005534:	f7fb f806 	bl	8000544 <__aeabi_ui2d>
 8005538:	4602      	mov	r2, r0
 800553a:	460b      	mov	r3, r1
 800553c:	ec43 2b11 	vmov	d1, r2, r3
 8005540:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8005618 <STM32446GpioDafr+0xf8>
 8005544:	f006 fad6 	bl	800baf4 <pow>
 8005548:	ec51 0b10 	vmov	r0, r1, d0
 800554c:	f04f 0200 	mov.w	r2, #0
 8005550:	4b33      	ldr	r3, [pc, #204]	; (8005620 <STM32446GpioDafr+0x100>)
 8005552:	f7fa feb9 	bl	80002c8 <__aeabi_dsub>
 8005556:	4602      	mov	r2, r0
 8005558:	460b      	mov	r3, r1
 800555a:	4610      	mov	r0, r2
 800555c:	4619      	mov	r1, r3
 800555e:	f7fb fb43 	bl	8000be8 <__aeabi_d2uiz>
 8005562:	4603      	mov	r3, r0
 8005564:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	697a      	ldr	r2, [r7, #20]
 800556a:	fb03 f202 	mul.w	r2, r3, r2
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	fbb2 f3f3 	udiv	r3, r2, r3
 8005574:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	4013      	ands	r3, r2
 800557c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	2b01      	cmp	r3, #1
 8005582:	d843      	bhi.n	800560c <STM32446GpioDafr+0xec>
		ret.gpiod.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8005584:	4b27      	ldr	r3, [pc, #156]	; (8005624 <STM32446GpioDafr+0x104>)
 8005586:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800558a:	68ba      	ldr	r2, [r7, #8]
 800558c:	3208      	adds	r2, #8
 800558e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005592:	683b      	ldr	r3, [r7, #0]
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	fb03 f202 	mul.w	r2, r3, r2
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	6938      	ldr	r0, [r7, #16]
 800559e:	fb00 f303 	mul.w	r3, r0, r3
 80055a2:	1ad3      	subs	r3, r2, r3
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	fa02 f303 	lsl.w	r3, r2, r3
 80055aa:	43da      	mvns	r2, r3
 80055ac:	4b1d      	ldr	r3, [pc, #116]	; (8005624 <STM32446GpioDafr+0x104>)
 80055ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055b2:	4011      	ands	r1, r2
 80055b4:	68ba      	ldr	r2, [r7, #8]
 80055b6:	3208      	adds	r2, #8
 80055b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 80055bc:	4b19      	ldr	r3, [pc, #100]	; (8005624 <STM32446GpioDafr+0x104>)
 80055be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055c2:	68ba      	ldr	r2, [r7, #8]
 80055c4:	3208      	adds	r2, #8
 80055c6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	697a      	ldr	r2, [r7, #20]
 80055ce:	fb03 f202 	mul.w	r2, r3, r2
 80055d2:	68bb      	ldr	r3, [r7, #8]
 80055d4:	6938      	ldr	r0, [r7, #16]
 80055d6:	fb00 f303 	mul.w	r3, r0, r3
 80055da:	1ad3      	subs	r3, r2, r3
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	409a      	lsls	r2, r3
 80055e0:	4b10      	ldr	r3, [pc, #64]	; (8005624 <STM32446GpioDafr+0x104>)
 80055e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055e6:	4311      	orrs	r1, r2
 80055e8:	68ba      	ldr	r2, [r7, #8]
 80055ea:	3208      	adds	r2, #8
 80055ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] &= (unsigned int) sperm;
 80055f0:	4b0c      	ldr	r3, [pc, #48]	; (8005624 <STM32446GpioDafr+0x104>)
 80055f2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80055f6:	4b0b      	ldr	r3, [pc, #44]	; (8005624 <STM32446GpioDafr+0x104>)
 80055f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055fc:	68b9      	ldr	r1, [r7, #8]
 80055fe:	3108      	adds	r1, #8
 8005600:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8005604:	68ba      	ldr	r2, [r7, #8]
 8005606:	3208      	adds	r2, #8
 8005608:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 800560c:	bf00      	nop
 800560e:	3718      	adds	r7, #24
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}
 8005614:	f3af 8000 	nop.w
 8005618:	00000000 	.word	0x00000000
 800561c:	40000000 	.word	0x40000000
 8005620:	3ff00000 	.word	0x3ff00000
 8005624:	20000724 	.word	0x20000724

08005628 <STM32446GpioEmoder>:

// GPIOE
void STM32446GpioEmoder( unsigned int data, unsigned int pin )
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005632:	2302      	movs	r3, #2
 8005634:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005636:	68f8      	ldr	r0, [r7, #12]
 8005638:	f7fa ff84 	bl	8000544 <__aeabi_ui2d>
 800563c:	4602      	mov	r2, r0
 800563e:	460b      	mov	r3, r1
 8005640:	ec43 2b11 	vmov	d1, r2, r3
 8005644:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80056d0 <STM32446GpioEmoder+0xa8>
 8005648:	f006 fa54 	bl	800baf4 <pow>
 800564c:	ec51 0b10 	vmov	r0, r1, d0
 8005650:	f04f 0200 	mov.w	r2, #0
 8005654:	4b20      	ldr	r3, [pc, #128]	; (80056d8 <STM32446GpioEmoder+0xb0>)
 8005656:	f7fa fe37 	bl	80002c8 <__aeabi_dsub>
 800565a:	4602      	mov	r2, r0
 800565c:	460b      	mov	r3, r1
 800565e:	4610      	mov	r0, r2
 8005660:	4619      	mov	r1, r3
 8005662:	f7fb fac1 	bl	8000be8 <__aeabi_d2uiz>
 8005666:	4603      	mov	r3, r0
 8005668:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	4013      	ands	r3, r2
 8005670:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->MODER &= ~(mask << (pin * blocksize));
 8005672:	4b1a      	ldr	r3, [pc, #104]	; (80056dc <STM32446GpioEmoder+0xb4>)
 8005674:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005678:	6819      	ldr	r1, [r3, #0]
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	68fa      	ldr	r2, [r7, #12]
 800567e:	fb02 f303 	mul.w	r3, r2, r3
 8005682:	68ba      	ldr	r2, [r7, #8]
 8005684:	fa02 f303 	lsl.w	r3, r2, r3
 8005688:	43da      	mvns	r2, r3
 800568a:	4b14      	ldr	r3, [pc, #80]	; (80056dc <STM32446GpioEmoder+0xb4>)
 800568c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005690:	400a      	ands	r2, r1
 8005692:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER |= (data << (pin * blocksize));
 8005694:	4b11      	ldr	r3, [pc, #68]	; (80056dc <STM32446GpioEmoder+0xb4>)
 8005696:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800569a:	6819      	ldr	r1, [r3, #0]
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	68fa      	ldr	r2, [r7, #12]
 80056a0:	fb02 f303 	mul.w	r3, r2, r3
 80056a4:	687a      	ldr	r2, [r7, #4]
 80056a6:	409a      	lsls	r2, r3
 80056a8:	4b0c      	ldr	r3, [pc, #48]	; (80056dc <STM32446GpioEmoder+0xb4>)
 80056aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80056ae:	430a      	orrs	r2, r1
 80056b0:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER &= (unsigned int) sperm;
 80056b2:	4b0a      	ldr	r3, [pc, #40]	; (80056dc <STM32446GpioEmoder+0xb4>)
 80056b4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80056b8:	4b08      	ldr	r3, [pc, #32]	; (80056dc <STM32446GpioEmoder+0xb4>)
 80056ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80056be:	6812      	ldr	r2, [r2, #0]
 80056c0:	601a      	str	r2, [r3, #0]
}
 80056c2:	bf00      	nop
 80056c4:	3710      	adds	r7, #16
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
 80056ca:	bf00      	nop
 80056cc:	f3af 8000 	nop.w
 80056d0:	00000000 	.word	0x00000000
 80056d4:	40000000 	.word	0x40000000
 80056d8:	3ff00000 	.word	0x3ff00000
 80056dc:	20000724 	.word	0x20000724

080056e0 <STM32446GpioEospeedr>:

void STM32446GpioEospeedr( unsigned int data, unsigned int pin )
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b084      	sub	sp, #16
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
 80056e8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80056ea:	2302      	movs	r3, #2
 80056ec:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80056ee:	68f8      	ldr	r0, [r7, #12]
 80056f0:	f7fa ff28 	bl	8000544 <__aeabi_ui2d>
 80056f4:	4602      	mov	r2, r0
 80056f6:	460b      	mov	r3, r1
 80056f8:	ec43 2b11 	vmov	d1, r2, r3
 80056fc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005788 <STM32446GpioEospeedr+0xa8>
 8005700:	f006 f9f8 	bl	800baf4 <pow>
 8005704:	ec51 0b10 	vmov	r0, r1, d0
 8005708:	f04f 0200 	mov.w	r2, #0
 800570c:	4b20      	ldr	r3, [pc, #128]	; (8005790 <STM32446GpioEospeedr+0xb0>)
 800570e:	f7fa fddb 	bl	80002c8 <__aeabi_dsub>
 8005712:	4602      	mov	r2, r0
 8005714:	460b      	mov	r3, r1
 8005716:	4610      	mov	r0, r2
 8005718:	4619      	mov	r1, r3
 800571a:	f7fb fa65 	bl	8000be8 <__aeabi_d2uiz>
 800571e:	4603      	mov	r3, r0
 8005720:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	4013      	ands	r3, r2
 8005728:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 800572a:	4b1a      	ldr	r3, [pc, #104]	; (8005794 <STM32446GpioEospeedr+0xb4>)
 800572c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005730:	6899      	ldr	r1, [r3, #8]
 8005732:	683b      	ldr	r3, [r7, #0]
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	fb02 f303 	mul.w	r3, r2, r3
 800573a:	68ba      	ldr	r2, [r7, #8]
 800573c:	fa02 f303 	lsl.w	r3, r2, r3
 8005740:	43da      	mvns	r2, r3
 8005742:	4b14      	ldr	r3, [pc, #80]	; (8005794 <STM32446GpioEospeedr+0xb4>)
 8005744:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005748:	400a      	ands	r2, r1
 800574a:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR |= (data << (pin * blocksize));
 800574c:	4b11      	ldr	r3, [pc, #68]	; (8005794 <STM32446GpioEospeedr+0xb4>)
 800574e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005752:	6899      	ldr	r1, [r3, #8]
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	68fa      	ldr	r2, [r7, #12]
 8005758:	fb02 f303 	mul.w	r3, r2, r3
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	409a      	lsls	r2, r3
 8005760:	4b0c      	ldr	r3, [pc, #48]	; (8005794 <STM32446GpioEospeedr+0xb4>)
 8005762:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005766:	430a      	orrs	r2, r1
 8005768:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR &= (unsigned int) sperm;
 800576a:	4b0a      	ldr	r3, [pc, #40]	; (8005794 <STM32446GpioEospeedr+0xb4>)
 800576c:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8005770:	4b08      	ldr	r3, [pc, #32]	; (8005794 <STM32446GpioEospeedr+0xb4>)
 8005772:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005776:	6892      	ldr	r2, [r2, #8]
 8005778:	609a      	str	r2, [r3, #8]
}
 800577a:	bf00      	nop
 800577c:	3710      	adds	r7, #16
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}
 8005782:	bf00      	nop
 8005784:	f3af 8000 	nop.w
 8005788:	00000000 	.word	0x00000000
 800578c:	40000000 	.word	0x40000000
 8005790:	3ff00000 	.word	0x3ff00000
 8005794:	20000724 	.word	0x20000724

08005798 <STM32446GpioEpupdr>:

void STM32446GpioEpupdr( unsigned int data, unsigned int pin )
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b084      	sub	sp, #16
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80057a2:	2302      	movs	r3, #2
 80057a4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80057a6:	68f8      	ldr	r0, [r7, #12]
 80057a8:	f7fa fecc 	bl	8000544 <__aeabi_ui2d>
 80057ac:	4602      	mov	r2, r0
 80057ae:	460b      	mov	r3, r1
 80057b0:	ec43 2b11 	vmov	d1, r2, r3
 80057b4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005840 <STM32446GpioEpupdr+0xa8>
 80057b8:	f006 f99c 	bl	800baf4 <pow>
 80057bc:	ec51 0b10 	vmov	r0, r1, d0
 80057c0:	f04f 0200 	mov.w	r2, #0
 80057c4:	4b20      	ldr	r3, [pc, #128]	; (8005848 <STM32446GpioEpupdr+0xb0>)
 80057c6:	f7fa fd7f 	bl	80002c8 <__aeabi_dsub>
 80057ca:	4602      	mov	r2, r0
 80057cc:	460b      	mov	r3, r1
 80057ce:	4610      	mov	r0, r2
 80057d0:	4619      	mov	r1, r3
 80057d2:	f7fb fa09 	bl	8000be8 <__aeabi_d2uiz>
 80057d6:	4603      	mov	r3, r0
 80057d8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	4013      	ands	r3, r2
 80057e0:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->PUPDR &= ~(mask << (pin * blocksize));
 80057e2:	4b1a      	ldr	r3, [pc, #104]	; (800584c <STM32446GpioEpupdr+0xb4>)
 80057e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80057e8:	68d9      	ldr	r1, [r3, #12]
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	68fa      	ldr	r2, [r7, #12]
 80057ee:	fb02 f303 	mul.w	r3, r2, r3
 80057f2:	68ba      	ldr	r2, [r7, #8]
 80057f4:	fa02 f303 	lsl.w	r3, r2, r3
 80057f8:	43da      	mvns	r2, r3
 80057fa:	4b14      	ldr	r3, [pc, #80]	; (800584c <STM32446GpioEpupdr+0xb4>)
 80057fc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005800:	400a      	ands	r2, r1
 8005802:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR |= (data << (pin * blocksize));
 8005804:	4b11      	ldr	r3, [pc, #68]	; (800584c <STM32446GpioEpupdr+0xb4>)
 8005806:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800580a:	68d9      	ldr	r1, [r3, #12]
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	fb02 f303 	mul.w	r3, r2, r3
 8005814:	687a      	ldr	r2, [r7, #4]
 8005816:	409a      	lsls	r2, r3
 8005818:	4b0c      	ldr	r3, [pc, #48]	; (800584c <STM32446GpioEpupdr+0xb4>)
 800581a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800581e:	430a      	orrs	r2, r1
 8005820:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR &= (unsigned int) sperm;
 8005822:	4b0a      	ldr	r3, [pc, #40]	; (800584c <STM32446GpioEpupdr+0xb4>)
 8005824:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8005828:	4b08      	ldr	r3, [pc, #32]	; (800584c <STM32446GpioEpupdr+0xb4>)
 800582a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800582e:	68d2      	ldr	r2, [r2, #12]
 8005830:	60da      	str	r2, [r3, #12]
}
 8005832:	bf00      	nop
 8005834:	3710      	adds	r7, #16
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	f3af 8000 	nop.w
 8005840:	00000000 	.word	0x00000000
 8005844:	40000000 	.word	0x40000000
 8005848:	3ff00000 	.word	0x3ff00000
 800584c:	20000724 	.word	0x20000724

08005850 <STM32446GpioEreset>:

void STM32446GpioEreset( unsigned int data )
{
 8005850:	b480      	push	{r7}
 8005852:	b083      	sub	sp, #12
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)(data << 16);
 8005858:	4b05      	ldr	r3, [pc, #20]	; (8005870 <STM32446GpioEreset+0x20>)
 800585a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	0412      	lsls	r2, r2, #16
 8005862:	619a      	str	r2, [r3, #24]
}
 8005864:	bf00      	nop
 8005866:	370c      	adds	r7, #12
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr
 8005870:	20000724 	.word	0x20000724

08005874 <STM32446GpioEset>:

void STM32446GpioEset( unsigned int data )
{
 8005874:	b480      	push	{r7}
 8005876:	b083      	sub	sp, #12
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)( data );
 800587c:	4b05      	ldr	r3, [pc, #20]	; (8005894 <STM32446GpioEset+0x20>)
 800587e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005882:	687a      	ldr	r2, [r7, #4]
 8005884:	619a      	str	r2, [r3, #24]
}
 8005886:	bf00      	nop
 8005888:	370c      	adds	r7, #12
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	20000724 	.word	0x20000724

08005898 <STM32446GpioEafr>:

void STM32446GpioEafr( unsigned int data, unsigned int pin )
{
 8005898:	b580      	push	{r7, lr}
 800589a:	b086      	sub	sp, #24
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 80058a2:	2304      	movs	r3, #4
 80058a4:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 80058a6:	2320      	movs	r3, #32
 80058a8:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 80058aa:	6978      	ldr	r0, [r7, #20]
 80058ac:	f7fa fe4a 	bl	8000544 <__aeabi_ui2d>
 80058b0:	4602      	mov	r2, r0
 80058b2:	460b      	mov	r3, r1
 80058b4:	ec43 2b11 	vmov	d1, r2, r3
 80058b8:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8005990 <STM32446GpioEafr+0xf8>
 80058bc:	f006 f91a 	bl	800baf4 <pow>
 80058c0:	ec51 0b10 	vmov	r0, r1, d0
 80058c4:	f04f 0200 	mov.w	r2, #0
 80058c8:	4b33      	ldr	r3, [pc, #204]	; (8005998 <STM32446GpioEafr+0x100>)
 80058ca:	f7fa fcfd 	bl	80002c8 <__aeabi_dsub>
 80058ce:	4602      	mov	r2, r0
 80058d0:	460b      	mov	r3, r1
 80058d2:	4610      	mov	r0, r2
 80058d4:	4619      	mov	r1, r3
 80058d6:	f7fb f987 	bl	8000be8 <__aeabi_d2uiz>
 80058da:	4603      	mov	r3, r0
 80058dc:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	697a      	ldr	r2, [r7, #20]
 80058e2:	fb03 f202 	mul.w	r2, r3, r2
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ec:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	4013      	ands	r3, r2
 80058f4:	607b      	str	r3, [r7, #4]
	if(index < 2){
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d843      	bhi.n	8005984 <STM32446GpioEafr+0xec>
		ret.gpioe.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 80058fc:	4b27      	ldr	r3, [pc, #156]	; (800599c <STM32446GpioEafr+0x104>)
 80058fe:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005902:	68ba      	ldr	r2, [r7, #8]
 8005904:	3208      	adds	r2, #8
 8005906:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800590a:	683b      	ldr	r3, [r7, #0]
 800590c:	697a      	ldr	r2, [r7, #20]
 800590e:	fb03 f202 	mul.w	r2, r3, r2
 8005912:	68bb      	ldr	r3, [r7, #8]
 8005914:	6938      	ldr	r0, [r7, #16]
 8005916:	fb00 f303 	mul.w	r3, r0, r3
 800591a:	1ad3      	subs	r3, r2, r3
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	fa02 f303 	lsl.w	r3, r2, r3
 8005922:	43da      	mvns	r2, r3
 8005924:	4b1d      	ldr	r3, [pc, #116]	; (800599c <STM32446GpioEafr+0x104>)
 8005926:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800592a:	4011      	ands	r1, r2
 800592c:	68ba      	ldr	r2, [r7, #8]
 800592e:	3208      	adds	r2, #8
 8005930:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8005934:	4b19      	ldr	r3, [pc, #100]	; (800599c <STM32446GpioEafr+0x104>)
 8005936:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	3208      	adds	r2, #8
 800593e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	697a      	ldr	r2, [r7, #20]
 8005946:	fb03 f202 	mul.w	r2, r3, r2
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	6938      	ldr	r0, [r7, #16]
 800594e:	fb00 f303 	mul.w	r3, r0, r3
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	409a      	lsls	r2, r3
 8005958:	4b10      	ldr	r3, [pc, #64]	; (800599c <STM32446GpioEafr+0x104>)
 800595a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800595e:	4311      	orrs	r1, r2
 8005960:	68ba      	ldr	r2, [r7, #8]
 8005962:	3208      	adds	r2, #8
 8005964:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] &= (unsigned int) sperm;
 8005968:	4b0c      	ldr	r3, [pc, #48]	; (800599c <STM32446GpioEafr+0x104>)
 800596a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 800596e:	4b0b      	ldr	r3, [pc, #44]	; (800599c <STM32446GpioEafr+0x104>)
 8005970:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005974:	68b9      	ldr	r1, [r7, #8]
 8005976:	3108      	adds	r1, #8
 8005978:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 800597c:	68ba      	ldr	r2, [r7, #8]
 800597e:	3208      	adds	r2, #8
 8005980:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005984:	bf00      	nop
 8005986:	3718      	adds	r7, #24
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}
 800598c:	f3af 8000 	nop.w
 8005990:	00000000 	.word	0x00000000
 8005994:	40000000 	.word	0x40000000
 8005998:	3ff00000 	.word	0x3ff00000
 800599c:	20000724 	.word	0x20000724

080059a0 <STM32446GpioHmoder>:

// GPIOH
void STM32446GpioHmoder( unsigned int data, unsigned int pin )
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b084      	sub	sp, #16
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80059aa:	2302      	movs	r3, #2
 80059ac:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f7fa fdc8 	bl	8000544 <__aeabi_ui2d>
 80059b4:	4602      	mov	r2, r0
 80059b6:	460b      	mov	r3, r1
 80059b8:	ec43 2b11 	vmov	d1, r2, r3
 80059bc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005a48 <STM32446GpioHmoder+0xa8>
 80059c0:	f006 f898 	bl	800baf4 <pow>
 80059c4:	ec51 0b10 	vmov	r0, r1, d0
 80059c8:	f04f 0200 	mov.w	r2, #0
 80059cc:	4b20      	ldr	r3, [pc, #128]	; (8005a50 <STM32446GpioHmoder+0xb0>)
 80059ce:	f7fa fc7b 	bl	80002c8 <__aeabi_dsub>
 80059d2:	4602      	mov	r2, r0
 80059d4:	460b      	mov	r3, r1
 80059d6:	4610      	mov	r0, r2
 80059d8:	4619      	mov	r1, r3
 80059da:	f7fb f905 	bl	8000be8 <__aeabi_d2uiz>
 80059de:	4603      	mov	r3, r0
 80059e0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80059e2:	687a      	ldr	r2, [r7, #4]
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	4013      	ands	r3, r2
 80059e8:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->MODER &= ~(mask << (pin * blocksize));
 80059ea:	4b1a      	ldr	r3, [pc, #104]	; (8005a54 <STM32446GpioHmoder+0xb4>)
 80059ec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80059f0:	6819      	ldr	r1, [r3, #0]
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	68fa      	ldr	r2, [r7, #12]
 80059f6:	fb02 f303 	mul.w	r3, r2, r3
 80059fa:	68ba      	ldr	r2, [r7, #8]
 80059fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005a00:	43da      	mvns	r2, r3
 8005a02:	4b14      	ldr	r3, [pc, #80]	; (8005a54 <STM32446GpioHmoder+0xb4>)
 8005a04:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005a08:	400a      	ands	r2, r1
 8005a0a:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER |= (data << (pin * blocksize));
 8005a0c:	4b11      	ldr	r3, [pc, #68]	; (8005a54 <STM32446GpioHmoder+0xb4>)
 8005a0e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005a12:	6819      	ldr	r1, [r3, #0]
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	68fa      	ldr	r2, [r7, #12]
 8005a18:	fb02 f303 	mul.w	r3, r2, r3
 8005a1c:	687a      	ldr	r2, [r7, #4]
 8005a1e:	409a      	lsls	r2, r3
 8005a20:	4b0c      	ldr	r3, [pc, #48]	; (8005a54 <STM32446GpioHmoder+0xb4>)
 8005a22:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005a26:	430a      	orrs	r2, r1
 8005a28:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER &= (unsigned int) sperm;
 8005a2a:	4b0a      	ldr	r3, [pc, #40]	; (8005a54 <STM32446GpioHmoder+0xb4>)
 8005a2c:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005a30:	4b08      	ldr	r3, [pc, #32]	; (8005a54 <STM32446GpioHmoder+0xb4>)
 8005a32:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005a36:	6812      	ldr	r2, [r2, #0]
 8005a38:	601a      	str	r2, [r3, #0]
}
 8005a3a:	bf00      	nop
 8005a3c:	3710      	adds	r7, #16
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
 8005a42:	bf00      	nop
 8005a44:	f3af 8000 	nop.w
 8005a48:	00000000 	.word	0x00000000
 8005a4c:	40000000 	.word	0x40000000
 8005a50:	3ff00000 	.word	0x3ff00000
 8005a54:	20000724 	.word	0x20000724

08005a58 <STM32446GpioHospeedr>:

void STM32446GpioHospeedr( unsigned int data, unsigned int pin )
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
 8005a60:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005a62:	2302      	movs	r3, #2
 8005a64:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005a66:	68f8      	ldr	r0, [r7, #12]
 8005a68:	f7fa fd6c 	bl	8000544 <__aeabi_ui2d>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	460b      	mov	r3, r1
 8005a70:	ec43 2b11 	vmov	d1, r2, r3
 8005a74:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005b00 <STM32446GpioHospeedr+0xa8>
 8005a78:	f006 f83c 	bl	800baf4 <pow>
 8005a7c:	ec51 0b10 	vmov	r0, r1, d0
 8005a80:	f04f 0200 	mov.w	r2, #0
 8005a84:	4b20      	ldr	r3, [pc, #128]	; (8005b08 <STM32446GpioHospeedr+0xb0>)
 8005a86:	f7fa fc1f 	bl	80002c8 <__aeabi_dsub>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	460b      	mov	r3, r1
 8005a8e:	4610      	mov	r0, r2
 8005a90:	4619      	mov	r1, r3
 8005a92:	f7fb f8a9 	bl	8000be8 <__aeabi_d2uiz>
 8005a96:	4603      	mov	r3, r0
 8005a98:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005a9a:	687a      	ldr	r2, [r7, #4]
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	4013      	ands	r3, r2
 8005aa0:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8005aa2:	4b1a      	ldr	r3, [pc, #104]	; (8005b0c <STM32446GpioHospeedr+0xb4>)
 8005aa4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005aa8:	6899      	ldr	r1, [r3, #8]
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	68fa      	ldr	r2, [r7, #12]
 8005aae:	fb02 f303 	mul.w	r3, r2, r3
 8005ab2:	68ba      	ldr	r2, [r7, #8]
 8005ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ab8:	43da      	mvns	r2, r3
 8005aba:	4b14      	ldr	r3, [pc, #80]	; (8005b0c <STM32446GpioHospeedr+0xb4>)
 8005abc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005ac0:	400a      	ands	r2, r1
 8005ac2:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR |= (data << (pin * blocksize));
 8005ac4:	4b11      	ldr	r3, [pc, #68]	; (8005b0c <STM32446GpioHospeedr+0xb4>)
 8005ac6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005aca:	6899      	ldr	r1, [r3, #8]
 8005acc:	683b      	ldr	r3, [r7, #0]
 8005ace:	68fa      	ldr	r2, [r7, #12]
 8005ad0:	fb02 f303 	mul.w	r3, r2, r3
 8005ad4:	687a      	ldr	r2, [r7, #4]
 8005ad6:	409a      	lsls	r2, r3
 8005ad8:	4b0c      	ldr	r3, [pc, #48]	; (8005b0c <STM32446GpioHospeedr+0xb4>)
 8005ada:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR &= (unsigned int) sperm;
 8005ae2:	4b0a      	ldr	r3, [pc, #40]	; (8005b0c <STM32446GpioHospeedr+0xb4>)
 8005ae4:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005ae8:	4b08      	ldr	r3, [pc, #32]	; (8005b0c <STM32446GpioHospeedr+0xb4>)
 8005aea:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005aee:	6892      	ldr	r2, [r2, #8]
 8005af0:	609a      	str	r2, [r3, #8]
}
 8005af2:	bf00      	nop
 8005af4:	3710      	adds	r7, #16
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd80      	pop	{r7, pc}
 8005afa:	bf00      	nop
 8005afc:	f3af 8000 	nop.w
 8005b00:	00000000 	.word	0x00000000
 8005b04:	40000000 	.word	0x40000000
 8005b08:	3ff00000 	.word	0x3ff00000
 8005b0c:	20000724 	.word	0x20000724

08005b10 <STM32446GpioHpupdr>:

void STM32446GpioHpupdr( unsigned int data, unsigned int pin )
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b084      	sub	sp, #16
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
 8005b18:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f7fa fd10 	bl	8000544 <__aeabi_ui2d>
 8005b24:	4602      	mov	r2, r0
 8005b26:	460b      	mov	r3, r1
 8005b28:	ec43 2b11 	vmov	d1, r2, r3
 8005b2c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8005bb8 <STM32446GpioHpupdr+0xa8>
 8005b30:	f005 ffe0 	bl	800baf4 <pow>
 8005b34:	ec51 0b10 	vmov	r0, r1, d0
 8005b38:	f04f 0200 	mov.w	r2, #0
 8005b3c:	4b20      	ldr	r3, [pc, #128]	; (8005bc0 <STM32446GpioHpupdr+0xb0>)
 8005b3e:	f7fa fbc3 	bl	80002c8 <__aeabi_dsub>
 8005b42:	4602      	mov	r2, r0
 8005b44:	460b      	mov	r3, r1
 8005b46:	4610      	mov	r0, r2
 8005b48:	4619      	mov	r1, r3
 8005b4a:	f7fb f84d 	bl	8000be8 <__aeabi_d2uiz>
 8005b4e:	4603      	mov	r3, r0
 8005b50:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005b52:	687a      	ldr	r2, [r7, #4]
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	4013      	ands	r3, r2
 8005b58:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->PUPDR &= ~(mask << (pin * blocksize));
 8005b5a:	4b1a      	ldr	r3, [pc, #104]	; (8005bc4 <STM32446GpioHpupdr+0xb4>)
 8005b5c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005b60:	68d9      	ldr	r1, [r3, #12]
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	68fa      	ldr	r2, [r7, #12]
 8005b66:	fb02 f303 	mul.w	r3, r2, r3
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b70:	43da      	mvns	r2, r3
 8005b72:	4b14      	ldr	r3, [pc, #80]	; (8005bc4 <STM32446GpioHpupdr+0xb4>)
 8005b74:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005b78:	400a      	ands	r2, r1
 8005b7a:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR |= (data << (pin * blocksize));
 8005b7c:	4b11      	ldr	r3, [pc, #68]	; (8005bc4 <STM32446GpioHpupdr+0xb4>)
 8005b7e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005b82:	68d9      	ldr	r1, [r3, #12]
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	68fa      	ldr	r2, [r7, #12]
 8005b88:	fb02 f303 	mul.w	r3, r2, r3
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	409a      	lsls	r2, r3
 8005b90:	4b0c      	ldr	r3, [pc, #48]	; (8005bc4 <STM32446GpioHpupdr+0xb4>)
 8005b92:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005b96:	430a      	orrs	r2, r1
 8005b98:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR &= (unsigned int) sperm;
 8005b9a:	4b0a      	ldr	r3, [pc, #40]	; (8005bc4 <STM32446GpioHpupdr+0xb4>)
 8005b9c:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005ba0:	4b08      	ldr	r3, [pc, #32]	; (8005bc4 <STM32446GpioHpupdr+0xb4>)
 8005ba2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005ba6:	68d2      	ldr	r2, [r2, #12]
 8005ba8:	60da      	str	r2, [r3, #12]
}
 8005baa:	bf00      	nop
 8005bac:	3710      	adds	r7, #16
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	bd80      	pop	{r7, pc}
 8005bb2:	bf00      	nop
 8005bb4:	f3af 8000 	nop.w
 8005bb8:	00000000 	.word	0x00000000
 8005bbc:	40000000 	.word	0x40000000
 8005bc0:	3ff00000 	.word	0x3ff00000
 8005bc4:	20000724 	.word	0x20000724

08005bc8 <STM32446GpioHreset>:

void STM32446GpioHreset( unsigned int data )
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b083      	sub	sp, #12
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)(data << 16);
 8005bd0:	4b05      	ldr	r3, [pc, #20]	; (8005be8 <STM32446GpioHreset+0x20>)
 8005bd2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005bd6:	687a      	ldr	r2, [r7, #4]
 8005bd8:	0412      	lsls	r2, r2, #16
 8005bda:	619a      	str	r2, [r3, #24]
}
 8005bdc:	bf00      	nop
 8005bde:	370c      	adds	r7, #12
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr
 8005be8:	20000724 	.word	0x20000724

08005bec <STM32446GpioHset>:

void STM32446GpioHset( unsigned int data )
{
 8005bec:	b480      	push	{r7}
 8005bee:	b083      	sub	sp, #12
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)( data );
 8005bf4:	4b05      	ldr	r3, [pc, #20]	; (8005c0c <STM32446GpioHset+0x20>)
 8005bf6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005bfa:	687a      	ldr	r2, [r7, #4]
 8005bfc:	619a      	str	r2, [r3, #24]
}
 8005bfe:	bf00      	nop
 8005c00:	370c      	adds	r7, #12
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr
 8005c0a:	bf00      	nop
 8005c0c:	20000724 	.word	0x20000724

08005c10 <STM32446GpioHafr>:

void STM32446GpioHafr( unsigned int data, unsigned int pin )
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b086      	sub	sp, #24
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8005c1a:	2304      	movs	r3, #4
 8005c1c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8005c1e:	2320      	movs	r3, #32
 8005c20:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8005c22:	6978      	ldr	r0, [r7, #20]
 8005c24:	f7fa fc8e 	bl	8000544 <__aeabi_ui2d>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	460b      	mov	r3, r1
 8005c2c:	ec43 2b11 	vmov	d1, r2, r3
 8005c30:	ed9f 0b35 	vldr	d0, [pc, #212]	; 8005d08 <STM32446GpioHafr+0xf8>
 8005c34:	f005 ff5e 	bl	800baf4 <pow>
 8005c38:	ec51 0b10 	vmov	r0, r1, d0
 8005c3c:	f04f 0200 	mov.w	r2, #0
 8005c40:	4b33      	ldr	r3, [pc, #204]	; (8005d10 <STM32446GpioHafr+0x100>)
 8005c42:	f7fa fb41 	bl	80002c8 <__aeabi_dsub>
 8005c46:	4602      	mov	r2, r0
 8005c48:	460b      	mov	r3, r1
 8005c4a:	4610      	mov	r0, r2
 8005c4c:	4619      	mov	r1, r3
 8005c4e:	f7fa ffcb 	bl	8000be8 <__aeabi_d2uiz>
 8005c52:	4603      	mov	r3, r0
 8005c54:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	697a      	ldr	r2, [r7, #20]
 8005c5a:	fb03 f202 	mul.w	r2, r3, r2
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c64:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d843      	bhi.n	8005cfc <STM32446GpioHafr+0xec>
		ret.gpioh.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8005c74:	4b27      	ldr	r3, [pc, #156]	; (8005d14 <STM32446GpioHafr+0x104>)
 8005c76:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005c7a:	68ba      	ldr	r2, [r7, #8]
 8005c7c:	3208      	adds	r2, #8
 8005c7e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	697a      	ldr	r2, [r7, #20]
 8005c86:	fb03 f202 	mul.w	r2, r3, r2
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	6938      	ldr	r0, [r7, #16]
 8005c8e:	fb00 f303 	mul.w	r3, r0, r3
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	68fa      	ldr	r2, [r7, #12]
 8005c96:	fa02 f303 	lsl.w	r3, r2, r3
 8005c9a:	43da      	mvns	r2, r3
 8005c9c:	4b1d      	ldr	r3, [pc, #116]	; (8005d14 <STM32446GpioHafr+0x104>)
 8005c9e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005ca2:	4011      	ands	r1, r2
 8005ca4:	68ba      	ldr	r2, [r7, #8]
 8005ca6:	3208      	adds	r2, #8
 8005ca8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8005cac:	4b19      	ldr	r3, [pc, #100]	; (8005d14 <STM32446GpioHafr+0x104>)
 8005cae:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005cb2:	68ba      	ldr	r2, [r7, #8]
 8005cb4:	3208      	adds	r2, #8
 8005cb6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	697a      	ldr	r2, [r7, #20]
 8005cbe:	fb03 f202 	mul.w	r2, r3, r2
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	6938      	ldr	r0, [r7, #16]
 8005cc6:	fb00 f303 	mul.w	r3, r0, r3
 8005cca:	1ad3      	subs	r3, r2, r3
 8005ccc:	687a      	ldr	r2, [r7, #4]
 8005cce:	409a      	lsls	r2, r3
 8005cd0:	4b10      	ldr	r3, [pc, #64]	; (8005d14 <STM32446GpioHafr+0x104>)
 8005cd2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005cd6:	4311      	orrs	r1, r2
 8005cd8:	68ba      	ldr	r2, [r7, #8]
 8005cda:	3208      	adds	r2, #8
 8005cdc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] &= (unsigned int) sperm;
 8005ce0:	4b0c      	ldr	r3, [pc, #48]	; (8005d14 <STM32446GpioHafr+0x104>)
 8005ce2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8005ce6:	4b0b      	ldr	r3, [pc, #44]	; (8005d14 <STM32446GpioHafr+0x104>)
 8005ce8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005cec:	68b9      	ldr	r1, [r7, #8]
 8005cee:	3108      	adds	r1, #8
 8005cf0:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 8005cf4:	68ba      	ldr	r2, [r7, #8]
 8005cf6:	3208      	adds	r2, #8
 8005cf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8005cfc:	bf00      	nop
 8005cfe:	3718      	adds	r7, #24
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bd80      	pop	{r7, pc}
 8005d04:	f3af 8000 	nop.w
 8005d08:	00000000 	.word	0x00000000
 8005d0c:	40000000 	.word	0x40000000
 8005d10:	3ff00000 	.word	0x3ff00000
 8005d14:	20000724 	.word	0x20000724

08005d18 <STM32446RtcInic>:

// RTC
uint8_t STM32446RtcInic(uint8_t clock)
{ // slow
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b084      	sub	sp, #16
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	4603      	mov	r3, r0
 8005d20:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 255;
 8005d22:	23ff      	movs	r3, #255	; 0xff
 8005d24:	73fb      	strb	r3, [r7, #15]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005d26:	4b32      	ldr	r3, [pc, #200]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005d28:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a31      	ldr	r2, [pc, #196]	; (8005df4 <STM32446RtcInic+0xdc>)
 8005d30:	6013      	str	r3, [r2, #0]
	STM32446DateDr = ret.rtc.reg->DR;
 8005d32:	4b2f      	ldr	r3, [pc, #188]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005d34:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005d38:	685b      	ldr	r3, [r3, #4]
 8005d3a:	4a2f      	ldr	r2, [pc, #188]	; (8005df8 <STM32446RtcInic+0xe0>)
 8005d3c:	6013      	str	r3, [r2, #0]
	
	status = STM32446RtcAccess(clock);
 8005d3e:	79fb      	ldrb	r3, [r7, #7]
 8005d40:	4618      	mov	r0, r3
 8005d42:	f001 f86f 	bl	8006e24 <STM32446RtcAccess>
 8005d46:	4603      	mov	r3, r0
 8005d48:	73fb      	strb	r3, [r7, #15]
	//Some help from youtube vids
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 0) | (1 << 1)); // RCC_CFGR sw[2:0] 00 Bits 1:0
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 20) | (1 << 19) | (1 << 18) | (1 << 17) | (1 << 16)); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits 20:16
	//ret.rcc.reg->CFGR |= (uint32_t) (1 << 17); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits
	
	ret.rcc.reg->BDCR |= (1 << 15); // RTCEN: RTC clock enable
 8005d4a:	4b29      	ldr	r3, [pc, #164]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005d50:	4b27      	ldr	r3, [pc, #156]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005d52:	68db      	ldr	r3, [r3, #12]
 8005d54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d58:	671a      	str	r2, [r3, #112]	; 0x70
	
	//5 - Enter the "key" to unlock write protection
	ret.rtc.reg->WPR |= 0xCA;
 8005d5a:	4b25      	ldr	r3, [pc, #148]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005d5c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005d60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d62:	4b23      	ldr	r3, [pc, #140]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005d64:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005d68:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8005d6c:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8005d6e:	4b20      	ldr	r3, [pc, #128]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005d70:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005d74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005d76:	4b1e      	ldr	r3, [pc, #120]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005d78:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005d7c:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8005d80:	625a      	str	r2, [r3, #36]	; 0x24
	//ret.rtc.reg->ISR &= (uint32_t) ~((1 << 3) | (1 << 5) | (1 << 7));

	//6 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8005d82:	4b1b      	ldr	r3, [pc, #108]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005d84:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005d88:	68da      	ldr	r2, [r3, #12]
 8005d8a:	4b19      	ldr	r3, [pc, #100]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005d8c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005d90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005d94:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8005d96:	bf00      	nop
 8005d98:	4b15      	ldr	r3, [pc, #84]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005d9a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005d9e:	68db      	ldr	r3, [r3, #12]
 8005da0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d0f7      	beq.n	8005d98 <STM32446RtcInic+0x80>
	status = 6;
 8005da8:	2306      	movs	r3, #6
 8005daa:	73fb      	strb	r3, [r7, #15]
	
	//9 - Set BYPSHAD bit
	// must read twice
	//ret.rtc.reg->CR |= (1 << 5); // BYPSHAD: Bypass the shadow registers
	// read only once
	ret.rtc.reg->CR &= (uint32_t) ~(1 << 5); // BYPSHAD: Disable Bypass the shadow registers
 8005dac:	4b10      	ldr	r3, [pc, #64]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005dae:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005db2:	689a      	ldr	r2, [r3, #8]
 8005db4:	4b0e      	ldr	r3, [pc, #56]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005db6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005dba:	f022 0220 	bic.w	r2, r2, #32
 8005dbe:	609a      	str	r2, [r3, #8]
	
	//10 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8005dc0:	4b0b      	ldr	r3, [pc, #44]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005dc2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005dc6:	68da      	ldr	r2, [r3, #12]
 8005dc8:	4b09      	ldr	r3, [pc, #36]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005dca:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005dce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005dd2:	60da      	str	r2, [r3, #12]
	
	//11 - Disable access to RTC registers
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8005dd4:	4b06      	ldr	r3, [pc, #24]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005dd6:	689b      	ldr	r3, [r3, #8]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	4b05      	ldr	r3, [pc, #20]	; (8005df0 <STM32446RtcInic+0xd8>)
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005de2:	601a      	str	r2, [r3, #0]

	return status;
 8005de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3710      	adds	r7, #16
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}
 8005dee:	bf00      	nop
 8005df0:	20000724 	.word	0x20000724
 8005df4:	200008cc 	.word	0x200008cc
 8005df8:	200008d0 	.word	0x200008d0

08005dfc <STM32446RtcHour>:

void STM32446RtcHour(uint8_t hour)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	4603      	mov	r3, r0
 8005e04:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x003F0000;
 8005e06:	f44f 137c 	mov.w	r3, #4128768	; 0x3f0000
 8005e0a:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(hour / 10);
 8005e0c:	79fb      	ldrb	r3, [r7, #7]
 8005e0e:	4a1c      	ldr	r2, [pc, #112]	; (8005e80 <STM32446RtcHour+0x84>)
 8005e10:	fba2 2303 	umull	r2, r3, r2, r3
 8005e14:	08db      	lsrs	r3, r3, #3
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f000 fe21 	bl	8006a60 <STM32446dec2bcd>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(hour % 10);
 8005e22:	79fa      	ldrb	r2, [r7, #7]
 8005e24:	4b16      	ldr	r3, [pc, #88]	; (8005e80 <STM32446RtcHour+0x84>)
 8005e26:	fba3 1302 	umull	r1, r3, r3, r2
 8005e2a:	08d9      	lsrs	r1, r3, #3
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	440b      	add	r3, r1
 8005e32:	005b      	lsls	r3, r3, #1
 8005e34:	1ad3      	subs	r3, r2, r3
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f000 fe11 	bl	8006a60 <STM32446dec2bcd>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005e42:	4b10      	ldr	r3, [pc, #64]	; (8005e84 <STM32446RtcHour+0x88>)
 8005e44:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a0f      	ldr	r2, [pc, #60]	; (8005e88 <STM32446RtcHour+0x8c>)
 8005e4c:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear ht and hu 
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	43da      	mvns	r2, r3
 8005e52:	4b0d      	ldr	r3, [pc, #52]	; (8005e88 <STM32446RtcHour+0x8c>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4013      	ands	r3, r2
 8005e58:	4a0b      	ldr	r2, [pc, #44]	; (8005e88 <STM32446RtcHour+0x8c>)
 8005e5a:	6013      	str	r3, [r2, #0]
	// hu, ht
	STM32446TimeTr |= (uint32_t) ((u << 16) | (t << 20));
 8005e5c:	7abb      	ldrb	r3, [r7, #10]
 8005e5e:	041a      	lsls	r2, r3, #16
 8005e60:	7afb      	ldrb	r3, [r7, #11]
 8005e62:	051b      	lsls	r3, r3, #20
 8005e64:	4313      	orrs	r3, r2
 8005e66:	461a      	mov	r2, r3
 8005e68:	4b07      	ldr	r3, [pc, #28]	; (8005e88 <STM32446RtcHour+0x8c>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	4a06      	ldr	r2, [pc, #24]	; (8005e88 <STM32446RtcHour+0x8c>)
 8005e70:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8005e72:	f000 ff33 	bl	8006cdc <STM32446RtcSetTr>
}
 8005e76:	bf00      	nop
 8005e78:	3710      	adds	r7, #16
 8005e7a:	46bd      	mov	sp, r7
 8005e7c:	bd80      	pop	{r7, pc}
 8005e7e:	bf00      	nop
 8005e80:	cccccccd 	.word	0xcccccccd
 8005e84:	20000724 	.word	0x20000724
 8005e88:	200008cc 	.word	0x200008cc

08005e8c <STM32446RtcMinute>:

void STM32446RtcMinute(uint8_t minute)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	4603      	mov	r3, r0
 8005e94:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00007F00;
 8005e96:	f44f 43fe 	mov.w	r3, #32512	; 0x7f00
 8005e9a:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(minute / 10);
 8005e9c:	79fb      	ldrb	r3, [r7, #7]
 8005e9e:	4a1c      	ldr	r2, [pc, #112]	; (8005f10 <STM32446RtcMinute+0x84>)
 8005ea0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ea4:	08db      	lsrs	r3, r3, #3
 8005ea6:	b2db      	uxtb	r3, r3
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f000 fdd9 	bl	8006a60 <STM32446dec2bcd>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(minute % 10);
 8005eb2:	79fa      	ldrb	r2, [r7, #7]
 8005eb4:	4b16      	ldr	r3, [pc, #88]	; (8005f10 <STM32446RtcMinute+0x84>)
 8005eb6:	fba3 1302 	umull	r1, r3, r3, r2
 8005eba:	08d9      	lsrs	r1, r3, #3
 8005ebc:	460b      	mov	r3, r1
 8005ebe:	009b      	lsls	r3, r3, #2
 8005ec0:	440b      	add	r3, r1
 8005ec2:	005b      	lsls	r3, r3, #1
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	4618      	mov	r0, r3
 8005eca:	f000 fdc9 	bl	8006a60 <STM32446dec2bcd>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005ed2:	4b10      	ldr	r3, [pc, #64]	; (8005f14 <STM32446RtcMinute+0x88>)
 8005ed4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a0f      	ldr	r2, [pc, #60]	; (8005f18 <STM32446RtcMinute+0x8c>)
 8005edc:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear mnt and mnu 
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	43da      	mvns	r2, r3
 8005ee2:	4b0d      	ldr	r3, [pc, #52]	; (8005f18 <STM32446RtcMinute+0x8c>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4013      	ands	r3, r2
 8005ee8:	4a0b      	ldr	r2, [pc, #44]	; (8005f18 <STM32446RtcMinute+0x8c>)
 8005eea:	6013      	str	r3, [r2, #0]
	// mnu, mnt
	STM32446TimeTr |= (uint32_t) ((u << 8) | (t << 12));
 8005eec:	7abb      	ldrb	r3, [r7, #10]
 8005eee:	021a      	lsls	r2, r3, #8
 8005ef0:	7afb      	ldrb	r3, [r7, #11]
 8005ef2:	031b      	lsls	r3, r3, #12
 8005ef4:	4313      	orrs	r3, r2
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	4b07      	ldr	r3, [pc, #28]	; (8005f18 <STM32446RtcMinute+0x8c>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	4313      	orrs	r3, r2
 8005efe:	4a06      	ldr	r2, [pc, #24]	; (8005f18 <STM32446RtcMinute+0x8c>)
 8005f00:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8005f02:	f000 feeb 	bl	8006cdc <STM32446RtcSetTr>
}
 8005f06:	bf00      	nop
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	bf00      	nop
 8005f10:	cccccccd 	.word	0xcccccccd
 8005f14:	20000724 	.word	0x20000724
 8005f18:	200008cc 	.word	0x200008cc

08005f1c <STM32446RtcSecond>:

void STM32446RtcSecond(uint8_t second)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b084      	sub	sp, #16
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	4603      	mov	r3, r0
 8005f24:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000007F;
 8005f26:	237f      	movs	r3, #127	; 0x7f
 8005f28:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(second / 10);
 8005f2a:	79fb      	ldrb	r3, [r7, #7]
 8005f2c:	4a1b      	ldr	r2, [pc, #108]	; (8005f9c <STM32446RtcSecond+0x80>)
 8005f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005f32:	08db      	lsrs	r3, r3, #3
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	4618      	mov	r0, r3
 8005f38:	f000 fd92 	bl	8006a60 <STM32446dec2bcd>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(second % 10);
 8005f40:	79fa      	ldrb	r2, [r7, #7]
 8005f42:	4b16      	ldr	r3, [pc, #88]	; (8005f9c <STM32446RtcSecond+0x80>)
 8005f44:	fba3 1302 	umull	r1, r3, r3, r2
 8005f48:	08d9      	lsrs	r1, r3, #3
 8005f4a:	460b      	mov	r3, r1
 8005f4c:	009b      	lsls	r3, r3, #2
 8005f4e:	440b      	add	r3, r1
 8005f50:	005b      	lsls	r3, r3, #1
 8005f52:	1ad3      	subs	r3, r2, r3
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	4618      	mov	r0, r3
 8005f58:	f000 fd82 	bl	8006a60 <STM32446dec2bcd>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005f60:	4b0f      	ldr	r3, [pc, #60]	; (8005fa0 <STM32446RtcSecond+0x84>)
 8005f62:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a0e      	ldr	r2, [pc, #56]	; (8005fa4 <STM32446RtcSecond+0x88>)
 8005f6a:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear st and su 
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	43da      	mvns	r2, r3
 8005f70:	4b0c      	ldr	r3, [pc, #48]	; (8005fa4 <STM32446RtcSecond+0x88>)
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4013      	ands	r3, r2
 8005f76:	4a0b      	ldr	r2, [pc, #44]	; (8005fa4 <STM32446RtcSecond+0x88>)
 8005f78:	6013      	str	r3, [r2, #0]
	// su, st
	STM32446TimeTr |= (uint32_t) ((u << 0) | (t << 4));
 8005f7a:	7aba      	ldrb	r2, [r7, #10]
 8005f7c:	7afb      	ldrb	r3, [r7, #11]
 8005f7e:	011b      	lsls	r3, r3, #4
 8005f80:	4313      	orrs	r3, r2
 8005f82:	461a      	mov	r2, r3
 8005f84:	4b07      	ldr	r3, [pc, #28]	; (8005fa4 <STM32446RtcSecond+0x88>)
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	4a06      	ldr	r2, [pc, #24]	; (8005fa4 <STM32446RtcSecond+0x88>)
 8005f8c:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8005f8e:	f000 fea5 	bl	8006cdc <STM32446RtcSetTr>
}
 8005f92:	bf00      	nop
 8005f94:	3710      	adds	r7, #16
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
 8005f9a:	bf00      	nop
 8005f9c:	cccccccd 	.word	0xcccccccd
 8005fa0:	20000724 	.word	0x20000724
 8005fa4:	200008cc 	.word	0x200008cc

08005fa8 <STM32446RtcYear>:

void STM32446RtcYear(uint8_t year)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	4603      	mov	r3, r0
 8005fb0:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00FF0000;
 8005fb2:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8005fb6:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(year / 10);
 8005fb8:	79fb      	ldrb	r3, [r7, #7]
 8005fba:	4a19      	ldr	r2, [pc, #100]	; (8006020 <STM32446RtcYear+0x78>)
 8005fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8005fc0:	08db      	lsrs	r3, r3, #3
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f000 fd4b 	bl	8006a60 <STM32446dec2bcd>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(year % 10);
 8005fce:	79fa      	ldrb	r2, [r7, #7]
 8005fd0:	4b13      	ldr	r3, [pc, #76]	; (8006020 <STM32446RtcYear+0x78>)
 8005fd2:	fba3 1302 	umull	r1, r3, r3, r2
 8005fd6:	08d9      	lsrs	r1, r3, #3
 8005fd8:	460b      	mov	r3, r1
 8005fda:	009b      	lsls	r3, r3, #2
 8005fdc:	440b      	add	r3, r1
 8005fde:	005b      	lsls	r3, r3, #1
 8005fe0:	1ad3      	subs	r3, r2, r3
 8005fe2:	b2db      	uxtb	r3, r3
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	f000 fd3b 	bl	8006a60 <STM32446dec2bcd>
 8005fea:	4603      	mov	r3, r0
 8005fec:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear YT and YU 
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	43da      	mvns	r2, r3
 8005ff2:	4b0c      	ldr	r3, [pc, #48]	; (8006024 <STM32446RtcYear+0x7c>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	4a0a      	ldr	r2, [pc, #40]	; (8006024 <STM32446RtcYear+0x7c>)
 8005ffa:	6013      	str	r3, [r2, #0]
	// YU, YT
	STM32446DateDr |= (uint32_t) ((u << 16) | (t << 20));
 8005ffc:	7abb      	ldrb	r3, [r7, #10]
 8005ffe:	041a      	lsls	r2, r3, #16
 8006000:	7afb      	ldrb	r3, [r7, #11]
 8006002:	051b      	lsls	r3, r3, #20
 8006004:	4313      	orrs	r3, r2
 8006006:	461a      	mov	r2, r3
 8006008:	4b06      	ldr	r3, [pc, #24]	; (8006024 <STM32446RtcYear+0x7c>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4313      	orrs	r3, r2
 800600e:	4a05      	ldr	r2, [pc, #20]	; (8006024 <STM32446RtcYear+0x7c>)
 8006010:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8006012:	f000 feb5 	bl	8006d80 <STM32446RtcSetDr>
}
 8006016:	bf00      	nop
 8006018:	3710      	adds	r7, #16
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	cccccccd 	.word	0xcccccccd
 8006024:	200008d0 	.word	0x200008d0

08006028 <STM32446RtcWeekDay>:

void STM32446RtcWeekDay(uint8_t weekday)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	4603      	mov	r3, r0
 8006030:	71fb      	strb	r3, [r7, #7]
	uint8_t u;
	const uint32_t mask = 0x0000E0000;
 8006032:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8006036:	60fb      	str	r3, [r7, #12]
	
	u = STM32446dec2bcd(weekday % 10);
 8006038:	79fa      	ldrb	r2, [r7, #7]
 800603a:	4b12      	ldr	r3, [pc, #72]	; (8006084 <STM32446RtcWeekDay+0x5c>)
 800603c:	fba3 1302 	umull	r1, r3, r3, r2
 8006040:	08d9      	lsrs	r1, r3, #3
 8006042:	460b      	mov	r3, r1
 8006044:	009b      	lsls	r3, r3, #2
 8006046:	440b      	add	r3, r1
 8006048:	005b      	lsls	r3, r3, #1
 800604a:	1ad3      	subs	r3, r2, r3
 800604c:	b2db      	uxtb	r3, r3
 800604e:	4618      	mov	r0, r3
 8006050:	f000 fd06 	bl	8006a60 <STM32446dec2bcd>
 8006054:	4603      	mov	r3, r0
 8006056:	72fb      	strb	r3, [r7, #11]
	STM32446DateDr &= (uint32_t) ~mask; // clear WDU 
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	43da      	mvns	r2, r3
 800605c:	4b0a      	ldr	r3, [pc, #40]	; (8006088 <STM32446RtcWeekDay+0x60>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4013      	ands	r3, r2
 8006062:	4a09      	ldr	r2, [pc, #36]	; (8006088 <STM32446RtcWeekDay+0x60>)
 8006064:	6013      	str	r3, [r2, #0]
	// WDU
	STM32446DateDr |= (uint32_t) (u << 13);
 8006066:	7afb      	ldrb	r3, [r7, #11]
 8006068:	035b      	lsls	r3, r3, #13
 800606a:	461a      	mov	r2, r3
 800606c:	4b06      	ldr	r3, [pc, #24]	; (8006088 <STM32446RtcWeekDay+0x60>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4313      	orrs	r3, r2
 8006072:	4a05      	ldr	r2, [pc, #20]	; (8006088 <STM32446RtcWeekDay+0x60>)
 8006074:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8006076:	f000 fe83 	bl	8006d80 <STM32446RtcSetDr>
}
 800607a:	bf00      	nop
 800607c:	3710      	adds	r7, #16
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}
 8006082:	bf00      	nop
 8006084:	cccccccd 	.word	0xcccccccd
 8006088:	200008d0 	.word	0x200008d0

0800608c <STM32446RtcMonth>:

void STM32446RtcMonth(uint8_t month)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b084      	sub	sp, #16
 8006090:	af00      	add	r7, sp, #0
 8006092:	4603      	mov	r3, r0
 8006094:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00001F00;
 8006096:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800609a:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(month / 10);
 800609c:	79fb      	ldrb	r3, [r7, #7]
 800609e:	4a19      	ldr	r2, [pc, #100]	; (8006104 <STM32446RtcMonth+0x78>)
 80060a0:	fba2 2303 	umull	r2, r3, r2, r3
 80060a4:	08db      	lsrs	r3, r3, #3
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	4618      	mov	r0, r3
 80060aa:	f000 fcd9 	bl	8006a60 <STM32446dec2bcd>
 80060ae:	4603      	mov	r3, r0
 80060b0:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(month % 10);
 80060b2:	79fa      	ldrb	r2, [r7, #7]
 80060b4:	4b13      	ldr	r3, [pc, #76]	; (8006104 <STM32446RtcMonth+0x78>)
 80060b6:	fba3 1302 	umull	r1, r3, r3, r2
 80060ba:	08d9      	lsrs	r1, r3, #3
 80060bc:	460b      	mov	r3, r1
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	440b      	add	r3, r1
 80060c2:	005b      	lsls	r3, r3, #1
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	b2db      	uxtb	r3, r3
 80060c8:	4618      	mov	r0, r3
 80060ca:	f000 fcc9 	bl	8006a60 <STM32446dec2bcd>
 80060ce:	4603      	mov	r3, r0
 80060d0:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear MT and MU 
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	43da      	mvns	r2, r3
 80060d6:	4b0c      	ldr	r3, [pc, #48]	; (8006108 <STM32446RtcMonth+0x7c>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	4013      	ands	r3, r2
 80060dc:	4a0a      	ldr	r2, [pc, #40]	; (8006108 <STM32446RtcMonth+0x7c>)
 80060de:	6013      	str	r3, [r2, #0]
	// MU, MT
	STM32446DateDr |= (uint32_t) ((u << 8) | (t << 12));
 80060e0:	7abb      	ldrb	r3, [r7, #10]
 80060e2:	021a      	lsls	r2, r3, #8
 80060e4:	7afb      	ldrb	r3, [r7, #11]
 80060e6:	031b      	lsls	r3, r3, #12
 80060e8:	4313      	orrs	r3, r2
 80060ea:	461a      	mov	r2, r3
 80060ec:	4b06      	ldr	r3, [pc, #24]	; (8006108 <STM32446RtcMonth+0x7c>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4313      	orrs	r3, r2
 80060f2:	4a05      	ldr	r2, [pc, #20]	; (8006108 <STM32446RtcMonth+0x7c>)
 80060f4:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80060f6:	f000 fe43 	bl	8006d80 <STM32446RtcSetDr>
}
 80060fa:	bf00      	nop
 80060fc:	3710      	adds	r7, #16
 80060fe:	46bd      	mov	sp, r7
 8006100:	bd80      	pop	{r7, pc}
 8006102:	bf00      	nop
 8006104:	cccccccd 	.word	0xcccccccd
 8006108:	200008d0 	.word	0x200008d0

0800610c <STM32446RtcDay>:

void STM32446RtcDay(uint8_t day)
{
 800610c:	b580      	push	{r7, lr}
 800610e:	b084      	sub	sp, #16
 8006110:	af00      	add	r7, sp, #0
 8006112:	4603      	mov	r3, r0
 8006114:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000003F;
 8006116:	233f      	movs	r3, #63	; 0x3f
 8006118:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(day / 10);
 800611a:	79fb      	ldrb	r3, [r7, #7]
 800611c:	4a18      	ldr	r2, [pc, #96]	; (8006180 <STM32446RtcDay+0x74>)
 800611e:	fba2 2303 	umull	r2, r3, r2, r3
 8006122:	08db      	lsrs	r3, r3, #3
 8006124:	b2db      	uxtb	r3, r3
 8006126:	4618      	mov	r0, r3
 8006128:	f000 fc9a 	bl	8006a60 <STM32446dec2bcd>
 800612c:	4603      	mov	r3, r0
 800612e:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(day % 10);
 8006130:	79fa      	ldrb	r2, [r7, #7]
 8006132:	4b13      	ldr	r3, [pc, #76]	; (8006180 <STM32446RtcDay+0x74>)
 8006134:	fba3 1302 	umull	r1, r3, r3, r2
 8006138:	08d9      	lsrs	r1, r3, #3
 800613a:	460b      	mov	r3, r1
 800613c:	009b      	lsls	r3, r3, #2
 800613e:	440b      	add	r3, r1
 8006140:	005b      	lsls	r3, r3, #1
 8006142:	1ad3      	subs	r3, r2, r3
 8006144:	b2db      	uxtb	r3, r3
 8006146:	4618      	mov	r0, r3
 8006148:	f000 fc8a 	bl	8006a60 <STM32446dec2bcd>
 800614c:	4603      	mov	r3, r0
 800614e:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear DT and DU 
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	43da      	mvns	r2, r3
 8006154:	4b0b      	ldr	r3, [pc, #44]	; (8006184 <STM32446RtcDay+0x78>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4013      	ands	r3, r2
 800615a:	4a0a      	ldr	r2, [pc, #40]	; (8006184 <STM32446RtcDay+0x78>)
 800615c:	6013      	str	r3, [r2, #0]
	// DU, DT
	STM32446DateDr |= (uint32_t) ((u << 0) | (t << 4));
 800615e:	7aba      	ldrb	r2, [r7, #10]
 8006160:	7afb      	ldrb	r3, [r7, #11]
 8006162:	011b      	lsls	r3, r3, #4
 8006164:	4313      	orrs	r3, r2
 8006166:	461a      	mov	r2, r3
 8006168:	4b06      	ldr	r3, [pc, #24]	; (8006184 <STM32446RtcDay+0x78>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4313      	orrs	r3, r2
 800616e:	4a05      	ldr	r2, [pc, #20]	; (8006184 <STM32446RtcDay+0x78>)
 8006170:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8006172:	f000 fe05 	bl	8006d80 <STM32446RtcSetDr>
}
 8006176:	bf00      	nop
 8006178:	3710      	adds	r7, #16
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}
 800617e:	bf00      	nop
 8006180:	cccccccd 	.word	0xcccccccd
 8006184:	200008d0 	.word	0x200008d0

08006188 <STM32446RtcRegWrite>:

void STM32446RtcRegWrite(volatile uint32_t* reg, uint32_t data)
{
 8006188:	b480      	push	{r7}
 800618a:	b083      	sub	sp, #12
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
 8006190:	6039      	str	r1, [r7, #0]
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006192:	4b16      	ldr	r3, [pc, #88]	; (80061ec <STM32446RtcRegWrite+0x64>)
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	4b14      	ldr	r3, [pc, #80]	; (80061ec <STM32446RtcRegWrite+0x64>)
 800619a:	689b      	ldr	r3, [r3, #8]
 800619c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061a0:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 80061a2:	4b12      	ldr	r3, [pc, #72]	; (80061ec <STM32446RtcRegWrite+0x64>)
 80061a4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061aa:	4b10      	ldr	r3, [pc, #64]	; (80061ec <STM32446RtcRegWrite+0x64>)
 80061ac:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061b0:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 80061b4:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 80061b6:	4b0d      	ldr	r3, [pc, #52]	; (80061ec <STM32446RtcRegWrite+0x64>)
 80061b8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061bc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80061be:	4b0b      	ldr	r3, [pc, #44]	; (80061ec <STM32446RtcRegWrite+0x64>)
 80061c0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061c4:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 80061c8:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Write
	
	*reg = data;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	683a      	ldr	r2, [r7, #0]
 80061ce:	601a      	str	r2, [r3, #0]
	
	//4 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 80061d0:	4b06      	ldr	r3, [pc, #24]	; (80061ec <STM32446RtcRegWrite+0x64>)
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	4b05      	ldr	r3, [pc, #20]	; (80061ec <STM32446RtcRegWrite+0x64>)
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80061de:	601a      	str	r2, [r3, #0]
}
 80061e0:	bf00      	nop
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr
 80061ec:	20000724 	.word	0x20000724

080061f0 <STM32446Rtcdr2vec>:

void STM32446Rtcdr2vec(char* vect)
{
 80061f0:	b590      	push	{r4, r7, lr}
 80061f2:	b085      	sub	sp, #20
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
	uint32_t dr = ret.rtc.reg->DR;
 80061f8:	4b46      	ldr	r3, [pc, #280]	; (8006314 <STM32446Rtcdr2vec+0x124>)
 80061fa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	60fb      	str	r3, [r7, #12]
	// YT
	vect[0] = (uint8_t) (dr >> 20) & 0x0F;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	0d1b      	lsrs	r3, r3, #20
 8006206:	b2db      	uxtb	r3, r3
 8006208:	f003 030f 	and.w	r3, r3, #15
 800620c:	b2da      	uxtb	r2, r3
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	701a      	strb	r2, [r3, #0]
	vect[0] = STM32446bcd2dec(vect[0]);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	781b      	ldrb	r3, [r3, #0]
 8006216:	4618      	mov	r0, r3
 8006218:	f000 fc08 	bl	8006a2c <STM32446bcd2dec>
 800621c:	4603      	mov	r3, r0
 800621e:	461a      	mov	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	701a      	strb	r2, [r3, #0]
	// YU
	vect[1] = (uint8_t) (dr >> 16) & 0x0F;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	0c1b      	lsrs	r3, r3, #16
 8006228:	b2da      	uxtb	r2, r3
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	3301      	adds	r3, #1
 800622e:	f002 020f 	and.w	r2, r2, #15
 8006232:	b2d2      	uxtb	r2, r2
 8006234:	701a      	strb	r2, [r3, #0]
	vect[1] = STM32446bcd2dec(vect[1]);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	3301      	adds	r3, #1
 800623a:	781a      	ldrb	r2, [r3, #0]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	1c5c      	adds	r4, r3, #1
 8006240:	4610      	mov	r0, r2
 8006242:	f000 fbf3 	bl	8006a2c <STM32446bcd2dec>
 8006246:	4603      	mov	r3, r0
 8006248:	7023      	strb	r3, [r4, #0]
	// WDU
	vect[2] = (uint8_t) (dr >> 13) & 0x07;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	0b5b      	lsrs	r3, r3, #13
 800624e:	b2da      	uxtb	r2, r3
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	3302      	adds	r3, #2
 8006254:	f002 0207 	and.w	r2, r2, #7
 8006258:	b2d2      	uxtb	r2, r2
 800625a:	701a      	strb	r2, [r3, #0]
	vect[2] = STM32446bcd2dec(vect[2]);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	3302      	adds	r3, #2
 8006260:	781a      	ldrb	r2, [r3, #0]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	1c9c      	adds	r4, r3, #2
 8006266:	4610      	mov	r0, r2
 8006268:	f000 fbe0 	bl	8006a2c <STM32446bcd2dec>
 800626c:	4603      	mov	r3, r0
 800626e:	7023      	strb	r3, [r4, #0]
	// MT
	vect[3] = (uint8_t) (dr >> 12) & 0x01;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	0b1b      	lsrs	r3, r3, #12
 8006274:	b2da      	uxtb	r2, r3
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	3303      	adds	r3, #3
 800627a:	f002 0201 	and.w	r2, r2, #1
 800627e:	b2d2      	uxtb	r2, r2
 8006280:	701a      	strb	r2, [r3, #0]
	vect[3] = STM32446bcd2dec(vect[3]);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	3303      	adds	r3, #3
 8006286:	781a      	ldrb	r2, [r3, #0]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	1cdc      	adds	r4, r3, #3
 800628c:	4610      	mov	r0, r2
 800628e:	f000 fbcd 	bl	8006a2c <STM32446bcd2dec>
 8006292:	4603      	mov	r3, r0
 8006294:	7023      	strb	r3, [r4, #0]
	// MU
	vect[4] = (uint8_t) (dr >> 8) & 0x0F;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	0a1b      	lsrs	r3, r3, #8
 800629a:	b2da      	uxtb	r2, r3
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	3304      	adds	r3, #4
 80062a0:	f002 020f 	and.w	r2, r2, #15
 80062a4:	b2d2      	uxtb	r2, r2
 80062a6:	701a      	strb	r2, [r3, #0]
	vect[4] = STM32446bcd2dec(vect[4]);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	3304      	adds	r3, #4
 80062ac:	781a      	ldrb	r2, [r3, #0]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	1d1c      	adds	r4, r3, #4
 80062b2:	4610      	mov	r0, r2
 80062b4:	f000 fbba 	bl	8006a2c <STM32446bcd2dec>
 80062b8:	4603      	mov	r3, r0
 80062ba:	7023      	strb	r3, [r4, #0]
	// DT
	vect[5] = (uint8_t) (dr >> 4) & 0x03;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	091b      	lsrs	r3, r3, #4
 80062c0:	b2da      	uxtb	r2, r3
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	3305      	adds	r3, #5
 80062c6:	f002 0203 	and.w	r2, r2, #3
 80062ca:	b2d2      	uxtb	r2, r2
 80062cc:	701a      	strb	r2, [r3, #0]
	vect[5] = STM32446bcd2dec(vect[5]);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	3305      	adds	r3, #5
 80062d2:	781a      	ldrb	r2, [r3, #0]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	1d5c      	adds	r4, r3, #5
 80062d8:	4610      	mov	r0, r2
 80062da:	f000 fba7 	bl	8006a2c <STM32446bcd2dec>
 80062de:	4603      	mov	r3, r0
 80062e0:	7023      	strb	r3, [r4, #0]
	// DU
	vect[6] = (uint8_t) dr & 0x0F;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	b2da      	uxtb	r2, r3
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	3306      	adds	r3, #6
 80062ea:	f002 020f 	and.w	r2, r2, #15
 80062ee:	b2d2      	uxtb	r2, r2
 80062f0:	701a      	strb	r2, [r3, #0]
	vect[6] = STM32446bcd2dec(vect[6]);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	3306      	adds	r3, #6
 80062f6:	781a      	ldrb	r2, [r3, #0]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	1d9c      	adds	r4, r3, #6
 80062fc:	4610      	mov	r0, r2
 80062fe:	f000 fb95 	bl	8006a2c <STM32446bcd2dec>
 8006302:	4603      	mov	r3, r0
 8006304:	7023      	strb	r3, [r4, #0]
	// Store Value
	STM32446DateDr = dr;
 8006306:	4a04      	ldr	r2, [pc, #16]	; (8006318 <STM32446Rtcdr2vec+0x128>)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6013      	str	r3, [r2, #0]
}
 800630c:	bf00      	nop
 800630e:	3714      	adds	r7, #20
 8006310:	46bd      	mov	sp, r7
 8006312:	bd90      	pop	{r4, r7, pc}
 8006314:	20000724 	.word	0x20000724
 8006318:	200008d0 	.word	0x200008d0

0800631c <STM32446Rtctr2vec>:

void STM32446Rtctr2vec(char* vect)
{
 800631c:	b590      	push	{r4, r7, lr}
 800631e:	b085      	sub	sp, #20
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
	uint32_t tr = ret.rtc.reg->TR;
 8006324:	4b46      	ldr	r3, [pc, #280]	; (8006440 <STM32446Rtctr2vec+0x124>)
 8006326:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	60fb      	str	r3, [r7, #12]
	if(ret.rtc.reg->ISR & (1 << 5)){ // RSF: Registers synchronization flag
 800632e:	4b44      	ldr	r3, [pc, #272]	; (8006440 <STM32446Rtctr2vec+0x124>)
 8006330:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006334:	68db      	ldr	r3, [r3, #12]
 8006336:	f003 0320 	and.w	r3, r3, #32
 800633a:	2b00      	cmp	r3, #0
 800633c:	d07b      	beq.n	8006436 <STM32446Rtctr2vec+0x11a>
		// ht
		vect[0] = (uint8_t) (tr >> 20) & 0x03;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	0d1b      	lsrs	r3, r3, #20
 8006342:	b2db      	uxtb	r3, r3
 8006344:	f003 0303 	and.w	r3, r3, #3
 8006348:	b2da      	uxtb	r2, r3
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	701a      	strb	r2, [r3, #0]
		vect[0] = STM32446bcd2dec(vect[0]);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	781b      	ldrb	r3, [r3, #0]
 8006352:	4618      	mov	r0, r3
 8006354:	f000 fb6a 	bl	8006a2c <STM32446bcd2dec>
 8006358:	4603      	mov	r3, r0
 800635a:	461a      	mov	r2, r3
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	701a      	strb	r2, [r3, #0]
		// hu
		vect[1] = (uint8_t) (tr >> 16) & 0x0F;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	0c1b      	lsrs	r3, r3, #16
 8006364:	b2da      	uxtb	r2, r3
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	3301      	adds	r3, #1
 800636a:	f002 020f 	and.w	r2, r2, #15
 800636e:	b2d2      	uxtb	r2, r2
 8006370:	701a      	strb	r2, [r3, #0]
		vect[1] = STM32446bcd2dec(vect[1]);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	3301      	adds	r3, #1
 8006376:	781a      	ldrb	r2, [r3, #0]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	1c5c      	adds	r4, r3, #1
 800637c:	4610      	mov	r0, r2
 800637e:	f000 fb55 	bl	8006a2c <STM32446bcd2dec>
 8006382:	4603      	mov	r3, r0
 8006384:	7023      	strb	r3, [r4, #0]
		// mnt
		vect[2] = (uint8_t) (tr >> 12) & 0x07;
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	0b1b      	lsrs	r3, r3, #12
 800638a:	b2da      	uxtb	r2, r3
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	3302      	adds	r3, #2
 8006390:	f002 0207 	and.w	r2, r2, #7
 8006394:	b2d2      	uxtb	r2, r2
 8006396:	701a      	strb	r2, [r3, #0]
		vect[2] = STM32446bcd2dec(vect[2]);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	3302      	adds	r3, #2
 800639c:	781a      	ldrb	r2, [r3, #0]
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	1c9c      	adds	r4, r3, #2
 80063a2:	4610      	mov	r0, r2
 80063a4:	f000 fb42 	bl	8006a2c <STM32446bcd2dec>
 80063a8:	4603      	mov	r3, r0
 80063aa:	7023      	strb	r3, [r4, #0]
		// mnu
		vect[3] = (uint8_t) (tr >> 8) & 0x0F;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	0a1b      	lsrs	r3, r3, #8
 80063b0:	b2da      	uxtb	r2, r3
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	3303      	adds	r3, #3
 80063b6:	f002 020f 	and.w	r2, r2, #15
 80063ba:	b2d2      	uxtb	r2, r2
 80063bc:	701a      	strb	r2, [r3, #0]
		vect[3] = STM32446bcd2dec(vect[3]);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	3303      	adds	r3, #3
 80063c2:	781a      	ldrb	r2, [r3, #0]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	1cdc      	adds	r4, r3, #3
 80063c8:	4610      	mov	r0, r2
 80063ca:	f000 fb2f 	bl	8006a2c <STM32446bcd2dec>
 80063ce:	4603      	mov	r3, r0
 80063d0:	7023      	strb	r3, [r4, #0]
		// st
		vect[4] = (uint8_t) (tr >> 4) & 0x07;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	091b      	lsrs	r3, r3, #4
 80063d6:	b2da      	uxtb	r2, r3
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	3304      	adds	r3, #4
 80063dc:	f002 0207 	and.w	r2, r2, #7
 80063e0:	b2d2      	uxtb	r2, r2
 80063e2:	701a      	strb	r2, [r3, #0]
		vect[4] = STM32446bcd2dec(vect[4]);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	3304      	adds	r3, #4
 80063e8:	781a      	ldrb	r2, [r3, #0]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	1d1c      	adds	r4, r3, #4
 80063ee:	4610      	mov	r0, r2
 80063f0:	f000 fb1c 	bl	8006a2c <STM32446bcd2dec>
 80063f4:	4603      	mov	r3, r0
 80063f6:	7023      	strb	r3, [r4, #0]
		// su
		vect[5] = (uint8_t) tr & 0x0F;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	b2da      	uxtb	r2, r3
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	3305      	adds	r3, #5
 8006400:	f002 020f 	and.w	r2, r2, #15
 8006404:	b2d2      	uxtb	r2, r2
 8006406:	701a      	strb	r2, [r3, #0]
		vect[5] = STM32446bcd2dec(vect[5]);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	3305      	adds	r3, #5
 800640c:	781a      	ldrb	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	1d5c      	adds	r4, r3, #5
 8006412:	4610      	mov	r0, r2
 8006414:	f000 fb0a 	bl	8006a2c <STM32446bcd2dec>
 8006418:	4603      	mov	r3, r0
 800641a:	7023      	strb	r3, [r4, #0]
		// Store value
		STM32446TimeTr = tr;
 800641c:	4a09      	ldr	r2, [pc, #36]	; (8006444 <STM32446Rtctr2vec+0x128>)
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	6013      	str	r3, [r2, #0]
		// Clear Registers synchronization flag
		ret.rtc.reg->ISR &= (uint32_t) ~(1 << 5);
 8006422:	4b07      	ldr	r3, [pc, #28]	; (8006440 <STM32446Rtctr2vec+0x124>)
 8006424:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006428:	68da      	ldr	r2, [r3, #12]
 800642a:	4b05      	ldr	r3, [pc, #20]	; (8006440 <STM32446Rtctr2vec+0x124>)
 800642c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006430:	f022 0220 	bic.w	r2, r2, #32
 8006434:	60da      	str	r2, [r3, #12]
	}
}
 8006436:	bf00      	nop
 8006438:	3714      	adds	r7, #20
 800643a:	46bd      	mov	sp, r7
 800643c:	bd90      	pop	{r4, r7, pc}
 800643e:	bf00      	nop
 8006440:	20000724 	.word	0x20000724
 8006444:	200008cc 	.word	0x200008cc

08006448 <STM32446Adc1Inic>:

//ADC1
void STM32446Adc1Inic(void)
{
 8006448:	b480      	push	{r7}
 800644a:	af00      	add	r7, sp, #0
	/***ADC Clock***/
	//ret.rcc.reg->APB1ENR |= (1 << 29); // DACEN: DAC interface clock enable
	ret.rcc.reg->APB2ENR |= (1 << 8); // ADC1EN: ADC1 clock enable
 800644c:	4b1f      	ldr	r3, [pc, #124]	; (80064cc <STM32446Adc1Inic+0x84>)
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006452:	4b1e      	ldr	r3, [pc, #120]	; (80064cc <STM32446Adc1Inic+0x84>)
 8006454:	68db      	ldr	r3, [r3, #12]
 8006456:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800645a:	645a      	str	r2, [r3, #68]	; 0x44
	/***ADC CONFIG***/
	ret.adc1.reg->CR2 |= (1 << 10); // EOCS: End of conversion selection
 800645c:	4b1b      	ldr	r3, [pc, #108]	; (80064cc <STM32446Adc1Inic+0x84>)
 800645e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006462:	689a      	ldr	r2, [r3, #8]
 8006464:	4b19      	ldr	r3, [pc, #100]	; (80064cc <STM32446Adc1Inic+0x84>)
 8006466:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800646a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800646e:	609a      	str	r2, [r3, #8]
	ret.adc123.reg->CCR |= (3 << 16); // ADCPRE: ADC prescaler, 11: PCLK2 divided by 8
 8006470:	4b16      	ldr	r3, [pc, #88]	; (80064cc <STM32446Adc1Inic+0x84>)
 8006472:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8006476:	685a      	ldr	r2, [r3, #4]
 8006478:	4b14      	ldr	r3, [pc, #80]	; (80064cc <STM32446Adc1Inic+0x84>)
 800647a:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800647e:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8006482:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SMPR1 |= (7 << 24); // SMPx[2:0]: Channel x sampling time selection
 8006484:	4b11      	ldr	r3, [pc, #68]	; (80064cc <STM32446Adc1Inic+0x84>)
 8006486:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800648a:	68da      	ldr	r2, [r3, #12]
 800648c:	4b0f      	ldr	r3, [pc, #60]	; (80064cc <STM32446Adc1Inic+0x84>)
 800648e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006492:	f042 62e0 	orr.w	r2, r2, #117440512	; 0x7000000
 8006496:	60da      	str	r2, [r3, #12]
	ret.adc1.reg->CR1 |= (1 << 11); // DISCEN: Discontinuous mode on regular channels
 8006498:	4b0c      	ldr	r3, [pc, #48]	; (80064cc <STM32446Adc1Inic+0x84>)
 800649a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800649e:	685a      	ldr	r2, [r3, #4]
 80064a0:	4b0a      	ldr	r3, [pc, #40]	; (80064cc <STM32446Adc1Inic+0x84>)
 80064a2:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80064a6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064aa:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SQR3 |= 18; // SQ1[4:0]: 1st conversion in regular sequence
 80064ac:	4b07      	ldr	r3, [pc, #28]	; (80064cc <STM32446Adc1Inic+0x84>)
 80064ae:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80064b2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80064b4:	4b05      	ldr	r3, [pc, #20]	; (80064cc <STM32446Adc1Inic+0x84>)
 80064b6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80064ba:	f042 0212 	orr.w	r2, r2, #18
 80064be:	635a      	str	r2, [r3, #52]	; 0x34
}
 80064c0:	bf00      	nop
 80064c2:	46bd      	mov	sp, r7
 80064c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c8:	4770      	bx	lr
 80064ca:	bf00      	nop
 80064cc:	20000724 	.word	0x20000724

080064d0 <STM32446Adc1VBAT>:

void STM32446Adc1VBAT(void) // vbat overrides temperature
{
 80064d0:	b480      	push	{r7}
 80064d2:	af00      	add	r7, sp, #0
	ret.adc123.reg->CCR |= (1 << 22); // VBATE: VBAT enable
 80064d4:	4b07      	ldr	r3, [pc, #28]	; (80064f4 <STM32446Adc1VBAT+0x24>)
 80064d6:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 80064da:	685a      	ldr	r2, [r3, #4]
 80064dc:	4b05      	ldr	r3, [pc, #20]	; (80064f4 <STM32446Adc1VBAT+0x24>)
 80064de:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 80064e2:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80064e6:	605a      	str	r2, [r3, #4]
}
 80064e8:	bf00      	nop
 80064ea:	46bd      	mov	sp, r7
 80064ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f0:	4770      	bx	lr
 80064f2:	bf00      	nop
 80064f4:	20000724 	.word	0x20000724

080064f8 <STM32446Adc1TEMP>:

void STM32446Adc1TEMP(void)
{
 80064f8:	b480      	push	{r7}
 80064fa:	af00      	add	r7, sp, #0
	//Temperature (in C) = {(VSENSE V25) / Avg_Slope} + 25
	ret.adc123.reg->CCR |= (1 << 23); // TSVREFE: Temperature sensor and VREFINT enable
 80064fc:	4b07      	ldr	r3, [pc, #28]	; (800651c <STM32446Adc1TEMP+0x24>)
 80064fe:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8006502:	685a      	ldr	r2, [r3, #4]
 8006504:	4b05      	ldr	r3, [pc, #20]	; (800651c <STM32446Adc1TEMP+0x24>)
 8006506:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800650a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800650e:	605a      	str	r2, [r3, #4]
}
 8006510:	bf00      	nop
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr
 800651a:	bf00      	nop
 800651c:	20000724 	.word	0x20000724

08006520 <STM32446Adc1Start>:

void STM32446Adc1Start()
{
 8006520:	b480      	push	{r7}
 8006522:	af00      	add	r7, sp, #0
	// turn on select source and start reading
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 8006524:	4b0c      	ldr	r3, [pc, #48]	; (8006558 <STM32446Adc1Start+0x38>)
 8006526:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800652a:	689a      	ldr	r2, [r3, #8]
 800652c:	4b0a      	ldr	r3, [pc, #40]	; (8006558 <STM32446Adc1Start+0x38>)
 800652e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006532:	f042 0201 	orr.w	r2, r2, #1
 8006536:	609a      	str	r2, [r3, #8]
	//
	ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels
 8006538:	4b07      	ldr	r3, [pc, #28]	; (8006558 <STM32446Adc1Start+0x38>)
 800653a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800653e:	689a      	ldr	r2, [r3, #8]
 8006540:	4b05      	ldr	r3, [pc, #20]	; (8006558 <STM32446Adc1Start+0x38>)
 8006542:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006546:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800654a:	609a      	str	r2, [r3, #8]
}
 800654c:	bf00      	nop
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr
 8006556:	bf00      	nop
 8006558:	20000724 	.word	0x20000724

0800655c <STM32446Adc1Read>:


double STM32446Adc1Read(void)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	af00      	add	r7, sp, #0
	if(ret.adc123.reg->CSR & (1 << 1)){ // EOC1: End of conversion of ADC1
 8006560:	4b13      	ldr	r3, [pc, #76]	; (80065b0 <STM32446Adc1Read+0x54>)
 8006562:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 0302 	and.w	r3, r3, #2
 800656c:	2b00      	cmp	r3, #0
 800656e:	d015      	beq.n	800659c <STM32446Adc1Read+0x40>
		STM32446temperature = ret.adc1.reg->DR;
 8006570:	4b0f      	ldr	r3, [pc, #60]	; (80065b0 <STM32446Adc1Read+0x54>)
 8006572:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006576:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006578:	4618      	mov	r0, r3
 800657a:	f7f9 ffe3 	bl	8000544 <__aeabi_ui2d>
 800657e:	4602      	mov	r2, r0
 8006580:	460b      	mov	r3, r1
 8006582:	490c      	ldr	r1, [pc, #48]	; (80065b4 <STM32446Adc1Read+0x58>)
 8006584:	e9c1 2300 	strd	r2, r3, [r1]
		ret.adc1.reg->SR &= (unsigned int) ~(1 << 4); // STRT: Regular channel start flag
 8006588:	4b09      	ldr	r3, [pc, #36]	; (80065b0 <STM32446Adc1Read+0x54>)
 800658a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	4b07      	ldr	r3, [pc, #28]	; (80065b0 <STM32446Adc1Read+0x54>)
 8006592:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006596:	f022 0210 	bic.w	r2, r2, #16
 800659a:	601a      	str	r2, [r3, #0]
	}
	return STM32446temperature;
 800659c:	4b05      	ldr	r3, [pc, #20]	; (80065b4 <STM32446Adc1Read+0x58>)
 800659e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065a2:	ec43 2b17 	vmov	d7, r2, r3
}
 80065a6:	eeb0 0a47 	vmov.f32	s0, s14
 80065aa:	eef0 0a67 	vmov.f32	s1, s15
 80065ae:	bd80      	pop	{r7, pc}
 80065b0:	20000724 	.word	0x20000724
 80065b4:	200008f8 	.word	0x200008f8

080065b8 <STM32446Adc1Restart>:

void STM32446Adc1Restart(void)
{
 80065b8:	b480      	push	{r7}
 80065ba:	af00      	add	r7, sp, #0
	if(ret.adc123.reg->CSR & (1 << 4)) // STRT1: Regular channel Start flag of ADC1
 80065bc:	4b0b      	ldr	r3, [pc, #44]	; (80065ec <STM32446Adc1Restart+0x34>)
 80065be:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f003 0310 	and.w	r3, r3, #16
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d109      	bne.n	80065e0 <STM32446Adc1Restart+0x28>
		;
	else
		ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels;
 80065cc:	4b07      	ldr	r3, [pc, #28]	; (80065ec <STM32446Adc1Restart+0x34>)
 80065ce:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80065d2:	689a      	ldr	r2, [r3, #8]
 80065d4:	4b05      	ldr	r3, [pc, #20]	; (80065ec <STM32446Adc1Restart+0x34>)
 80065d6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80065da:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80065de:	609a      	str	r2, [r3, #8]
}
 80065e0:	bf00      	nop
 80065e2:	46bd      	mov	sp, r7
 80065e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e8:	4770      	bx	lr
 80065ea:	bf00      	nop
 80065ec:	20000724 	.word	0x20000724

080065f0 <STM32446Adc1Stop>:

void STM32446Adc1Stop(void)
{
 80065f0:	b480      	push	{r7}
 80065f2:	af00      	add	r7, sp, #0
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 80065f4:	4b07      	ldr	r3, [pc, #28]	; (8006614 <STM32446Adc1Stop+0x24>)
 80065f6:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 80065fa:	689a      	ldr	r2, [r3, #8]
 80065fc:	4b05      	ldr	r3, [pc, #20]	; (8006614 <STM32446Adc1Stop+0x24>)
 80065fe:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8006602:	f042 0201 	orr.w	r2, r2, #1
 8006606:	609a      	str	r2, [r3, #8]
}
 8006608:	bf00      	nop
 800660a:	46bd      	mov	sp, r7
 800660c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006610:	4770      	bx	lr
 8006612:	bf00      	nop
 8006614:	20000724 	.word	0x20000724

08006618 <STM32446usart1transmitsetup>:

//USART1
void STM32446usart1transmitsetup(void) //RM0390 pg801
{
 8006618:	b580      	push	{r7, lr}
 800661a:	af00      	add	r7, sp, #0
   that the transmission of the last frame is complete. This is required for instance when
   the USART is disabled or enters the Halt mode to avoid corrupting the last
   transmission.
*******************************************************************************/
	// RCC
	ret.rcc.reg->APB2ENR |= (1 << 4); // USART1EN: USART1 clock enable
 800661c:	4b24      	ldr	r3, [pc, #144]	; (80066b0 <STM32446usart1transmitsetup+0x98>)
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006622:	4b23      	ldr	r3, [pc, #140]	; (80066b0 <STM32446usart1transmitsetup+0x98>)
 8006624:	68db      	ldr	r3, [r3, #12]
 8006626:	f042 0210 	orr.w	r2, r2, #16
 800662a:	645a      	str	r2, [r3, #68]	; 0x44
		PA9 - TX		PA10 - RX
		PA11 - CTS		PA12 - RTS

		AF7 and AF8, activation. therfore
	 *****************************************************************/
	ret.gpioa.moder(2,9);
 800662c:	4b20      	ldr	r3, [pc, #128]	; (80066b0 <STM32446usart1transmitsetup+0x98>)
 800662e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006630:	2109      	movs	r1, #9
 8006632:	2002      	movs	r0, #2
 8006634:	4798      	blx	r3
	ret.gpioa.afr(7,9);
 8006636:	4b1e      	ldr	r3, [pc, #120]	; (80066b0 <STM32446usart1transmitsetup+0x98>)
 8006638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800663a:	2109      	movs	r1, #9
 800663c:	2007      	movs	r0, #7
 800663e:	4798      	blx	r3
	ret.gpioa.afr(7,10);
 8006640:	4b1b      	ldr	r3, [pc, #108]	; (80066b0 <STM32446usart1transmitsetup+0x98>)
 8006642:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006644:	210a      	movs	r1, #10
 8006646:	2007      	movs	r0, #7
 8006648:	4798      	blx	r3
	ret.usart1.reg->CR1 |= (1 << 13); // UE: USART enable
 800664a:	4b19      	ldr	r3, [pc, #100]	; (80066b0 <STM32446usart1transmitsetup+0x98>)
 800664c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006650:	68da      	ldr	r2, [r3, #12]
 8006652:	4b17      	ldr	r3, [pc, #92]	; (80066b0 <STM32446usart1transmitsetup+0x98>)
 8006654:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006658:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800665c:	60da      	str	r2, [r3, #12]
	ret.usart1.parameters( 8, 16, 1, 9600 ); // Default
 800665e:	4b14      	ldr	r3, [pc, #80]	; (80066b0 <STM32446usart1transmitsetup+0x98>)
 8006660:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006664:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8006668:	ed9f 0b0f 	vldr	d0, [pc, #60]	; 80066a8 <STM32446usart1transmitsetup+0x90>
 800666c:	2110      	movs	r1, #16
 800666e:	2008      	movs	r0, #8
 8006670:	4798      	blx	r3
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 7); // DMAT: DMA enable transmitter - disabled
 8006672:	4b0f      	ldr	r3, [pc, #60]	; (80066b0 <STM32446usart1transmitsetup+0x98>)
 8006674:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006678:	695a      	ldr	r2, [r3, #20]
 800667a:	4b0d      	ldr	r3, [pc, #52]	; (80066b0 <STM32446usart1transmitsetup+0x98>)
 800667c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006680:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006684:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 3); // TE: Transmitter enable
 8006686:	4b0a      	ldr	r3, [pc, #40]	; (80066b0 <STM32446usart1transmitsetup+0x98>)
 8006688:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800668c:	68da      	ldr	r2, [r3, #12]
 800668e:	4b08      	ldr	r3, [pc, #32]	; (80066b0 <STM32446usart1transmitsetup+0x98>)
 8006690:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006694:	f042 0208 	orr.w	r2, r2, #8
 8006698:	60da      	str	r2, [r3, #12]
	ret.usart1.reg->DR = 'A';
 800669a:	4b05      	ldr	r3, [pc, #20]	; (80066b0 <STM32446usart1transmitsetup+0x98>)
 800669c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80066a0:	2241      	movs	r2, #65	; 0x41
 80066a2:	605a      	str	r2, [r3, #4]
	//for( ; ret.usart1.reg->SR & (1 << 6); ); // TC: Transmission complete
	// added this as disable after confirmed end of transmission [9]
	//ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 13); // UE: USART disable


}
 80066a4:	bf00      	nop
 80066a6:	bd80      	pop	{r7, pc}
 80066a8:	00000000 	.word	0x00000000
 80066ac:	3ff00000 	.word	0x3ff00000
 80066b0:	20000724 	.word	0x20000724
 80066b4:	00000000 	.word	0x00000000

080066b8 <STM32446usart1parameters>:

void STM32446usart1parameters( uint8_t wordlength, uint8_t samplingmode, double stopbits, uint32_t baudrate )
/******************************************************************************
Sets the usart parameters, using real values.
*******************************************************************************/
{
 80066b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066bc:	b08e      	sub	sp, #56	; 0x38
 80066be:	af00      	add	r7, sp, #0
 80066c0:	4603      	mov	r3, r0
 80066c2:	ed87 0b02 	vstr	d0, [r7, #8]
 80066c6:	613a      	str	r2, [r7, #16]
 80066c8:	75fb      	strb	r3, [r7, #23]
 80066ca:	460b      	mov	r3, r1
 80066cc:	75bb      	strb	r3, [r7, #22]
	uint8_t sampling;
	double value, fracpart, intpart;
	
	if(wordlength == 9)
 80066ce:	7dfb      	ldrb	r3, [r7, #23]
 80066d0:	2b09      	cmp	r3, #9
 80066d2:	d10a      	bne.n	80066ea <STM32446usart1parameters+0x32>
		ret.usart1.reg->CR1 |= (1 << 12); // M: Word length, 1 - 9bit.
 80066d4:	4bb4      	ldr	r3, [pc, #720]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 80066d6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80066da:	68da      	ldr	r2, [r3, #12]
 80066dc:	4bb2      	ldr	r3, [pc, #712]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 80066de:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80066e2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80066e6:	60da      	str	r2, [r3, #12]
 80066e8:	e017      	b.n	800671a <STM32446usart1parameters+0x62>
	else if(wordlength == 8)
 80066ea:	7dfb      	ldrb	r3, [r7, #23]
 80066ec:	2b08      	cmp	r3, #8
 80066ee:	d10a      	bne.n	8006706 <STM32446usart1parameters+0x4e>
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit.
 80066f0:	4bad      	ldr	r3, [pc, #692]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 80066f2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80066f6:	68da      	ldr	r2, [r3, #12]
 80066f8:	4bab      	ldr	r3, [pc, #684]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 80066fa:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80066fe:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006702:	60da      	str	r2, [r3, #12]
 8006704:	e009      	b.n	800671a <STM32446usart1parameters+0x62>
	else
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit, default.
 8006706:	4ba8      	ldr	r3, [pc, #672]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006708:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800670c:	68da      	ldr	r2, [r3, #12]
 800670e:	4ba6      	ldr	r3, [pc, #664]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006710:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006714:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006718:	60da      	str	r2, [r3, #12]
	
	if(samplingmode == 8){
 800671a:	7dbb      	ldrb	r3, [r7, #22]
 800671c:	2b08      	cmp	r3, #8
 800671e:	d10d      	bne.n	800673c <STM32446usart1parameters+0x84>
		sampling = 8;
 8006720:	2308      	movs	r3, #8
 8006722:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 |= (1 << 15); // OVER8: Oversampling mode, 1 - 8.
 8006726:	4ba0      	ldr	r3, [pc, #640]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006728:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800672c:	68da      	ldr	r2, [r3, #12]
 800672e:	4b9e      	ldr	r3, [pc, #632]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006730:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006734:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006738:	60da      	str	r2, [r3, #12]
 800673a:	e01d      	b.n	8006778 <STM32446usart1parameters+0xc0>
	}else if(samplingmode == 16){
 800673c:	7dbb      	ldrb	r3, [r7, #22]
 800673e:	2b10      	cmp	r3, #16
 8006740:	d10d      	bne.n	800675e <STM32446usart1parameters+0xa6>
		sampling = 16;
 8006742:	2310      	movs	r3, #16
 8006744:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16.
 8006748:	4b97      	ldr	r3, [pc, #604]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 800674a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800674e:	68da      	ldr	r2, [r3, #12]
 8006750:	4b95      	ldr	r3, [pc, #596]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006752:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006756:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800675a:	60da      	str	r2, [r3, #12]
 800675c:	e00c      	b.n	8006778 <STM32446usart1parameters+0xc0>
	}else{
		sampling = 16;
 800675e:	2310      	movs	r3, #16
 8006760:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16, default.
 8006764:	4b90      	ldr	r3, [pc, #576]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006766:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800676a:	68da      	ldr	r2, [r3, #12]
 800676c:	4b8e      	ldr	r3, [pc, #568]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 800676e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006772:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006776:	60da      	str	r2, [r3, #12]
	}
	
	ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12)); // STOP: STOP bits 00 - 1stopbit, default.
 8006778:	4b8b      	ldr	r3, [pc, #556]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 800677a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800677e:	691a      	ldr	r2, [r3, #16]
 8006780:	4b89      	ldr	r3, [pc, #548]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006782:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006786:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800678a:	611a      	str	r2, [r3, #16]
	if(fabs(stopbits - 0.5) < 0.00001) // STOP: STOP bits, 01: 0.5 Stop bit
 800678c:	f04f 0200 	mov.w	r2, #0
 8006790:	4b86      	ldr	r3, [pc, #536]	; (80069ac <STM32446usart1parameters+0x2f4>)
 8006792:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006796:	f7f9 fd97 	bl	80002c8 <__aeabi_dsub>
 800679a:	4602      	mov	r2, r0
 800679c:	460b      	mov	r3, r1
 800679e:	603a      	str	r2, [r7, #0]
 80067a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067a4:	607b      	str	r3, [r7, #4]
 80067a6:	a37e      	add	r3, pc, #504	; (adr r3, 80069a0 <STM32446usart1parameters+0x2e8>)
 80067a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ac:	e9d7 0100 	ldrd	r0, r1, [r7]
 80067b0:	f7fa f9b4 	bl	8000b1c <__aeabi_dcmplt>
 80067b4:	4603      	mov	r3, r0
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d00a      	beq.n	80067d0 <STM32446usart1parameters+0x118>
		ret.usart1.reg->CR2 |= (1 << 12);
 80067ba:	4b7b      	ldr	r3, [pc, #492]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 80067bc:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80067c0:	691a      	ldr	r2, [r3, #16]
 80067c2:	4b79      	ldr	r3, [pc, #484]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 80067c4:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80067c8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80067cc:	611a      	str	r2, [r3, #16]
 80067ce:	e062      	b.n	8006896 <STM32446usart1parameters+0x1de>
	else if(fabs(stopbits - 1) < 0.00001) // STOP: STOP bits, 00: 1 Stop bit.
 80067d0:	f04f 0200 	mov.w	r2, #0
 80067d4:	4b76      	ldr	r3, [pc, #472]	; (80069b0 <STM32446usart1parameters+0x2f8>)
 80067d6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80067da:	f7f9 fd75 	bl	80002c8 <__aeabi_dsub>
 80067de:	4602      	mov	r2, r0
 80067e0:	460b      	mov	r3, r1
 80067e2:	4692      	mov	sl, r2
 80067e4:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 80067e8:	a36d      	add	r3, pc, #436	; (adr r3, 80069a0 <STM32446usart1parameters+0x2e8>)
 80067ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ee:	4650      	mov	r0, sl
 80067f0:	4659      	mov	r1, fp
 80067f2:	f7fa f993 	bl	8000b1c <__aeabi_dcmplt>
 80067f6:	4603      	mov	r3, r0
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d00a      	beq.n	8006812 <STM32446usart1parameters+0x15a>
		ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12));
 80067fc:	4b6a      	ldr	r3, [pc, #424]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 80067fe:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006802:	691a      	ldr	r2, [r3, #16]
 8006804:	4b68      	ldr	r3, [pc, #416]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006806:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800680a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800680e:	611a      	str	r2, [r3, #16]
 8006810:	e041      	b.n	8006896 <STM32446usart1parameters+0x1de>
	else if(fabs(stopbits - 1.5) < 0.00001) // STOP: STOP bits, 11: 1.5 Stop bit
 8006812:	f04f 0200 	mov.w	r2, #0
 8006816:	4b67      	ldr	r3, [pc, #412]	; (80069b4 <STM32446usart1parameters+0x2fc>)
 8006818:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800681c:	f7f9 fd54 	bl	80002c8 <__aeabi_dsub>
 8006820:	4602      	mov	r2, r0
 8006822:	460b      	mov	r3, r1
 8006824:	4690      	mov	r8, r2
 8006826:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 800682a:	a35d      	add	r3, pc, #372	; (adr r3, 80069a0 <STM32446usart1parameters+0x2e8>)
 800682c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006830:	4640      	mov	r0, r8
 8006832:	4649      	mov	r1, r9
 8006834:	f7fa f972 	bl	8000b1c <__aeabi_dcmplt>
 8006838:	4603      	mov	r3, r0
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00a      	beq.n	8006854 <STM32446usart1parameters+0x19c>
		ret.usart1.reg->CR2 |= ((1 << 13) | (1 << 12));
 800683e:	4b5a      	ldr	r3, [pc, #360]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006840:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006844:	691a      	ldr	r2, [r3, #16]
 8006846:	4b58      	ldr	r3, [pc, #352]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006848:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800684c:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8006850:	611a      	str	r2, [r3, #16]
 8006852:	e020      	b.n	8006896 <STM32446usart1parameters+0x1de>
	else if(fabs(stopbits - 2) < 0.00001) // STOP: STOP bits, 10: 2 Stop bits
 8006854:	f04f 0200 	mov.w	r2, #0
 8006858:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800685c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006860:	f7f9 fd32 	bl	80002c8 <__aeabi_dsub>
 8006864:	4602      	mov	r2, r0
 8006866:	460b      	mov	r3, r1
 8006868:	4614      	mov	r4, r2
 800686a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800686e:	a34c      	add	r3, pc, #304	; (adr r3, 80069a0 <STM32446usart1parameters+0x2e8>)
 8006870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006874:	4620      	mov	r0, r4
 8006876:	4629      	mov	r1, r5
 8006878:	f7fa f950 	bl	8000b1c <__aeabi_dcmplt>
 800687c:	4603      	mov	r3, r0
 800687e:	2b00      	cmp	r3, #0
 8006880:	d009      	beq.n	8006896 <STM32446usart1parameters+0x1de>
		ret.usart1.reg->CR2 |= (1 << 13);
 8006882:	4b49      	ldr	r3, [pc, #292]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006884:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006888:	691a      	ldr	r2, [r3, #16]
 800688a:	4b47      	ldr	r3, [pc, #284]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 800688c:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006890:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006894:	611a      	str	r2, [r3, #16]
	
	value = (double) SystemCoreClock / ( sampling * baudrate );
 8006896:	4b48      	ldr	r3, [pc, #288]	; (80069b8 <STM32446usart1parameters+0x300>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4618      	mov	r0, r3
 800689c:	f7f9 fe52 	bl	8000544 <__aeabi_ui2d>
 80068a0:	4604      	mov	r4, r0
 80068a2:	460d      	mov	r5, r1
 80068a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80068a8:	693a      	ldr	r2, [r7, #16]
 80068aa:	fb02 f303 	mul.w	r3, r2, r3
 80068ae:	4618      	mov	r0, r3
 80068b0:	f7f9 fe48 	bl	8000544 <__aeabi_ui2d>
 80068b4:	4602      	mov	r2, r0
 80068b6:	460b      	mov	r3, r1
 80068b8:	4620      	mov	r0, r4
 80068ba:	4629      	mov	r1, r5
 80068bc:	f7f9 ffe6 	bl	800088c <__aeabi_ddiv>
 80068c0:	4602      	mov	r2, r0
 80068c2:	460b      	mov	r3, r1
 80068c4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	fracpart = modf(value, &intpart);
 80068c8:	f107 0318 	add.w	r3, r7, #24
 80068cc:	4618      	mov	r0, r3
 80068ce:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 80068d2:	f001 fa2f 	bl	8007d34 <modf>
 80068d6:	ed87 0b08 	vstr	d0, [r7, #32]
	
	ret.usart1.reg->BRR = 0; // clean slate, reset.
 80068da:	4b33      	ldr	r3, [pc, #204]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 80068dc:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80068e0:	2200      	movs	r2, #0
 80068e2:	609a      	str	r2, [r3, #8]
	if(samplingmode == 16){
 80068e4:	7dbb      	ldrb	r3, [r7, #22]
 80068e6:	2b10      	cmp	r3, #16
 80068e8:	d12b      	bne.n	8006942 <STM32446usart1parameters+0x28a>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 80068ea:	f04f 0200 	mov.w	r2, #0
 80068ee:	4b33      	ldr	r3, [pc, #204]	; (80069bc <STM32446usart1parameters+0x304>)
 80068f0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80068f4:	f7f9 fea0 	bl	8000638 <__aeabi_dmul>
 80068f8:	4602      	mov	r2, r0
 80068fa:	460b      	mov	r3, r1
 80068fc:	ec43 2b17 	vmov	d7, r2, r3
 8006900:	eeb0 0a47 	vmov.f32	s0, s14
 8006904:	eef0 0a67 	vmov.f32	s1, s15
 8006908:	f005 f8ae 	bl	800ba68 <round>
 800690c:	ec51 0b10 	vmov	r0, r1, d0
 8006910:	4b25      	ldr	r3, [pc, #148]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006912:	f8d3 4150 	ldr.w	r4, [r3, #336]	; 0x150
 8006916:	f7fa f967 	bl	8000be8 <__aeabi_d2uiz>
 800691a:	4603      	mov	r3, r0
 800691c:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 800691e:	4b22      	ldr	r3, [pc, #136]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006920:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006924:	689c      	ldr	r4, [r3, #8]
 8006926:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800692a:	4610      	mov	r0, r2
 800692c:	4619      	mov	r1, r3
 800692e:	f7fa f95b 	bl	8000be8 <__aeabi_d2uiz>
 8006932:	4603      	mov	r3, r0
 8006934:	011a      	lsls	r2, r3, #4
 8006936:	4b1c      	ldr	r3, [pc, #112]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006938:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800693c:	4322      	orrs	r2, r4
 800693e:	609a      	str	r2, [r3, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
	}else{
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
	}
}
 8006940:	e06b      	b.n	8006a1a <STM32446usart1parameters+0x362>
	}else if(samplingmode == 8){
 8006942:	7dbb      	ldrb	r3, [r7, #22]
 8006944:	2b08      	cmp	r3, #8
 8006946:	d13d      	bne.n	80069c4 <STM32446usart1parameters+0x30c>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 8)); // DIV_Fraction
 8006948:	f04f 0200 	mov.w	r2, #0
 800694c:	4b1c      	ldr	r3, [pc, #112]	; (80069c0 <STM32446usart1parameters+0x308>)
 800694e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006952:	f7f9 fe71 	bl	8000638 <__aeabi_dmul>
 8006956:	4602      	mov	r2, r0
 8006958:	460b      	mov	r3, r1
 800695a:	ec43 2b17 	vmov	d7, r2, r3
 800695e:	eeb0 0a47 	vmov.f32	s0, s14
 8006962:	eef0 0a67 	vmov.f32	s1, s15
 8006966:	f005 f87f 	bl	800ba68 <round>
 800696a:	ec51 0b10 	vmov	r0, r1, d0
 800696e:	4b0e      	ldr	r3, [pc, #56]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006970:	f8d3 4150 	ldr.w	r4, [r3, #336]	; 0x150
 8006974:	f7fa f938 	bl	8000be8 <__aeabi_d2uiz>
 8006978:	4603      	mov	r3, r0
 800697a:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 800697c:	4b0a      	ldr	r3, [pc, #40]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 800697e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006982:	689c      	ldr	r4, [r3, #8]
 8006984:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006988:	4610      	mov	r0, r2
 800698a:	4619      	mov	r1, r3
 800698c:	f7fa f92c 	bl	8000be8 <__aeabi_d2uiz>
 8006990:	4603      	mov	r3, r0
 8006992:	011a      	lsls	r2, r3, #4
 8006994:	4b04      	ldr	r3, [pc, #16]	; (80069a8 <STM32446usart1parameters+0x2f0>)
 8006996:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800699a:	4322      	orrs	r2, r4
 800699c:	609a      	str	r2, [r3, #8]
}
 800699e:	e03c      	b.n	8006a1a <STM32446usart1parameters+0x362>
 80069a0:	88e368f1 	.word	0x88e368f1
 80069a4:	3ee4f8b5 	.word	0x3ee4f8b5
 80069a8:	20000724 	.word	0x20000724
 80069ac:	3fe00000 	.word	0x3fe00000
 80069b0:	3ff00000 	.word	0x3ff00000
 80069b4:	3ff80000 	.word	0x3ff80000
 80069b8:	20000004 	.word	0x20000004
 80069bc:	40300000 	.word	0x40300000
 80069c0:	40200000 	.word	0x40200000
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 80069c4:	f04f 0200 	mov.w	r2, #0
 80069c8:	4b16      	ldr	r3, [pc, #88]	; (8006a24 <STM32446usart1parameters+0x36c>)
 80069ca:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80069ce:	f7f9 fe33 	bl	8000638 <__aeabi_dmul>
 80069d2:	4602      	mov	r2, r0
 80069d4:	460b      	mov	r3, r1
 80069d6:	ec43 2b17 	vmov	d7, r2, r3
 80069da:	eeb0 0a47 	vmov.f32	s0, s14
 80069de:	eef0 0a67 	vmov.f32	s1, s15
 80069e2:	f005 f841 	bl	800ba68 <round>
 80069e6:	ec51 0b10 	vmov	r0, r1, d0
 80069ea:	4b0f      	ldr	r3, [pc, #60]	; (8006a28 <STM32446usart1parameters+0x370>)
 80069ec:	f8d3 4150 	ldr.w	r4, [r3, #336]	; 0x150
 80069f0:	f7fa f8fa 	bl	8000be8 <__aeabi_d2uiz>
 80069f4:	4603      	mov	r3, r0
 80069f6:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
 80069f8:	4b0b      	ldr	r3, [pc, #44]	; (8006a28 <STM32446usart1parameters+0x370>)
 80069fa:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 80069fe:	689c      	ldr	r4, [r3, #8]
 8006a00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006a04:	4610      	mov	r0, r2
 8006a06:	4619      	mov	r1, r3
 8006a08:	f7fa f8ee 	bl	8000be8 <__aeabi_d2uiz>
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	011a      	lsls	r2, r3, #4
 8006a10:	4b05      	ldr	r3, [pc, #20]	; (8006a28 <STM32446usart1parameters+0x370>)
 8006a12:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006a16:	4322      	orrs	r2, r4
 8006a18:	609a      	str	r2, [r3, #8]
}
 8006a1a:	bf00      	nop
 8006a1c:	3738      	adds	r7, #56	; 0x38
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a24:	40300000 	.word	0x40300000
 8006a28:	20000724 	.word	0x20000724

08006a2c <STM32446bcd2dec>:
//MISCELLANEOUS


// Convert Binary Coded Decimal (BCD) to Decimal
char STM32446bcd2dec(char num)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b083      	sub	sp, #12
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	4603      	mov	r3, r0
 8006a34:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 8006a36:	79fb      	ldrb	r3, [r7, #7]
 8006a38:	091b      	lsrs	r3, r3, #4
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	461a      	mov	r2, r3
 8006a3e:	0092      	lsls	r2, r2, #2
 8006a40:	4413      	add	r3, r2
 8006a42:	005b      	lsls	r3, r3, #1
 8006a44:	b2da      	uxtb	r2, r3
 8006a46:	79fb      	ldrb	r3, [r7, #7]
 8006a48:	f003 030f 	and.w	r3, r3, #15
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	4413      	add	r3, r2
 8006a50:	b2db      	uxtb	r3, r3
}
 8006a52:	4618      	mov	r0, r3
 8006a54:	370c      	adds	r7, #12
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr
	...

08006a60 <STM32446dec2bcd>:

// Convert Decimal to Binary Coded Decimal (BCD)
char STM32446dec2bcd(char num)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b083      	sub	sp, #12
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	4603      	mov	r3, r0
 8006a68:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8006a6a:	79fb      	ldrb	r3, [r7, #7]
 8006a6c:	4a0c      	ldr	r2, [pc, #48]	; (8006aa0 <STM32446dec2bcd+0x40>)
 8006a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8006a72:	08db      	lsrs	r3, r3, #3
 8006a74:	b2db      	uxtb	r3, r3
 8006a76:	011b      	lsls	r3, r3, #4
 8006a78:	b2d8      	uxtb	r0, r3
 8006a7a:	79fa      	ldrb	r2, [r7, #7]
 8006a7c:	4b08      	ldr	r3, [pc, #32]	; (8006aa0 <STM32446dec2bcd+0x40>)
 8006a7e:	fba3 1302 	umull	r1, r3, r3, r2
 8006a82:	08d9      	lsrs	r1, r3, #3
 8006a84:	460b      	mov	r3, r1
 8006a86:	009b      	lsls	r3, r3, #2
 8006a88:	440b      	add	r3, r1
 8006a8a:	005b      	lsls	r3, r3, #1
 8006a8c:	1ad3      	subs	r3, r2, r3
 8006a8e:	b2db      	uxtb	r3, r3
 8006a90:	4403      	add	r3, r0
 8006a92:	b2db      	uxtb	r3, r3
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	370c      	adds	r7, #12
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9e:	4770      	bx	lr
 8006aa0:	cccccccd 	.word	0xcccccccd

08006aa4 <STM32446triggerA>:

// triggerA
uint32_t STM32446triggerA(uint32_t hllh_io, uint8_t pin, uint32_t counter)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b085      	sub	sp, #20
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	460b      	mov	r3, r1
 8006aae:	607a      	str	r2, [r7, #4]
 8006ab0:	72fb      	strb	r3, [r7, #11]
	mem[3] = 0;
 8006ab2:	4b26      	ldr	r3, [pc, #152]	; (8006b4c <STM32446triggerA+0xa8>)
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	60da      	str	r2, [r3, #12]
	
	switch(mem[0]){
 8006ab8:	4b24      	ldr	r3, [pc, #144]	; (8006b4c <STM32446triggerA+0xa8>)
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d002      	beq.n	8006ac6 <STM32446triggerA+0x22>
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d010      	beq.n	8006ae6 <STM32446triggerA+0x42>
				}
				mem[0] = 0;
			}
			break;
		default:
			break;
 8006ac4:	e039      	b.n	8006b3a <STM32446triggerA+0x96>
			if(hllh_io & (1 << pin)){
 8006ac6:	7afb      	ldrb	r3, [r7, #11]
 8006ac8:	2201      	movs	r2, #1
 8006aca:	fa02 f303 	lsl.w	r3, r2, r3
 8006ace:	461a      	mov	r2, r3
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	4013      	ands	r3, r2
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d02d      	beq.n	8006b34 <STM32446triggerA+0x90>
				mem[1] = counter;
 8006ad8:	4a1c      	ldr	r2, [pc, #112]	; (8006b4c <STM32446triggerA+0xa8>)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6053      	str	r3, [r2, #4]
				mem[0] = 1;
 8006ade:	4b1b      	ldr	r3, [pc, #108]	; (8006b4c <STM32446triggerA+0xa8>)
 8006ae0:	2201      	movs	r2, #1
 8006ae2:	601a      	str	r2, [r3, #0]
			break;
 8006ae4:	e026      	b.n	8006b34 <STM32446triggerA+0x90>
			if(hllh_io & (1 << pin)){
 8006ae6:	7afb      	ldrb	r3, [r7, #11]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	fa02 f303 	lsl.w	r3, r2, r3
 8006aee:	461a      	mov	r2, r3
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	4013      	ands	r3, r2
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d01f      	beq.n	8006b38 <STM32446triggerA+0x94>
				mem[2] = counter;
 8006af8:	4a14      	ldr	r2, [pc, #80]	; (8006b4c <STM32446triggerA+0xa8>)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	6093      	str	r3, [r2, #8]
				if((mem[2] + 1) > mem[1]){
 8006afe:	4b13      	ldr	r3, [pc, #76]	; (8006b4c <STM32446triggerA+0xa8>)
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	1c5a      	adds	r2, r3, #1
 8006b04:	4b11      	ldr	r3, [pc, #68]	; (8006b4c <STM32446triggerA+0xa8>)
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d907      	bls.n	8006b1c <STM32446triggerA+0x78>
					mem[3] = mem[2] - mem[1];
 8006b0c:	4b0f      	ldr	r3, [pc, #60]	; (8006b4c <STM32446triggerA+0xa8>)
 8006b0e:	689a      	ldr	r2, [r3, #8]
 8006b10:	4b0e      	ldr	r3, [pc, #56]	; (8006b4c <STM32446triggerA+0xa8>)
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	1ad3      	subs	r3, r2, r3
 8006b16:	4a0d      	ldr	r2, [pc, #52]	; (8006b4c <STM32446triggerA+0xa8>)
 8006b18:	60d3      	str	r3, [r2, #12]
 8006b1a:	e007      	b.n	8006b2c <STM32446triggerA+0x88>
					mem[3] = ((uint32_t) sperm - mem[1]) + mem[2];
 8006b1c:	4b0b      	ldr	r3, [pc, #44]	; (8006b4c <STM32446triggerA+0xa8>)
 8006b1e:	689a      	ldr	r2, [r3, #8]
 8006b20:	4b0a      	ldr	r3, [pc, #40]	; (8006b4c <STM32446triggerA+0xa8>)
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	1ad3      	subs	r3, r2, r3
 8006b26:	3b01      	subs	r3, #1
 8006b28:	4a08      	ldr	r2, [pc, #32]	; (8006b4c <STM32446triggerA+0xa8>)
 8006b2a:	60d3      	str	r3, [r2, #12]
				mem[0] = 0;
 8006b2c:	4b07      	ldr	r3, [pc, #28]	; (8006b4c <STM32446triggerA+0xa8>)
 8006b2e:	2200      	movs	r2, #0
 8006b30:	601a      	str	r2, [r3, #0]
			break;
 8006b32:	e001      	b.n	8006b38 <STM32446triggerA+0x94>
			break;
 8006b34:	bf00      	nop
 8006b36:	e000      	b.n	8006b3a <STM32446triggerA+0x96>
			break;
 8006b38:	bf00      	nop
	}
	return mem[3];
 8006b3a:	4b04      	ldr	r3, [pc, #16]	; (8006b4c <STM32446triggerA+0xa8>)
 8006b3c:	68db      	ldr	r3, [r3, #12]
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3714      	adds	r7, #20
 8006b42:	46bd      	mov	sp, r7
 8006b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b48:	4770      	bx	lr
 8006b4a:	bf00      	nop
 8006b4c:	200008d4 	.word	0x200008d4

08006b50 <STM32446triggerB>:

// triggerB
uint32_t STM32446triggerB(uint32_t hl_io, uint32_t lh_io, uint8_t pin, uint32_t counter)
{
 8006b50:	b480      	push	{r7}
 8006b52:	b085      	sub	sp, #20
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	60f8      	str	r0, [r7, #12]
 8006b58:	60b9      	str	r1, [r7, #8]
 8006b5a:	603b      	str	r3, [r7, #0]
 8006b5c:	4613      	mov	r3, r2
 8006b5e:	71fb      	strb	r3, [r7, #7]
	nen[3] = 0;
 8006b60:	4b25      	ldr	r3, [pc, #148]	; (8006bf8 <STM32446triggerB+0xa8>)
 8006b62:	2200      	movs	r2, #0
 8006b64:	60da      	str	r2, [r3, #12]
	
	switch(nen[0]){
 8006b66:	4b24      	ldr	r3, [pc, #144]	; (8006bf8 <STM32446triggerB+0xa8>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d002      	beq.n	8006b74 <STM32446triggerB+0x24>
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d010      	beq.n	8006b94 <STM32446triggerB+0x44>
				}
				nen[0] = 0;
			}
			break;
		default:
			break;
 8006b72:	e039      	b.n	8006be8 <STM32446triggerB+0x98>
			if(hl_io & (1 << pin)){
 8006b74:	79fb      	ldrb	r3, [r7, #7]
 8006b76:	2201      	movs	r2, #1
 8006b78:	fa02 f303 	lsl.w	r3, r2, r3
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	4013      	ands	r3, r2
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d02d      	beq.n	8006be2 <STM32446triggerB+0x92>
				nen[1] = counter;
 8006b86:	4a1c      	ldr	r2, [pc, #112]	; (8006bf8 <STM32446triggerB+0xa8>)
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	6053      	str	r3, [r2, #4]
				nen[0] = 1;
 8006b8c:	4b1a      	ldr	r3, [pc, #104]	; (8006bf8 <STM32446triggerB+0xa8>)
 8006b8e:	2201      	movs	r2, #1
 8006b90:	601a      	str	r2, [r3, #0]
			break;
 8006b92:	e026      	b.n	8006be2 <STM32446triggerB+0x92>
			if(lh_io & (1 << pin)){
 8006b94:	79fb      	ldrb	r3, [r7, #7]
 8006b96:	2201      	movs	r2, #1
 8006b98:	fa02 f303 	lsl.w	r3, r2, r3
 8006b9c:	461a      	mov	r2, r3
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	4013      	ands	r3, r2
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d01f      	beq.n	8006be6 <STM32446triggerB+0x96>
				nen[2] = counter;
 8006ba6:	4a14      	ldr	r2, [pc, #80]	; (8006bf8 <STM32446triggerB+0xa8>)
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	6093      	str	r3, [r2, #8]
				if((nen[2] + 1) > nen[1]){
 8006bac:	4b12      	ldr	r3, [pc, #72]	; (8006bf8 <STM32446triggerB+0xa8>)
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	1c5a      	adds	r2, r3, #1
 8006bb2:	4b11      	ldr	r3, [pc, #68]	; (8006bf8 <STM32446triggerB+0xa8>)
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d907      	bls.n	8006bca <STM32446triggerB+0x7a>
					nen[3] = nen[2] - nen[1];
 8006bba:	4b0f      	ldr	r3, [pc, #60]	; (8006bf8 <STM32446triggerB+0xa8>)
 8006bbc:	689a      	ldr	r2, [r3, #8]
 8006bbe:	4b0e      	ldr	r3, [pc, #56]	; (8006bf8 <STM32446triggerB+0xa8>)
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	1ad3      	subs	r3, r2, r3
 8006bc4:	4a0c      	ldr	r2, [pc, #48]	; (8006bf8 <STM32446triggerB+0xa8>)
 8006bc6:	60d3      	str	r3, [r2, #12]
 8006bc8:	e007      	b.n	8006bda <STM32446triggerB+0x8a>
					nen[3] = ((uint32_t) sperm - nen[1]) + nen[2];
 8006bca:	4b0b      	ldr	r3, [pc, #44]	; (8006bf8 <STM32446triggerB+0xa8>)
 8006bcc:	689a      	ldr	r2, [r3, #8]
 8006bce:	4b0a      	ldr	r3, [pc, #40]	; (8006bf8 <STM32446triggerB+0xa8>)
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	1ad3      	subs	r3, r2, r3
 8006bd4:	3b01      	subs	r3, #1
 8006bd6:	4a08      	ldr	r2, [pc, #32]	; (8006bf8 <STM32446triggerB+0xa8>)
 8006bd8:	60d3      	str	r3, [r2, #12]
				nen[0] = 0;
 8006bda:	4b07      	ldr	r3, [pc, #28]	; (8006bf8 <STM32446triggerB+0xa8>)
 8006bdc:	2200      	movs	r2, #0
 8006bde:	601a      	str	r2, [r3, #0]
			break;
 8006be0:	e001      	b.n	8006be6 <STM32446triggerB+0x96>
			break;
 8006be2:	bf00      	nop
 8006be4:	e000      	b.n	8006be8 <STM32446triggerB+0x98>
			break;
 8006be6:	bf00      	nop
	}
	return nen[3];
 8006be8:	4b03      	ldr	r3, [pc, #12]	; (8006bf8 <STM32446triggerB+0xa8>)
 8006bea:	68db      	ldr	r3, [r3, #12]
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	3714      	adds	r7, #20
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr
 8006bf8:	200008e4 	.word	0x200008e4

08006bfc <STM32ReadHLByte>:

uint16_t STM32ReadHLByte(STM32HighLowByte reg)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b083      	sub	sp, #12
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 8006c04:	793b      	ldrb	r3, [r7, #4]
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	021b      	lsls	r3, r3, #8
 8006c0a:	b29a      	uxth	r2, r3
 8006c0c:	797b      	ldrb	r3, [r7, #5]
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	4313      	orrs	r3, r2
 8006c12:	b29b      	uxth	r3, r3
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	370c      	adds	r7, #12
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1e:	4770      	bx	lr

08006c20 <STM32ReadLHByte>:

uint16_t STM32ReadLHByte(STM32HighLowByte reg)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b083      	sub	sp, #12
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 8006c28:	797b      	ldrb	r3, [r7, #5]
 8006c2a:	b29b      	uxth	r3, r3
 8006c2c:	021b      	lsls	r3, r3, #8
 8006c2e:	b29a      	uxth	r2, r3
 8006c30:	793b      	ldrb	r3, [r7, #4]
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	4313      	orrs	r3, r2
 8006c36:	b29b      	uxth	r3, r3
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	370c      	adds	r7, #12
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr

08006c44 <STM32WriteHLByte>:

STM32HighLowByte STM32WriteHLByte(uint16_t val)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b085      	sub	sp, #20
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 8006c4e:	88fb      	ldrh	r3, [r7, #6]
 8006c50:	0a1b      	lsrs	r3, r3, #8
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	723b      	strb	r3, [r7, #8]
 8006c58:	88fb      	ldrh	r3, [r7, #6]
 8006c5a:	b2db      	uxtb	r3, r3
 8006c5c:	727b      	strb	r3, [r7, #9]
	return reg;
 8006c5e:	893b      	ldrh	r3, [r7, #8]
 8006c60:	81bb      	strh	r3, [r7, #12]
 8006c62:	2300      	movs	r3, #0
 8006c64:	7b3a      	ldrb	r2, [r7, #12]
 8006c66:	f362 0307 	bfi	r3, r2, #0, #8
 8006c6a:	7b7a      	ldrb	r2, [r7, #13]
 8006c6c:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3714      	adds	r7, #20
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <STM32WriteLHByte>:

STM32HighLowByte STM32WriteLHByte(uint16_t val)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b085      	sub	sp, #20
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	4603      	mov	r3, r0
 8006c84:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 8006c86:	88fb      	ldrh	r3, [r7, #6]
 8006c88:	0a1b      	lsrs	r3, r3, #8
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	b2db      	uxtb	r3, r3
 8006c8e:	727b      	strb	r3, [r7, #9]
 8006c90:	88fb      	ldrh	r3, [r7, #6]
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	723b      	strb	r3, [r7, #8]
	return reg;
 8006c96:	893b      	ldrh	r3, [r7, #8]
 8006c98:	81bb      	strh	r3, [r7, #12]
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	7b3a      	ldrb	r2, [r7, #12]
 8006c9e:	f362 0307 	bfi	r3, r2, #0, #8
 8006ca2:	7b7a      	ldrb	r2, [r7, #13]
 8006ca4:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006ca8:	4618      	mov	r0, r3
 8006caa:	3714      	adds	r7, #20
 8006cac:	46bd      	mov	sp, r7
 8006cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb2:	4770      	bx	lr

08006cb4 <STM32SwapByte>:

uint16_t STM32SwapByte(uint16_t num)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b085      	sub	sp, #20
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	4603      	mov	r3, r0
 8006cbc:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 8006cbe:	88fb      	ldrh	r3, [r7, #6]
 8006cc0:	021b      	lsls	r3, r3, #8
 8006cc2:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 8006cc4:	88fb      	ldrh	r3, [r7, #6]
 8006cc6:	0a1b      	lsrs	r3, r3, #8
 8006cc8:	b29a      	uxth	r2, r3
 8006cca:	89fb      	ldrh	r3, [r7, #14]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	b29b      	uxth	r3, r3
}
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	3714      	adds	r7, #20
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cda:	4770      	bx	lr

08006cdc <STM32446RtcSetTr>:
/********************************/
/***********FILE FUNC************/
/********************************/
//RTC
void STM32446RtcSetTr(void)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006ce0:	4b25      	ldr	r3, [pc, #148]	; (8006d78 <STM32446RtcSetTr+0x9c>)
 8006ce2:	689b      	ldr	r3, [r3, #8]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	4b24      	ldr	r3, [pc, #144]	; (8006d78 <STM32446RtcSetTr+0x9c>)
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006cee:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 8006cf0:	4b21      	ldr	r3, [pc, #132]	; (8006d78 <STM32446RtcSetTr+0x9c>)
 8006cf2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006cf6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006cf8:	4b1f      	ldr	r3, [pc, #124]	; (8006d78 <STM32446RtcSetTr+0x9c>)
 8006cfa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006cfe:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8006d02:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8006d04:	4b1c      	ldr	r3, [pc, #112]	; (8006d78 <STM32446RtcSetTr+0x9c>)
 8006d06:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006d0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006d0c:	4b1a      	ldr	r3, [pc, #104]	; (8006d78 <STM32446RtcSetTr+0x9c>)
 8006d0e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006d12:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8006d16:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8006d18:	4b17      	ldr	r3, [pc, #92]	; (8006d78 <STM32446RtcSetTr+0x9c>)
 8006d1a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006d1e:	68da      	ldr	r2, [r3, #12]
 8006d20:	4b15      	ldr	r3, [pc, #84]	; (8006d78 <STM32446RtcSetTr+0x9c>)
 8006d22:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006d26:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006d2a:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8006d2c:	bf00      	nop
 8006d2e:	4b12      	ldr	r3, [pc, #72]	; (8006d78 <STM32446RtcSetTr+0x9c>)
 8006d30:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006d34:	68db      	ldr	r3, [r3, #12]
 8006d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d0f7      	beq.n	8006d2e <STM32446RtcSetTr+0x52>
	//4 - Setup
	
	ret.rtc.reg->TR = STM32446TimeTr;
 8006d3e:	4b0e      	ldr	r3, [pc, #56]	; (8006d78 <STM32446RtcSetTr+0x9c>)
 8006d40:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006d44:	4a0d      	ldr	r2, [pc, #52]	; (8006d7c <STM32446RtcSetTr+0xa0>)
 8006d46:	6812      	ldr	r2, [r2, #0]
 8006d48:	601a      	str	r2, [r3, #0]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8006d4a:	4b0b      	ldr	r3, [pc, #44]	; (8006d78 <STM32446RtcSetTr+0x9c>)
 8006d4c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006d50:	68da      	ldr	r2, [r3, #12]
 8006d52:	4b09      	ldr	r3, [pc, #36]	; (8006d78 <STM32446RtcSetTr+0x9c>)
 8006d54:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006d58:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006d5c:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8006d5e:	4b06      	ldr	r3, [pc, #24]	; (8006d78 <STM32446RtcSetTr+0x9c>)
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	681a      	ldr	r2, [r3, #0]
 8006d64:	4b04      	ldr	r3, [pc, #16]	; (8006d78 <STM32446RtcSetTr+0x9c>)
 8006d66:	689b      	ldr	r3, [r3, #8]
 8006d68:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006d6c:	601a      	str	r2, [r3, #0]
}
 8006d6e:	bf00      	nop
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr
 8006d78:	20000724 	.word	0x20000724
 8006d7c:	200008cc 	.word	0x200008cc

08006d80 <STM32446RtcSetDr>:

void STM32446RtcSetDr(void)
{
 8006d80:	b480      	push	{r7}
 8006d82:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006d84:	4b25      	ldr	r3, [pc, #148]	; (8006e1c <STM32446RtcSetDr+0x9c>)
 8006d86:	689b      	ldr	r3, [r3, #8]
 8006d88:	681a      	ldr	r2, [r3, #0]
 8006d8a:	4b24      	ldr	r3, [pc, #144]	; (8006e1c <STM32446RtcSetDr+0x9c>)
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006d92:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 8006d94:	4b21      	ldr	r3, [pc, #132]	; (8006e1c <STM32446RtcSetDr+0x9c>)
 8006d96:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006d9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006d9c:	4b1f      	ldr	r3, [pc, #124]	; (8006e1c <STM32446RtcSetDr+0x9c>)
 8006d9e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006da2:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8006da6:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8006da8:	4b1c      	ldr	r3, [pc, #112]	; (8006e1c <STM32446RtcSetDr+0x9c>)
 8006daa:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006dae:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006db0:	4b1a      	ldr	r3, [pc, #104]	; (8006e1c <STM32446RtcSetDr+0x9c>)
 8006db2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006db6:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8006dba:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8006dbc:	4b17      	ldr	r3, [pc, #92]	; (8006e1c <STM32446RtcSetDr+0x9c>)
 8006dbe:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006dc2:	68da      	ldr	r2, [r3, #12]
 8006dc4:	4b15      	ldr	r3, [pc, #84]	; (8006e1c <STM32446RtcSetDr+0x9c>)
 8006dc6:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006dca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006dce:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8006dd0:	bf00      	nop
 8006dd2:	4b12      	ldr	r3, [pc, #72]	; (8006e1c <STM32446RtcSetDr+0x9c>)
 8006dd4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006dd8:	68db      	ldr	r3, [r3, #12]
 8006dda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d0f7      	beq.n	8006dd2 <STM32446RtcSetDr+0x52>
	//4 - Setup
	
	ret.rtc.reg->DR = STM32446DateDr;
 8006de2:	4b0e      	ldr	r3, [pc, #56]	; (8006e1c <STM32446RtcSetDr+0x9c>)
 8006de4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006de8:	4a0d      	ldr	r2, [pc, #52]	; (8006e20 <STM32446RtcSetDr+0xa0>)
 8006dea:	6812      	ldr	r2, [r2, #0]
 8006dec:	605a      	str	r2, [r3, #4]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8006dee:	4b0b      	ldr	r3, [pc, #44]	; (8006e1c <STM32446RtcSetDr+0x9c>)
 8006df0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006df4:	68da      	ldr	r2, [r3, #12]
 8006df6:	4b09      	ldr	r3, [pc, #36]	; (8006e1c <STM32446RtcSetDr+0x9c>)
 8006df8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8006dfc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e00:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8006e02:	4b06      	ldr	r3, [pc, #24]	; (8006e1c <STM32446RtcSetDr+0x9c>)
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	4b04      	ldr	r3, [pc, #16]	; (8006e1c <STM32446RtcSetDr+0x9c>)
 8006e0a:	689b      	ldr	r3, [r3, #8]
 8006e0c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006e10:	601a      	str	r2, [r3, #0]
}
 8006e12:	bf00      	nop
 8006e14:	46bd      	mov	sp, r7
 8006e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1a:	4770      	bx	lr
 8006e1c:	20000724 	.word	0x20000724
 8006e20:	200008d0 	.word	0x200008d0

08006e24 <STM32446RtcAccess>:

uint8_t STM32446RtcAccess(uint8_t clock)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b084      	sub	sp, #16
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	//RM0390 pg 94
	//RTC access
	//1 - Enable the power interface clock by setting the PWREN bits in the RCC_APB1ENR
	ret.rcc.reg->APB1ENR |= (1 << 28); // Power interface clock enable
 8006e2e:	4b10      	ldr	r3, [pc, #64]	; (8006e70 <STM32446RtcAccess+0x4c>)
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006e34:	4b0e      	ldr	r3, [pc, #56]	; (8006e70 <STM32446RtcAccess+0x4c>)
 8006e36:	68db      	ldr	r3, [r3, #12]
 8006e38:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006e3c:	641a      	str	r2, [r3, #64]	; 0x40
	//RCC->APB1ENR |= ((1 << 11) | (1 << 28));
	//2 - Set the DBP bit in the PWR power control register (PWR_CR)
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006e3e:	4b0c      	ldr	r3, [pc, #48]	; (8006e70 <STM32446RtcAccess+0x4c>)
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	4b0a      	ldr	r3, [pc, #40]	; (8006e70 <STM32446RtcAccess+0x4c>)
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e4c:	601a      	str	r2, [r3, #0]
	//3 - Select the RTC clock source RTC/AWU clock
	STM32446RccLEnable(clock);
 8006e4e:	79fb      	ldrb	r3, [r7, #7]
 8006e50:	4618      	mov	r0, r3
 8006e52:	f7fd f8df 	bl	8004014 <STM32446RccLEnable>
	status = 1;
 8006e56:	2301      	movs	r3, #1
 8006e58:	73fb      	strb	r3, [r7, #15]
	//4 - RTCSEL[1:0]: RTC clock source selection
	STM32446RccLSelect(clock);
 8006e5a:	79fb      	ldrb	r3, [r7, #7]
 8006e5c:	4618      	mov	r0, r3
 8006e5e:	f7fd f937 	bl	80040d0 <STM32446RccLSelect>
	status = 2;
 8006e62:	2302      	movs	r3, #2
 8006e64:	73fb      	strb	r3, [r7, #15]
	return status;
 8006e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3710      	adds	r7, #16
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}
 8006e70:	20000724 	.word	0x20000724

08006e74 <SystickInic>:
}
/*******************************************************************************/
/*******************************************************************************/
// SYSTICK
void SystickInic(void)
{
 8006e74:	b480      	push	{r7}
 8006e76:	af00      	add	r7, sp, #0
	ret.systick.reg->LOAD = (uint32_t)(SystemCoreClock - 1);
 8006e78:	4b0d      	ldr	r3, [pc, #52]	; (8006eb0 <SystickInic+0x3c>)
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	4b0d      	ldr	r3, [pc, #52]	; (8006eb4 <SystickInic+0x40>)
 8006e7e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006e82:	3a01      	subs	r2, #1
 8006e84:	605a      	str	r2, [r3, #4]
	ret.systick.reg->VAL = 0UL;
 8006e86:	4b0b      	ldr	r3, [pc, #44]	; (8006eb4 <SystickInic+0x40>)
 8006e88:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	609a      	str	r2, [r3, #8]
	ret.systick.reg->CTRL |= ((1 << 1) | (1 << 2));
 8006e90:	4b08      	ldr	r3, [pc, #32]	; (8006eb4 <SystickInic+0x40>)
 8006e92:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006e96:	681a      	ldr	r2, [r3, #0]
 8006e98:	4b06      	ldr	r3, [pc, #24]	; (8006eb4 <SystickInic+0x40>)
 8006e9a:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006e9e:	f042 0206 	orr.w	r2, r2, #6
 8006ea2:	601a      	str	r2, [r3, #0]
}
 8006ea4:	bf00      	nop
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eac:	4770      	bx	lr
 8006eae:	bf00      	nop
 8006eb0:	20000004 	.word	0x20000004
 8006eb4:	20000724 	.word	0x20000724

08006eb8 <STM32446delay_ms>:
void STM32446delay_ms(uint32_t ms)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemCoreClock / 1000) - 1);
 8006ec0:	4b16      	ldr	r3, [pc, #88]	; (8006f1c <STM32446delay_ms+0x64>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	4a16      	ldr	r2, [pc, #88]	; (8006f20 <STM32446delay_ms+0x68>)
 8006ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8006eca:	099a      	lsrs	r2, r3, #6
 8006ecc:	4b15      	ldr	r3, [pc, #84]	; (8006f24 <STM32446delay_ms+0x6c>)
 8006ece:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006ed2:	3a01      	subs	r2, #1
 8006ed4:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 8006ed6:	4b13      	ldr	r3, [pc, #76]	; (8006f24 <STM32446delay_ms+0x6c>)
 8006ed8:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006edc:	681a      	ldr	r2, [r3, #0]
 8006ede:	4b11      	ldr	r3, [pc, #68]	; (8006f24 <STM32446delay_ms+0x6c>)
 8006ee0:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006ee4:	f042 0201 	orr.w	r2, r2, #1
 8006ee8:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 8006eea:	4b0f      	ldr	r3, [pc, #60]	; (8006f28 <STM32446delay_ms+0x70>)
 8006eec:	2200      	movs	r2, #0
 8006eee:	601a      	str	r2, [r3, #0]
	while (DelayCounter < ms);
 8006ef0:	bf00      	nop
 8006ef2:	4b0d      	ldr	r3, [pc, #52]	; (8006f28 <STM32446delay_ms+0x70>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	429a      	cmp	r2, r3
 8006efa:	d8fa      	bhi.n	8006ef2 <STM32446delay_ms+0x3a>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 8006efc:	4b09      	ldr	r3, [pc, #36]	; (8006f24 <STM32446delay_ms+0x6c>)
 8006efe:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	4b07      	ldr	r3, [pc, #28]	; (8006f24 <STM32446delay_ms+0x6c>)
 8006f06:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006f0a:	f022 0201 	bic.w	r2, r2, #1
 8006f0e:	601a      	str	r2, [r3, #0]
}
 8006f10:	bf00      	nop
 8006f12:	370c      	adds	r7, #12
 8006f14:	46bd      	mov	sp, r7
 8006f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1a:	4770      	bx	lr
 8006f1c:	20000004 	.word	0x20000004
 8006f20:	10624dd3 	.word	0x10624dd3
 8006f24:	20000724 	.word	0x20000724
 8006f28:	200008c8 	.word	0x200008c8

08006f2c <STM32446delay_10us>:
void STM32446delay_10us(uint32_t us)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemCoreClock / 100000) - 1);
 8006f34:	4b17      	ldr	r3, [pc, #92]	; (8006f94 <STM32446delay_10us+0x68>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	095b      	lsrs	r3, r3, #5
 8006f3a:	4a17      	ldr	r2, [pc, #92]	; (8006f98 <STM32446delay_10us+0x6c>)
 8006f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8006f40:	09da      	lsrs	r2, r3, #7
 8006f42:	4b16      	ldr	r3, [pc, #88]	; (8006f9c <STM32446delay_10us+0x70>)
 8006f44:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006f48:	3a01      	subs	r2, #1
 8006f4a:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 8006f4c:	4b13      	ldr	r3, [pc, #76]	; (8006f9c <STM32446delay_10us+0x70>)
 8006f4e:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006f52:	681a      	ldr	r2, [r3, #0]
 8006f54:	4b11      	ldr	r3, [pc, #68]	; (8006f9c <STM32446delay_10us+0x70>)
 8006f56:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006f5a:	f042 0201 	orr.w	r2, r2, #1
 8006f5e:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 8006f60:	4b0f      	ldr	r3, [pc, #60]	; (8006fa0 <STM32446delay_10us+0x74>)
 8006f62:	2200      	movs	r2, #0
 8006f64:	601a      	str	r2, [r3, #0]
	while (DelayCounter < us);
 8006f66:	bf00      	nop
 8006f68:	4b0d      	ldr	r3, [pc, #52]	; (8006fa0 <STM32446delay_10us+0x74>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	687a      	ldr	r2, [r7, #4]
 8006f6e:	429a      	cmp	r2, r3
 8006f70:	d8fa      	bhi.n	8006f68 <STM32446delay_10us+0x3c>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 8006f72:	4b0a      	ldr	r3, [pc, #40]	; (8006f9c <STM32446delay_10us+0x70>)
 8006f74:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006f78:	681a      	ldr	r2, [r3, #0]
 8006f7a:	4b08      	ldr	r3, [pc, #32]	; (8006f9c <STM32446delay_10us+0x70>)
 8006f7c:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8006f80:	f022 0201 	bic.w	r2, r2, #1
 8006f84:	601a      	str	r2, [r3, #0]
}
 8006f86:	bf00      	nop
 8006f88:	370c      	adds	r7, #12
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f90:	4770      	bx	lr
 8006f92:	bf00      	nop
 8006f94:	20000004 	.word	0x20000004
 8006f98:	0a7c5ac5 	.word	0x0a7c5ac5
 8006f9c:	20000724 	.word	0x20000724
 8006fa0:	200008c8 	.word	0x200008c8

08006fa4 <SysTick_Handler>:
/***Interrupt Procedure***/
void SysTick_Handler(void)
{ // count down to zero systick interrupt and reload.
 8006fa4:	b480      	push	{r7}
 8006fa6:	af00      	add	r7, sp, #0
	DelayCounter++;
 8006fa8:	4b04      	ldr	r3, [pc, #16]	; (8006fbc <SysTick_Handler+0x18>)
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	3301      	adds	r3, #1
 8006fae:	4a03      	ldr	r2, [pc, #12]	; (8006fbc <SysTick_Handler+0x18>)
 8006fb0:	6013      	str	r3, [r2, #0]
}
 8006fb2:	bf00      	nop
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fba:	4770      	bx	lr
 8006fbc:	200008c8 	.word	0x200008c8

08006fc0 <__errno>:
 8006fc0:	4b01      	ldr	r3, [pc, #4]	; (8006fc8 <__errno+0x8>)
 8006fc2:	6818      	ldr	r0, [r3, #0]
 8006fc4:	4770      	bx	lr
 8006fc6:	bf00      	nop
 8006fc8:	20000008 	.word	0x20000008

08006fcc <__libc_init_array>:
 8006fcc:	b570      	push	{r4, r5, r6, lr}
 8006fce:	4d0d      	ldr	r5, [pc, #52]	; (8007004 <__libc_init_array+0x38>)
 8006fd0:	4c0d      	ldr	r4, [pc, #52]	; (8007008 <__libc_init_array+0x3c>)
 8006fd2:	1b64      	subs	r4, r4, r5
 8006fd4:	10a4      	asrs	r4, r4, #2
 8006fd6:	2600      	movs	r6, #0
 8006fd8:	42a6      	cmp	r6, r4
 8006fda:	d109      	bne.n	8006ff0 <__libc_init_array+0x24>
 8006fdc:	4d0b      	ldr	r5, [pc, #44]	; (800700c <__libc_init_array+0x40>)
 8006fde:	4c0c      	ldr	r4, [pc, #48]	; (8007010 <__libc_init_array+0x44>)
 8006fe0:	f005 fca4 	bl	800c92c <_init>
 8006fe4:	1b64      	subs	r4, r4, r5
 8006fe6:	10a4      	asrs	r4, r4, #2
 8006fe8:	2600      	movs	r6, #0
 8006fea:	42a6      	cmp	r6, r4
 8006fec:	d105      	bne.n	8006ffa <__libc_init_array+0x2e>
 8006fee:	bd70      	pop	{r4, r5, r6, pc}
 8006ff0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ff4:	4798      	blx	r3
 8006ff6:	3601      	adds	r6, #1
 8006ff8:	e7ee      	b.n	8006fd8 <__libc_init_array+0xc>
 8006ffa:	f855 3b04 	ldr.w	r3, [r5], #4
 8006ffe:	4798      	blx	r3
 8007000:	3601      	adds	r6, #1
 8007002:	e7f2      	b.n	8006fea <__libc_init_array+0x1e>
 8007004:	0800cf20 	.word	0x0800cf20
 8007008:	0800cf20 	.word	0x0800cf20
 800700c:	0800cf20 	.word	0x0800cf20
 8007010:	0800cf24 	.word	0x0800cf24

08007014 <memcpy>:
 8007014:	440a      	add	r2, r1
 8007016:	4291      	cmp	r1, r2
 8007018:	f100 33ff 	add.w	r3, r0, #4294967295
 800701c:	d100      	bne.n	8007020 <memcpy+0xc>
 800701e:	4770      	bx	lr
 8007020:	b510      	push	{r4, lr}
 8007022:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007026:	f803 4f01 	strb.w	r4, [r3, #1]!
 800702a:	4291      	cmp	r1, r2
 800702c:	d1f9      	bne.n	8007022 <memcpy+0xe>
 800702e:	bd10      	pop	{r4, pc}

08007030 <memset>:
 8007030:	4402      	add	r2, r0
 8007032:	4603      	mov	r3, r0
 8007034:	4293      	cmp	r3, r2
 8007036:	d100      	bne.n	800703a <memset+0xa>
 8007038:	4770      	bx	lr
 800703a:	f803 1b01 	strb.w	r1, [r3], #1
 800703e:	e7f9      	b.n	8007034 <memset+0x4>

08007040 <__cvt>:
 8007040:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007044:	ec55 4b10 	vmov	r4, r5, d0
 8007048:	2d00      	cmp	r5, #0
 800704a:	460e      	mov	r6, r1
 800704c:	4619      	mov	r1, r3
 800704e:	462b      	mov	r3, r5
 8007050:	bfbb      	ittet	lt
 8007052:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007056:	461d      	movlt	r5, r3
 8007058:	2300      	movge	r3, #0
 800705a:	232d      	movlt	r3, #45	; 0x2d
 800705c:	700b      	strb	r3, [r1, #0]
 800705e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007060:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007064:	4691      	mov	r9, r2
 8007066:	f023 0820 	bic.w	r8, r3, #32
 800706a:	bfbc      	itt	lt
 800706c:	4622      	movlt	r2, r4
 800706e:	4614      	movlt	r4, r2
 8007070:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007074:	d005      	beq.n	8007082 <__cvt+0x42>
 8007076:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800707a:	d100      	bne.n	800707e <__cvt+0x3e>
 800707c:	3601      	adds	r6, #1
 800707e:	2102      	movs	r1, #2
 8007080:	e000      	b.n	8007084 <__cvt+0x44>
 8007082:	2103      	movs	r1, #3
 8007084:	ab03      	add	r3, sp, #12
 8007086:	9301      	str	r3, [sp, #4]
 8007088:	ab02      	add	r3, sp, #8
 800708a:	9300      	str	r3, [sp, #0]
 800708c:	ec45 4b10 	vmov	d0, r4, r5
 8007090:	4653      	mov	r3, sl
 8007092:	4632      	mov	r2, r6
 8007094:	f001 fe4c 	bl	8008d30 <_dtoa_r>
 8007098:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800709c:	4607      	mov	r7, r0
 800709e:	d102      	bne.n	80070a6 <__cvt+0x66>
 80070a0:	f019 0f01 	tst.w	r9, #1
 80070a4:	d022      	beq.n	80070ec <__cvt+0xac>
 80070a6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80070aa:	eb07 0906 	add.w	r9, r7, r6
 80070ae:	d110      	bne.n	80070d2 <__cvt+0x92>
 80070b0:	783b      	ldrb	r3, [r7, #0]
 80070b2:	2b30      	cmp	r3, #48	; 0x30
 80070b4:	d10a      	bne.n	80070cc <__cvt+0x8c>
 80070b6:	2200      	movs	r2, #0
 80070b8:	2300      	movs	r3, #0
 80070ba:	4620      	mov	r0, r4
 80070bc:	4629      	mov	r1, r5
 80070be:	f7f9 fd23 	bl	8000b08 <__aeabi_dcmpeq>
 80070c2:	b918      	cbnz	r0, 80070cc <__cvt+0x8c>
 80070c4:	f1c6 0601 	rsb	r6, r6, #1
 80070c8:	f8ca 6000 	str.w	r6, [sl]
 80070cc:	f8da 3000 	ldr.w	r3, [sl]
 80070d0:	4499      	add	r9, r3
 80070d2:	2200      	movs	r2, #0
 80070d4:	2300      	movs	r3, #0
 80070d6:	4620      	mov	r0, r4
 80070d8:	4629      	mov	r1, r5
 80070da:	f7f9 fd15 	bl	8000b08 <__aeabi_dcmpeq>
 80070de:	b108      	cbz	r0, 80070e4 <__cvt+0xa4>
 80070e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80070e4:	2230      	movs	r2, #48	; 0x30
 80070e6:	9b03      	ldr	r3, [sp, #12]
 80070e8:	454b      	cmp	r3, r9
 80070ea:	d307      	bcc.n	80070fc <__cvt+0xbc>
 80070ec:	9b03      	ldr	r3, [sp, #12]
 80070ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80070f0:	1bdb      	subs	r3, r3, r7
 80070f2:	4638      	mov	r0, r7
 80070f4:	6013      	str	r3, [r2, #0]
 80070f6:	b004      	add	sp, #16
 80070f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070fc:	1c59      	adds	r1, r3, #1
 80070fe:	9103      	str	r1, [sp, #12]
 8007100:	701a      	strb	r2, [r3, #0]
 8007102:	e7f0      	b.n	80070e6 <__cvt+0xa6>

08007104 <__exponent>:
 8007104:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007106:	4603      	mov	r3, r0
 8007108:	2900      	cmp	r1, #0
 800710a:	bfb8      	it	lt
 800710c:	4249      	neglt	r1, r1
 800710e:	f803 2b02 	strb.w	r2, [r3], #2
 8007112:	bfb4      	ite	lt
 8007114:	222d      	movlt	r2, #45	; 0x2d
 8007116:	222b      	movge	r2, #43	; 0x2b
 8007118:	2909      	cmp	r1, #9
 800711a:	7042      	strb	r2, [r0, #1]
 800711c:	dd2a      	ble.n	8007174 <__exponent+0x70>
 800711e:	f10d 0407 	add.w	r4, sp, #7
 8007122:	46a4      	mov	ip, r4
 8007124:	270a      	movs	r7, #10
 8007126:	46a6      	mov	lr, r4
 8007128:	460a      	mov	r2, r1
 800712a:	fb91 f6f7 	sdiv	r6, r1, r7
 800712e:	fb07 1516 	mls	r5, r7, r6, r1
 8007132:	3530      	adds	r5, #48	; 0x30
 8007134:	2a63      	cmp	r2, #99	; 0x63
 8007136:	f104 34ff 	add.w	r4, r4, #4294967295
 800713a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800713e:	4631      	mov	r1, r6
 8007140:	dcf1      	bgt.n	8007126 <__exponent+0x22>
 8007142:	3130      	adds	r1, #48	; 0x30
 8007144:	f1ae 0502 	sub.w	r5, lr, #2
 8007148:	f804 1c01 	strb.w	r1, [r4, #-1]
 800714c:	1c44      	adds	r4, r0, #1
 800714e:	4629      	mov	r1, r5
 8007150:	4561      	cmp	r1, ip
 8007152:	d30a      	bcc.n	800716a <__exponent+0x66>
 8007154:	f10d 0209 	add.w	r2, sp, #9
 8007158:	eba2 020e 	sub.w	r2, r2, lr
 800715c:	4565      	cmp	r5, ip
 800715e:	bf88      	it	hi
 8007160:	2200      	movhi	r2, #0
 8007162:	4413      	add	r3, r2
 8007164:	1a18      	subs	r0, r3, r0
 8007166:	b003      	add	sp, #12
 8007168:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800716a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800716e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007172:	e7ed      	b.n	8007150 <__exponent+0x4c>
 8007174:	2330      	movs	r3, #48	; 0x30
 8007176:	3130      	adds	r1, #48	; 0x30
 8007178:	7083      	strb	r3, [r0, #2]
 800717a:	70c1      	strb	r1, [r0, #3]
 800717c:	1d03      	adds	r3, r0, #4
 800717e:	e7f1      	b.n	8007164 <__exponent+0x60>

08007180 <_printf_float>:
 8007180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007184:	ed2d 8b02 	vpush	{d8}
 8007188:	b08d      	sub	sp, #52	; 0x34
 800718a:	460c      	mov	r4, r1
 800718c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007190:	4616      	mov	r6, r2
 8007192:	461f      	mov	r7, r3
 8007194:	4605      	mov	r5, r0
 8007196:	f003 f8df 	bl	800a358 <_localeconv_r>
 800719a:	f8d0 a000 	ldr.w	sl, [r0]
 800719e:	4650      	mov	r0, sl
 80071a0:	f7f9 f836 	bl	8000210 <strlen>
 80071a4:	2300      	movs	r3, #0
 80071a6:	930a      	str	r3, [sp, #40]	; 0x28
 80071a8:	6823      	ldr	r3, [r4, #0]
 80071aa:	9305      	str	r3, [sp, #20]
 80071ac:	f8d8 3000 	ldr.w	r3, [r8]
 80071b0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80071b4:	3307      	adds	r3, #7
 80071b6:	f023 0307 	bic.w	r3, r3, #7
 80071ba:	f103 0208 	add.w	r2, r3, #8
 80071be:	f8c8 2000 	str.w	r2, [r8]
 80071c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80071ca:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80071ce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80071d2:	9307      	str	r3, [sp, #28]
 80071d4:	f8cd 8018 	str.w	r8, [sp, #24]
 80071d8:	ee08 0a10 	vmov	s16, r0
 80071dc:	4b9f      	ldr	r3, [pc, #636]	; (800745c <_printf_float+0x2dc>)
 80071de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071e2:	f04f 32ff 	mov.w	r2, #4294967295
 80071e6:	f7f9 fcc1 	bl	8000b6c <__aeabi_dcmpun>
 80071ea:	bb88      	cbnz	r0, 8007250 <_printf_float+0xd0>
 80071ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071f0:	4b9a      	ldr	r3, [pc, #616]	; (800745c <_printf_float+0x2dc>)
 80071f2:	f04f 32ff 	mov.w	r2, #4294967295
 80071f6:	f7f9 fc9b 	bl	8000b30 <__aeabi_dcmple>
 80071fa:	bb48      	cbnz	r0, 8007250 <_printf_float+0xd0>
 80071fc:	2200      	movs	r2, #0
 80071fe:	2300      	movs	r3, #0
 8007200:	4640      	mov	r0, r8
 8007202:	4649      	mov	r1, r9
 8007204:	f7f9 fc8a 	bl	8000b1c <__aeabi_dcmplt>
 8007208:	b110      	cbz	r0, 8007210 <_printf_float+0x90>
 800720a:	232d      	movs	r3, #45	; 0x2d
 800720c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007210:	4b93      	ldr	r3, [pc, #588]	; (8007460 <_printf_float+0x2e0>)
 8007212:	4894      	ldr	r0, [pc, #592]	; (8007464 <_printf_float+0x2e4>)
 8007214:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007218:	bf94      	ite	ls
 800721a:	4698      	movls	r8, r3
 800721c:	4680      	movhi	r8, r0
 800721e:	2303      	movs	r3, #3
 8007220:	6123      	str	r3, [r4, #16]
 8007222:	9b05      	ldr	r3, [sp, #20]
 8007224:	f023 0204 	bic.w	r2, r3, #4
 8007228:	6022      	str	r2, [r4, #0]
 800722a:	f04f 0900 	mov.w	r9, #0
 800722e:	9700      	str	r7, [sp, #0]
 8007230:	4633      	mov	r3, r6
 8007232:	aa0b      	add	r2, sp, #44	; 0x2c
 8007234:	4621      	mov	r1, r4
 8007236:	4628      	mov	r0, r5
 8007238:	f000 f9d8 	bl	80075ec <_printf_common>
 800723c:	3001      	adds	r0, #1
 800723e:	f040 8090 	bne.w	8007362 <_printf_float+0x1e2>
 8007242:	f04f 30ff 	mov.w	r0, #4294967295
 8007246:	b00d      	add	sp, #52	; 0x34
 8007248:	ecbd 8b02 	vpop	{d8}
 800724c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007250:	4642      	mov	r2, r8
 8007252:	464b      	mov	r3, r9
 8007254:	4640      	mov	r0, r8
 8007256:	4649      	mov	r1, r9
 8007258:	f7f9 fc88 	bl	8000b6c <__aeabi_dcmpun>
 800725c:	b140      	cbz	r0, 8007270 <_printf_float+0xf0>
 800725e:	464b      	mov	r3, r9
 8007260:	2b00      	cmp	r3, #0
 8007262:	bfbc      	itt	lt
 8007264:	232d      	movlt	r3, #45	; 0x2d
 8007266:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800726a:	487f      	ldr	r0, [pc, #508]	; (8007468 <_printf_float+0x2e8>)
 800726c:	4b7f      	ldr	r3, [pc, #508]	; (800746c <_printf_float+0x2ec>)
 800726e:	e7d1      	b.n	8007214 <_printf_float+0x94>
 8007270:	6863      	ldr	r3, [r4, #4]
 8007272:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007276:	9206      	str	r2, [sp, #24]
 8007278:	1c5a      	adds	r2, r3, #1
 800727a:	d13f      	bne.n	80072fc <_printf_float+0x17c>
 800727c:	2306      	movs	r3, #6
 800727e:	6063      	str	r3, [r4, #4]
 8007280:	9b05      	ldr	r3, [sp, #20]
 8007282:	6861      	ldr	r1, [r4, #4]
 8007284:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007288:	2300      	movs	r3, #0
 800728a:	9303      	str	r3, [sp, #12]
 800728c:	ab0a      	add	r3, sp, #40	; 0x28
 800728e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007292:	ab09      	add	r3, sp, #36	; 0x24
 8007294:	ec49 8b10 	vmov	d0, r8, r9
 8007298:	9300      	str	r3, [sp, #0]
 800729a:	6022      	str	r2, [r4, #0]
 800729c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80072a0:	4628      	mov	r0, r5
 80072a2:	f7ff fecd 	bl	8007040 <__cvt>
 80072a6:	9b06      	ldr	r3, [sp, #24]
 80072a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80072aa:	2b47      	cmp	r3, #71	; 0x47
 80072ac:	4680      	mov	r8, r0
 80072ae:	d108      	bne.n	80072c2 <_printf_float+0x142>
 80072b0:	1cc8      	adds	r0, r1, #3
 80072b2:	db02      	blt.n	80072ba <_printf_float+0x13a>
 80072b4:	6863      	ldr	r3, [r4, #4]
 80072b6:	4299      	cmp	r1, r3
 80072b8:	dd41      	ble.n	800733e <_printf_float+0x1be>
 80072ba:	f1ab 0b02 	sub.w	fp, fp, #2
 80072be:	fa5f fb8b 	uxtb.w	fp, fp
 80072c2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80072c6:	d820      	bhi.n	800730a <_printf_float+0x18a>
 80072c8:	3901      	subs	r1, #1
 80072ca:	465a      	mov	r2, fp
 80072cc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80072d0:	9109      	str	r1, [sp, #36]	; 0x24
 80072d2:	f7ff ff17 	bl	8007104 <__exponent>
 80072d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072d8:	1813      	adds	r3, r2, r0
 80072da:	2a01      	cmp	r2, #1
 80072dc:	4681      	mov	r9, r0
 80072de:	6123      	str	r3, [r4, #16]
 80072e0:	dc02      	bgt.n	80072e8 <_printf_float+0x168>
 80072e2:	6822      	ldr	r2, [r4, #0]
 80072e4:	07d2      	lsls	r2, r2, #31
 80072e6:	d501      	bpl.n	80072ec <_printf_float+0x16c>
 80072e8:	3301      	adds	r3, #1
 80072ea:	6123      	str	r3, [r4, #16]
 80072ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d09c      	beq.n	800722e <_printf_float+0xae>
 80072f4:	232d      	movs	r3, #45	; 0x2d
 80072f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072fa:	e798      	b.n	800722e <_printf_float+0xae>
 80072fc:	9a06      	ldr	r2, [sp, #24]
 80072fe:	2a47      	cmp	r2, #71	; 0x47
 8007300:	d1be      	bne.n	8007280 <_printf_float+0x100>
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1bc      	bne.n	8007280 <_printf_float+0x100>
 8007306:	2301      	movs	r3, #1
 8007308:	e7b9      	b.n	800727e <_printf_float+0xfe>
 800730a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800730e:	d118      	bne.n	8007342 <_printf_float+0x1c2>
 8007310:	2900      	cmp	r1, #0
 8007312:	6863      	ldr	r3, [r4, #4]
 8007314:	dd0b      	ble.n	800732e <_printf_float+0x1ae>
 8007316:	6121      	str	r1, [r4, #16]
 8007318:	b913      	cbnz	r3, 8007320 <_printf_float+0x1a0>
 800731a:	6822      	ldr	r2, [r4, #0]
 800731c:	07d0      	lsls	r0, r2, #31
 800731e:	d502      	bpl.n	8007326 <_printf_float+0x1a6>
 8007320:	3301      	adds	r3, #1
 8007322:	440b      	add	r3, r1
 8007324:	6123      	str	r3, [r4, #16]
 8007326:	65a1      	str	r1, [r4, #88]	; 0x58
 8007328:	f04f 0900 	mov.w	r9, #0
 800732c:	e7de      	b.n	80072ec <_printf_float+0x16c>
 800732e:	b913      	cbnz	r3, 8007336 <_printf_float+0x1b6>
 8007330:	6822      	ldr	r2, [r4, #0]
 8007332:	07d2      	lsls	r2, r2, #31
 8007334:	d501      	bpl.n	800733a <_printf_float+0x1ba>
 8007336:	3302      	adds	r3, #2
 8007338:	e7f4      	b.n	8007324 <_printf_float+0x1a4>
 800733a:	2301      	movs	r3, #1
 800733c:	e7f2      	b.n	8007324 <_printf_float+0x1a4>
 800733e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007342:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007344:	4299      	cmp	r1, r3
 8007346:	db05      	blt.n	8007354 <_printf_float+0x1d4>
 8007348:	6823      	ldr	r3, [r4, #0]
 800734a:	6121      	str	r1, [r4, #16]
 800734c:	07d8      	lsls	r0, r3, #31
 800734e:	d5ea      	bpl.n	8007326 <_printf_float+0x1a6>
 8007350:	1c4b      	adds	r3, r1, #1
 8007352:	e7e7      	b.n	8007324 <_printf_float+0x1a4>
 8007354:	2900      	cmp	r1, #0
 8007356:	bfd4      	ite	le
 8007358:	f1c1 0202 	rsble	r2, r1, #2
 800735c:	2201      	movgt	r2, #1
 800735e:	4413      	add	r3, r2
 8007360:	e7e0      	b.n	8007324 <_printf_float+0x1a4>
 8007362:	6823      	ldr	r3, [r4, #0]
 8007364:	055a      	lsls	r2, r3, #21
 8007366:	d407      	bmi.n	8007378 <_printf_float+0x1f8>
 8007368:	6923      	ldr	r3, [r4, #16]
 800736a:	4642      	mov	r2, r8
 800736c:	4631      	mov	r1, r6
 800736e:	4628      	mov	r0, r5
 8007370:	47b8      	blx	r7
 8007372:	3001      	adds	r0, #1
 8007374:	d12c      	bne.n	80073d0 <_printf_float+0x250>
 8007376:	e764      	b.n	8007242 <_printf_float+0xc2>
 8007378:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800737c:	f240 80e0 	bls.w	8007540 <_printf_float+0x3c0>
 8007380:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007384:	2200      	movs	r2, #0
 8007386:	2300      	movs	r3, #0
 8007388:	f7f9 fbbe 	bl	8000b08 <__aeabi_dcmpeq>
 800738c:	2800      	cmp	r0, #0
 800738e:	d034      	beq.n	80073fa <_printf_float+0x27a>
 8007390:	4a37      	ldr	r2, [pc, #220]	; (8007470 <_printf_float+0x2f0>)
 8007392:	2301      	movs	r3, #1
 8007394:	4631      	mov	r1, r6
 8007396:	4628      	mov	r0, r5
 8007398:	47b8      	blx	r7
 800739a:	3001      	adds	r0, #1
 800739c:	f43f af51 	beq.w	8007242 <_printf_float+0xc2>
 80073a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073a4:	429a      	cmp	r2, r3
 80073a6:	db02      	blt.n	80073ae <_printf_float+0x22e>
 80073a8:	6823      	ldr	r3, [r4, #0]
 80073aa:	07d8      	lsls	r0, r3, #31
 80073ac:	d510      	bpl.n	80073d0 <_printf_float+0x250>
 80073ae:	ee18 3a10 	vmov	r3, s16
 80073b2:	4652      	mov	r2, sl
 80073b4:	4631      	mov	r1, r6
 80073b6:	4628      	mov	r0, r5
 80073b8:	47b8      	blx	r7
 80073ba:	3001      	adds	r0, #1
 80073bc:	f43f af41 	beq.w	8007242 <_printf_float+0xc2>
 80073c0:	f04f 0800 	mov.w	r8, #0
 80073c4:	f104 091a 	add.w	r9, r4, #26
 80073c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073ca:	3b01      	subs	r3, #1
 80073cc:	4543      	cmp	r3, r8
 80073ce:	dc09      	bgt.n	80073e4 <_printf_float+0x264>
 80073d0:	6823      	ldr	r3, [r4, #0]
 80073d2:	079b      	lsls	r3, r3, #30
 80073d4:	f100 8105 	bmi.w	80075e2 <_printf_float+0x462>
 80073d8:	68e0      	ldr	r0, [r4, #12]
 80073da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073dc:	4298      	cmp	r0, r3
 80073de:	bfb8      	it	lt
 80073e0:	4618      	movlt	r0, r3
 80073e2:	e730      	b.n	8007246 <_printf_float+0xc6>
 80073e4:	2301      	movs	r3, #1
 80073e6:	464a      	mov	r2, r9
 80073e8:	4631      	mov	r1, r6
 80073ea:	4628      	mov	r0, r5
 80073ec:	47b8      	blx	r7
 80073ee:	3001      	adds	r0, #1
 80073f0:	f43f af27 	beq.w	8007242 <_printf_float+0xc2>
 80073f4:	f108 0801 	add.w	r8, r8, #1
 80073f8:	e7e6      	b.n	80073c8 <_printf_float+0x248>
 80073fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	dc39      	bgt.n	8007474 <_printf_float+0x2f4>
 8007400:	4a1b      	ldr	r2, [pc, #108]	; (8007470 <_printf_float+0x2f0>)
 8007402:	2301      	movs	r3, #1
 8007404:	4631      	mov	r1, r6
 8007406:	4628      	mov	r0, r5
 8007408:	47b8      	blx	r7
 800740a:	3001      	adds	r0, #1
 800740c:	f43f af19 	beq.w	8007242 <_printf_float+0xc2>
 8007410:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007414:	4313      	orrs	r3, r2
 8007416:	d102      	bne.n	800741e <_printf_float+0x29e>
 8007418:	6823      	ldr	r3, [r4, #0]
 800741a:	07d9      	lsls	r1, r3, #31
 800741c:	d5d8      	bpl.n	80073d0 <_printf_float+0x250>
 800741e:	ee18 3a10 	vmov	r3, s16
 8007422:	4652      	mov	r2, sl
 8007424:	4631      	mov	r1, r6
 8007426:	4628      	mov	r0, r5
 8007428:	47b8      	blx	r7
 800742a:	3001      	adds	r0, #1
 800742c:	f43f af09 	beq.w	8007242 <_printf_float+0xc2>
 8007430:	f04f 0900 	mov.w	r9, #0
 8007434:	f104 0a1a 	add.w	sl, r4, #26
 8007438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800743a:	425b      	negs	r3, r3
 800743c:	454b      	cmp	r3, r9
 800743e:	dc01      	bgt.n	8007444 <_printf_float+0x2c4>
 8007440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007442:	e792      	b.n	800736a <_printf_float+0x1ea>
 8007444:	2301      	movs	r3, #1
 8007446:	4652      	mov	r2, sl
 8007448:	4631      	mov	r1, r6
 800744a:	4628      	mov	r0, r5
 800744c:	47b8      	blx	r7
 800744e:	3001      	adds	r0, #1
 8007450:	f43f aef7 	beq.w	8007242 <_printf_float+0xc2>
 8007454:	f109 0901 	add.w	r9, r9, #1
 8007458:	e7ee      	b.n	8007438 <_printf_float+0x2b8>
 800745a:	bf00      	nop
 800745c:	7fefffff 	.word	0x7fefffff
 8007460:	0800ca44 	.word	0x0800ca44
 8007464:	0800ca48 	.word	0x0800ca48
 8007468:	0800ca50 	.word	0x0800ca50
 800746c:	0800ca4c 	.word	0x0800ca4c
 8007470:	0800ca54 	.word	0x0800ca54
 8007474:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007476:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007478:	429a      	cmp	r2, r3
 800747a:	bfa8      	it	ge
 800747c:	461a      	movge	r2, r3
 800747e:	2a00      	cmp	r2, #0
 8007480:	4691      	mov	r9, r2
 8007482:	dc37      	bgt.n	80074f4 <_printf_float+0x374>
 8007484:	f04f 0b00 	mov.w	fp, #0
 8007488:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800748c:	f104 021a 	add.w	r2, r4, #26
 8007490:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007492:	9305      	str	r3, [sp, #20]
 8007494:	eba3 0309 	sub.w	r3, r3, r9
 8007498:	455b      	cmp	r3, fp
 800749a:	dc33      	bgt.n	8007504 <_printf_float+0x384>
 800749c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074a0:	429a      	cmp	r2, r3
 80074a2:	db3b      	blt.n	800751c <_printf_float+0x39c>
 80074a4:	6823      	ldr	r3, [r4, #0]
 80074a6:	07da      	lsls	r2, r3, #31
 80074a8:	d438      	bmi.n	800751c <_printf_float+0x39c>
 80074aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074ac:	9a05      	ldr	r2, [sp, #20]
 80074ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 80074b0:	1a9a      	subs	r2, r3, r2
 80074b2:	eba3 0901 	sub.w	r9, r3, r1
 80074b6:	4591      	cmp	r9, r2
 80074b8:	bfa8      	it	ge
 80074ba:	4691      	movge	r9, r2
 80074bc:	f1b9 0f00 	cmp.w	r9, #0
 80074c0:	dc35      	bgt.n	800752e <_printf_float+0x3ae>
 80074c2:	f04f 0800 	mov.w	r8, #0
 80074c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80074ca:	f104 0a1a 	add.w	sl, r4, #26
 80074ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80074d2:	1a9b      	subs	r3, r3, r2
 80074d4:	eba3 0309 	sub.w	r3, r3, r9
 80074d8:	4543      	cmp	r3, r8
 80074da:	f77f af79 	ble.w	80073d0 <_printf_float+0x250>
 80074de:	2301      	movs	r3, #1
 80074e0:	4652      	mov	r2, sl
 80074e2:	4631      	mov	r1, r6
 80074e4:	4628      	mov	r0, r5
 80074e6:	47b8      	blx	r7
 80074e8:	3001      	adds	r0, #1
 80074ea:	f43f aeaa 	beq.w	8007242 <_printf_float+0xc2>
 80074ee:	f108 0801 	add.w	r8, r8, #1
 80074f2:	e7ec      	b.n	80074ce <_printf_float+0x34e>
 80074f4:	4613      	mov	r3, r2
 80074f6:	4631      	mov	r1, r6
 80074f8:	4642      	mov	r2, r8
 80074fa:	4628      	mov	r0, r5
 80074fc:	47b8      	blx	r7
 80074fe:	3001      	adds	r0, #1
 8007500:	d1c0      	bne.n	8007484 <_printf_float+0x304>
 8007502:	e69e      	b.n	8007242 <_printf_float+0xc2>
 8007504:	2301      	movs	r3, #1
 8007506:	4631      	mov	r1, r6
 8007508:	4628      	mov	r0, r5
 800750a:	9205      	str	r2, [sp, #20]
 800750c:	47b8      	blx	r7
 800750e:	3001      	adds	r0, #1
 8007510:	f43f ae97 	beq.w	8007242 <_printf_float+0xc2>
 8007514:	9a05      	ldr	r2, [sp, #20]
 8007516:	f10b 0b01 	add.w	fp, fp, #1
 800751a:	e7b9      	b.n	8007490 <_printf_float+0x310>
 800751c:	ee18 3a10 	vmov	r3, s16
 8007520:	4652      	mov	r2, sl
 8007522:	4631      	mov	r1, r6
 8007524:	4628      	mov	r0, r5
 8007526:	47b8      	blx	r7
 8007528:	3001      	adds	r0, #1
 800752a:	d1be      	bne.n	80074aa <_printf_float+0x32a>
 800752c:	e689      	b.n	8007242 <_printf_float+0xc2>
 800752e:	9a05      	ldr	r2, [sp, #20]
 8007530:	464b      	mov	r3, r9
 8007532:	4442      	add	r2, r8
 8007534:	4631      	mov	r1, r6
 8007536:	4628      	mov	r0, r5
 8007538:	47b8      	blx	r7
 800753a:	3001      	adds	r0, #1
 800753c:	d1c1      	bne.n	80074c2 <_printf_float+0x342>
 800753e:	e680      	b.n	8007242 <_printf_float+0xc2>
 8007540:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007542:	2a01      	cmp	r2, #1
 8007544:	dc01      	bgt.n	800754a <_printf_float+0x3ca>
 8007546:	07db      	lsls	r3, r3, #31
 8007548:	d538      	bpl.n	80075bc <_printf_float+0x43c>
 800754a:	2301      	movs	r3, #1
 800754c:	4642      	mov	r2, r8
 800754e:	4631      	mov	r1, r6
 8007550:	4628      	mov	r0, r5
 8007552:	47b8      	blx	r7
 8007554:	3001      	adds	r0, #1
 8007556:	f43f ae74 	beq.w	8007242 <_printf_float+0xc2>
 800755a:	ee18 3a10 	vmov	r3, s16
 800755e:	4652      	mov	r2, sl
 8007560:	4631      	mov	r1, r6
 8007562:	4628      	mov	r0, r5
 8007564:	47b8      	blx	r7
 8007566:	3001      	adds	r0, #1
 8007568:	f43f ae6b 	beq.w	8007242 <_printf_float+0xc2>
 800756c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007570:	2200      	movs	r2, #0
 8007572:	2300      	movs	r3, #0
 8007574:	f7f9 fac8 	bl	8000b08 <__aeabi_dcmpeq>
 8007578:	b9d8      	cbnz	r0, 80075b2 <_printf_float+0x432>
 800757a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800757c:	f108 0201 	add.w	r2, r8, #1
 8007580:	3b01      	subs	r3, #1
 8007582:	4631      	mov	r1, r6
 8007584:	4628      	mov	r0, r5
 8007586:	47b8      	blx	r7
 8007588:	3001      	adds	r0, #1
 800758a:	d10e      	bne.n	80075aa <_printf_float+0x42a>
 800758c:	e659      	b.n	8007242 <_printf_float+0xc2>
 800758e:	2301      	movs	r3, #1
 8007590:	4652      	mov	r2, sl
 8007592:	4631      	mov	r1, r6
 8007594:	4628      	mov	r0, r5
 8007596:	47b8      	blx	r7
 8007598:	3001      	adds	r0, #1
 800759a:	f43f ae52 	beq.w	8007242 <_printf_float+0xc2>
 800759e:	f108 0801 	add.w	r8, r8, #1
 80075a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075a4:	3b01      	subs	r3, #1
 80075a6:	4543      	cmp	r3, r8
 80075a8:	dcf1      	bgt.n	800758e <_printf_float+0x40e>
 80075aa:	464b      	mov	r3, r9
 80075ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80075b0:	e6dc      	b.n	800736c <_printf_float+0x1ec>
 80075b2:	f04f 0800 	mov.w	r8, #0
 80075b6:	f104 0a1a 	add.w	sl, r4, #26
 80075ba:	e7f2      	b.n	80075a2 <_printf_float+0x422>
 80075bc:	2301      	movs	r3, #1
 80075be:	4642      	mov	r2, r8
 80075c0:	e7df      	b.n	8007582 <_printf_float+0x402>
 80075c2:	2301      	movs	r3, #1
 80075c4:	464a      	mov	r2, r9
 80075c6:	4631      	mov	r1, r6
 80075c8:	4628      	mov	r0, r5
 80075ca:	47b8      	blx	r7
 80075cc:	3001      	adds	r0, #1
 80075ce:	f43f ae38 	beq.w	8007242 <_printf_float+0xc2>
 80075d2:	f108 0801 	add.w	r8, r8, #1
 80075d6:	68e3      	ldr	r3, [r4, #12]
 80075d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80075da:	1a5b      	subs	r3, r3, r1
 80075dc:	4543      	cmp	r3, r8
 80075de:	dcf0      	bgt.n	80075c2 <_printf_float+0x442>
 80075e0:	e6fa      	b.n	80073d8 <_printf_float+0x258>
 80075e2:	f04f 0800 	mov.w	r8, #0
 80075e6:	f104 0919 	add.w	r9, r4, #25
 80075ea:	e7f4      	b.n	80075d6 <_printf_float+0x456>

080075ec <_printf_common>:
 80075ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075f0:	4616      	mov	r6, r2
 80075f2:	4699      	mov	r9, r3
 80075f4:	688a      	ldr	r2, [r1, #8]
 80075f6:	690b      	ldr	r3, [r1, #16]
 80075f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80075fc:	4293      	cmp	r3, r2
 80075fe:	bfb8      	it	lt
 8007600:	4613      	movlt	r3, r2
 8007602:	6033      	str	r3, [r6, #0]
 8007604:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007608:	4607      	mov	r7, r0
 800760a:	460c      	mov	r4, r1
 800760c:	b10a      	cbz	r2, 8007612 <_printf_common+0x26>
 800760e:	3301      	adds	r3, #1
 8007610:	6033      	str	r3, [r6, #0]
 8007612:	6823      	ldr	r3, [r4, #0]
 8007614:	0699      	lsls	r1, r3, #26
 8007616:	bf42      	ittt	mi
 8007618:	6833      	ldrmi	r3, [r6, #0]
 800761a:	3302      	addmi	r3, #2
 800761c:	6033      	strmi	r3, [r6, #0]
 800761e:	6825      	ldr	r5, [r4, #0]
 8007620:	f015 0506 	ands.w	r5, r5, #6
 8007624:	d106      	bne.n	8007634 <_printf_common+0x48>
 8007626:	f104 0a19 	add.w	sl, r4, #25
 800762a:	68e3      	ldr	r3, [r4, #12]
 800762c:	6832      	ldr	r2, [r6, #0]
 800762e:	1a9b      	subs	r3, r3, r2
 8007630:	42ab      	cmp	r3, r5
 8007632:	dc26      	bgt.n	8007682 <_printf_common+0x96>
 8007634:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007638:	1e13      	subs	r3, r2, #0
 800763a:	6822      	ldr	r2, [r4, #0]
 800763c:	bf18      	it	ne
 800763e:	2301      	movne	r3, #1
 8007640:	0692      	lsls	r2, r2, #26
 8007642:	d42b      	bmi.n	800769c <_printf_common+0xb0>
 8007644:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007648:	4649      	mov	r1, r9
 800764a:	4638      	mov	r0, r7
 800764c:	47c0      	blx	r8
 800764e:	3001      	adds	r0, #1
 8007650:	d01e      	beq.n	8007690 <_printf_common+0xa4>
 8007652:	6823      	ldr	r3, [r4, #0]
 8007654:	68e5      	ldr	r5, [r4, #12]
 8007656:	6832      	ldr	r2, [r6, #0]
 8007658:	f003 0306 	and.w	r3, r3, #6
 800765c:	2b04      	cmp	r3, #4
 800765e:	bf08      	it	eq
 8007660:	1aad      	subeq	r5, r5, r2
 8007662:	68a3      	ldr	r3, [r4, #8]
 8007664:	6922      	ldr	r2, [r4, #16]
 8007666:	bf0c      	ite	eq
 8007668:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800766c:	2500      	movne	r5, #0
 800766e:	4293      	cmp	r3, r2
 8007670:	bfc4      	itt	gt
 8007672:	1a9b      	subgt	r3, r3, r2
 8007674:	18ed      	addgt	r5, r5, r3
 8007676:	2600      	movs	r6, #0
 8007678:	341a      	adds	r4, #26
 800767a:	42b5      	cmp	r5, r6
 800767c:	d11a      	bne.n	80076b4 <_printf_common+0xc8>
 800767e:	2000      	movs	r0, #0
 8007680:	e008      	b.n	8007694 <_printf_common+0xa8>
 8007682:	2301      	movs	r3, #1
 8007684:	4652      	mov	r2, sl
 8007686:	4649      	mov	r1, r9
 8007688:	4638      	mov	r0, r7
 800768a:	47c0      	blx	r8
 800768c:	3001      	adds	r0, #1
 800768e:	d103      	bne.n	8007698 <_printf_common+0xac>
 8007690:	f04f 30ff 	mov.w	r0, #4294967295
 8007694:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007698:	3501      	adds	r5, #1
 800769a:	e7c6      	b.n	800762a <_printf_common+0x3e>
 800769c:	18e1      	adds	r1, r4, r3
 800769e:	1c5a      	adds	r2, r3, #1
 80076a0:	2030      	movs	r0, #48	; 0x30
 80076a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80076a6:	4422      	add	r2, r4
 80076a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80076ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80076b0:	3302      	adds	r3, #2
 80076b2:	e7c7      	b.n	8007644 <_printf_common+0x58>
 80076b4:	2301      	movs	r3, #1
 80076b6:	4622      	mov	r2, r4
 80076b8:	4649      	mov	r1, r9
 80076ba:	4638      	mov	r0, r7
 80076bc:	47c0      	blx	r8
 80076be:	3001      	adds	r0, #1
 80076c0:	d0e6      	beq.n	8007690 <_printf_common+0xa4>
 80076c2:	3601      	adds	r6, #1
 80076c4:	e7d9      	b.n	800767a <_printf_common+0x8e>
	...

080076c8 <_printf_i>:
 80076c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076cc:	7e0f      	ldrb	r7, [r1, #24]
 80076ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80076d0:	2f78      	cmp	r7, #120	; 0x78
 80076d2:	4691      	mov	r9, r2
 80076d4:	4680      	mov	r8, r0
 80076d6:	460c      	mov	r4, r1
 80076d8:	469a      	mov	sl, r3
 80076da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80076de:	d807      	bhi.n	80076f0 <_printf_i+0x28>
 80076e0:	2f62      	cmp	r7, #98	; 0x62
 80076e2:	d80a      	bhi.n	80076fa <_printf_i+0x32>
 80076e4:	2f00      	cmp	r7, #0
 80076e6:	f000 80d8 	beq.w	800789a <_printf_i+0x1d2>
 80076ea:	2f58      	cmp	r7, #88	; 0x58
 80076ec:	f000 80a3 	beq.w	8007836 <_printf_i+0x16e>
 80076f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80076f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80076f8:	e03a      	b.n	8007770 <_printf_i+0xa8>
 80076fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80076fe:	2b15      	cmp	r3, #21
 8007700:	d8f6      	bhi.n	80076f0 <_printf_i+0x28>
 8007702:	a101      	add	r1, pc, #4	; (adr r1, 8007708 <_printf_i+0x40>)
 8007704:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007708:	08007761 	.word	0x08007761
 800770c:	08007775 	.word	0x08007775
 8007710:	080076f1 	.word	0x080076f1
 8007714:	080076f1 	.word	0x080076f1
 8007718:	080076f1 	.word	0x080076f1
 800771c:	080076f1 	.word	0x080076f1
 8007720:	08007775 	.word	0x08007775
 8007724:	080076f1 	.word	0x080076f1
 8007728:	080076f1 	.word	0x080076f1
 800772c:	080076f1 	.word	0x080076f1
 8007730:	080076f1 	.word	0x080076f1
 8007734:	08007881 	.word	0x08007881
 8007738:	080077a5 	.word	0x080077a5
 800773c:	08007863 	.word	0x08007863
 8007740:	080076f1 	.word	0x080076f1
 8007744:	080076f1 	.word	0x080076f1
 8007748:	080078a3 	.word	0x080078a3
 800774c:	080076f1 	.word	0x080076f1
 8007750:	080077a5 	.word	0x080077a5
 8007754:	080076f1 	.word	0x080076f1
 8007758:	080076f1 	.word	0x080076f1
 800775c:	0800786b 	.word	0x0800786b
 8007760:	682b      	ldr	r3, [r5, #0]
 8007762:	1d1a      	adds	r2, r3, #4
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	602a      	str	r2, [r5, #0]
 8007768:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800776c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007770:	2301      	movs	r3, #1
 8007772:	e0a3      	b.n	80078bc <_printf_i+0x1f4>
 8007774:	6820      	ldr	r0, [r4, #0]
 8007776:	6829      	ldr	r1, [r5, #0]
 8007778:	0606      	lsls	r6, r0, #24
 800777a:	f101 0304 	add.w	r3, r1, #4
 800777e:	d50a      	bpl.n	8007796 <_printf_i+0xce>
 8007780:	680e      	ldr	r6, [r1, #0]
 8007782:	602b      	str	r3, [r5, #0]
 8007784:	2e00      	cmp	r6, #0
 8007786:	da03      	bge.n	8007790 <_printf_i+0xc8>
 8007788:	232d      	movs	r3, #45	; 0x2d
 800778a:	4276      	negs	r6, r6
 800778c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007790:	485e      	ldr	r0, [pc, #376]	; (800790c <_printf_i+0x244>)
 8007792:	230a      	movs	r3, #10
 8007794:	e019      	b.n	80077ca <_printf_i+0x102>
 8007796:	680e      	ldr	r6, [r1, #0]
 8007798:	602b      	str	r3, [r5, #0]
 800779a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800779e:	bf18      	it	ne
 80077a0:	b236      	sxthne	r6, r6
 80077a2:	e7ef      	b.n	8007784 <_printf_i+0xbc>
 80077a4:	682b      	ldr	r3, [r5, #0]
 80077a6:	6820      	ldr	r0, [r4, #0]
 80077a8:	1d19      	adds	r1, r3, #4
 80077aa:	6029      	str	r1, [r5, #0]
 80077ac:	0601      	lsls	r1, r0, #24
 80077ae:	d501      	bpl.n	80077b4 <_printf_i+0xec>
 80077b0:	681e      	ldr	r6, [r3, #0]
 80077b2:	e002      	b.n	80077ba <_printf_i+0xf2>
 80077b4:	0646      	lsls	r6, r0, #25
 80077b6:	d5fb      	bpl.n	80077b0 <_printf_i+0xe8>
 80077b8:	881e      	ldrh	r6, [r3, #0]
 80077ba:	4854      	ldr	r0, [pc, #336]	; (800790c <_printf_i+0x244>)
 80077bc:	2f6f      	cmp	r7, #111	; 0x6f
 80077be:	bf0c      	ite	eq
 80077c0:	2308      	moveq	r3, #8
 80077c2:	230a      	movne	r3, #10
 80077c4:	2100      	movs	r1, #0
 80077c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80077ca:	6865      	ldr	r5, [r4, #4]
 80077cc:	60a5      	str	r5, [r4, #8]
 80077ce:	2d00      	cmp	r5, #0
 80077d0:	bfa2      	ittt	ge
 80077d2:	6821      	ldrge	r1, [r4, #0]
 80077d4:	f021 0104 	bicge.w	r1, r1, #4
 80077d8:	6021      	strge	r1, [r4, #0]
 80077da:	b90e      	cbnz	r6, 80077e0 <_printf_i+0x118>
 80077dc:	2d00      	cmp	r5, #0
 80077de:	d04d      	beq.n	800787c <_printf_i+0x1b4>
 80077e0:	4615      	mov	r5, r2
 80077e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80077e6:	fb03 6711 	mls	r7, r3, r1, r6
 80077ea:	5dc7      	ldrb	r7, [r0, r7]
 80077ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80077f0:	4637      	mov	r7, r6
 80077f2:	42bb      	cmp	r3, r7
 80077f4:	460e      	mov	r6, r1
 80077f6:	d9f4      	bls.n	80077e2 <_printf_i+0x11a>
 80077f8:	2b08      	cmp	r3, #8
 80077fa:	d10b      	bne.n	8007814 <_printf_i+0x14c>
 80077fc:	6823      	ldr	r3, [r4, #0]
 80077fe:	07de      	lsls	r6, r3, #31
 8007800:	d508      	bpl.n	8007814 <_printf_i+0x14c>
 8007802:	6923      	ldr	r3, [r4, #16]
 8007804:	6861      	ldr	r1, [r4, #4]
 8007806:	4299      	cmp	r1, r3
 8007808:	bfde      	ittt	le
 800780a:	2330      	movle	r3, #48	; 0x30
 800780c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007810:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007814:	1b52      	subs	r2, r2, r5
 8007816:	6122      	str	r2, [r4, #16]
 8007818:	f8cd a000 	str.w	sl, [sp]
 800781c:	464b      	mov	r3, r9
 800781e:	aa03      	add	r2, sp, #12
 8007820:	4621      	mov	r1, r4
 8007822:	4640      	mov	r0, r8
 8007824:	f7ff fee2 	bl	80075ec <_printf_common>
 8007828:	3001      	adds	r0, #1
 800782a:	d14c      	bne.n	80078c6 <_printf_i+0x1fe>
 800782c:	f04f 30ff 	mov.w	r0, #4294967295
 8007830:	b004      	add	sp, #16
 8007832:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007836:	4835      	ldr	r0, [pc, #212]	; (800790c <_printf_i+0x244>)
 8007838:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800783c:	6829      	ldr	r1, [r5, #0]
 800783e:	6823      	ldr	r3, [r4, #0]
 8007840:	f851 6b04 	ldr.w	r6, [r1], #4
 8007844:	6029      	str	r1, [r5, #0]
 8007846:	061d      	lsls	r5, r3, #24
 8007848:	d514      	bpl.n	8007874 <_printf_i+0x1ac>
 800784a:	07df      	lsls	r7, r3, #31
 800784c:	bf44      	itt	mi
 800784e:	f043 0320 	orrmi.w	r3, r3, #32
 8007852:	6023      	strmi	r3, [r4, #0]
 8007854:	b91e      	cbnz	r6, 800785e <_printf_i+0x196>
 8007856:	6823      	ldr	r3, [r4, #0]
 8007858:	f023 0320 	bic.w	r3, r3, #32
 800785c:	6023      	str	r3, [r4, #0]
 800785e:	2310      	movs	r3, #16
 8007860:	e7b0      	b.n	80077c4 <_printf_i+0xfc>
 8007862:	6823      	ldr	r3, [r4, #0]
 8007864:	f043 0320 	orr.w	r3, r3, #32
 8007868:	6023      	str	r3, [r4, #0]
 800786a:	2378      	movs	r3, #120	; 0x78
 800786c:	4828      	ldr	r0, [pc, #160]	; (8007910 <_printf_i+0x248>)
 800786e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007872:	e7e3      	b.n	800783c <_printf_i+0x174>
 8007874:	0659      	lsls	r1, r3, #25
 8007876:	bf48      	it	mi
 8007878:	b2b6      	uxthmi	r6, r6
 800787a:	e7e6      	b.n	800784a <_printf_i+0x182>
 800787c:	4615      	mov	r5, r2
 800787e:	e7bb      	b.n	80077f8 <_printf_i+0x130>
 8007880:	682b      	ldr	r3, [r5, #0]
 8007882:	6826      	ldr	r6, [r4, #0]
 8007884:	6961      	ldr	r1, [r4, #20]
 8007886:	1d18      	adds	r0, r3, #4
 8007888:	6028      	str	r0, [r5, #0]
 800788a:	0635      	lsls	r5, r6, #24
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	d501      	bpl.n	8007894 <_printf_i+0x1cc>
 8007890:	6019      	str	r1, [r3, #0]
 8007892:	e002      	b.n	800789a <_printf_i+0x1d2>
 8007894:	0670      	lsls	r0, r6, #25
 8007896:	d5fb      	bpl.n	8007890 <_printf_i+0x1c8>
 8007898:	8019      	strh	r1, [r3, #0]
 800789a:	2300      	movs	r3, #0
 800789c:	6123      	str	r3, [r4, #16]
 800789e:	4615      	mov	r5, r2
 80078a0:	e7ba      	b.n	8007818 <_printf_i+0x150>
 80078a2:	682b      	ldr	r3, [r5, #0]
 80078a4:	1d1a      	adds	r2, r3, #4
 80078a6:	602a      	str	r2, [r5, #0]
 80078a8:	681d      	ldr	r5, [r3, #0]
 80078aa:	6862      	ldr	r2, [r4, #4]
 80078ac:	2100      	movs	r1, #0
 80078ae:	4628      	mov	r0, r5
 80078b0:	f7f8 fcb6 	bl	8000220 <memchr>
 80078b4:	b108      	cbz	r0, 80078ba <_printf_i+0x1f2>
 80078b6:	1b40      	subs	r0, r0, r5
 80078b8:	6060      	str	r0, [r4, #4]
 80078ba:	6863      	ldr	r3, [r4, #4]
 80078bc:	6123      	str	r3, [r4, #16]
 80078be:	2300      	movs	r3, #0
 80078c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80078c4:	e7a8      	b.n	8007818 <_printf_i+0x150>
 80078c6:	6923      	ldr	r3, [r4, #16]
 80078c8:	462a      	mov	r2, r5
 80078ca:	4649      	mov	r1, r9
 80078cc:	4640      	mov	r0, r8
 80078ce:	47d0      	blx	sl
 80078d0:	3001      	adds	r0, #1
 80078d2:	d0ab      	beq.n	800782c <_printf_i+0x164>
 80078d4:	6823      	ldr	r3, [r4, #0]
 80078d6:	079b      	lsls	r3, r3, #30
 80078d8:	d413      	bmi.n	8007902 <_printf_i+0x23a>
 80078da:	68e0      	ldr	r0, [r4, #12]
 80078dc:	9b03      	ldr	r3, [sp, #12]
 80078de:	4298      	cmp	r0, r3
 80078e0:	bfb8      	it	lt
 80078e2:	4618      	movlt	r0, r3
 80078e4:	e7a4      	b.n	8007830 <_printf_i+0x168>
 80078e6:	2301      	movs	r3, #1
 80078e8:	4632      	mov	r2, r6
 80078ea:	4649      	mov	r1, r9
 80078ec:	4640      	mov	r0, r8
 80078ee:	47d0      	blx	sl
 80078f0:	3001      	adds	r0, #1
 80078f2:	d09b      	beq.n	800782c <_printf_i+0x164>
 80078f4:	3501      	adds	r5, #1
 80078f6:	68e3      	ldr	r3, [r4, #12]
 80078f8:	9903      	ldr	r1, [sp, #12]
 80078fa:	1a5b      	subs	r3, r3, r1
 80078fc:	42ab      	cmp	r3, r5
 80078fe:	dcf2      	bgt.n	80078e6 <_printf_i+0x21e>
 8007900:	e7eb      	b.n	80078da <_printf_i+0x212>
 8007902:	2500      	movs	r5, #0
 8007904:	f104 0619 	add.w	r6, r4, #25
 8007908:	e7f5      	b.n	80078f6 <_printf_i+0x22e>
 800790a:	bf00      	nop
 800790c:	0800ca56 	.word	0x0800ca56
 8007910:	0800ca67 	.word	0x0800ca67

08007914 <_scanf_float>:
 8007914:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007918:	b087      	sub	sp, #28
 800791a:	4617      	mov	r7, r2
 800791c:	9303      	str	r3, [sp, #12]
 800791e:	688b      	ldr	r3, [r1, #8]
 8007920:	1e5a      	subs	r2, r3, #1
 8007922:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8007926:	bf83      	ittte	hi
 8007928:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800792c:	195b      	addhi	r3, r3, r5
 800792e:	9302      	strhi	r3, [sp, #8]
 8007930:	2300      	movls	r3, #0
 8007932:	bf86      	itte	hi
 8007934:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007938:	608b      	strhi	r3, [r1, #8]
 800793a:	9302      	strls	r3, [sp, #8]
 800793c:	680b      	ldr	r3, [r1, #0]
 800793e:	468b      	mov	fp, r1
 8007940:	2500      	movs	r5, #0
 8007942:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8007946:	f84b 3b1c 	str.w	r3, [fp], #28
 800794a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800794e:	4680      	mov	r8, r0
 8007950:	460c      	mov	r4, r1
 8007952:	465e      	mov	r6, fp
 8007954:	46aa      	mov	sl, r5
 8007956:	46a9      	mov	r9, r5
 8007958:	9501      	str	r5, [sp, #4]
 800795a:	68a2      	ldr	r2, [r4, #8]
 800795c:	b152      	cbz	r2, 8007974 <_scanf_float+0x60>
 800795e:	683b      	ldr	r3, [r7, #0]
 8007960:	781b      	ldrb	r3, [r3, #0]
 8007962:	2b4e      	cmp	r3, #78	; 0x4e
 8007964:	d864      	bhi.n	8007a30 <_scanf_float+0x11c>
 8007966:	2b40      	cmp	r3, #64	; 0x40
 8007968:	d83c      	bhi.n	80079e4 <_scanf_float+0xd0>
 800796a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800796e:	b2c8      	uxtb	r0, r1
 8007970:	280e      	cmp	r0, #14
 8007972:	d93a      	bls.n	80079ea <_scanf_float+0xd6>
 8007974:	f1b9 0f00 	cmp.w	r9, #0
 8007978:	d003      	beq.n	8007982 <_scanf_float+0x6e>
 800797a:	6823      	ldr	r3, [r4, #0]
 800797c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007980:	6023      	str	r3, [r4, #0]
 8007982:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007986:	f1ba 0f01 	cmp.w	sl, #1
 800798a:	f200 8113 	bhi.w	8007bb4 <_scanf_float+0x2a0>
 800798e:	455e      	cmp	r6, fp
 8007990:	f200 8105 	bhi.w	8007b9e <_scanf_float+0x28a>
 8007994:	2501      	movs	r5, #1
 8007996:	4628      	mov	r0, r5
 8007998:	b007      	add	sp, #28
 800799a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800799e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80079a2:	2a0d      	cmp	r2, #13
 80079a4:	d8e6      	bhi.n	8007974 <_scanf_float+0x60>
 80079a6:	a101      	add	r1, pc, #4	; (adr r1, 80079ac <_scanf_float+0x98>)
 80079a8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80079ac:	08007aeb 	.word	0x08007aeb
 80079b0:	08007975 	.word	0x08007975
 80079b4:	08007975 	.word	0x08007975
 80079b8:	08007975 	.word	0x08007975
 80079bc:	08007b4b 	.word	0x08007b4b
 80079c0:	08007b23 	.word	0x08007b23
 80079c4:	08007975 	.word	0x08007975
 80079c8:	08007975 	.word	0x08007975
 80079cc:	08007af9 	.word	0x08007af9
 80079d0:	08007975 	.word	0x08007975
 80079d4:	08007975 	.word	0x08007975
 80079d8:	08007975 	.word	0x08007975
 80079dc:	08007975 	.word	0x08007975
 80079e0:	08007ab1 	.word	0x08007ab1
 80079e4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80079e8:	e7db      	b.n	80079a2 <_scanf_float+0x8e>
 80079ea:	290e      	cmp	r1, #14
 80079ec:	d8c2      	bhi.n	8007974 <_scanf_float+0x60>
 80079ee:	a001      	add	r0, pc, #4	; (adr r0, 80079f4 <_scanf_float+0xe0>)
 80079f0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80079f4:	08007aa3 	.word	0x08007aa3
 80079f8:	08007975 	.word	0x08007975
 80079fc:	08007aa3 	.word	0x08007aa3
 8007a00:	08007b37 	.word	0x08007b37
 8007a04:	08007975 	.word	0x08007975
 8007a08:	08007a51 	.word	0x08007a51
 8007a0c:	08007a8d 	.word	0x08007a8d
 8007a10:	08007a8d 	.word	0x08007a8d
 8007a14:	08007a8d 	.word	0x08007a8d
 8007a18:	08007a8d 	.word	0x08007a8d
 8007a1c:	08007a8d 	.word	0x08007a8d
 8007a20:	08007a8d 	.word	0x08007a8d
 8007a24:	08007a8d 	.word	0x08007a8d
 8007a28:	08007a8d 	.word	0x08007a8d
 8007a2c:	08007a8d 	.word	0x08007a8d
 8007a30:	2b6e      	cmp	r3, #110	; 0x6e
 8007a32:	d809      	bhi.n	8007a48 <_scanf_float+0x134>
 8007a34:	2b60      	cmp	r3, #96	; 0x60
 8007a36:	d8b2      	bhi.n	800799e <_scanf_float+0x8a>
 8007a38:	2b54      	cmp	r3, #84	; 0x54
 8007a3a:	d077      	beq.n	8007b2c <_scanf_float+0x218>
 8007a3c:	2b59      	cmp	r3, #89	; 0x59
 8007a3e:	d199      	bne.n	8007974 <_scanf_float+0x60>
 8007a40:	2d07      	cmp	r5, #7
 8007a42:	d197      	bne.n	8007974 <_scanf_float+0x60>
 8007a44:	2508      	movs	r5, #8
 8007a46:	e029      	b.n	8007a9c <_scanf_float+0x188>
 8007a48:	2b74      	cmp	r3, #116	; 0x74
 8007a4a:	d06f      	beq.n	8007b2c <_scanf_float+0x218>
 8007a4c:	2b79      	cmp	r3, #121	; 0x79
 8007a4e:	e7f6      	b.n	8007a3e <_scanf_float+0x12a>
 8007a50:	6821      	ldr	r1, [r4, #0]
 8007a52:	05c8      	lsls	r0, r1, #23
 8007a54:	d51a      	bpl.n	8007a8c <_scanf_float+0x178>
 8007a56:	9b02      	ldr	r3, [sp, #8]
 8007a58:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8007a5c:	6021      	str	r1, [r4, #0]
 8007a5e:	f109 0901 	add.w	r9, r9, #1
 8007a62:	b11b      	cbz	r3, 8007a6c <_scanf_float+0x158>
 8007a64:	3b01      	subs	r3, #1
 8007a66:	3201      	adds	r2, #1
 8007a68:	9302      	str	r3, [sp, #8]
 8007a6a:	60a2      	str	r2, [r4, #8]
 8007a6c:	68a3      	ldr	r3, [r4, #8]
 8007a6e:	3b01      	subs	r3, #1
 8007a70:	60a3      	str	r3, [r4, #8]
 8007a72:	6923      	ldr	r3, [r4, #16]
 8007a74:	3301      	adds	r3, #1
 8007a76:	6123      	str	r3, [r4, #16]
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	3b01      	subs	r3, #1
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	607b      	str	r3, [r7, #4]
 8007a80:	f340 8084 	ble.w	8007b8c <_scanf_float+0x278>
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	3301      	adds	r3, #1
 8007a88:	603b      	str	r3, [r7, #0]
 8007a8a:	e766      	b.n	800795a <_scanf_float+0x46>
 8007a8c:	eb1a 0f05 	cmn.w	sl, r5
 8007a90:	f47f af70 	bne.w	8007974 <_scanf_float+0x60>
 8007a94:	6822      	ldr	r2, [r4, #0]
 8007a96:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8007a9a:	6022      	str	r2, [r4, #0]
 8007a9c:	f806 3b01 	strb.w	r3, [r6], #1
 8007aa0:	e7e4      	b.n	8007a6c <_scanf_float+0x158>
 8007aa2:	6822      	ldr	r2, [r4, #0]
 8007aa4:	0610      	lsls	r0, r2, #24
 8007aa6:	f57f af65 	bpl.w	8007974 <_scanf_float+0x60>
 8007aaa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007aae:	e7f4      	b.n	8007a9a <_scanf_float+0x186>
 8007ab0:	f1ba 0f00 	cmp.w	sl, #0
 8007ab4:	d10e      	bne.n	8007ad4 <_scanf_float+0x1c0>
 8007ab6:	f1b9 0f00 	cmp.w	r9, #0
 8007aba:	d10e      	bne.n	8007ada <_scanf_float+0x1c6>
 8007abc:	6822      	ldr	r2, [r4, #0]
 8007abe:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007ac2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007ac6:	d108      	bne.n	8007ada <_scanf_float+0x1c6>
 8007ac8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007acc:	6022      	str	r2, [r4, #0]
 8007ace:	f04f 0a01 	mov.w	sl, #1
 8007ad2:	e7e3      	b.n	8007a9c <_scanf_float+0x188>
 8007ad4:	f1ba 0f02 	cmp.w	sl, #2
 8007ad8:	d055      	beq.n	8007b86 <_scanf_float+0x272>
 8007ada:	2d01      	cmp	r5, #1
 8007adc:	d002      	beq.n	8007ae4 <_scanf_float+0x1d0>
 8007ade:	2d04      	cmp	r5, #4
 8007ae0:	f47f af48 	bne.w	8007974 <_scanf_float+0x60>
 8007ae4:	3501      	adds	r5, #1
 8007ae6:	b2ed      	uxtb	r5, r5
 8007ae8:	e7d8      	b.n	8007a9c <_scanf_float+0x188>
 8007aea:	f1ba 0f01 	cmp.w	sl, #1
 8007aee:	f47f af41 	bne.w	8007974 <_scanf_float+0x60>
 8007af2:	f04f 0a02 	mov.w	sl, #2
 8007af6:	e7d1      	b.n	8007a9c <_scanf_float+0x188>
 8007af8:	b97d      	cbnz	r5, 8007b1a <_scanf_float+0x206>
 8007afa:	f1b9 0f00 	cmp.w	r9, #0
 8007afe:	f47f af3c 	bne.w	800797a <_scanf_float+0x66>
 8007b02:	6822      	ldr	r2, [r4, #0]
 8007b04:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007b08:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007b0c:	f47f af39 	bne.w	8007982 <_scanf_float+0x6e>
 8007b10:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007b14:	6022      	str	r2, [r4, #0]
 8007b16:	2501      	movs	r5, #1
 8007b18:	e7c0      	b.n	8007a9c <_scanf_float+0x188>
 8007b1a:	2d03      	cmp	r5, #3
 8007b1c:	d0e2      	beq.n	8007ae4 <_scanf_float+0x1d0>
 8007b1e:	2d05      	cmp	r5, #5
 8007b20:	e7de      	b.n	8007ae0 <_scanf_float+0x1cc>
 8007b22:	2d02      	cmp	r5, #2
 8007b24:	f47f af26 	bne.w	8007974 <_scanf_float+0x60>
 8007b28:	2503      	movs	r5, #3
 8007b2a:	e7b7      	b.n	8007a9c <_scanf_float+0x188>
 8007b2c:	2d06      	cmp	r5, #6
 8007b2e:	f47f af21 	bne.w	8007974 <_scanf_float+0x60>
 8007b32:	2507      	movs	r5, #7
 8007b34:	e7b2      	b.n	8007a9c <_scanf_float+0x188>
 8007b36:	6822      	ldr	r2, [r4, #0]
 8007b38:	0591      	lsls	r1, r2, #22
 8007b3a:	f57f af1b 	bpl.w	8007974 <_scanf_float+0x60>
 8007b3e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8007b42:	6022      	str	r2, [r4, #0]
 8007b44:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b48:	e7a8      	b.n	8007a9c <_scanf_float+0x188>
 8007b4a:	6822      	ldr	r2, [r4, #0]
 8007b4c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007b50:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8007b54:	d006      	beq.n	8007b64 <_scanf_float+0x250>
 8007b56:	0550      	lsls	r0, r2, #21
 8007b58:	f57f af0c 	bpl.w	8007974 <_scanf_float+0x60>
 8007b5c:	f1b9 0f00 	cmp.w	r9, #0
 8007b60:	f43f af0f 	beq.w	8007982 <_scanf_float+0x6e>
 8007b64:	0591      	lsls	r1, r2, #22
 8007b66:	bf58      	it	pl
 8007b68:	9901      	ldrpl	r1, [sp, #4]
 8007b6a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007b6e:	bf58      	it	pl
 8007b70:	eba9 0101 	subpl.w	r1, r9, r1
 8007b74:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8007b78:	bf58      	it	pl
 8007b7a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007b7e:	6022      	str	r2, [r4, #0]
 8007b80:	f04f 0900 	mov.w	r9, #0
 8007b84:	e78a      	b.n	8007a9c <_scanf_float+0x188>
 8007b86:	f04f 0a03 	mov.w	sl, #3
 8007b8a:	e787      	b.n	8007a9c <_scanf_float+0x188>
 8007b8c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8007b90:	4639      	mov	r1, r7
 8007b92:	4640      	mov	r0, r8
 8007b94:	4798      	blx	r3
 8007b96:	2800      	cmp	r0, #0
 8007b98:	f43f aedf 	beq.w	800795a <_scanf_float+0x46>
 8007b9c:	e6ea      	b.n	8007974 <_scanf_float+0x60>
 8007b9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007ba2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007ba6:	463a      	mov	r2, r7
 8007ba8:	4640      	mov	r0, r8
 8007baa:	4798      	blx	r3
 8007bac:	6923      	ldr	r3, [r4, #16]
 8007bae:	3b01      	subs	r3, #1
 8007bb0:	6123      	str	r3, [r4, #16]
 8007bb2:	e6ec      	b.n	800798e <_scanf_float+0x7a>
 8007bb4:	1e6b      	subs	r3, r5, #1
 8007bb6:	2b06      	cmp	r3, #6
 8007bb8:	d825      	bhi.n	8007c06 <_scanf_float+0x2f2>
 8007bba:	2d02      	cmp	r5, #2
 8007bbc:	d836      	bhi.n	8007c2c <_scanf_float+0x318>
 8007bbe:	455e      	cmp	r6, fp
 8007bc0:	f67f aee8 	bls.w	8007994 <_scanf_float+0x80>
 8007bc4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007bc8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007bcc:	463a      	mov	r2, r7
 8007bce:	4640      	mov	r0, r8
 8007bd0:	4798      	blx	r3
 8007bd2:	6923      	ldr	r3, [r4, #16]
 8007bd4:	3b01      	subs	r3, #1
 8007bd6:	6123      	str	r3, [r4, #16]
 8007bd8:	e7f1      	b.n	8007bbe <_scanf_float+0x2aa>
 8007bda:	9802      	ldr	r0, [sp, #8]
 8007bdc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007be0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007be4:	9002      	str	r0, [sp, #8]
 8007be6:	463a      	mov	r2, r7
 8007be8:	4640      	mov	r0, r8
 8007bea:	4798      	blx	r3
 8007bec:	6923      	ldr	r3, [r4, #16]
 8007bee:	3b01      	subs	r3, #1
 8007bf0:	6123      	str	r3, [r4, #16]
 8007bf2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007bf6:	fa5f fa8a 	uxtb.w	sl, sl
 8007bfa:	f1ba 0f02 	cmp.w	sl, #2
 8007bfe:	d1ec      	bne.n	8007bda <_scanf_float+0x2c6>
 8007c00:	3d03      	subs	r5, #3
 8007c02:	b2ed      	uxtb	r5, r5
 8007c04:	1b76      	subs	r6, r6, r5
 8007c06:	6823      	ldr	r3, [r4, #0]
 8007c08:	05da      	lsls	r2, r3, #23
 8007c0a:	d52f      	bpl.n	8007c6c <_scanf_float+0x358>
 8007c0c:	055b      	lsls	r3, r3, #21
 8007c0e:	d510      	bpl.n	8007c32 <_scanf_float+0x31e>
 8007c10:	455e      	cmp	r6, fp
 8007c12:	f67f aebf 	bls.w	8007994 <_scanf_float+0x80>
 8007c16:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c1a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007c1e:	463a      	mov	r2, r7
 8007c20:	4640      	mov	r0, r8
 8007c22:	4798      	blx	r3
 8007c24:	6923      	ldr	r3, [r4, #16]
 8007c26:	3b01      	subs	r3, #1
 8007c28:	6123      	str	r3, [r4, #16]
 8007c2a:	e7f1      	b.n	8007c10 <_scanf_float+0x2fc>
 8007c2c:	46aa      	mov	sl, r5
 8007c2e:	9602      	str	r6, [sp, #8]
 8007c30:	e7df      	b.n	8007bf2 <_scanf_float+0x2de>
 8007c32:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007c36:	6923      	ldr	r3, [r4, #16]
 8007c38:	2965      	cmp	r1, #101	; 0x65
 8007c3a:	f103 33ff 	add.w	r3, r3, #4294967295
 8007c3e:	f106 35ff 	add.w	r5, r6, #4294967295
 8007c42:	6123      	str	r3, [r4, #16]
 8007c44:	d00c      	beq.n	8007c60 <_scanf_float+0x34c>
 8007c46:	2945      	cmp	r1, #69	; 0x45
 8007c48:	d00a      	beq.n	8007c60 <_scanf_float+0x34c>
 8007c4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c4e:	463a      	mov	r2, r7
 8007c50:	4640      	mov	r0, r8
 8007c52:	4798      	blx	r3
 8007c54:	6923      	ldr	r3, [r4, #16]
 8007c56:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007c5a:	3b01      	subs	r3, #1
 8007c5c:	1eb5      	subs	r5, r6, #2
 8007c5e:	6123      	str	r3, [r4, #16]
 8007c60:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007c64:	463a      	mov	r2, r7
 8007c66:	4640      	mov	r0, r8
 8007c68:	4798      	blx	r3
 8007c6a:	462e      	mov	r6, r5
 8007c6c:	6825      	ldr	r5, [r4, #0]
 8007c6e:	f015 0510 	ands.w	r5, r5, #16
 8007c72:	d159      	bne.n	8007d28 <_scanf_float+0x414>
 8007c74:	7035      	strb	r5, [r6, #0]
 8007c76:	6823      	ldr	r3, [r4, #0]
 8007c78:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007c7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c80:	d11b      	bne.n	8007cba <_scanf_float+0x3a6>
 8007c82:	9b01      	ldr	r3, [sp, #4]
 8007c84:	454b      	cmp	r3, r9
 8007c86:	eba3 0209 	sub.w	r2, r3, r9
 8007c8a:	d123      	bne.n	8007cd4 <_scanf_float+0x3c0>
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	4659      	mov	r1, fp
 8007c90:	4640      	mov	r0, r8
 8007c92:	f000 feeb 	bl	8008a6c <_strtod_r>
 8007c96:	6822      	ldr	r2, [r4, #0]
 8007c98:	9b03      	ldr	r3, [sp, #12]
 8007c9a:	f012 0f02 	tst.w	r2, #2
 8007c9e:	ec57 6b10 	vmov	r6, r7, d0
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	d021      	beq.n	8007cea <_scanf_float+0x3d6>
 8007ca6:	9903      	ldr	r1, [sp, #12]
 8007ca8:	1d1a      	adds	r2, r3, #4
 8007caa:	600a      	str	r2, [r1, #0]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	e9c3 6700 	strd	r6, r7, [r3]
 8007cb2:	68e3      	ldr	r3, [r4, #12]
 8007cb4:	3301      	adds	r3, #1
 8007cb6:	60e3      	str	r3, [r4, #12]
 8007cb8:	e66d      	b.n	8007996 <_scanf_float+0x82>
 8007cba:	9b04      	ldr	r3, [sp, #16]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d0e5      	beq.n	8007c8c <_scanf_float+0x378>
 8007cc0:	9905      	ldr	r1, [sp, #20]
 8007cc2:	230a      	movs	r3, #10
 8007cc4:	462a      	mov	r2, r5
 8007cc6:	3101      	adds	r1, #1
 8007cc8:	4640      	mov	r0, r8
 8007cca:	f000 ff57 	bl	8008b7c <_strtol_r>
 8007cce:	9b04      	ldr	r3, [sp, #16]
 8007cd0:	9e05      	ldr	r6, [sp, #20]
 8007cd2:	1ac2      	subs	r2, r0, r3
 8007cd4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007cd8:	429e      	cmp	r6, r3
 8007cda:	bf28      	it	cs
 8007cdc:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007ce0:	4912      	ldr	r1, [pc, #72]	; (8007d2c <_scanf_float+0x418>)
 8007ce2:	4630      	mov	r0, r6
 8007ce4:	f000 f87e 	bl	8007de4 <siprintf>
 8007ce8:	e7d0      	b.n	8007c8c <_scanf_float+0x378>
 8007cea:	9903      	ldr	r1, [sp, #12]
 8007cec:	f012 0f04 	tst.w	r2, #4
 8007cf0:	f103 0204 	add.w	r2, r3, #4
 8007cf4:	600a      	str	r2, [r1, #0]
 8007cf6:	d1d9      	bne.n	8007cac <_scanf_float+0x398>
 8007cf8:	f8d3 8000 	ldr.w	r8, [r3]
 8007cfc:	ee10 2a10 	vmov	r2, s0
 8007d00:	ee10 0a10 	vmov	r0, s0
 8007d04:	463b      	mov	r3, r7
 8007d06:	4639      	mov	r1, r7
 8007d08:	f7f8 ff30 	bl	8000b6c <__aeabi_dcmpun>
 8007d0c:	b128      	cbz	r0, 8007d1a <_scanf_float+0x406>
 8007d0e:	4808      	ldr	r0, [pc, #32]	; (8007d30 <_scanf_float+0x41c>)
 8007d10:	f000 f862 	bl	8007dd8 <nanf>
 8007d14:	ed88 0a00 	vstr	s0, [r8]
 8007d18:	e7cb      	b.n	8007cb2 <_scanf_float+0x39e>
 8007d1a:	4630      	mov	r0, r6
 8007d1c:	4639      	mov	r1, r7
 8007d1e:	f7f8 ff83 	bl	8000c28 <__aeabi_d2f>
 8007d22:	f8c8 0000 	str.w	r0, [r8]
 8007d26:	e7c4      	b.n	8007cb2 <_scanf_float+0x39e>
 8007d28:	2500      	movs	r5, #0
 8007d2a:	e634      	b.n	8007996 <_scanf_float+0x82>
 8007d2c:	0800ca78 	.word	0x0800ca78
 8007d30:	0800cee8 	.word	0x0800cee8

08007d34 <modf>:
 8007d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d36:	ec55 4b10 	vmov	r4, r5, d0
 8007d3a:	4606      	mov	r6, r0
 8007d3c:	f3c5 500a 	ubfx	r0, r5, #20, #11
 8007d40:	f2a0 33ff 	subw	r3, r0, #1023	; 0x3ff
 8007d44:	2b13      	cmp	r3, #19
 8007d46:	462f      	mov	r7, r5
 8007d48:	dc21      	bgt.n	8007d8e <modf+0x5a>
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	da07      	bge.n	8007d5e <modf+0x2a>
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8007d54:	e9c6 2300 	strd	r2, r3, [r6]
 8007d58:	ec45 4b10 	vmov	d0, r4, r5
 8007d5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007d5e:	481d      	ldr	r0, [pc, #116]	; (8007dd4 <modf+0xa0>)
 8007d60:	4118      	asrs	r0, r3
 8007d62:	ea05 0300 	and.w	r3, r5, r0
 8007d66:	4323      	orrs	r3, r4
 8007d68:	d105      	bne.n	8007d76 <modf+0x42>
 8007d6a:	e9c6 4500 	strd	r4, r5, [r6]
 8007d6e:	f007 4500 	and.w	r5, r7, #2147483648	; 0x80000000
 8007d72:	461c      	mov	r4, r3
 8007d74:	e7f0      	b.n	8007d58 <modf+0x24>
 8007d76:	2200      	movs	r2, #0
 8007d78:	ea25 0300 	bic.w	r3, r5, r0
 8007d7c:	4620      	mov	r0, r4
 8007d7e:	4629      	mov	r1, r5
 8007d80:	e9c6 2300 	strd	r2, r3, [r6]
 8007d84:	f7f8 faa0 	bl	80002c8 <__aeabi_dsub>
 8007d88:	4604      	mov	r4, r0
 8007d8a:	460d      	mov	r5, r1
 8007d8c:	e7e4      	b.n	8007d58 <modf+0x24>
 8007d8e:	2b33      	cmp	r3, #51	; 0x33
 8007d90:	dd13      	ble.n	8007dba <modf+0x86>
 8007d92:	ed86 0b00 	vstr	d0, [r6]
 8007d96:	f003 fa15 	bl	800b1c4 <__fpclassifyd>
 8007d9a:	b950      	cbnz	r0, 8007db2 <modf+0x7e>
 8007d9c:	4622      	mov	r2, r4
 8007d9e:	462b      	mov	r3, r5
 8007da0:	4620      	mov	r0, r4
 8007da2:	4629      	mov	r1, r5
 8007da4:	f7f8 fa92 	bl	80002cc <__adddf3>
 8007da8:	4604      	mov	r4, r0
 8007daa:	460d      	mov	r5, r1
 8007dac:	e9c6 4500 	strd	r4, r5, [r6]
 8007db0:	e7d2      	b.n	8007d58 <modf+0x24>
 8007db2:	2400      	movs	r4, #0
 8007db4:	f005 4500 	and.w	r5, r5, #2147483648	; 0x80000000
 8007db8:	e7ce      	b.n	8007d58 <modf+0x24>
 8007dba:	f2a0 4313 	subw	r3, r0, #1043	; 0x413
 8007dbe:	f04f 30ff 	mov.w	r0, #4294967295
 8007dc2:	40d8      	lsrs	r0, r3
 8007dc4:	ea14 0300 	ands.w	r3, r4, r0
 8007dc8:	d0cf      	beq.n	8007d6a <modf+0x36>
 8007dca:	462b      	mov	r3, r5
 8007dcc:	ea24 0200 	bic.w	r2, r4, r0
 8007dd0:	e7d4      	b.n	8007d7c <modf+0x48>
 8007dd2:	bf00      	nop
 8007dd4:	000fffff 	.word	0x000fffff

08007dd8 <nanf>:
 8007dd8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007de0 <nanf+0x8>
 8007ddc:	4770      	bx	lr
 8007dde:	bf00      	nop
 8007de0:	7fc00000 	.word	0x7fc00000

08007de4 <siprintf>:
 8007de4:	b40e      	push	{r1, r2, r3}
 8007de6:	b500      	push	{lr}
 8007de8:	b09c      	sub	sp, #112	; 0x70
 8007dea:	ab1d      	add	r3, sp, #116	; 0x74
 8007dec:	9002      	str	r0, [sp, #8]
 8007dee:	9006      	str	r0, [sp, #24]
 8007df0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007df4:	4809      	ldr	r0, [pc, #36]	; (8007e1c <siprintf+0x38>)
 8007df6:	9107      	str	r1, [sp, #28]
 8007df8:	9104      	str	r1, [sp, #16]
 8007dfa:	4909      	ldr	r1, [pc, #36]	; (8007e20 <siprintf+0x3c>)
 8007dfc:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e00:	9105      	str	r1, [sp, #20]
 8007e02:	6800      	ldr	r0, [r0, #0]
 8007e04:	9301      	str	r3, [sp, #4]
 8007e06:	a902      	add	r1, sp, #8
 8007e08:	f003 f8dc 	bl	800afc4 <_svfiprintf_r>
 8007e0c:	9b02      	ldr	r3, [sp, #8]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	701a      	strb	r2, [r3, #0]
 8007e12:	b01c      	add	sp, #112	; 0x70
 8007e14:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e18:	b003      	add	sp, #12
 8007e1a:	4770      	bx	lr
 8007e1c:	20000008 	.word	0x20000008
 8007e20:	ffff0208 	.word	0xffff0208

08007e24 <sulp>:
 8007e24:	b570      	push	{r4, r5, r6, lr}
 8007e26:	4604      	mov	r4, r0
 8007e28:	460d      	mov	r5, r1
 8007e2a:	ec45 4b10 	vmov	d0, r4, r5
 8007e2e:	4616      	mov	r6, r2
 8007e30:	f002 fe26 	bl	800aa80 <__ulp>
 8007e34:	ec51 0b10 	vmov	r0, r1, d0
 8007e38:	b17e      	cbz	r6, 8007e5a <sulp+0x36>
 8007e3a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007e3e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	dd09      	ble.n	8007e5a <sulp+0x36>
 8007e46:	051b      	lsls	r3, r3, #20
 8007e48:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007e4c:	2400      	movs	r4, #0
 8007e4e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007e52:	4622      	mov	r2, r4
 8007e54:	462b      	mov	r3, r5
 8007e56:	f7f8 fbef 	bl	8000638 <__aeabi_dmul>
 8007e5a:	bd70      	pop	{r4, r5, r6, pc}
 8007e5c:	0000      	movs	r0, r0
	...

08007e60 <_strtod_l>:
 8007e60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e64:	ed2d 8b02 	vpush	{d8}
 8007e68:	b09d      	sub	sp, #116	; 0x74
 8007e6a:	461f      	mov	r7, r3
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	9318      	str	r3, [sp, #96]	; 0x60
 8007e70:	4ba2      	ldr	r3, [pc, #648]	; (80080fc <_strtod_l+0x29c>)
 8007e72:	9213      	str	r2, [sp, #76]	; 0x4c
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	9305      	str	r3, [sp, #20]
 8007e78:	4604      	mov	r4, r0
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	4688      	mov	r8, r1
 8007e7e:	f7f8 f9c7 	bl	8000210 <strlen>
 8007e82:	f04f 0a00 	mov.w	sl, #0
 8007e86:	4605      	mov	r5, r0
 8007e88:	f04f 0b00 	mov.w	fp, #0
 8007e8c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007e90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007e92:	781a      	ldrb	r2, [r3, #0]
 8007e94:	2a2b      	cmp	r2, #43	; 0x2b
 8007e96:	d04e      	beq.n	8007f36 <_strtod_l+0xd6>
 8007e98:	d83b      	bhi.n	8007f12 <_strtod_l+0xb2>
 8007e9a:	2a0d      	cmp	r2, #13
 8007e9c:	d834      	bhi.n	8007f08 <_strtod_l+0xa8>
 8007e9e:	2a08      	cmp	r2, #8
 8007ea0:	d834      	bhi.n	8007f0c <_strtod_l+0xac>
 8007ea2:	2a00      	cmp	r2, #0
 8007ea4:	d03e      	beq.n	8007f24 <_strtod_l+0xc4>
 8007ea6:	2300      	movs	r3, #0
 8007ea8:	930a      	str	r3, [sp, #40]	; 0x28
 8007eaa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007eac:	7833      	ldrb	r3, [r6, #0]
 8007eae:	2b30      	cmp	r3, #48	; 0x30
 8007eb0:	f040 80b0 	bne.w	8008014 <_strtod_l+0x1b4>
 8007eb4:	7873      	ldrb	r3, [r6, #1]
 8007eb6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007eba:	2b58      	cmp	r3, #88	; 0x58
 8007ebc:	d168      	bne.n	8007f90 <_strtod_l+0x130>
 8007ebe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ec0:	9301      	str	r3, [sp, #4]
 8007ec2:	ab18      	add	r3, sp, #96	; 0x60
 8007ec4:	9702      	str	r7, [sp, #8]
 8007ec6:	9300      	str	r3, [sp, #0]
 8007ec8:	4a8d      	ldr	r2, [pc, #564]	; (8008100 <_strtod_l+0x2a0>)
 8007eca:	ab19      	add	r3, sp, #100	; 0x64
 8007ecc:	a917      	add	r1, sp, #92	; 0x5c
 8007ece:	4620      	mov	r0, r4
 8007ed0:	f001 ff3a 	bl	8009d48 <__gethex>
 8007ed4:	f010 0707 	ands.w	r7, r0, #7
 8007ed8:	4605      	mov	r5, r0
 8007eda:	d005      	beq.n	8007ee8 <_strtod_l+0x88>
 8007edc:	2f06      	cmp	r7, #6
 8007ede:	d12c      	bne.n	8007f3a <_strtod_l+0xda>
 8007ee0:	3601      	adds	r6, #1
 8007ee2:	2300      	movs	r3, #0
 8007ee4:	9617      	str	r6, [sp, #92]	; 0x5c
 8007ee6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ee8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	f040 8590 	bne.w	8008a10 <_strtod_l+0xbb0>
 8007ef0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ef2:	b1eb      	cbz	r3, 8007f30 <_strtod_l+0xd0>
 8007ef4:	4652      	mov	r2, sl
 8007ef6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007efa:	ec43 2b10 	vmov	d0, r2, r3
 8007efe:	b01d      	add	sp, #116	; 0x74
 8007f00:	ecbd 8b02 	vpop	{d8}
 8007f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f08:	2a20      	cmp	r2, #32
 8007f0a:	d1cc      	bne.n	8007ea6 <_strtod_l+0x46>
 8007f0c:	3301      	adds	r3, #1
 8007f0e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007f10:	e7be      	b.n	8007e90 <_strtod_l+0x30>
 8007f12:	2a2d      	cmp	r2, #45	; 0x2d
 8007f14:	d1c7      	bne.n	8007ea6 <_strtod_l+0x46>
 8007f16:	2201      	movs	r2, #1
 8007f18:	920a      	str	r2, [sp, #40]	; 0x28
 8007f1a:	1c5a      	adds	r2, r3, #1
 8007f1c:	9217      	str	r2, [sp, #92]	; 0x5c
 8007f1e:	785b      	ldrb	r3, [r3, #1]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d1c2      	bne.n	8007eaa <_strtod_l+0x4a>
 8007f24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007f26:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	f040 856e 	bne.w	8008a0c <_strtod_l+0xbac>
 8007f30:	4652      	mov	r2, sl
 8007f32:	465b      	mov	r3, fp
 8007f34:	e7e1      	b.n	8007efa <_strtod_l+0x9a>
 8007f36:	2200      	movs	r2, #0
 8007f38:	e7ee      	b.n	8007f18 <_strtod_l+0xb8>
 8007f3a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007f3c:	b13a      	cbz	r2, 8007f4e <_strtod_l+0xee>
 8007f3e:	2135      	movs	r1, #53	; 0x35
 8007f40:	a81a      	add	r0, sp, #104	; 0x68
 8007f42:	f002 fea8 	bl	800ac96 <__copybits>
 8007f46:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007f48:	4620      	mov	r0, r4
 8007f4a:	f002 fa67 	bl	800a41c <_Bfree>
 8007f4e:	3f01      	subs	r7, #1
 8007f50:	2f04      	cmp	r7, #4
 8007f52:	d806      	bhi.n	8007f62 <_strtod_l+0x102>
 8007f54:	e8df f007 	tbb	[pc, r7]
 8007f58:	1714030a 	.word	0x1714030a
 8007f5c:	0a          	.byte	0x0a
 8007f5d:	00          	.byte	0x00
 8007f5e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007f62:	0728      	lsls	r0, r5, #28
 8007f64:	d5c0      	bpl.n	8007ee8 <_strtod_l+0x88>
 8007f66:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007f6a:	e7bd      	b.n	8007ee8 <_strtod_l+0x88>
 8007f6c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007f70:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007f72:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007f76:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007f7a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007f7e:	e7f0      	b.n	8007f62 <_strtod_l+0x102>
 8007f80:	f8df b180 	ldr.w	fp, [pc, #384]	; 8008104 <_strtod_l+0x2a4>
 8007f84:	e7ed      	b.n	8007f62 <_strtod_l+0x102>
 8007f86:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007f8a:	f04f 3aff 	mov.w	sl, #4294967295
 8007f8e:	e7e8      	b.n	8007f62 <_strtod_l+0x102>
 8007f90:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f92:	1c5a      	adds	r2, r3, #1
 8007f94:	9217      	str	r2, [sp, #92]	; 0x5c
 8007f96:	785b      	ldrb	r3, [r3, #1]
 8007f98:	2b30      	cmp	r3, #48	; 0x30
 8007f9a:	d0f9      	beq.n	8007f90 <_strtod_l+0x130>
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d0a3      	beq.n	8007ee8 <_strtod_l+0x88>
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	f04f 0900 	mov.w	r9, #0
 8007fa6:	9304      	str	r3, [sp, #16]
 8007fa8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007faa:	9308      	str	r3, [sp, #32]
 8007fac:	f8cd 901c 	str.w	r9, [sp, #28]
 8007fb0:	464f      	mov	r7, r9
 8007fb2:	220a      	movs	r2, #10
 8007fb4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007fb6:	7806      	ldrb	r6, [r0, #0]
 8007fb8:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007fbc:	b2d9      	uxtb	r1, r3
 8007fbe:	2909      	cmp	r1, #9
 8007fc0:	d92a      	bls.n	8008018 <_strtod_l+0x1b8>
 8007fc2:	9905      	ldr	r1, [sp, #20]
 8007fc4:	462a      	mov	r2, r5
 8007fc6:	f003 f982 	bl	800b2ce <strncmp>
 8007fca:	b398      	cbz	r0, 8008034 <_strtod_l+0x1d4>
 8007fcc:	2000      	movs	r0, #0
 8007fce:	4632      	mov	r2, r6
 8007fd0:	463d      	mov	r5, r7
 8007fd2:	9005      	str	r0, [sp, #20]
 8007fd4:	4603      	mov	r3, r0
 8007fd6:	2a65      	cmp	r2, #101	; 0x65
 8007fd8:	d001      	beq.n	8007fde <_strtod_l+0x17e>
 8007fda:	2a45      	cmp	r2, #69	; 0x45
 8007fdc:	d118      	bne.n	8008010 <_strtod_l+0x1b0>
 8007fde:	b91d      	cbnz	r5, 8007fe8 <_strtod_l+0x188>
 8007fe0:	9a04      	ldr	r2, [sp, #16]
 8007fe2:	4302      	orrs	r2, r0
 8007fe4:	d09e      	beq.n	8007f24 <_strtod_l+0xc4>
 8007fe6:	2500      	movs	r5, #0
 8007fe8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8007fec:	f108 0201 	add.w	r2, r8, #1
 8007ff0:	9217      	str	r2, [sp, #92]	; 0x5c
 8007ff2:	f898 2001 	ldrb.w	r2, [r8, #1]
 8007ff6:	2a2b      	cmp	r2, #43	; 0x2b
 8007ff8:	d075      	beq.n	80080e6 <_strtod_l+0x286>
 8007ffa:	2a2d      	cmp	r2, #45	; 0x2d
 8007ffc:	d07b      	beq.n	80080f6 <_strtod_l+0x296>
 8007ffe:	f04f 0c00 	mov.w	ip, #0
 8008002:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8008006:	2909      	cmp	r1, #9
 8008008:	f240 8082 	bls.w	8008110 <_strtod_l+0x2b0>
 800800c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008010:	2600      	movs	r6, #0
 8008012:	e09d      	b.n	8008150 <_strtod_l+0x2f0>
 8008014:	2300      	movs	r3, #0
 8008016:	e7c4      	b.n	8007fa2 <_strtod_l+0x142>
 8008018:	2f08      	cmp	r7, #8
 800801a:	bfd8      	it	le
 800801c:	9907      	ldrle	r1, [sp, #28]
 800801e:	f100 0001 	add.w	r0, r0, #1
 8008022:	bfda      	itte	le
 8008024:	fb02 3301 	mlale	r3, r2, r1, r3
 8008028:	9307      	strle	r3, [sp, #28]
 800802a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800802e:	3701      	adds	r7, #1
 8008030:	9017      	str	r0, [sp, #92]	; 0x5c
 8008032:	e7bf      	b.n	8007fb4 <_strtod_l+0x154>
 8008034:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008036:	195a      	adds	r2, r3, r5
 8008038:	9217      	str	r2, [sp, #92]	; 0x5c
 800803a:	5d5a      	ldrb	r2, [r3, r5]
 800803c:	2f00      	cmp	r7, #0
 800803e:	d037      	beq.n	80080b0 <_strtod_l+0x250>
 8008040:	9005      	str	r0, [sp, #20]
 8008042:	463d      	mov	r5, r7
 8008044:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008048:	2b09      	cmp	r3, #9
 800804a:	d912      	bls.n	8008072 <_strtod_l+0x212>
 800804c:	2301      	movs	r3, #1
 800804e:	e7c2      	b.n	8007fd6 <_strtod_l+0x176>
 8008050:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008052:	1c5a      	adds	r2, r3, #1
 8008054:	9217      	str	r2, [sp, #92]	; 0x5c
 8008056:	785a      	ldrb	r2, [r3, #1]
 8008058:	3001      	adds	r0, #1
 800805a:	2a30      	cmp	r2, #48	; 0x30
 800805c:	d0f8      	beq.n	8008050 <_strtod_l+0x1f0>
 800805e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8008062:	2b08      	cmp	r3, #8
 8008064:	f200 84d9 	bhi.w	8008a1a <_strtod_l+0xbba>
 8008068:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800806a:	9005      	str	r0, [sp, #20]
 800806c:	2000      	movs	r0, #0
 800806e:	9308      	str	r3, [sp, #32]
 8008070:	4605      	mov	r5, r0
 8008072:	3a30      	subs	r2, #48	; 0x30
 8008074:	f100 0301 	add.w	r3, r0, #1
 8008078:	d014      	beq.n	80080a4 <_strtod_l+0x244>
 800807a:	9905      	ldr	r1, [sp, #20]
 800807c:	4419      	add	r1, r3
 800807e:	9105      	str	r1, [sp, #20]
 8008080:	462b      	mov	r3, r5
 8008082:	eb00 0e05 	add.w	lr, r0, r5
 8008086:	210a      	movs	r1, #10
 8008088:	4573      	cmp	r3, lr
 800808a:	d113      	bne.n	80080b4 <_strtod_l+0x254>
 800808c:	182b      	adds	r3, r5, r0
 800808e:	2b08      	cmp	r3, #8
 8008090:	f105 0501 	add.w	r5, r5, #1
 8008094:	4405      	add	r5, r0
 8008096:	dc1c      	bgt.n	80080d2 <_strtod_l+0x272>
 8008098:	9907      	ldr	r1, [sp, #28]
 800809a:	230a      	movs	r3, #10
 800809c:	fb03 2301 	mla	r3, r3, r1, r2
 80080a0:	9307      	str	r3, [sp, #28]
 80080a2:	2300      	movs	r3, #0
 80080a4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80080a6:	1c51      	adds	r1, r2, #1
 80080a8:	9117      	str	r1, [sp, #92]	; 0x5c
 80080aa:	7852      	ldrb	r2, [r2, #1]
 80080ac:	4618      	mov	r0, r3
 80080ae:	e7c9      	b.n	8008044 <_strtod_l+0x1e4>
 80080b0:	4638      	mov	r0, r7
 80080b2:	e7d2      	b.n	800805a <_strtod_l+0x1fa>
 80080b4:	2b08      	cmp	r3, #8
 80080b6:	dc04      	bgt.n	80080c2 <_strtod_l+0x262>
 80080b8:	9e07      	ldr	r6, [sp, #28]
 80080ba:	434e      	muls	r6, r1
 80080bc:	9607      	str	r6, [sp, #28]
 80080be:	3301      	adds	r3, #1
 80080c0:	e7e2      	b.n	8008088 <_strtod_l+0x228>
 80080c2:	f103 0c01 	add.w	ip, r3, #1
 80080c6:	f1bc 0f10 	cmp.w	ip, #16
 80080ca:	bfd8      	it	le
 80080cc:	fb01 f909 	mulle.w	r9, r1, r9
 80080d0:	e7f5      	b.n	80080be <_strtod_l+0x25e>
 80080d2:	2d10      	cmp	r5, #16
 80080d4:	bfdc      	itt	le
 80080d6:	230a      	movle	r3, #10
 80080d8:	fb03 2909 	mlale	r9, r3, r9, r2
 80080dc:	e7e1      	b.n	80080a2 <_strtod_l+0x242>
 80080de:	2300      	movs	r3, #0
 80080e0:	9305      	str	r3, [sp, #20]
 80080e2:	2301      	movs	r3, #1
 80080e4:	e77c      	b.n	8007fe0 <_strtod_l+0x180>
 80080e6:	f04f 0c00 	mov.w	ip, #0
 80080ea:	f108 0202 	add.w	r2, r8, #2
 80080ee:	9217      	str	r2, [sp, #92]	; 0x5c
 80080f0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80080f4:	e785      	b.n	8008002 <_strtod_l+0x1a2>
 80080f6:	f04f 0c01 	mov.w	ip, #1
 80080fa:	e7f6      	b.n	80080ea <_strtod_l+0x28a>
 80080fc:	0800cd2c 	.word	0x0800cd2c
 8008100:	0800ca80 	.word	0x0800ca80
 8008104:	7ff00000 	.word	0x7ff00000
 8008108:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800810a:	1c51      	adds	r1, r2, #1
 800810c:	9117      	str	r1, [sp, #92]	; 0x5c
 800810e:	7852      	ldrb	r2, [r2, #1]
 8008110:	2a30      	cmp	r2, #48	; 0x30
 8008112:	d0f9      	beq.n	8008108 <_strtod_l+0x2a8>
 8008114:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008118:	2908      	cmp	r1, #8
 800811a:	f63f af79 	bhi.w	8008010 <_strtod_l+0x1b0>
 800811e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8008122:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008124:	9206      	str	r2, [sp, #24]
 8008126:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008128:	1c51      	adds	r1, r2, #1
 800812a:	9117      	str	r1, [sp, #92]	; 0x5c
 800812c:	7852      	ldrb	r2, [r2, #1]
 800812e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8008132:	2e09      	cmp	r6, #9
 8008134:	d937      	bls.n	80081a6 <_strtod_l+0x346>
 8008136:	9e06      	ldr	r6, [sp, #24]
 8008138:	1b89      	subs	r1, r1, r6
 800813a:	2908      	cmp	r1, #8
 800813c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008140:	dc02      	bgt.n	8008148 <_strtod_l+0x2e8>
 8008142:	4576      	cmp	r6, lr
 8008144:	bfa8      	it	ge
 8008146:	4676      	movge	r6, lr
 8008148:	f1bc 0f00 	cmp.w	ip, #0
 800814c:	d000      	beq.n	8008150 <_strtod_l+0x2f0>
 800814e:	4276      	negs	r6, r6
 8008150:	2d00      	cmp	r5, #0
 8008152:	d14d      	bne.n	80081f0 <_strtod_l+0x390>
 8008154:	9904      	ldr	r1, [sp, #16]
 8008156:	4301      	orrs	r1, r0
 8008158:	f47f aec6 	bne.w	8007ee8 <_strtod_l+0x88>
 800815c:	2b00      	cmp	r3, #0
 800815e:	f47f aee1 	bne.w	8007f24 <_strtod_l+0xc4>
 8008162:	2a69      	cmp	r2, #105	; 0x69
 8008164:	d027      	beq.n	80081b6 <_strtod_l+0x356>
 8008166:	dc24      	bgt.n	80081b2 <_strtod_l+0x352>
 8008168:	2a49      	cmp	r2, #73	; 0x49
 800816a:	d024      	beq.n	80081b6 <_strtod_l+0x356>
 800816c:	2a4e      	cmp	r2, #78	; 0x4e
 800816e:	f47f aed9 	bne.w	8007f24 <_strtod_l+0xc4>
 8008172:	499f      	ldr	r1, [pc, #636]	; (80083f0 <_strtod_l+0x590>)
 8008174:	a817      	add	r0, sp, #92	; 0x5c
 8008176:	f002 f83f 	bl	800a1f8 <__match>
 800817a:	2800      	cmp	r0, #0
 800817c:	f43f aed2 	beq.w	8007f24 <_strtod_l+0xc4>
 8008180:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008182:	781b      	ldrb	r3, [r3, #0]
 8008184:	2b28      	cmp	r3, #40	; 0x28
 8008186:	d12d      	bne.n	80081e4 <_strtod_l+0x384>
 8008188:	499a      	ldr	r1, [pc, #616]	; (80083f4 <_strtod_l+0x594>)
 800818a:	aa1a      	add	r2, sp, #104	; 0x68
 800818c:	a817      	add	r0, sp, #92	; 0x5c
 800818e:	f002 f847 	bl	800a220 <__hexnan>
 8008192:	2805      	cmp	r0, #5
 8008194:	d126      	bne.n	80081e4 <_strtod_l+0x384>
 8008196:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008198:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800819c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80081a0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80081a4:	e6a0      	b.n	8007ee8 <_strtod_l+0x88>
 80081a6:	210a      	movs	r1, #10
 80081a8:	fb01 2e0e 	mla	lr, r1, lr, r2
 80081ac:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80081b0:	e7b9      	b.n	8008126 <_strtod_l+0x2c6>
 80081b2:	2a6e      	cmp	r2, #110	; 0x6e
 80081b4:	e7db      	b.n	800816e <_strtod_l+0x30e>
 80081b6:	4990      	ldr	r1, [pc, #576]	; (80083f8 <_strtod_l+0x598>)
 80081b8:	a817      	add	r0, sp, #92	; 0x5c
 80081ba:	f002 f81d 	bl	800a1f8 <__match>
 80081be:	2800      	cmp	r0, #0
 80081c0:	f43f aeb0 	beq.w	8007f24 <_strtod_l+0xc4>
 80081c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80081c6:	498d      	ldr	r1, [pc, #564]	; (80083fc <_strtod_l+0x59c>)
 80081c8:	3b01      	subs	r3, #1
 80081ca:	a817      	add	r0, sp, #92	; 0x5c
 80081cc:	9317      	str	r3, [sp, #92]	; 0x5c
 80081ce:	f002 f813 	bl	800a1f8 <__match>
 80081d2:	b910      	cbnz	r0, 80081da <_strtod_l+0x37a>
 80081d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80081d6:	3301      	adds	r3, #1
 80081d8:	9317      	str	r3, [sp, #92]	; 0x5c
 80081da:	f8df b230 	ldr.w	fp, [pc, #560]	; 800840c <_strtod_l+0x5ac>
 80081de:	f04f 0a00 	mov.w	sl, #0
 80081e2:	e681      	b.n	8007ee8 <_strtod_l+0x88>
 80081e4:	4886      	ldr	r0, [pc, #536]	; (8008400 <_strtod_l+0x5a0>)
 80081e6:	f003 f817 	bl	800b218 <nan>
 80081ea:	ec5b ab10 	vmov	sl, fp, d0
 80081ee:	e67b      	b.n	8007ee8 <_strtod_l+0x88>
 80081f0:	9b05      	ldr	r3, [sp, #20]
 80081f2:	9807      	ldr	r0, [sp, #28]
 80081f4:	1af3      	subs	r3, r6, r3
 80081f6:	2f00      	cmp	r7, #0
 80081f8:	bf08      	it	eq
 80081fa:	462f      	moveq	r7, r5
 80081fc:	2d10      	cmp	r5, #16
 80081fe:	9306      	str	r3, [sp, #24]
 8008200:	46a8      	mov	r8, r5
 8008202:	bfa8      	it	ge
 8008204:	f04f 0810 	movge.w	r8, #16
 8008208:	f7f8 f99c 	bl	8000544 <__aeabi_ui2d>
 800820c:	2d09      	cmp	r5, #9
 800820e:	4682      	mov	sl, r0
 8008210:	468b      	mov	fp, r1
 8008212:	dd13      	ble.n	800823c <_strtod_l+0x3dc>
 8008214:	4b7b      	ldr	r3, [pc, #492]	; (8008404 <_strtod_l+0x5a4>)
 8008216:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800821a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800821e:	f7f8 fa0b 	bl	8000638 <__aeabi_dmul>
 8008222:	4682      	mov	sl, r0
 8008224:	4648      	mov	r0, r9
 8008226:	468b      	mov	fp, r1
 8008228:	f7f8 f98c 	bl	8000544 <__aeabi_ui2d>
 800822c:	4602      	mov	r2, r0
 800822e:	460b      	mov	r3, r1
 8008230:	4650      	mov	r0, sl
 8008232:	4659      	mov	r1, fp
 8008234:	f7f8 f84a 	bl	80002cc <__adddf3>
 8008238:	4682      	mov	sl, r0
 800823a:	468b      	mov	fp, r1
 800823c:	2d0f      	cmp	r5, #15
 800823e:	dc38      	bgt.n	80082b2 <_strtod_l+0x452>
 8008240:	9b06      	ldr	r3, [sp, #24]
 8008242:	2b00      	cmp	r3, #0
 8008244:	f43f ae50 	beq.w	8007ee8 <_strtod_l+0x88>
 8008248:	dd24      	ble.n	8008294 <_strtod_l+0x434>
 800824a:	2b16      	cmp	r3, #22
 800824c:	dc0b      	bgt.n	8008266 <_strtod_l+0x406>
 800824e:	496d      	ldr	r1, [pc, #436]	; (8008404 <_strtod_l+0x5a4>)
 8008250:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008254:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008258:	4652      	mov	r2, sl
 800825a:	465b      	mov	r3, fp
 800825c:	f7f8 f9ec 	bl	8000638 <__aeabi_dmul>
 8008260:	4682      	mov	sl, r0
 8008262:	468b      	mov	fp, r1
 8008264:	e640      	b.n	8007ee8 <_strtod_l+0x88>
 8008266:	9a06      	ldr	r2, [sp, #24]
 8008268:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800826c:	4293      	cmp	r3, r2
 800826e:	db20      	blt.n	80082b2 <_strtod_l+0x452>
 8008270:	4c64      	ldr	r4, [pc, #400]	; (8008404 <_strtod_l+0x5a4>)
 8008272:	f1c5 050f 	rsb	r5, r5, #15
 8008276:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800827a:	4652      	mov	r2, sl
 800827c:	465b      	mov	r3, fp
 800827e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008282:	f7f8 f9d9 	bl	8000638 <__aeabi_dmul>
 8008286:	9b06      	ldr	r3, [sp, #24]
 8008288:	1b5d      	subs	r5, r3, r5
 800828a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800828e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008292:	e7e3      	b.n	800825c <_strtod_l+0x3fc>
 8008294:	9b06      	ldr	r3, [sp, #24]
 8008296:	3316      	adds	r3, #22
 8008298:	db0b      	blt.n	80082b2 <_strtod_l+0x452>
 800829a:	9b05      	ldr	r3, [sp, #20]
 800829c:	1b9e      	subs	r6, r3, r6
 800829e:	4b59      	ldr	r3, [pc, #356]	; (8008404 <_strtod_l+0x5a4>)
 80082a0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80082a4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80082a8:	4650      	mov	r0, sl
 80082aa:	4659      	mov	r1, fp
 80082ac:	f7f8 faee 	bl	800088c <__aeabi_ddiv>
 80082b0:	e7d6      	b.n	8008260 <_strtod_l+0x400>
 80082b2:	9b06      	ldr	r3, [sp, #24]
 80082b4:	eba5 0808 	sub.w	r8, r5, r8
 80082b8:	4498      	add	r8, r3
 80082ba:	f1b8 0f00 	cmp.w	r8, #0
 80082be:	dd74      	ble.n	80083aa <_strtod_l+0x54a>
 80082c0:	f018 030f 	ands.w	r3, r8, #15
 80082c4:	d00a      	beq.n	80082dc <_strtod_l+0x47c>
 80082c6:	494f      	ldr	r1, [pc, #316]	; (8008404 <_strtod_l+0x5a4>)
 80082c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80082cc:	4652      	mov	r2, sl
 80082ce:	465b      	mov	r3, fp
 80082d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80082d4:	f7f8 f9b0 	bl	8000638 <__aeabi_dmul>
 80082d8:	4682      	mov	sl, r0
 80082da:	468b      	mov	fp, r1
 80082dc:	f038 080f 	bics.w	r8, r8, #15
 80082e0:	d04f      	beq.n	8008382 <_strtod_l+0x522>
 80082e2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80082e6:	dd22      	ble.n	800832e <_strtod_l+0x4ce>
 80082e8:	2500      	movs	r5, #0
 80082ea:	462e      	mov	r6, r5
 80082ec:	9507      	str	r5, [sp, #28]
 80082ee:	9505      	str	r5, [sp, #20]
 80082f0:	2322      	movs	r3, #34	; 0x22
 80082f2:	f8df b118 	ldr.w	fp, [pc, #280]	; 800840c <_strtod_l+0x5ac>
 80082f6:	6023      	str	r3, [r4, #0]
 80082f8:	f04f 0a00 	mov.w	sl, #0
 80082fc:	9b07      	ldr	r3, [sp, #28]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	f43f adf2 	beq.w	8007ee8 <_strtod_l+0x88>
 8008304:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008306:	4620      	mov	r0, r4
 8008308:	f002 f888 	bl	800a41c <_Bfree>
 800830c:	9905      	ldr	r1, [sp, #20]
 800830e:	4620      	mov	r0, r4
 8008310:	f002 f884 	bl	800a41c <_Bfree>
 8008314:	4631      	mov	r1, r6
 8008316:	4620      	mov	r0, r4
 8008318:	f002 f880 	bl	800a41c <_Bfree>
 800831c:	9907      	ldr	r1, [sp, #28]
 800831e:	4620      	mov	r0, r4
 8008320:	f002 f87c 	bl	800a41c <_Bfree>
 8008324:	4629      	mov	r1, r5
 8008326:	4620      	mov	r0, r4
 8008328:	f002 f878 	bl	800a41c <_Bfree>
 800832c:	e5dc      	b.n	8007ee8 <_strtod_l+0x88>
 800832e:	4b36      	ldr	r3, [pc, #216]	; (8008408 <_strtod_l+0x5a8>)
 8008330:	9304      	str	r3, [sp, #16]
 8008332:	2300      	movs	r3, #0
 8008334:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008338:	4650      	mov	r0, sl
 800833a:	4659      	mov	r1, fp
 800833c:	4699      	mov	r9, r3
 800833e:	f1b8 0f01 	cmp.w	r8, #1
 8008342:	dc21      	bgt.n	8008388 <_strtod_l+0x528>
 8008344:	b10b      	cbz	r3, 800834a <_strtod_l+0x4ea>
 8008346:	4682      	mov	sl, r0
 8008348:	468b      	mov	fp, r1
 800834a:	4b2f      	ldr	r3, [pc, #188]	; (8008408 <_strtod_l+0x5a8>)
 800834c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008350:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008354:	4652      	mov	r2, sl
 8008356:	465b      	mov	r3, fp
 8008358:	e9d9 0100 	ldrd	r0, r1, [r9]
 800835c:	f7f8 f96c 	bl	8000638 <__aeabi_dmul>
 8008360:	4b2a      	ldr	r3, [pc, #168]	; (800840c <_strtod_l+0x5ac>)
 8008362:	460a      	mov	r2, r1
 8008364:	400b      	ands	r3, r1
 8008366:	492a      	ldr	r1, [pc, #168]	; (8008410 <_strtod_l+0x5b0>)
 8008368:	428b      	cmp	r3, r1
 800836a:	4682      	mov	sl, r0
 800836c:	d8bc      	bhi.n	80082e8 <_strtod_l+0x488>
 800836e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008372:	428b      	cmp	r3, r1
 8008374:	bf86      	itte	hi
 8008376:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8008414 <_strtod_l+0x5b4>
 800837a:	f04f 3aff 	movhi.w	sl, #4294967295
 800837e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008382:	2300      	movs	r3, #0
 8008384:	9304      	str	r3, [sp, #16]
 8008386:	e084      	b.n	8008492 <_strtod_l+0x632>
 8008388:	f018 0f01 	tst.w	r8, #1
 800838c:	d005      	beq.n	800839a <_strtod_l+0x53a>
 800838e:	9b04      	ldr	r3, [sp, #16]
 8008390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008394:	f7f8 f950 	bl	8000638 <__aeabi_dmul>
 8008398:	2301      	movs	r3, #1
 800839a:	9a04      	ldr	r2, [sp, #16]
 800839c:	3208      	adds	r2, #8
 800839e:	f109 0901 	add.w	r9, r9, #1
 80083a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80083a6:	9204      	str	r2, [sp, #16]
 80083a8:	e7c9      	b.n	800833e <_strtod_l+0x4de>
 80083aa:	d0ea      	beq.n	8008382 <_strtod_l+0x522>
 80083ac:	f1c8 0800 	rsb	r8, r8, #0
 80083b0:	f018 020f 	ands.w	r2, r8, #15
 80083b4:	d00a      	beq.n	80083cc <_strtod_l+0x56c>
 80083b6:	4b13      	ldr	r3, [pc, #76]	; (8008404 <_strtod_l+0x5a4>)
 80083b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083bc:	4650      	mov	r0, sl
 80083be:	4659      	mov	r1, fp
 80083c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c4:	f7f8 fa62 	bl	800088c <__aeabi_ddiv>
 80083c8:	4682      	mov	sl, r0
 80083ca:	468b      	mov	fp, r1
 80083cc:	ea5f 1828 	movs.w	r8, r8, asr #4
 80083d0:	d0d7      	beq.n	8008382 <_strtod_l+0x522>
 80083d2:	f1b8 0f1f 	cmp.w	r8, #31
 80083d6:	dd1f      	ble.n	8008418 <_strtod_l+0x5b8>
 80083d8:	2500      	movs	r5, #0
 80083da:	462e      	mov	r6, r5
 80083dc:	9507      	str	r5, [sp, #28]
 80083de:	9505      	str	r5, [sp, #20]
 80083e0:	2322      	movs	r3, #34	; 0x22
 80083e2:	f04f 0a00 	mov.w	sl, #0
 80083e6:	f04f 0b00 	mov.w	fp, #0
 80083ea:	6023      	str	r3, [r4, #0]
 80083ec:	e786      	b.n	80082fc <_strtod_l+0x49c>
 80083ee:	bf00      	nop
 80083f0:	0800ca51 	.word	0x0800ca51
 80083f4:	0800ca94 	.word	0x0800ca94
 80083f8:	0800ca49 	.word	0x0800ca49
 80083fc:	0800cbd4 	.word	0x0800cbd4
 8008400:	0800cee8 	.word	0x0800cee8
 8008404:	0800cdc8 	.word	0x0800cdc8
 8008408:	0800cda0 	.word	0x0800cda0
 800840c:	7ff00000 	.word	0x7ff00000
 8008410:	7ca00000 	.word	0x7ca00000
 8008414:	7fefffff 	.word	0x7fefffff
 8008418:	f018 0310 	ands.w	r3, r8, #16
 800841c:	bf18      	it	ne
 800841e:	236a      	movne	r3, #106	; 0x6a
 8008420:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80087d0 <_strtod_l+0x970>
 8008424:	9304      	str	r3, [sp, #16]
 8008426:	4650      	mov	r0, sl
 8008428:	4659      	mov	r1, fp
 800842a:	2300      	movs	r3, #0
 800842c:	f018 0f01 	tst.w	r8, #1
 8008430:	d004      	beq.n	800843c <_strtod_l+0x5dc>
 8008432:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008436:	f7f8 f8ff 	bl	8000638 <__aeabi_dmul>
 800843a:	2301      	movs	r3, #1
 800843c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008440:	f109 0908 	add.w	r9, r9, #8
 8008444:	d1f2      	bne.n	800842c <_strtod_l+0x5cc>
 8008446:	b10b      	cbz	r3, 800844c <_strtod_l+0x5ec>
 8008448:	4682      	mov	sl, r0
 800844a:	468b      	mov	fp, r1
 800844c:	9b04      	ldr	r3, [sp, #16]
 800844e:	b1c3      	cbz	r3, 8008482 <_strtod_l+0x622>
 8008450:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008454:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008458:	2b00      	cmp	r3, #0
 800845a:	4659      	mov	r1, fp
 800845c:	dd11      	ble.n	8008482 <_strtod_l+0x622>
 800845e:	2b1f      	cmp	r3, #31
 8008460:	f340 8124 	ble.w	80086ac <_strtod_l+0x84c>
 8008464:	2b34      	cmp	r3, #52	; 0x34
 8008466:	bfde      	ittt	le
 8008468:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800846c:	f04f 33ff 	movle.w	r3, #4294967295
 8008470:	fa03 f202 	lslle.w	r2, r3, r2
 8008474:	f04f 0a00 	mov.w	sl, #0
 8008478:	bfcc      	ite	gt
 800847a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800847e:	ea02 0b01 	andle.w	fp, r2, r1
 8008482:	2200      	movs	r2, #0
 8008484:	2300      	movs	r3, #0
 8008486:	4650      	mov	r0, sl
 8008488:	4659      	mov	r1, fp
 800848a:	f7f8 fb3d 	bl	8000b08 <__aeabi_dcmpeq>
 800848e:	2800      	cmp	r0, #0
 8008490:	d1a2      	bne.n	80083d8 <_strtod_l+0x578>
 8008492:	9b07      	ldr	r3, [sp, #28]
 8008494:	9300      	str	r3, [sp, #0]
 8008496:	9908      	ldr	r1, [sp, #32]
 8008498:	462b      	mov	r3, r5
 800849a:	463a      	mov	r2, r7
 800849c:	4620      	mov	r0, r4
 800849e:	f002 f825 	bl	800a4ec <__s2b>
 80084a2:	9007      	str	r0, [sp, #28]
 80084a4:	2800      	cmp	r0, #0
 80084a6:	f43f af1f 	beq.w	80082e8 <_strtod_l+0x488>
 80084aa:	9b05      	ldr	r3, [sp, #20]
 80084ac:	1b9e      	subs	r6, r3, r6
 80084ae:	9b06      	ldr	r3, [sp, #24]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	bfb4      	ite	lt
 80084b4:	4633      	movlt	r3, r6
 80084b6:	2300      	movge	r3, #0
 80084b8:	930c      	str	r3, [sp, #48]	; 0x30
 80084ba:	9b06      	ldr	r3, [sp, #24]
 80084bc:	2500      	movs	r5, #0
 80084be:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80084c2:	9312      	str	r3, [sp, #72]	; 0x48
 80084c4:	462e      	mov	r6, r5
 80084c6:	9b07      	ldr	r3, [sp, #28]
 80084c8:	4620      	mov	r0, r4
 80084ca:	6859      	ldr	r1, [r3, #4]
 80084cc:	f001 ff66 	bl	800a39c <_Balloc>
 80084d0:	9005      	str	r0, [sp, #20]
 80084d2:	2800      	cmp	r0, #0
 80084d4:	f43f af0c 	beq.w	80082f0 <_strtod_l+0x490>
 80084d8:	9b07      	ldr	r3, [sp, #28]
 80084da:	691a      	ldr	r2, [r3, #16]
 80084dc:	3202      	adds	r2, #2
 80084de:	f103 010c 	add.w	r1, r3, #12
 80084e2:	0092      	lsls	r2, r2, #2
 80084e4:	300c      	adds	r0, #12
 80084e6:	f7fe fd95 	bl	8007014 <memcpy>
 80084ea:	ec4b ab10 	vmov	d0, sl, fp
 80084ee:	aa1a      	add	r2, sp, #104	; 0x68
 80084f0:	a919      	add	r1, sp, #100	; 0x64
 80084f2:	4620      	mov	r0, r4
 80084f4:	f002 fb40 	bl	800ab78 <__d2b>
 80084f8:	ec4b ab18 	vmov	d8, sl, fp
 80084fc:	9018      	str	r0, [sp, #96]	; 0x60
 80084fe:	2800      	cmp	r0, #0
 8008500:	f43f aef6 	beq.w	80082f0 <_strtod_l+0x490>
 8008504:	2101      	movs	r1, #1
 8008506:	4620      	mov	r0, r4
 8008508:	f002 f88a 	bl	800a620 <__i2b>
 800850c:	4606      	mov	r6, r0
 800850e:	2800      	cmp	r0, #0
 8008510:	f43f aeee 	beq.w	80082f0 <_strtod_l+0x490>
 8008514:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8008516:	9904      	ldr	r1, [sp, #16]
 8008518:	2b00      	cmp	r3, #0
 800851a:	bfab      	itete	ge
 800851c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800851e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008520:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8008522:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8008526:	bfac      	ite	ge
 8008528:	eb03 0902 	addge.w	r9, r3, r2
 800852c:	1ad7      	sublt	r7, r2, r3
 800852e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008530:	eba3 0801 	sub.w	r8, r3, r1
 8008534:	4490      	add	r8, r2
 8008536:	4ba1      	ldr	r3, [pc, #644]	; (80087bc <_strtod_l+0x95c>)
 8008538:	f108 38ff 	add.w	r8, r8, #4294967295
 800853c:	4598      	cmp	r8, r3
 800853e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8008542:	f280 80c7 	bge.w	80086d4 <_strtod_l+0x874>
 8008546:	eba3 0308 	sub.w	r3, r3, r8
 800854a:	2b1f      	cmp	r3, #31
 800854c:	eba2 0203 	sub.w	r2, r2, r3
 8008550:	f04f 0101 	mov.w	r1, #1
 8008554:	f300 80b1 	bgt.w	80086ba <_strtod_l+0x85a>
 8008558:	fa01 f303 	lsl.w	r3, r1, r3
 800855c:	930d      	str	r3, [sp, #52]	; 0x34
 800855e:	2300      	movs	r3, #0
 8008560:	9308      	str	r3, [sp, #32]
 8008562:	eb09 0802 	add.w	r8, r9, r2
 8008566:	9b04      	ldr	r3, [sp, #16]
 8008568:	45c1      	cmp	r9, r8
 800856a:	4417      	add	r7, r2
 800856c:	441f      	add	r7, r3
 800856e:	464b      	mov	r3, r9
 8008570:	bfa8      	it	ge
 8008572:	4643      	movge	r3, r8
 8008574:	42bb      	cmp	r3, r7
 8008576:	bfa8      	it	ge
 8008578:	463b      	movge	r3, r7
 800857a:	2b00      	cmp	r3, #0
 800857c:	bfc2      	ittt	gt
 800857e:	eba8 0803 	subgt.w	r8, r8, r3
 8008582:	1aff      	subgt	r7, r7, r3
 8008584:	eba9 0903 	subgt.w	r9, r9, r3
 8008588:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800858a:	2b00      	cmp	r3, #0
 800858c:	dd17      	ble.n	80085be <_strtod_l+0x75e>
 800858e:	4631      	mov	r1, r6
 8008590:	461a      	mov	r2, r3
 8008592:	4620      	mov	r0, r4
 8008594:	f002 f904 	bl	800a7a0 <__pow5mult>
 8008598:	4606      	mov	r6, r0
 800859a:	2800      	cmp	r0, #0
 800859c:	f43f aea8 	beq.w	80082f0 <_strtod_l+0x490>
 80085a0:	4601      	mov	r1, r0
 80085a2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80085a4:	4620      	mov	r0, r4
 80085a6:	f002 f851 	bl	800a64c <__multiply>
 80085aa:	900b      	str	r0, [sp, #44]	; 0x2c
 80085ac:	2800      	cmp	r0, #0
 80085ae:	f43f ae9f 	beq.w	80082f0 <_strtod_l+0x490>
 80085b2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80085b4:	4620      	mov	r0, r4
 80085b6:	f001 ff31 	bl	800a41c <_Bfree>
 80085ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085bc:	9318      	str	r3, [sp, #96]	; 0x60
 80085be:	f1b8 0f00 	cmp.w	r8, #0
 80085c2:	f300 808c 	bgt.w	80086de <_strtod_l+0x87e>
 80085c6:	9b06      	ldr	r3, [sp, #24]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	dd08      	ble.n	80085de <_strtod_l+0x77e>
 80085cc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80085ce:	9905      	ldr	r1, [sp, #20]
 80085d0:	4620      	mov	r0, r4
 80085d2:	f002 f8e5 	bl	800a7a0 <__pow5mult>
 80085d6:	9005      	str	r0, [sp, #20]
 80085d8:	2800      	cmp	r0, #0
 80085da:	f43f ae89 	beq.w	80082f0 <_strtod_l+0x490>
 80085de:	2f00      	cmp	r7, #0
 80085e0:	dd08      	ble.n	80085f4 <_strtod_l+0x794>
 80085e2:	9905      	ldr	r1, [sp, #20]
 80085e4:	463a      	mov	r2, r7
 80085e6:	4620      	mov	r0, r4
 80085e8:	f002 f934 	bl	800a854 <__lshift>
 80085ec:	9005      	str	r0, [sp, #20]
 80085ee:	2800      	cmp	r0, #0
 80085f0:	f43f ae7e 	beq.w	80082f0 <_strtod_l+0x490>
 80085f4:	f1b9 0f00 	cmp.w	r9, #0
 80085f8:	dd08      	ble.n	800860c <_strtod_l+0x7ac>
 80085fa:	4631      	mov	r1, r6
 80085fc:	464a      	mov	r2, r9
 80085fe:	4620      	mov	r0, r4
 8008600:	f002 f928 	bl	800a854 <__lshift>
 8008604:	4606      	mov	r6, r0
 8008606:	2800      	cmp	r0, #0
 8008608:	f43f ae72 	beq.w	80082f0 <_strtod_l+0x490>
 800860c:	9a05      	ldr	r2, [sp, #20]
 800860e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008610:	4620      	mov	r0, r4
 8008612:	f002 f9ab 	bl	800a96c <__mdiff>
 8008616:	4605      	mov	r5, r0
 8008618:	2800      	cmp	r0, #0
 800861a:	f43f ae69 	beq.w	80082f0 <_strtod_l+0x490>
 800861e:	68c3      	ldr	r3, [r0, #12]
 8008620:	930b      	str	r3, [sp, #44]	; 0x2c
 8008622:	2300      	movs	r3, #0
 8008624:	60c3      	str	r3, [r0, #12]
 8008626:	4631      	mov	r1, r6
 8008628:	f002 f984 	bl	800a934 <__mcmp>
 800862c:	2800      	cmp	r0, #0
 800862e:	da60      	bge.n	80086f2 <_strtod_l+0x892>
 8008630:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008632:	ea53 030a 	orrs.w	r3, r3, sl
 8008636:	f040 8082 	bne.w	800873e <_strtod_l+0x8de>
 800863a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800863e:	2b00      	cmp	r3, #0
 8008640:	d17d      	bne.n	800873e <_strtod_l+0x8de>
 8008642:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008646:	0d1b      	lsrs	r3, r3, #20
 8008648:	051b      	lsls	r3, r3, #20
 800864a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800864e:	d976      	bls.n	800873e <_strtod_l+0x8de>
 8008650:	696b      	ldr	r3, [r5, #20]
 8008652:	b913      	cbnz	r3, 800865a <_strtod_l+0x7fa>
 8008654:	692b      	ldr	r3, [r5, #16]
 8008656:	2b01      	cmp	r3, #1
 8008658:	dd71      	ble.n	800873e <_strtod_l+0x8de>
 800865a:	4629      	mov	r1, r5
 800865c:	2201      	movs	r2, #1
 800865e:	4620      	mov	r0, r4
 8008660:	f002 f8f8 	bl	800a854 <__lshift>
 8008664:	4631      	mov	r1, r6
 8008666:	4605      	mov	r5, r0
 8008668:	f002 f964 	bl	800a934 <__mcmp>
 800866c:	2800      	cmp	r0, #0
 800866e:	dd66      	ble.n	800873e <_strtod_l+0x8de>
 8008670:	9904      	ldr	r1, [sp, #16]
 8008672:	4a53      	ldr	r2, [pc, #332]	; (80087c0 <_strtod_l+0x960>)
 8008674:	465b      	mov	r3, fp
 8008676:	2900      	cmp	r1, #0
 8008678:	f000 8081 	beq.w	800877e <_strtod_l+0x91e>
 800867c:	ea02 010b 	and.w	r1, r2, fp
 8008680:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008684:	dc7b      	bgt.n	800877e <_strtod_l+0x91e>
 8008686:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800868a:	f77f aea9 	ble.w	80083e0 <_strtod_l+0x580>
 800868e:	4b4d      	ldr	r3, [pc, #308]	; (80087c4 <_strtod_l+0x964>)
 8008690:	4650      	mov	r0, sl
 8008692:	4659      	mov	r1, fp
 8008694:	2200      	movs	r2, #0
 8008696:	f7f7 ffcf 	bl	8000638 <__aeabi_dmul>
 800869a:	460b      	mov	r3, r1
 800869c:	4303      	orrs	r3, r0
 800869e:	bf08      	it	eq
 80086a0:	2322      	moveq	r3, #34	; 0x22
 80086a2:	4682      	mov	sl, r0
 80086a4:	468b      	mov	fp, r1
 80086a6:	bf08      	it	eq
 80086a8:	6023      	streq	r3, [r4, #0]
 80086aa:	e62b      	b.n	8008304 <_strtod_l+0x4a4>
 80086ac:	f04f 32ff 	mov.w	r2, #4294967295
 80086b0:	fa02 f303 	lsl.w	r3, r2, r3
 80086b4:	ea03 0a0a 	and.w	sl, r3, sl
 80086b8:	e6e3      	b.n	8008482 <_strtod_l+0x622>
 80086ba:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80086be:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80086c2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80086c6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80086ca:	fa01 f308 	lsl.w	r3, r1, r8
 80086ce:	9308      	str	r3, [sp, #32]
 80086d0:	910d      	str	r1, [sp, #52]	; 0x34
 80086d2:	e746      	b.n	8008562 <_strtod_l+0x702>
 80086d4:	2300      	movs	r3, #0
 80086d6:	9308      	str	r3, [sp, #32]
 80086d8:	2301      	movs	r3, #1
 80086da:	930d      	str	r3, [sp, #52]	; 0x34
 80086dc:	e741      	b.n	8008562 <_strtod_l+0x702>
 80086de:	9918      	ldr	r1, [sp, #96]	; 0x60
 80086e0:	4642      	mov	r2, r8
 80086e2:	4620      	mov	r0, r4
 80086e4:	f002 f8b6 	bl	800a854 <__lshift>
 80086e8:	9018      	str	r0, [sp, #96]	; 0x60
 80086ea:	2800      	cmp	r0, #0
 80086ec:	f47f af6b 	bne.w	80085c6 <_strtod_l+0x766>
 80086f0:	e5fe      	b.n	80082f0 <_strtod_l+0x490>
 80086f2:	465f      	mov	r7, fp
 80086f4:	d16e      	bne.n	80087d4 <_strtod_l+0x974>
 80086f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80086f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80086fc:	b342      	cbz	r2, 8008750 <_strtod_l+0x8f0>
 80086fe:	4a32      	ldr	r2, [pc, #200]	; (80087c8 <_strtod_l+0x968>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d128      	bne.n	8008756 <_strtod_l+0x8f6>
 8008704:	9b04      	ldr	r3, [sp, #16]
 8008706:	4651      	mov	r1, sl
 8008708:	b1eb      	cbz	r3, 8008746 <_strtod_l+0x8e6>
 800870a:	4b2d      	ldr	r3, [pc, #180]	; (80087c0 <_strtod_l+0x960>)
 800870c:	403b      	ands	r3, r7
 800870e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008712:	f04f 32ff 	mov.w	r2, #4294967295
 8008716:	d819      	bhi.n	800874c <_strtod_l+0x8ec>
 8008718:	0d1b      	lsrs	r3, r3, #20
 800871a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800871e:	fa02 f303 	lsl.w	r3, r2, r3
 8008722:	4299      	cmp	r1, r3
 8008724:	d117      	bne.n	8008756 <_strtod_l+0x8f6>
 8008726:	4b29      	ldr	r3, [pc, #164]	; (80087cc <_strtod_l+0x96c>)
 8008728:	429f      	cmp	r7, r3
 800872a:	d102      	bne.n	8008732 <_strtod_l+0x8d2>
 800872c:	3101      	adds	r1, #1
 800872e:	f43f addf 	beq.w	80082f0 <_strtod_l+0x490>
 8008732:	4b23      	ldr	r3, [pc, #140]	; (80087c0 <_strtod_l+0x960>)
 8008734:	403b      	ands	r3, r7
 8008736:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800873a:	f04f 0a00 	mov.w	sl, #0
 800873e:	9b04      	ldr	r3, [sp, #16]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d1a4      	bne.n	800868e <_strtod_l+0x82e>
 8008744:	e5de      	b.n	8008304 <_strtod_l+0x4a4>
 8008746:	f04f 33ff 	mov.w	r3, #4294967295
 800874a:	e7ea      	b.n	8008722 <_strtod_l+0x8c2>
 800874c:	4613      	mov	r3, r2
 800874e:	e7e8      	b.n	8008722 <_strtod_l+0x8c2>
 8008750:	ea53 030a 	orrs.w	r3, r3, sl
 8008754:	d08c      	beq.n	8008670 <_strtod_l+0x810>
 8008756:	9b08      	ldr	r3, [sp, #32]
 8008758:	b1db      	cbz	r3, 8008792 <_strtod_l+0x932>
 800875a:	423b      	tst	r3, r7
 800875c:	d0ef      	beq.n	800873e <_strtod_l+0x8de>
 800875e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008760:	9a04      	ldr	r2, [sp, #16]
 8008762:	4650      	mov	r0, sl
 8008764:	4659      	mov	r1, fp
 8008766:	b1c3      	cbz	r3, 800879a <_strtod_l+0x93a>
 8008768:	f7ff fb5c 	bl	8007e24 <sulp>
 800876c:	4602      	mov	r2, r0
 800876e:	460b      	mov	r3, r1
 8008770:	ec51 0b18 	vmov	r0, r1, d8
 8008774:	f7f7 fdaa 	bl	80002cc <__adddf3>
 8008778:	4682      	mov	sl, r0
 800877a:	468b      	mov	fp, r1
 800877c:	e7df      	b.n	800873e <_strtod_l+0x8de>
 800877e:	4013      	ands	r3, r2
 8008780:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008784:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008788:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800878c:	f04f 3aff 	mov.w	sl, #4294967295
 8008790:	e7d5      	b.n	800873e <_strtod_l+0x8de>
 8008792:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008794:	ea13 0f0a 	tst.w	r3, sl
 8008798:	e7e0      	b.n	800875c <_strtod_l+0x8fc>
 800879a:	f7ff fb43 	bl	8007e24 <sulp>
 800879e:	4602      	mov	r2, r0
 80087a0:	460b      	mov	r3, r1
 80087a2:	ec51 0b18 	vmov	r0, r1, d8
 80087a6:	f7f7 fd8f 	bl	80002c8 <__aeabi_dsub>
 80087aa:	2200      	movs	r2, #0
 80087ac:	2300      	movs	r3, #0
 80087ae:	4682      	mov	sl, r0
 80087b0:	468b      	mov	fp, r1
 80087b2:	f7f8 f9a9 	bl	8000b08 <__aeabi_dcmpeq>
 80087b6:	2800      	cmp	r0, #0
 80087b8:	d0c1      	beq.n	800873e <_strtod_l+0x8de>
 80087ba:	e611      	b.n	80083e0 <_strtod_l+0x580>
 80087bc:	fffffc02 	.word	0xfffffc02
 80087c0:	7ff00000 	.word	0x7ff00000
 80087c4:	39500000 	.word	0x39500000
 80087c8:	000fffff 	.word	0x000fffff
 80087cc:	7fefffff 	.word	0x7fefffff
 80087d0:	0800caa8 	.word	0x0800caa8
 80087d4:	4631      	mov	r1, r6
 80087d6:	4628      	mov	r0, r5
 80087d8:	f002 fa2a 	bl	800ac30 <__ratio>
 80087dc:	ec59 8b10 	vmov	r8, r9, d0
 80087e0:	ee10 0a10 	vmov	r0, s0
 80087e4:	2200      	movs	r2, #0
 80087e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80087ea:	4649      	mov	r1, r9
 80087ec:	f7f8 f9a0 	bl	8000b30 <__aeabi_dcmple>
 80087f0:	2800      	cmp	r0, #0
 80087f2:	d07a      	beq.n	80088ea <_strtod_l+0xa8a>
 80087f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	d04a      	beq.n	8008890 <_strtod_l+0xa30>
 80087fa:	4b95      	ldr	r3, [pc, #596]	; (8008a50 <_strtod_l+0xbf0>)
 80087fc:	2200      	movs	r2, #0
 80087fe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008802:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008a50 <_strtod_l+0xbf0>
 8008806:	f04f 0800 	mov.w	r8, #0
 800880a:	4b92      	ldr	r3, [pc, #584]	; (8008a54 <_strtod_l+0xbf4>)
 800880c:	403b      	ands	r3, r7
 800880e:	930d      	str	r3, [sp, #52]	; 0x34
 8008810:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008812:	4b91      	ldr	r3, [pc, #580]	; (8008a58 <_strtod_l+0xbf8>)
 8008814:	429a      	cmp	r2, r3
 8008816:	f040 80b0 	bne.w	800897a <_strtod_l+0xb1a>
 800881a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800881e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008822:	ec4b ab10 	vmov	d0, sl, fp
 8008826:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800882a:	f002 f929 	bl	800aa80 <__ulp>
 800882e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008832:	ec53 2b10 	vmov	r2, r3, d0
 8008836:	f7f7 feff 	bl	8000638 <__aeabi_dmul>
 800883a:	4652      	mov	r2, sl
 800883c:	465b      	mov	r3, fp
 800883e:	f7f7 fd45 	bl	80002cc <__adddf3>
 8008842:	460b      	mov	r3, r1
 8008844:	4983      	ldr	r1, [pc, #524]	; (8008a54 <_strtod_l+0xbf4>)
 8008846:	4a85      	ldr	r2, [pc, #532]	; (8008a5c <_strtod_l+0xbfc>)
 8008848:	4019      	ands	r1, r3
 800884a:	4291      	cmp	r1, r2
 800884c:	4682      	mov	sl, r0
 800884e:	d960      	bls.n	8008912 <_strtod_l+0xab2>
 8008850:	ee18 3a90 	vmov	r3, s17
 8008854:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008858:	4293      	cmp	r3, r2
 800885a:	d104      	bne.n	8008866 <_strtod_l+0xa06>
 800885c:	ee18 3a10 	vmov	r3, s16
 8008860:	3301      	adds	r3, #1
 8008862:	f43f ad45 	beq.w	80082f0 <_strtod_l+0x490>
 8008866:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008a68 <_strtod_l+0xc08>
 800886a:	f04f 3aff 	mov.w	sl, #4294967295
 800886e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008870:	4620      	mov	r0, r4
 8008872:	f001 fdd3 	bl	800a41c <_Bfree>
 8008876:	9905      	ldr	r1, [sp, #20]
 8008878:	4620      	mov	r0, r4
 800887a:	f001 fdcf 	bl	800a41c <_Bfree>
 800887e:	4631      	mov	r1, r6
 8008880:	4620      	mov	r0, r4
 8008882:	f001 fdcb 	bl	800a41c <_Bfree>
 8008886:	4629      	mov	r1, r5
 8008888:	4620      	mov	r0, r4
 800888a:	f001 fdc7 	bl	800a41c <_Bfree>
 800888e:	e61a      	b.n	80084c6 <_strtod_l+0x666>
 8008890:	f1ba 0f00 	cmp.w	sl, #0
 8008894:	d11b      	bne.n	80088ce <_strtod_l+0xa6e>
 8008896:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800889a:	b9f3      	cbnz	r3, 80088da <_strtod_l+0xa7a>
 800889c:	4b6c      	ldr	r3, [pc, #432]	; (8008a50 <_strtod_l+0xbf0>)
 800889e:	2200      	movs	r2, #0
 80088a0:	4640      	mov	r0, r8
 80088a2:	4649      	mov	r1, r9
 80088a4:	f7f8 f93a 	bl	8000b1c <__aeabi_dcmplt>
 80088a8:	b9d0      	cbnz	r0, 80088e0 <_strtod_l+0xa80>
 80088aa:	4640      	mov	r0, r8
 80088ac:	4649      	mov	r1, r9
 80088ae:	4b6c      	ldr	r3, [pc, #432]	; (8008a60 <_strtod_l+0xc00>)
 80088b0:	2200      	movs	r2, #0
 80088b2:	f7f7 fec1 	bl	8000638 <__aeabi_dmul>
 80088b6:	4680      	mov	r8, r0
 80088b8:	4689      	mov	r9, r1
 80088ba:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80088be:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80088c2:	9315      	str	r3, [sp, #84]	; 0x54
 80088c4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80088c8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80088cc:	e79d      	b.n	800880a <_strtod_l+0x9aa>
 80088ce:	f1ba 0f01 	cmp.w	sl, #1
 80088d2:	d102      	bne.n	80088da <_strtod_l+0xa7a>
 80088d4:	2f00      	cmp	r7, #0
 80088d6:	f43f ad83 	beq.w	80083e0 <_strtod_l+0x580>
 80088da:	4b62      	ldr	r3, [pc, #392]	; (8008a64 <_strtod_l+0xc04>)
 80088dc:	2200      	movs	r2, #0
 80088de:	e78e      	b.n	80087fe <_strtod_l+0x99e>
 80088e0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008a60 <_strtod_l+0xc00>
 80088e4:	f04f 0800 	mov.w	r8, #0
 80088e8:	e7e7      	b.n	80088ba <_strtod_l+0xa5a>
 80088ea:	4b5d      	ldr	r3, [pc, #372]	; (8008a60 <_strtod_l+0xc00>)
 80088ec:	4640      	mov	r0, r8
 80088ee:	4649      	mov	r1, r9
 80088f0:	2200      	movs	r2, #0
 80088f2:	f7f7 fea1 	bl	8000638 <__aeabi_dmul>
 80088f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088f8:	4680      	mov	r8, r0
 80088fa:	4689      	mov	r9, r1
 80088fc:	b933      	cbnz	r3, 800890c <_strtod_l+0xaac>
 80088fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008902:	900e      	str	r0, [sp, #56]	; 0x38
 8008904:	930f      	str	r3, [sp, #60]	; 0x3c
 8008906:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800890a:	e7dd      	b.n	80088c8 <_strtod_l+0xa68>
 800890c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8008910:	e7f9      	b.n	8008906 <_strtod_l+0xaa6>
 8008912:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008916:	9b04      	ldr	r3, [sp, #16]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d1a8      	bne.n	800886e <_strtod_l+0xa0e>
 800891c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008920:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008922:	0d1b      	lsrs	r3, r3, #20
 8008924:	051b      	lsls	r3, r3, #20
 8008926:	429a      	cmp	r2, r3
 8008928:	d1a1      	bne.n	800886e <_strtod_l+0xa0e>
 800892a:	4640      	mov	r0, r8
 800892c:	4649      	mov	r1, r9
 800892e:	f7f8 f9cb 	bl	8000cc8 <__aeabi_d2lz>
 8008932:	f7f7 fe53 	bl	80005dc <__aeabi_l2d>
 8008936:	4602      	mov	r2, r0
 8008938:	460b      	mov	r3, r1
 800893a:	4640      	mov	r0, r8
 800893c:	4649      	mov	r1, r9
 800893e:	f7f7 fcc3 	bl	80002c8 <__aeabi_dsub>
 8008942:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008944:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008948:	ea43 030a 	orr.w	r3, r3, sl
 800894c:	4313      	orrs	r3, r2
 800894e:	4680      	mov	r8, r0
 8008950:	4689      	mov	r9, r1
 8008952:	d055      	beq.n	8008a00 <_strtod_l+0xba0>
 8008954:	a336      	add	r3, pc, #216	; (adr r3, 8008a30 <_strtod_l+0xbd0>)
 8008956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800895a:	f7f8 f8df 	bl	8000b1c <__aeabi_dcmplt>
 800895e:	2800      	cmp	r0, #0
 8008960:	f47f acd0 	bne.w	8008304 <_strtod_l+0x4a4>
 8008964:	a334      	add	r3, pc, #208	; (adr r3, 8008a38 <_strtod_l+0xbd8>)
 8008966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800896a:	4640      	mov	r0, r8
 800896c:	4649      	mov	r1, r9
 800896e:	f7f8 f8f3 	bl	8000b58 <__aeabi_dcmpgt>
 8008972:	2800      	cmp	r0, #0
 8008974:	f43f af7b 	beq.w	800886e <_strtod_l+0xa0e>
 8008978:	e4c4      	b.n	8008304 <_strtod_l+0x4a4>
 800897a:	9b04      	ldr	r3, [sp, #16]
 800897c:	b333      	cbz	r3, 80089cc <_strtod_l+0xb6c>
 800897e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008980:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008984:	d822      	bhi.n	80089cc <_strtod_l+0xb6c>
 8008986:	a32e      	add	r3, pc, #184	; (adr r3, 8008a40 <_strtod_l+0xbe0>)
 8008988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800898c:	4640      	mov	r0, r8
 800898e:	4649      	mov	r1, r9
 8008990:	f7f8 f8ce 	bl	8000b30 <__aeabi_dcmple>
 8008994:	b1a0      	cbz	r0, 80089c0 <_strtod_l+0xb60>
 8008996:	4649      	mov	r1, r9
 8008998:	4640      	mov	r0, r8
 800899a:	f7f8 f925 	bl	8000be8 <__aeabi_d2uiz>
 800899e:	2801      	cmp	r0, #1
 80089a0:	bf38      	it	cc
 80089a2:	2001      	movcc	r0, #1
 80089a4:	f7f7 fdce 	bl	8000544 <__aeabi_ui2d>
 80089a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089aa:	4680      	mov	r8, r0
 80089ac:	4689      	mov	r9, r1
 80089ae:	bb23      	cbnz	r3, 80089fa <_strtod_l+0xb9a>
 80089b0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80089b4:	9010      	str	r0, [sp, #64]	; 0x40
 80089b6:	9311      	str	r3, [sp, #68]	; 0x44
 80089b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80089bc:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80089c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80089c4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80089c8:	1a9b      	subs	r3, r3, r2
 80089ca:	9309      	str	r3, [sp, #36]	; 0x24
 80089cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80089d0:	eeb0 0a48 	vmov.f32	s0, s16
 80089d4:	eef0 0a68 	vmov.f32	s1, s17
 80089d8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80089dc:	f002 f850 	bl	800aa80 <__ulp>
 80089e0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80089e4:	ec53 2b10 	vmov	r2, r3, d0
 80089e8:	f7f7 fe26 	bl	8000638 <__aeabi_dmul>
 80089ec:	ec53 2b18 	vmov	r2, r3, d8
 80089f0:	f7f7 fc6c 	bl	80002cc <__adddf3>
 80089f4:	4682      	mov	sl, r0
 80089f6:	468b      	mov	fp, r1
 80089f8:	e78d      	b.n	8008916 <_strtod_l+0xab6>
 80089fa:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80089fe:	e7db      	b.n	80089b8 <_strtod_l+0xb58>
 8008a00:	a311      	add	r3, pc, #68	; (adr r3, 8008a48 <_strtod_l+0xbe8>)
 8008a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a06:	f7f8 f889 	bl	8000b1c <__aeabi_dcmplt>
 8008a0a:	e7b2      	b.n	8008972 <_strtod_l+0xb12>
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	930a      	str	r3, [sp, #40]	; 0x28
 8008a10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008a12:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008a14:	6013      	str	r3, [r2, #0]
 8008a16:	f7ff ba6b 	b.w	8007ef0 <_strtod_l+0x90>
 8008a1a:	2a65      	cmp	r2, #101	; 0x65
 8008a1c:	f43f ab5f 	beq.w	80080de <_strtod_l+0x27e>
 8008a20:	2a45      	cmp	r2, #69	; 0x45
 8008a22:	f43f ab5c 	beq.w	80080de <_strtod_l+0x27e>
 8008a26:	2301      	movs	r3, #1
 8008a28:	f7ff bb94 	b.w	8008154 <_strtod_l+0x2f4>
 8008a2c:	f3af 8000 	nop.w
 8008a30:	94a03595 	.word	0x94a03595
 8008a34:	3fdfffff 	.word	0x3fdfffff
 8008a38:	35afe535 	.word	0x35afe535
 8008a3c:	3fe00000 	.word	0x3fe00000
 8008a40:	ffc00000 	.word	0xffc00000
 8008a44:	41dfffff 	.word	0x41dfffff
 8008a48:	94a03595 	.word	0x94a03595
 8008a4c:	3fcfffff 	.word	0x3fcfffff
 8008a50:	3ff00000 	.word	0x3ff00000
 8008a54:	7ff00000 	.word	0x7ff00000
 8008a58:	7fe00000 	.word	0x7fe00000
 8008a5c:	7c9fffff 	.word	0x7c9fffff
 8008a60:	3fe00000 	.word	0x3fe00000
 8008a64:	bff00000 	.word	0xbff00000
 8008a68:	7fefffff 	.word	0x7fefffff

08008a6c <_strtod_r>:
 8008a6c:	4b01      	ldr	r3, [pc, #4]	; (8008a74 <_strtod_r+0x8>)
 8008a6e:	f7ff b9f7 	b.w	8007e60 <_strtod_l>
 8008a72:	bf00      	nop
 8008a74:	20000070 	.word	0x20000070

08008a78 <_strtol_l.constprop.0>:
 8008a78:	2b01      	cmp	r3, #1
 8008a7a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a7e:	d001      	beq.n	8008a84 <_strtol_l.constprop.0+0xc>
 8008a80:	2b24      	cmp	r3, #36	; 0x24
 8008a82:	d906      	bls.n	8008a92 <_strtol_l.constprop.0+0x1a>
 8008a84:	f7fe fa9c 	bl	8006fc0 <__errno>
 8008a88:	2316      	movs	r3, #22
 8008a8a:	6003      	str	r3, [r0, #0]
 8008a8c:	2000      	movs	r0, #0
 8008a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a92:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008b78 <_strtol_l.constprop.0+0x100>
 8008a96:	460d      	mov	r5, r1
 8008a98:	462e      	mov	r6, r5
 8008a9a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008a9e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008aa2:	f017 0708 	ands.w	r7, r7, #8
 8008aa6:	d1f7      	bne.n	8008a98 <_strtol_l.constprop.0+0x20>
 8008aa8:	2c2d      	cmp	r4, #45	; 0x2d
 8008aaa:	d132      	bne.n	8008b12 <_strtol_l.constprop.0+0x9a>
 8008aac:	782c      	ldrb	r4, [r5, #0]
 8008aae:	2701      	movs	r7, #1
 8008ab0:	1cb5      	adds	r5, r6, #2
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d05b      	beq.n	8008b6e <_strtol_l.constprop.0+0xf6>
 8008ab6:	2b10      	cmp	r3, #16
 8008ab8:	d109      	bne.n	8008ace <_strtol_l.constprop.0+0x56>
 8008aba:	2c30      	cmp	r4, #48	; 0x30
 8008abc:	d107      	bne.n	8008ace <_strtol_l.constprop.0+0x56>
 8008abe:	782c      	ldrb	r4, [r5, #0]
 8008ac0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008ac4:	2c58      	cmp	r4, #88	; 0x58
 8008ac6:	d14d      	bne.n	8008b64 <_strtol_l.constprop.0+0xec>
 8008ac8:	786c      	ldrb	r4, [r5, #1]
 8008aca:	2310      	movs	r3, #16
 8008acc:	3502      	adds	r5, #2
 8008ace:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008ad2:	f108 38ff 	add.w	r8, r8, #4294967295
 8008ad6:	f04f 0c00 	mov.w	ip, #0
 8008ada:	fbb8 f9f3 	udiv	r9, r8, r3
 8008ade:	4666      	mov	r6, ip
 8008ae0:	fb03 8a19 	mls	sl, r3, r9, r8
 8008ae4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008ae8:	f1be 0f09 	cmp.w	lr, #9
 8008aec:	d816      	bhi.n	8008b1c <_strtol_l.constprop.0+0xa4>
 8008aee:	4674      	mov	r4, lr
 8008af0:	42a3      	cmp	r3, r4
 8008af2:	dd24      	ble.n	8008b3e <_strtol_l.constprop.0+0xc6>
 8008af4:	f1bc 0f00 	cmp.w	ip, #0
 8008af8:	db1e      	blt.n	8008b38 <_strtol_l.constprop.0+0xc0>
 8008afa:	45b1      	cmp	r9, r6
 8008afc:	d31c      	bcc.n	8008b38 <_strtol_l.constprop.0+0xc0>
 8008afe:	d101      	bne.n	8008b04 <_strtol_l.constprop.0+0x8c>
 8008b00:	45a2      	cmp	sl, r4
 8008b02:	db19      	blt.n	8008b38 <_strtol_l.constprop.0+0xc0>
 8008b04:	fb06 4603 	mla	r6, r6, r3, r4
 8008b08:	f04f 0c01 	mov.w	ip, #1
 8008b0c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b10:	e7e8      	b.n	8008ae4 <_strtol_l.constprop.0+0x6c>
 8008b12:	2c2b      	cmp	r4, #43	; 0x2b
 8008b14:	bf04      	itt	eq
 8008b16:	782c      	ldrbeq	r4, [r5, #0]
 8008b18:	1cb5      	addeq	r5, r6, #2
 8008b1a:	e7ca      	b.n	8008ab2 <_strtol_l.constprop.0+0x3a>
 8008b1c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8008b20:	f1be 0f19 	cmp.w	lr, #25
 8008b24:	d801      	bhi.n	8008b2a <_strtol_l.constprop.0+0xb2>
 8008b26:	3c37      	subs	r4, #55	; 0x37
 8008b28:	e7e2      	b.n	8008af0 <_strtol_l.constprop.0+0x78>
 8008b2a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8008b2e:	f1be 0f19 	cmp.w	lr, #25
 8008b32:	d804      	bhi.n	8008b3e <_strtol_l.constprop.0+0xc6>
 8008b34:	3c57      	subs	r4, #87	; 0x57
 8008b36:	e7db      	b.n	8008af0 <_strtol_l.constprop.0+0x78>
 8008b38:	f04f 3cff 	mov.w	ip, #4294967295
 8008b3c:	e7e6      	b.n	8008b0c <_strtol_l.constprop.0+0x94>
 8008b3e:	f1bc 0f00 	cmp.w	ip, #0
 8008b42:	da05      	bge.n	8008b50 <_strtol_l.constprop.0+0xd8>
 8008b44:	2322      	movs	r3, #34	; 0x22
 8008b46:	6003      	str	r3, [r0, #0]
 8008b48:	4646      	mov	r6, r8
 8008b4a:	b942      	cbnz	r2, 8008b5e <_strtol_l.constprop.0+0xe6>
 8008b4c:	4630      	mov	r0, r6
 8008b4e:	e79e      	b.n	8008a8e <_strtol_l.constprop.0+0x16>
 8008b50:	b107      	cbz	r7, 8008b54 <_strtol_l.constprop.0+0xdc>
 8008b52:	4276      	negs	r6, r6
 8008b54:	2a00      	cmp	r2, #0
 8008b56:	d0f9      	beq.n	8008b4c <_strtol_l.constprop.0+0xd4>
 8008b58:	f1bc 0f00 	cmp.w	ip, #0
 8008b5c:	d000      	beq.n	8008b60 <_strtol_l.constprop.0+0xe8>
 8008b5e:	1e69      	subs	r1, r5, #1
 8008b60:	6011      	str	r1, [r2, #0]
 8008b62:	e7f3      	b.n	8008b4c <_strtol_l.constprop.0+0xd4>
 8008b64:	2430      	movs	r4, #48	; 0x30
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d1b1      	bne.n	8008ace <_strtol_l.constprop.0+0x56>
 8008b6a:	2308      	movs	r3, #8
 8008b6c:	e7af      	b.n	8008ace <_strtol_l.constprop.0+0x56>
 8008b6e:	2c30      	cmp	r4, #48	; 0x30
 8008b70:	d0a5      	beq.n	8008abe <_strtol_l.constprop.0+0x46>
 8008b72:	230a      	movs	r3, #10
 8008b74:	e7ab      	b.n	8008ace <_strtol_l.constprop.0+0x56>
 8008b76:	bf00      	nop
 8008b78:	0800cad1 	.word	0x0800cad1

08008b7c <_strtol_r>:
 8008b7c:	f7ff bf7c 	b.w	8008a78 <_strtol_l.constprop.0>

08008b80 <_vsniprintf_r>:
 8008b80:	b530      	push	{r4, r5, lr}
 8008b82:	4614      	mov	r4, r2
 8008b84:	2c00      	cmp	r4, #0
 8008b86:	b09b      	sub	sp, #108	; 0x6c
 8008b88:	4605      	mov	r5, r0
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	da05      	bge.n	8008b9a <_vsniprintf_r+0x1a>
 8008b8e:	238b      	movs	r3, #139	; 0x8b
 8008b90:	6003      	str	r3, [r0, #0]
 8008b92:	f04f 30ff 	mov.w	r0, #4294967295
 8008b96:	b01b      	add	sp, #108	; 0x6c
 8008b98:	bd30      	pop	{r4, r5, pc}
 8008b9a:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008b9e:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008ba2:	bf14      	ite	ne
 8008ba4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008ba8:	4623      	moveq	r3, r4
 8008baa:	9302      	str	r3, [sp, #8]
 8008bac:	9305      	str	r3, [sp, #20]
 8008bae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008bb2:	9100      	str	r1, [sp, #0]
 8008bb4:	9104      	str	r1, [sp, #16]
 8008bb6:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008bba:	4669      	mov	r1, sp
 8008bbc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008bbe:	f002 fa01 	bl	800afc4 <_svfiprintf_r>
 8008bc2:	1c43      	adds	r3, r0, #1
 8008bc4:	bfbc      	itt	lt
 8008bc6:	238b      	movlt	r3, #139	; 0x8b
 8008bc8:	602b      	strlt	r3, [r5, #0]
 8008bca:	2c00      	cmp	r4, #0
 8008bcc:	d0e3      	beq.n	8008b96 <_vsniprintf_r+0x16>
 8008bce:	9b00      	ldr	r3, [sp, #0]
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	701a      	strb	r2, [r3, #0]
 8008bd4:	e7df      	b.n	8008b96 <_vsniprintf_r+0x16>
	...

08008bd8 <vsniprintf>:
 8008bd8:	b507      	push	{r0, r1, r2, lr}
 8008bda:	9300      	str	r3, [sp, #0]
 8008bdc:	4613      	mov	r3, r2
 8008bde:	460a      	mov	r2, r1
 8008be0:	4601      	mov	r1, r0
 8008be2:	4803      	ldr	r0, [pc, #12]	; (8008bf0 <vsniprintf+0x18>)
 8008be4:	6800      	ldr	r0, [r0, #0]
 8008be6:	f7ff ffcb 	bl	8008b80 <_vsniprintf_r>
 8008bea:	b003      	add	sp, #12
 8008bec:	f85d fb04 	ldr.w	pc, [sp], #4
 8008bf0:	20000008 	.word	0x20000008

08008bf4 <_write_r>:
 8008bf4:	b538      	push	{r3, r4, r5, lr}
 8008bf6:	4d07      	ldr	r5, [pc, #28]	; (8008c14 <_write_r+0x20>)
 8008bf8:	4604      	mov	r4, r0
 8008bfa:	4608      	mov	r0, r1
 8008bfc:	4611      	mov	r1, r2
 8008bfe:	2200      	movs	r2, #0
 8008c00:	602a      	str	r2, [r5, #0]
 8008c02:	461a      	mov	r2, r3
 8008c04:	f7f9 f8e3 	bl	8001dce <_write>
 8008c08:	1c43      	adds	r3, r0, #1
 8008c0a:	d102      	bne.n	8008c12 <_write_r+0x1e>
 8008c0c:	682b      	ldr	r3, [r5, #0]
 8008c0e:	b103      	cbz	r3, 8008c12 <_write_r+0x1e>
 8008c10:	6023      	str	r3, [r4, #0]
 8008c12:	bd38      	pop	{r3, r4, r5, pc}
 8008c14:	2000090c 	.word	0x2000090c

08008c18 <quorem>:
 8008c18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c1c:	6903      	ldr	r3, [r0, #16]
 8008c1e:	690c      	ldr	r4, [r1, #16]
 8008c20:	42a3      	cmp	r3, r4
 8008c22:	4607      	mov	r7, r0
 8008c24:	f2c0 8081 	blt.w	8008d2a <quorem+0x112>
 8008c28:	3c01      	subs	r4, #1
 8008c2a:	f101 0814 	add.w	r8, r1, #20
 8008c2e:	f100 0514 	add.w	r5, r0, #20
 8008c32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c36:	9301      	str	r3, [sp, #4]
 8008c38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c40:	3301      	adds	r3, #1
 8008c42:	429a      	cmp	r2, r3
 8008c44:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008c48:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008c4c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c50:	d331      	bcc.n	8008cb6 <quorem+0x9e>
 8008c52:	f04f 0e00 	mov.w	lr, #0
 8008c56:	4640      	mov	r0, r8
 8008c58:	46ac      	mov	ip, r5
 8008c5a:	46f2      	mov	sl, lr
 8008c5c:	f850 2b04 	ldr.w	r2, [r0], #4
 8008c60:	b293      	uxth	r3, r2
 8008c62:	fb06 e303 	mla	r3, r6, r3, lr
 8008c66:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008c6a:	b29b      	uxth	r3, r3
 8008c6c:	ebaa 0303 	sub.w	r3, sl, r3
 8008c70:	f8dc a000 	ldr.w	sl, [ip]
 8008c74:	0c12      	lsrs	r2, r2, #16
 8008c76:	fa13 f38a 	uxtah	r3, r3, sl
 8008c7a:	fb06 e202 	mla	r2, r6, r2, lr
 8008c7e:	9300      	str	r3, [sp, #0]
 8008c80:	9b00      	ldr	r3, [sp, #0]
 8008c82:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008c86:	b292      	uxth	r2, r2
 8008c88:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008c8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008c90:	f8bd 3000 	ldrh.w	r3, [sp]
 8008c94:	4581      	cmp	r9, r0
 8008c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008c9a:	f84c 3b04 	str.w	r3, [ip], #4
 8008c9e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008ca2:	d2db      	bcs.n	8008c5c <quorem+0x44>
 8008ca4:	f855 300b 	ldr.w	r3, [r5, fp]
 8008ca8:	b92b      	cbnz	r3, 8008cb6 <quorem+0x9e>
 8008caa:	9b01      	ldr	r3, [sp, #4]
 8008cac:	3b04      	subs	r3, #4
 8008cae:	429d      	cmp	r5, r3
 8008cb0:	461a      	mov	r2, r3
 8008cb2:	d32e      	bcc.n	8008d12 <quorem+0xfa>
 8008cb4:	613c      	str	r4, [r7, #16]
 8008cb6:	4638      	mov	r0, r7
 8008cb8:	f001 fe3c 	bl	800a934 <__mcmp>
 8008cbc:	2800      	cmp	r0, #0
 8008cbe:	db24      	blt.n	8008d0a <quorem+0xf2>
 8008cc0:	3601      	adds	r6, #1
 8008cc2:	4628      	mov	r0, r5
 8008cc4:	f04f 0c00 	mov.w	ip, #0
 8008cc8:	f858 2b04 	ldr.w	r2, [r8], #4
 8008ccc:	f8d0 e000 	ldr.w	lr, [r0]
 8008cd0:	b293      	uxth	r3, r2
 8008cd2:	ebac 0303 	sub.w	r3, ip, r3
 8008cd6:	0c12      	lsrs	r2, r2, #16
 8008cd8:	fa13 f38e 	uxtah	r3, r3, lr
 8008cdc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008ce0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cea:	45c1      	cmp	r9, r8
 8008cec:	f840 3b04 	str.w	r3, [r0], #4
 8008cf0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008cf4:	d2e8      	bcs.n	8008cc8 <quorem+0xb0>
 8008cf6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008cfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008cfe:	b922      	cbnz	r2, 8008d0a <quorem+0xf2>
 8008d00:	3b04      	subs	r3, #4
 8008d02:	429d      	cmp	r5, r3
 8008d04:	461a      	mov	r2, r3
 8008d06:	d30a      	bcc.n	8008d1e <quorem+0x106>
 8008d08:	613c      	str	r4, [r7, #16]
 8008d0a:	4630      	mov	r0, r6
 8008d0c:	b003      	add	sp, #12
 8008d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d12:	6812      	ldr	r2, [r2, #0]
 8008d14:	3b04      	subs	r3, #4
 8008d16:	2a00      	cmp	r2, #0
 8008d18:	d1cc      	bne.n	8008cb4 <quorem+0x9c>
 8008d1a:	3c01      	subs	r4, #1
 8008d1c:	e7c7      	b.n	8008cae <quorem+0x96>
 8008d1e:	6812      	ldr	r2, [r2, #0]
 8008d20:	3b04      	subs	r3, #4
 8008d22:	2a00      	cmp	r2, #0
 8008d24:	d1f0      	bne.n	8008d08 <quorem+0xf0>
 8008d26:	3c01      	subs	r4, #1
 8008d28:	e7eb      	b.n	8008d02 <quorem+0xea>
 8008d2a:	2000      	movs	r0, #0
 8008d2c:	e7ee      	b.n	8008d0c <quorem+0xf4>
	...

08008d30 <_dtoa_r>:
 8008d30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d34:	ed2d 8b04 	vpush	{d8-d9}
 8008d38:	ec57 6b10 	vmov	r6, r7, d0
 8008d3c:	b093      	sub	sp, #76	; 0x4c
 8008d3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008d40:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008d44:	9106      	str	r1, [sp, #24]
 8008d46:	ee10 aa10 	vmov	sl, s0
 8008d4a:	4604      	mov	r4, r0
 8008d4c:	9209      	str	r2, [sp, #36]	; 0x24
 8008d4e:	930c      	str	r3, [sp, #48]	; 0x30
 8008d50:	46bb      	mov	fp, r7
 8008d52:	b975      	cbnz	r5, 8008d72 <_dtoa_r+0x42>
 8008d54:	2010      	movs	r0, #16
 8008d56:	f001 fb07 	bl	800a368 <malloc>
 8008d5a:	4602      	mov	r2, r0
 8008d5c:	6260      	str	r0, [r4, #36]	; 0x24
 8008d5e:	b920      	cbnz	r0, 8008d6a <_dtoa_r+0x3a>
 8008d60:	4ba7      	ldr	r3, [pc, #668]	; (8009000 <_dtoa_r+0x2d0>)
 8008d62:	21ea      	movs	r1, #234	; 0xea
 8008d64:	48a7      	ldr	r0, [pc, #668]	; (8009004 <_dtoa_r+0x2d4>)
 8008d66:	f002 fad3 	bl	800b310 <__assert_func>
 8008d6a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008d6e:	6005      	str	r5, [r0, #0]
 8008d70:	60c5      	str	r5, [r0, #12]
 8008d72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d74:	6819      	ldr	r1, [r3, #0]
 8008d76:	b151      	cbz	r1, 8008d8e <_dtoa_r+0x5e>
 8008d78:	685a      	ldr	r2, [r3, #4]
 8008d7a:	604a      	str	r2, [r1, #4]
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	4093      	lsls	r3, r2
 8008d80:	608b      	str	r3, [r1, #8]
 8008d82:	4620      	mov	r0, r4
 8008d84:	f001 fb4a 	bl	800a41c <_Bfree>
 8008d88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	601a      	str	r2, [r3, #0]
 8008d8e:	1e3b      	subs	r3, r7, #0
 8008d90:	bfaa      	itet	ge
 8008d92:	2300      	movge	r3, #0
 8008d94:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008d98:	f8c8 3000 	strge.w	r3, [r8]
 8008d9c:	4b9a      	ldr	r3, [pc, #616]	; (8009008 <_dtoa_r+0x2d8>)
 8008d9e:	bfbc      	itt	lt
 8008da0:	2201      	movlt	r2, #1
 8008da2:	f8c8 2000 	strlt.w	r2, [r8]
 8008da6:	ea33 030b 	bics.w	r3, r3, fp
 8008daa:	d11b      	bne.n	8008de4 <_dtoa_r+0xb4>
 8008dac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008dae:	f242 730f 	movw	r3, #9999	; 0x270f
 8008db2:	6013      	str	r3, [r2, #0]
 8008db4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008db8:	4333      	orrs	r3, r6
 8008dba:	f000 8592 	beq.w	80098e2 <_dtoa_r+0xbb2>
 8008dbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008dc0:	b963      	cbnz	r3, 8008ddc <_dtoa_r+0xac>
 8008dc2:	4b92      	ldr	r3, [pc, #584]	; (800900c <_dtoa_r+0x2dc>)
 8008dc4:	e022      	b.n	8008e0c <_dtoa_r+0xdc>
 8008dc6:	4b92      	ldr	r3, [pc, #584]	; (8009010 <_dtoa_r+0x2e0>)
 8008dc8:	9301      	str	r3, [sp, #4]
 8008dca:	3308      	adds	r3, #8
 8008dcc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008dce:	6013      	str	r3, [r2, #0]
 8008dd0:	9801      	ldr	r0, [sp, #4]
 8008dd2:	b013      	add	sp, #76	; 0x4c
 8008dd4:	ecbd 8b04 	vpop	{d8-d9}
 8008dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ddc:	4b8b      	ldr	r3, [pc, #556]	; (800900c <_dtoa_r+0x2dc>)
 8008dde:	9301      	str	r3, [sp, #4]
 8008de0:	3303      	adds	r3, #3
 8008de2:	e7f3      	b.n	8008dcc <_dtoa_r+0x9c>
 8008de4:	2200      	movs	r2, #0
 8008de6:	2300      	movs	r3, #0
 8008de8:	4650      	mov	r0, sl
 8008dea:	4659      	mov	r1, fp
 8008dec:	f7f7 fe8c 	bl	8000b08 <__aeabi_dcmpeq>
 8008df0:	ec4b ab19 	vmov	d9, sl, fp
 8008df4:	4680      	mov	r8, r0
 8008df6:	b158      	cbz	r0, 8008e10 <_dtoa_r+0xe0>
 8008df8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	6013      	str	r3, [r2, #0]
 8008dfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	f000 856b 	beq.w	80098dc <_dtoa_r+0xbac>
 8008e06:	4883      	ldr	r0, [pc, #524]	; (8009014 <_dtoa_r+0x2e4>)
 8008e08:	6018      	str	r0, [r3, #0]
 8008e0a:	1e43      	subs	r3, r0, #1
 8008e0c:	9301      	str	r3, [sp, #4]
 8008e0e:	e7df      	b.n	8008dd0 <_dtoa_r+0xa0>
 8008e10:	ec4b ab10 	vmov	d0, sl, fp
 8008e14:	aa10      	add	r2, sp, #64	; 0x40
 8008e16:	a911      	add	r1, sp, #68	; 0x44
 8008e18:	4620      	mov	r0, r4
 8008e1a:	f001 fead 	bl	800ab78 <__d2b>
 8008e1e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008e22:	ee08 0a10 	vmov	s16, r0
 8008e26:	2d00      	cmp	r5, #0
 8008e28:	f000 8084 	beq.w	8008f34 <_dtoa_r+0x204>
 8008e2c:	ee19 3a90 	vmov	r3, s19
 8008e30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e34:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008e38:	4656      	mov	r6, sl
 8008e3a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008e3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008e42:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008e46:	4b74      	ldr	r3, [pc, #464]	; (8009018 <_dtoa_r+0x2e8>)
 8008e48:	2200      	movs	r2, #0
 8008e4a:	4630      	mov	r0, r6
 8008e4c:	4639      	mov	r1, r7
 8008e4e:	f7f7 fa3b 	bl	80002c8 <__aeabi_dsub>
 8008e52:	a365      	add	r3, pc, #404	; (adr r3, 8008fe8 <_dtoa_r+0x2b8>)
 8008e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e58:	f7f7 fbee 	bl	8000638 <__aeabi_dmul>
 8008e5c:	a364      	add	r3, pc, #400	; (adr r3, 8008ff0 <_dtoa_r+0x2c0>)
 8008e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e62:	f7f7 fa33 	bl	80002cc <__adddf3>
 8008e66:	4606      	mov	r6, r0
 8008e68:	4628      	mov	r0, r5
 8008e6a:	460f      	mov	r7, r1
 8008e6c:	f7f7 fb7a 	bl	8000564 <__aeabi_i2d>
 8008e70:	a361      	add	r3, pc, #388	; (adr r3, 8008ff8 <_dtoa_r+0x2c8>)
 8008e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e76:	f7f7 fbdf 	bl	8000638 <__aeabi_dmul>
 8008e7a:	4602      	mov	r2, r0
 8008e7c:	460b      	mov	r3, r1
 8008e7e:	4630      	mov	r0, r6
 8008e80:	4639      	mov	r1, r7
 8008e82:	f7f7 fa23 	bl	80002cc <__adddf3>
 8008e86:	4606      	mov	r6, r0
 8008e88:	460f      	mov	r7, r1
 8008e8a:	f7f7 fe85 	bl	8000b98 <__aeabi_d2iz>
 8008e8e:	2200      	movs	r2, #0
 8008e90:	9000      	str	r0, [sp, #0]
 8008e92:	2300      	movs	r3, #0
 8008e94:	4630      	mov	r0, r6
 8008e96:	4639      	mov	r1, r7
 8008e98:	f7f7 fe40 	bl	8000b1c <__aeabi_dcmplt>
 8008e9c:	b150      	cbz	r0, 8008eb4 <_dtoa_r+0x184>
 8008e9e:	9800      	ldr	r0, [sp, #0]
 8008ea0:	f7f7 fb60 	bl	8000564 <__aeabi_i2d>
 8008ea4:	4632      	mov	r2, r6
 8008ea6:	463b      	mov	r3, r7
 8008ea8:	f7f7 fe2e 	bl	8000b08 <__aeabi_dcmpeq>
 8008eac:	b910      	cbnz	r0, 8008eb4 <_dtoa_r+0x184>
 8008eae:	9b00      	ldr	r3, [sp, #0]
 8008eb0:	3b01      	subs	r3, #1
 8008eb2:	9300      	str	r3, [sp, #0]
 8008eb4:	9b00      	ldr	r3, [sp, #0]
 8008eb6:	2b16      	cmp	r3, #22
 8008eb8:	d85a      	bhi.n	8008f70 <_dtoa_r+0x240>
 8008eba:	9a00      	ldr	r2, [sp, #0]
 8008ebc:	4b57      	ldr	r3, [pc, #348]	; (800901c <_dtoa_r+0x2ec>)
 8008ebe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ec6:	ec51 0b19 	vmov	r0, r1, d9
 8008eca:	f7f7 fe27 	bl	8000b1c <__aeabi_dcmplt>
 8008ece:	2800      	cmp	r0, #0
 8008ed0:	d050      	beq.n	8008f74 <_dtoa_r+0x244>
 8008ed2:	9b00      	ldr	r3, [sp, #0]
 8008ed4:	3b01      	subs	r3, #1
 8008ed6:	9300      	str	r3, [sp, #0]
 8008ed8:	2300      	movs	r3, #0
 8008eda:	930b      	str	r3, [sp, #44]	; 0x2c
 8008edc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008ede:	1b5d      	subs	r5, r3, r5
 8008ee0:	1e6b      	subs	r3, r5, #1
 8008ee2:	9305      	str	r3, [sp, #20]
 8008ee4:	bf45      	ittet	mi
 8008ee6:	f1c5 0301 	rsbmi	r3, r5, #1
 8008eea:	9304      	strmi	r3, [sp, #16]
 8008eec:	2300      	movpl	r3, #0
 8008eee:	2300      	movmi	r3, #0
 8008ef0:	bf4c      	ite	mi
 8008ef2:	9305      	strmi	r3, [sp, #20]
 8008ef4:	9304      	strpl	r3, [sp, #16]
 8008ef6:	9b00      	ldr	r3, [sp, #0]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	db3d      	blt.n	8008f78 <_dtoa_r+0x248>
 8008efc:	9b05      	ldr	r3, [sp, #20]
 8008efe:	9a00      	ldr	r2, [sp, #0]
 8008f00:	920a      	str	r2, [sp, #40]	; 0x28
 8008f02:	4413      	add	r3, r2
 8008f04:	9305      	str	r3, [sp, #20]
 8008f06:	2300      	movs	r3, #0
 8008f08:	9307      	str	r3, [sp, #28]
 8008f0a:	9b06      	ldr	r3, [sp, #24]
 8008f0c:	2b09      	cmp	r3, #9
 8008f0e:	f200 8089 	bhi.w	8009024 <_dtoa_r+0x2f4>
 8008f12:	2b05      	cmp	r3, #5
 8008f14:	bfc4      	itt	gt
 8008f16:	3b04      	subgt	r3, #4
 8008f18:	9306      	strgt	r3, [sp, #24]
 8008f1a:	9b06      	ldr	r3, [sp, #24]
 8008f1c:	f1a3 0302 	sub.w	r3, r3, #2
 8008f20:	bfcc      	ite	gt
 8008f22:	2500      	movgt	r5, #0
 8008f24:	2501      	movle	r5, #1
 8008f26:	2b03      	cmp	r3, #3
 8008f28:	f200 8087 	bhi.w	800903a <_dtoa_r+0x30a>
 8008f2c:	e8df f003 	tbb	[pc, r3]
 8008f30:	59383a2d 	.word	0x59383a2d
 8008f34:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008f38:	441d      	add	r5, r3
 8008f3a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008f3e:	2b20      	cmp	r3, #32
 8008f40:	bfc1      	itttt	gt
 8008f42:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008f46:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008f4a:	fa0b f303 	lslgt.w	r3, fp, r3
 8008f4e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008f52:	bfda      	itte	le
 8008f54:	f1c3 0320 	rsble	r3, r3, #32
 8008f58:	fa06 f003 	lslle.w	r0, r6, r3
 8008f5c:	4318      	orrgt	r0, r3
 8008f5e:	f7f7 faf1 	bl	8000544 <__aeabi_ui2d>
 8008f62:	2301      	movs	r3, #1
 8008f64:	4606      	mov	r6, r0
 8008f66:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008f6a:	3d01      	subs	r5, #1
 8008f6c:	930e      	str	r3, [sp, #56]	; 0x38
 8008f6e:	e76a      	b.n	8008e46 <_dtoa_r+0x116>
 8008f70:	2301      	movs	r3, #1
 8008f72:	e7b2      	b.n	8008eda <_dtoa_r+0x1aa>
 8008f74:	900b      	str	r0, [sp, #44]	; 0x2c
 8008f76:	e7b1      	b.n	8008edc <_dtoa_r+0x1ac>
 8008f78:	9b04      	ldr	r3, [sp, #16]
 8008f7a:	9a00      	ldr	r2, [sp, #0]
 8008f7c:	1a9b      	subs	r3, r3, r2
 8008f7e:	9304      	str	r3, [sp, #16]
 8008f80:	4253      	negs	r3, r2
 8008f82:	9307      	str	r3, [sp, #28]
 8008f84:	2300      	movs	r3, #0
 8008f86:	930a      	str	r3, [sp, #40]	; 0x28
 8008f88:	e7bf      	b.n	8008f0a <_dtoa_r+0x1da>
 8008f8a:	2300      	movs	r3, #0
 8008f8c:	9308      	str	r3, [sp, #32]
 8008f8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	dc55      	bgt.n	8009040 <_dtoa_r+0x310>
 8008f94:	2301      	movs	r3, #1
 8008f96:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008f9a:	461a      	mov	r2, r3
 8008f9c:	9209      	str	r2, [sp, #36]	; 0x24
 8008f9e:	e00c      	b.n	8008fba <_dtoa_r+0x28a>
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	e7f3      	b.n	8008f8c <_dtoa_r+0x25c>
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008fa8:	9308      	str	r3, [sp, #32]
 8008faa:	9b00      	ldr	r3, [sp, #0]
 8008fac:	4413      	add	r3, r2
 8008fae:	9302      	str	r3, [sp, #8]
 8008fb0:	3301      	adds	r3, #1
 8008fb2:	2b01      	cmp	r3, #1
 8008fb4:	9303      	str	r3, [sp, #12]
 8008fb6:	bfb8      	it	lt
 8008fb8:	2301      	movlt	r3, #1
 8008fba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	6042      	str	r2, [r0, #4]
 8008fc0:	2204      	movs	r2, #4
 8008fc2:	f102 0614 	add.w	r6, r2, #20
 8008fc6:	429e      	cmp	r6, r3
 8008fc8:	6841      	ldr	r1, [r0, #4]
 8008fca:	d93d      	bls.n	8009048 <_dtoa_r+0x318>
 8008fcc:	4620      	mov	r0, r4
 8008fce:	f001 f9e5 	bl	800a39c <_Balloc>
 8008fd2:	9001      	str	r0, [sp, #4]
 8008fd4:	2800      	cmp	r0, #0
 8008fd6:	d13b      	bne.n	8009050 <_dtoa_r+0x320>
 8008fd8:	4b11      	ldr	r3, [pc, #68]	; (8009020 <_dtoa_r+0x2f0>)
 8008fda:	4602      	mov	r2, r0
 8008fdc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008fe0:	e6c0      	b.n	8008d64 <_dtoa_r+0x34>
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	e7df      	b.n	8008fa6 <_dtoa_r+0x276>
 8008fe6:	bf00      	nop
 8008fe8:	636f4361 	.word	0x636f4361
 8008fec:	3fd287a7 	.word	0x3fd287a7
 8008ff0:	8b60c8b3 	.word	0x8b60c8b3
 8008ff4:	3fc68a28 	.word	0x3fc68a28
 8008ff8:	509f79fb 	.word	0x509f79fb
 8008ffc:	3fd34413 	.word	0x3fd34413
 8009000:	0800cbde 	.word	0x0800cbde
 8009004:	0800cbf5 	.word	0x0800cbf5
 8009008:	7ff00000 	.word	0x7ff00000
 800900c:	0800cbda 	.word	0x0800cbda
 8009010:	0800cbd1 	.word	0x0800cbd1
 8009014:	0800ca55 	.word	0x0800ca55
 8009018:	3ff80000 	.word	0x3ff80000
 800901c:	0800cdc8 	.word	0x0800cdc8
 8009020:	0800cc50 	.word	0x0800cc50
 8009024:	2501      	movs	r5, #1
 8009026:	2300      	movs	r3, #0
 8009028:	9306      	str	r3, [sp, #24]
 800902a:	9508      	str	r5, [sp, #32]
 800902c:	f04f 33ff 	mov.w	r3, #4294967295
 8009030:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009034:	2200      	movs	r2, #0
 8009036:	2312      	movs	r3, #18
 8009038:	e7b0      	b.n	8008f9c <_dtoa_r+0x26c>
 800903a:	2301      	movs	r3, #1
 800903c:	9308      	str	r3, [sp, #32]
 800903e:	e7f5      	b.n	800902c <_dtoa_r+0x2fc>
 8009040:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009042:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009046:	e7b8      	b.n	8008fba <_dtoa_r+0x28a>
 8009048:	3101      	adds	r1, #1
 800904a:	6041      	str	r1, [r0, #4]
 800904c:	0052      	lsls	r2, r2, #1
 800904e:	e7b8      	b.n	8008fc2 <_dtoa_r+0x292>
 8009050:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009052:	9a01      	ldr	r2, [sp, #4]
 8009054:	601a      	str	r2, [r3, #0]
 8009056:	9b03      	ldr	r3, [sp, #12]
 8009058:	2b0e      	cmp	r3, #14
 800905a:	f200 809d 	bhi.w	8009198 <_dtoa_r+0x468>
 800905e:	2d00      	cmp	r5, #0
 8009060:	f000 809a 	beq.w	8009198 <_dtoa_r+0x468>
 8009064:	9b00      	ldr	r3, [sp, #0]
 8009066:	2b00      	cmp	r3, #0
 8009068:	dd32      	ble.n	80090d0 <_dtoa_r+0x3a0>
 800906a:	4ab7      	ldr	r2, [pc, #732]	; (8009348 <_dtoa_r+0x618>)
 800906c:	f003 030f 	and.w	r3, r3, #15
 8009070:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009074:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009078:	9b00      	ldr	r3, [sp, #0]
 800907a:	05d8      	lsls	r0, r3, #23
 800907c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009080:	d516      	bpl.n	80090b0 <_dtoa_r+0x380>
 8009082:	4bb2      	ldr	r3, [pc, #712]	; (800934c <_dtoa_r+0x61c>)
 8009084:	ec51 0b19 	vmov	r0, r1, d9
 8009088:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800908c:	f7f7 fbfe 	bl	800088c <__aeabi_ddiv>
 8009090:	f007 070f 	and.w	r7, r7, #15
 8009094:	4682      	mov	sl, r0
 8009096:	468b      	mov	fp, r1
 8009098:	2503      	movs	r5, #3
 800909a:	4eac      	ldr	r6, [pc, #688]	; (800934c <_dtoa_r+0x61c>)
 800909c:	b957      	cbnz	r7, 80090b4 <_dtoa_r+0x384>
 800909e:	4642      	mov	r2, r8
 80090a0:	464b      	mov	r3, r9
 80090a2:	4650      	mov	r0, sl
 80090a4:	4659      	mov	r1, fp
 80090a6:	f7f7 fbf1 	bl	800088c <__aeabi_ddiv>
 80090aa:	4682      	mov	sl, r0
 80090ac:	468b      	mov	fp, r1
 80090ae:	e028      	b.n	8009102 <_dtoa_r+0x3d2>
 80090b0:	2502      	movs	r5, #2
 80090b2:	e7f2      	b.n	800909a <_dtoa_r+0x36a>
 80090b4:	07f9      	lsls	r1, r7, #31
 80090b6:	d508      	bpl.n	80090ca <_dtoa_r+0x39a>
 80090b8:	4640      	mov	r0, r8
 80090ba:	4649      	mov	r1, r9
 80090bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80090c0:	f7f7 faba 	bl	8000638 <__aeabi_dmul>
 80090c4:	3501      	adds	r5, #1
 80090c6:	4680      	mov	r8, r0
 80090c8:	4689      	mov	r9, r1
 80090ca:	107f      	asrs	r7, r7, #1
 80090cc:	3608      	adds	r6, #8
 80090ce:	e7e5      	b.n	800909c <_dtoa_r+0x36c>
 80090d0:	f000 809b 	beq.w	800920a <_dtoa_r+0x4da>
 80090d4:	9b00      	ldr	r3, [sp, #0]
 80090d6:	4f9d      	ldr	r7, [pc, #628]	; (800934c <_dtoa_r+0x61c>)
 80090d8:	425e      	negs	r6, r3
 80090da:	4b9b      	ldr	r3, [pc, #620]	; (8009348 <_dtoa_r+0x618>)
 80090dc:	f006 020f 	and.w	r2, r6, #15
 80090e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80090e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e8:	ec51 0b19 	vmov	r0, r1, d9
 80090ec:	f7f7 faa4 	bl	8000638 <__aeabi_dmul>
 80090f0:	1136      	asrs	r6, r6, #4
 80090f2:	4682      	mov	sl, r0
 80090f4:	468b      	mov	fp, r1
 80090f6:	2300      	movs	r3, #0
 80090f8:	2502      	movs	r5, #2
 80090fa:	2e00      	cmp	r6, #0
 80090fc:	d17a      	bne.n	80091f4 <_dtoa_r+0x4c4>
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d1d3      	bne.n	80090aa <_dtoa_r+0x37a>
 8009102:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009104:	2b00      	cmp	r3, #0
 8009106:	f000 8082 	beq.w	800920e <_dtoa_r+0x4de>
 800910a:	4b91      	ldr	r3, [pc, #580]	; (8009350 <_dtoa_r+0x620>)
 800910c:	2200      	movs	r2, #0
 800910e:	4650      	mov	r0, sl
 8009110:	4659      	mov	r1, fp
 8009112:	f7f7 fd03 	bl	8000b1c <__aeabi_dcmplt>
 8009116:	2800      	cmp	r0, #0
 8009118:	d079      	beq.n	800920e <_dtoa_r+0x4de>
 800911a:	9b03      	ldr	r3, [sp, #12]
 800911c:	2b00      	cmp	r3, #0
 800911e:	d076      	beq.n	800920e <_dtoa_r+0x4de>
 8009120:	9b02      	ldr	r3, [sp, #8]
 8009122:	2b00      	cmp	r3, #0
 8009124:	dd36      	ble.n	8009194 <_dtoa_r+0x464>
 8009126:	9b00      	ldr	r3, [sp, #0]
 8009128:	4650      	mov	r0, sl
 800912a:	4659      	mov	r1, fp
 800912c:	1e5f      	subs	r7, r3, #1
 800912e:	2200      	movs	r2, #0
 8009130:	4b88      	ldr	r3, [pc, #544]	; (8009354 <_dtoa_r+0x624>)
 8009132:	f7f7 fa81 	bl	8000638 <__aeabi_dmul>
 8009136:	9e02      	ldr	r6, [sp, #8]
 8009138:	4682      	mov	sl, r0
 800913a:	468b      	mov	fp, r1
 800913c:	3501      	adds	r5, #1
 800913e:	4628      	mov	r0, r5
 8009140:	f7f7 fa10 	bl	8000564 <__aeabi_i2d>
 8009144:	4652      	mov	r2, sl
 8009146:	465b      	mov	r3, fp
 8009148:	f7f7 fa76 	bl	8000638 <__aeabi_dmul>
 800914c:	4b82      	ldr	r3, [pc, #520]	; (8009358 <_dtoa_r+0x628>)
 800914e:	2200      	movs	r2, #0
 8009150:	f7f7 f8bc 	bl	80002cc <__adddf3>
 8009154:	46d0      	mov	r8, sl
 8009156:	46d9      	mov	r9, fp
 8009158:	4682      	mov	sl, r0
 800915a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800915e:	2e00      	cmp	r6, #0
 8009160:	d158      	bne.n	8009214 <_dtoa_r+0x4e4>
 8009162:	4b7e      	ldr	r3, [pc, #504]	; (800935c <_dtoa_r+0x62c>)
 8009164:	2200      	movs	r2, #0
 8009166:	4640      	mov	r0, r8
 8009168:	4649      	mov	r1, r9
 800916a:	f7f7 f8ad 	bl	80002c8 <__aeabi_dsub>
 800916e:	4652      	mov	r2, sl
 8009170:	465b      	mov	r3, fp
 8009172:	4680      	mov	r8, r0
 8009174:	4689      	mov	r9, r1
 8009176:	f7f7 fcef 	bl	8000b58 <__aeabi_dcmpgt>
 800917a:	2800      	cmp	r0, #0
 800917c:	f040 8295 	bne.w	80096aa <_dtoa_r+0x97a>
 8009180:	4652      	mov	r2, sl
 8009182:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009186:	4640      	mov	r0, r8
 8009188:	4649      	mov	r1, r9
 800918a:	f7f7 fcc7 	bl	8000b1c <__aeabi_dcmplt>
 800918e:	2800      	cmp	r0, #0
 8009190:	f040 8289 	bne.w	80096a6 <_dtoa_r+0x976>
 8009194:	ec5b ab19 	vmov	sl, fp, d9
 8009198:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800919a:	2b00      	cmp	r3, #0
 800919c:	f2c0 8148 	blt.w	8009430 <_dtoa_r+0x700>
 80091a0:	9a00      	ldr	r2, [sp, #0]
 80091a2:	2a0e      	cmp	r2, #14
 80091a4:	f300 8144 	bgt.w	8009430 <_dtoa_r+0x700>
 80091a8:	4b67      	ldr	r3, [pc, #412]	; (8009348 <_dtoa_r+0x618>)
 80091aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80091b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	f280 80d5 	bge.w	8009364 <_dtoa_r+0x634>
 80091ba:	9b03      	ldr	r3, [sp, #12]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	f300 80d1 	bgt.w	8009364 <_dtoa_r+0x634>
 80091c2:	f040 826f 	bne.w	80096a4 <_dtoa_r+0x974>
 80091c6:	4b65      	ldr	r3, [pc, #404]	; (800935c <_dtoa_r+0x62c>)
 80091c8:	2200      	movs	r2, #0
 80091ca:	4640      	mov	r0, r8
 80091cc:	4649      	mov	r1, r9
 80091ce:	f7f7 fa33 	bl	8000638 <__aeabi_dmul>
 80091d2:	4652      	mov	r2, sl
 80091d4:	465b      	mov	r3, fp
 80091d6:	f7f7 fcb5 	bl	8000b44 <__aeabi_dcmpge>
 80091da:	9e03      	ldr	r6, [sp, #12]
 80091dc:	4637      	mov	r7, r6
 80091de:	2800      	cmp	r0, #0
 80091e0:	f040 8245 	bne.w	800966e <_dtoa_r+0x93e>
 80091e4:	9d01      	ldr	r5, [sp, #4]
 80091e6:	2331      	movs	r3, #49	; 0x31
 80091e8:	f805 3b01 	strb.w	r3, [r5], #1
 80091ec:	9b00      	ldr	r3, [sp, #0]
 80091ee:	3301      	adds	r3, #1
 80091f0:	9300      	str	r3, [sp, #0]
 80091f2:	e240      	b.n	8009676 <_dtoa_r+0x946>
 80091f4:	07f2      	lsls	r2, r6, #31
 80091f6:	d505      	bpl.n	8009204 <_dtoa_r+0x4d4>
 80091f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80091fc:	f7f7 fa1c 	bl	8000638 <__aeabi_dmul>
 8009200:	3501      	adds	r5, #1
 8009202:	2301      	movs	r3, #1
 8009204:	1076      	asrs	r6, r6, #1
 8009206:	3708      	adds	r7, #8
 8009208:	e777      	b.n	80090fa <_dtoa_r+0x3ca>
 800920a:	2502      	movs	r5, #2
 800920c:	e779      	b.n	8009102 <_dtoa_r+0x3d2>
 800920e:	9f00      	ldr	r7, [sp, #0]
 8009210:	9e03      	ldr	r6, [sp, #12]
 8009212:	e794      	b.n	800913e <_dtoa_r+0x40e>
 8009214:	9901      	ldr	r1, [sp, #4]
 8009216:	4b4c      	ldr	r3, [pc, #304]	; (8009348 <_dtoa_r+0x618>)
 8009218:	4431      	add	r1, r6
 800921a:	910d      	str	r1, [sp, #52]	; 0x34
 800921c:	9908      	ldr	r1, [sp, #32]
 800921e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009222:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009226:	2900      	cmp	r1, #0
 8009228:	d043      	beq.n	80092b2 <_dtoa_r+0x582>
 800922a:	494d      	ldr	r1, [pc, #308]	; (8009360 <_dtoa_r+0x630>)
 800922c:	2000      	movs	r0, #0
 800922e:	f7f7 fb2d 	bl	800088c <__aeabi_ddiv>
 8009232:	4652      	mov	r2, sl
 8009234:	465b      	mov	r3, fp
 8009236:	f7f7 f847 	bl	80002c8 <__aeabi_dsub>
 800923a:	9d01      	ldr	r5, [sp, #4]
 800923c:	4682      	mov	sl, r0
 800923e:	468b      	mov	fp, r1
 8009240:	4649      	mov	r1, r9
 8009242:	4640      	mov	r0, r8
 8009244:	f7f7 fca8 	bl	8000b98 <__aeabi_d2iz>
 8009248:	4606      	mov	r6, r0
 800924a:	f7f7 f98b 	bl	8000564 <__aeabi_i2d>
 800924e:	4602      	mov	r2, r0
 8009250:	460b      	mov	r3, r1
 8009252:	4640      	mov	r0, r8
 8009254:	4649      	mov	r1, r9
 8009256:	f7f7 f837 	bl	80002c8 <__aeabi_dsub>
 800925a:	3630      	adds	r6, #48	; 0x30
 800925c:	f805 6b01 	strb.w	r6, [r5], #1
 8009260:	4652      	mov	r2, sl
 8009262:	465b      	mov	r3, fp
 8009264:	4680      	mov	r8, r0
 8009266:	4689      	mov	r9, r1
 8009268:	f7f7 fc58 	bl	8000b1c <__aeabi_dcmplt>
 800926c:	2800      	cmp	r0, #0
 800926e:	d163      	bne.n	8009338 <_dtoa_r+0x608>
 8009270:	4642      	mov	r2, r8
 8009272:	464b      	mov	r3, r9
 8009274:	4936      	ldr	r1, [pc, #216]	; (8009350 <_dtoa_r+0x620>)
 8009276:	2000      	movs	r0, #0
 8009278:	f7f7 f826 	bl	80002c8 <__aeabi_dsub>
 800927c:	4652      	mov	r2, sl
 800927e:	465b      	mov	r3, fp
 8009280:	f7f7 fc4c 	bl	8000b1c <__aeabi_dcmplt>
 8009284:	2800      	cmp	r0, #0
 8009286:	f040 80b5 	bne.w	80093f4 <_dtoa_r+0x6c4>
 800928a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800928c:	429d      	cmp	r5, r3
 800928e:	d081      	beq.n	8009194 <_dtoa_r+0x464>
 8009290:	4b30      	ldr	r3, [pc, #192]	; (8009354 <_dtoa_r+0x624>)
 8009292:	2200      	movs	r2, #0
 8009294:	4650      	mov	r0, sl
 8009296:	4659      	mov	r1, fp
 8009298:	f7f7 f9ce 	bl	8000638 <__aeabi_dmul>
 800929c:	4b2d      	ldr	r3, [pc, #180]	; (8009354 <_dtoa_r+0x624>)
 800929e:	4682      	mov	sl, r0
 80092a0:	468b      	mov	fp, r1
 80092a2:	4640      	mov	r0, r8
 80092a4:	4649      	mov	r1, r9
 80092a6:	2200      	movs	r2, #0
 80092a8:	f7f7 f9c6 	bl	8000638 <__aeabi_dmul>
 80092ac:	4680      	mov	r8, r0
 80092ae:	4689      	mov	r9, r1
 80092b0:	e7c6      	b.n	8009240 <_dtoa_r+0x510>
 80092b2:	4650      	mov	r0, sl
 80092b4:	4659      	mov	r1, fp
 80092b6:	f7f7 f9bf 	bl	8000638 <__aeabi_dmul>
 80092ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092bc:	9d01      	ldr	r5, [sp, #4]
 80092be:	930f      	str	r3, [sp, #60]	; 0x3c
 80092c0:	4682      	mov	sl, r0
 80092c2:	468b      	mov	fp, r1
 80092c4:	4649      	mov	r1, r9
 80092c6:	4640      	mov	r0, r8
 80092c8:	f7f7 fc66 	bl	8000b98 <__aeabi_d2iz>
 80092cc:	4606      	mov	r6, r0
 80092ce:	f7f7 f949 	bl	8000564 <__aeabi_i2d>
 80092d2:	3630      	adds	r6, #48	; 0x30
 80092d4:	4602      	mov	r2, r0
 80092d6:	460b      	mov	r3, r1
 80092d8:	4640      	mov	r0, r8
 80092da:	4649      	mov	r1, r9
 80092dc:	f7f6 fff4 	bl	80002c8 <__aeabi_dsub>
 80092e0:	f805 6b01 	strb.w	r6, [r5], #1
 80092e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80092e6:	429d      	cmp	r5, r3
 80092e8:	4680      	mov	r8, r0
 80092ea:	4689      	mov	r9, r1
 80092ec:	f04f 0200 	mov.w	r2, #0
 80092f0:	d124      	bne.n	800933c <_dtoa_r+0x60c>
 80092f2:	4b1b      	ldr	r3, [pc, #108]	; (8009360 <_dtoa_r+0x630>)
 80092f4:	4650      	mov	r0, sl
 80092f6:	4659      	mov	r1, fp
 80092f8:	f7f6 ffe8 	bl	80002cc <__adddf3>
 80092fc:	4602      	mov	r2, r0
 80092fe:	460b      	mov	r3, r1
 8009300:	4640      	mov	r0, r8
 8009302:	4649      	mov	r1, r9
 8009304:	f7f7 fc28 	bl	8000b58 <__aeabi_dcmpgt>
 8009308:	2800      	cmp	r0, #0
 800930a:	d173      	bne.n	80093f4 <_dtoa_r+0x6c4>
 800930c:	4652      	mov	r2, sl
 800930e:	465b      	mov	r3, fp
 8009310:	4913      	ldr	r1, [pc, #76]	; (8009360 <_dtoa_r+0x630>)
 8009312:	2000      	movs	r0, #0
 8009314:	f7f6 ffd8 	bl	80002c8 <__aeabi_dsub>
 8009318:	4602      	mov	r2, r0
 800931a:	460b      	mov	r3, r1
 800931c:	4640      	mov	r0, r8
 800931e:	4649      	mov	r1, r9
 8009320:	f7f7 fbfc 	bl	8000b1c <__aeabi_dcmplt>
 8009324:	2800      	cmp	r0, #0
 8009326:	f43f af35 	beq.w	8009194 <_dtoa_r+0x464>
 800932a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800932c:	1e6b      	subs	r3, r5, #1
 800932e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009330:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009334:	2b30      	cmp	r3, #48	; 0x30
 8009336:	d0f8      	beq.n	800932a <_dtoa_r+0x5fa>
 8009338:	9700      	str	r7, [sp, #0]
 800933a:	e049      	b.n	80093d0 <_dtoa_r+0x6a0>
 800933c:	4b05      	ldr	r3, [pc, #20]	; (8009354 <_dtoa_r+0x624>)
 800933e:	f7f7 f97b 	bl	8000638 <__aeabi_dmul>
 8009342:	4680      	mov	r8, r0
 8009344:	4689      	mov	r9, r1
 8009346:	e7bd      	b.n	80092c4 <_dtoa_r+0x594>
 8009348:	0800cdc8 	.word	0x0800cdc8
 800934c:	0800cda0 	.word	0x0800cda0
 8009350:	3ff00000 	.word	0x3ff00000
 8009354:	40240000 	.word	0x40240000
 8009358:	401c0000 	.word	0x401c0000
 800935c:	40140000 	.word	0x40140000
 8009360:	3fe00000 	.word	0x3fe00000
 8009364:	9d01      	ldr	r5, [sp, #4]
 8009366:	4656      	mov	r6, sl
 8009368:	465f      	mov	r7, fp
 800936a:	4642      	mov	r2, r8
 800936c:	464b      	mov	r3, r9
 800936e:	4630      	mov	r0, r6
 8009370:	4639      	mov	r1, r7
 8009372:	f7f7 fa8b 	bl	800088c <__aeabi_ddiv>
 8009376:	f7f7 fc0f 	bl	8000b98 <__aeabi_d2iz>
 800937a:	4682      	mov	sl, r0
 800937c:	f7f7 f8f2 	bl	8000564 <__aeabi_i2d>
 8009380:	4642      	mov	r2, r8
 8009382:	464b      	mov	r3, r9
 8009384:	f7f7 f958 	bl	8000638 <__aeabi_dmul>
 8009388:	4602      	mov	r2, r0
 800938a:	460b      	mov	r3, r1
 800938c:	4630      	mov	r0, r6
 800938e:	4639      	mov	r1, r7
 8009390:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009394:	f7f6 ff98 	bl	80002c8 <__aeabi_dsub>
 8009398:	f805 6b01 	strb.w	r6, [r5], #1
 800939c:	9e01      	ldr	r6, [sp, #4]
 800939e:	9f03      	ldr	r7, [sp, #12]
 80093a0:	1bae      	subs	r6, r5, r6
 80093a2:	42b7      	cmp	r7, r6
 80093a4:	4602      	mov	r2, r0
 80093a6:	460b      	mov	r3, r1
 80093a8:	d135      	bne.n	8009416 <_dtoa_r+0x6e6>
 80093aa:	f7f6 ff8f 	bl	80002cc <__adddf3>
 80093ae:	4642      	mov	r2, r8
 80093b0:	464b      	mov	r3, r9
 80093b2:	4606      	mov	r6, r0
 80093b4:	460f      	mov	r7, r1
 80093b6:	f7f7 fbcf 	bl	8000b58 <__aeabi_dcmpgt>
 80093ba:	b9d0      	cbnz	r0, 80093f2 <_dtoa_r+0x6c2>
 80093bc:	4642      	mov	r2, r8
 80093be:	464b      	mov	r3, r9
 80093c0:	4630      	mov	r0, r6
 80093c2:	4639      	mov	r1, r7
 80093c4:	f7f7 fba0 	bl	8000b08 <__aeabi_dcmpeq>
 80093c8:	b110      	cbz	r0, 80093d0 <_dtoa_r+0x6a0>
 80093ca:	f01a 0f01 	tst.w	sl, #1
 80093ce:	d110      	bne.n	80093f2 <_dtoa_r+0x6c2>
 80093d0:	4620      	mov	r0, r4
 80093d2:	ee18 1a10 	vmov	r1, s16
 80093d6:	f001 f821 	bl	800a41c <_Bfree>
 80093da:	2300      	movs	r3, #0
 80093dc:	9800      	ldr	r0, [sp, #0]
 80093de:	702b      	strb	r3, [r5, #0]
 80093e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80093e2:	3001      	adds	r0, #1
 80093e4:	6018      	str	r0, [r3, #0]
 80093e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	f43f acf1 	beq.w	8008dd0 <_dtoa_r+0xa0>
 80093ee:	601d      	str	r5, [r3, #0]
 80093f0:	e4ee      	b.n	8008dd0 <_dtoa_r+0xa0>
 80093f2:	9f00      	ldr	r7, [sp, #0]
 80093f4:	462b      	mov	r3, r5
 80093f6:	461d      	mov	r5, r3
 80093f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80093fc:	2a39      	cmp	r2, #57	; 0x39
 80093fe:	d106      	bne.n	800940e <_dtoa_r+0x6de>
 8009400:	9a01      	ldr	r2, [sp, #4]
 8009402:	429a      	cmp	r2, r3
 8009404:	d1f7      	bne.n	80093f6 <_dtoa_r+0x6c6>
 8009406:	9901      	ldr	r1, [sp, #4]
 8009408:	2230      	movs	r2, #48	; 0x30
 800940a:	3701      	adds	r7, #1
 800940c:	700a      	strb	r2, [r1, #0]
 800940e:	781a      	ldrb	r2, [r3, #0]
 8009410:	3201      	adds	r2, #1
 8009412:	701a      	strb	r2, [r3, #0]
 8009414:	e790      	b.n	8009338 <_dtoa_r+0x608>
 8009416:	4ba6      	ldr	r3, [pc, #664]	; (80096b0 <_dtoa_r+0x980>)
 8009418:	2200      	movs	r2, #0
 800941a:	f7f7 f90d 	bl	8000638 <__aeabi_dmul>
 800941e:	2200      	movs	r2, #0
 8009420:	2300      	movs	r3, #0
 8009422:	4606      	mov	r6, r0
 8009424:	460f      	mov	r7, r1
 8009426:	f7f7 fb6f 	bl	8000b08 <__aeabi_dcmpeq>
 800942a:	2800      	cmp	r0, #0
 800942c:	d09d      	beq.n	800936a <_dtoa_r+0x63a>
 800942e:	e7cf      	b.n	80093d0 <_dtoa_r+0x6a0>
 8009430:	9a08      	ldr	r2, [sp, #32]
 8009432:	2a00      	cmp	r2, #0
 8009434:	f000 80d7 	beq.w	80095e6 <_dtoa_r+0x8b6>
 8009438:	9a06      	ldr	r2, [sp, #24]
 800943a:	2a01      	cmp	r2, #1
 800943c:	f300 80ba 	bgt.w	80095b4 <_dtoa_r+0x884>
 8009440:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009442:	2a00      	cmp	r2, #0
 8009444:	f000 80b2 	beq.w	80095ac <_dtoa_r+0x87c>
 8009448:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800944c:	9e07      	ldr	r6, [sp, #28]
 800944e:	9d04      	ldr	r5, [sp, #16]
 8009450:	9a04      	ldr	r2, [sp, #16]
 8009452:	441a      	add	r2, r3
 8009454:	9204      	str	r2, [sp, #16]
 8009456:	9a05      	ldr	r2, [sp, #20]
 8009458:	2101      	movs	r1, #1
 800945a:	441a      	add	r2, r3
 800945c:	4620      	mov	r0, r4
 800945e:	9205      	str	r2, [sp, #20]
 8009460:	f001 f8de 	bl	800a620 <__i2b>
 8009464:	4607      	mov	r7, r0
 8009466:	2d00      	cmp	r5, #0
 8009468:	dd0c      	ble.n	8009484 <_dtoa_r+0x754>
 800946a:	9b05      	ldr	r3, [sp, #20]
 800946c:	2b00      	cmp	r3, #0
 800946e:	dd09      	ble.n	8009484 <_dtoa_r+0x754>
 8009470:	42ab      	cmp	r3, r5
 8009472:	9a04      	ldr	r2, [sp, #16]
 8009474:	bfa8      	it	ge
 8009476:	462b      	movge	r3, r5
 8009478:	1ad2      	subs	r2, r2, r3
 800947a:	9204      	str	r2, [sp, #16]
 800947c:	9a05      	ldr	r2, [sp, #20]
 800947e:	1aed      	subs	r5, r5, r3
 8009480:	1ad3      	subs	r3, r2, r3
 8009482:	9305      	str	r3, [sp, #20]
 8009484:	9b07      	ldr	r3, [sp, #28]
 8009486:	b31b      	cbz	r3, 80094d0 <_dtoa_r+0x7a0>
 8009488:	9b08      	ldr	r3, [sp, #32]
 800948a:	2b00      	cmp	r3, #0
 800948c:	f000 80af 	beq.w	80095ee <_dtoa_r+0x8be>
 8009490:	2e00      	cmp	r6, #0
 8009492:	dd13      	ble.n	80094bc <_dtoa_r+0x78c>
 8009494:	4639      	mov	r1, r7
 8009496:	4632      	mov	r2, r6
 8009498:	4620      	mov	r0, r4
 800949a:	f001 f981 	bl	800a7a0 <__pow5mult>
 800949e:	ee18 2a10 	vmov	r2, s16
 80094a2:	4601      	mov	r1, r0
 80094a4:	4607      	mov	r7, r0
 80094a6:	4620      	mov	r0, r4
 80094a8:	f001 f8d0 	bl	800a64c <__multiply>
 80094ac:	ee18 1a10 	vmov	r1, s16
 80094b0:	4680      	mov	r8, r0
 80094b2:	4620      	mov	r0, r4
 80094b4:	f000 ffb2 	bl	800a41c <_Bfree>
 80094b8:	ee08 8a10 	vmov	s16, r8
 80094bc:	9b07      	ldr	r3, [sp, #28]
 80094be:	1b9a      	subs	r2, r3, r6
 80094c0:	d006      	beq.n	80094d0 <_dtoa_r+0x7a0>
 80094c2:	ee18 1a10 	vmov	r1, s16
 80094c6:	4620      	mov	r0, r4
 80094c8:	f001 f96a 	bl	800a7a0 <__pow5mult>
 80094cc:	ee08 0a10 	vmov	s16, r0
 80094d0:	2101      	movs	r1, #1
 80094d2:	4620      	mov	r0, r4
 80094d4:	f001 f8a4 	bl	800a620 <__i2b>
 80094d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094da:	2b00      	cmp	r3, #0
 80094dc:	4606      	mov	r6, r0
 80094de:	f340 8088 	ble.w	80095f2 <_dtoa_r+0x8c2>
 80094e2:	461a      	mov	r2, r3
 80094e4:	4601      	mov	r1, r0
 80094e6:	4620      	mov	r0, r4
 80094e8:	f001 f95a 	bl	800a7a0 <__pow5mult>
 80094ec:	9b06      	ldr	r3, [sp, #24]
 80094ee:	2b01      	cmp	r3, #1
 80094f0:	4606      	mov	r6, r0
 80094f2:	f340 8081 	ble.w	80095f8 <_dtoa_r+0x8c8>
 80094f6:	f04f 0800 	mov.w	r8, #0
 80094fa:	6933      	ldr	r3, [r6, #16]
 80094fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009500:	6918      	ldr	r0, [r3, #16]
 8009502:	f001 f83d 	bl	800a580 <__hi0bits>
 8009506:	f1c0 0020 	rsb	r0, r0, #32
 800950a:	9b05      	ldr	r3, [sp, #20]
 800950c:	4418      	add	r0, r3
 800950e:	f010 001f 	ands.w	r0, r0, #31
 8009512:	f000 8092 	beq.w	800963a <_dtoa_r+0x90a>
 8009516:	f1c0 0320 	rsb	r3, r0, #32
 800951a:	2b04      	cmp	r3, #4
 800951c:	f340 808a 	ble.w	8009634 <_dtoa_r+0x904>
 8009520:	f1c0 001c 	rsb	r0, r0, #28
 8009524:	9b04      	ldr	r3, [sp, #16]
 8009526:	4403      	add	r3, r0
 8009528:	9304      	str	r3, [sp, #16]
 800952a:	9b05      	ldr	r3, [sp, #20]
 800952c:	4403      	add	r3, r0
 800952e:	4405      	add	r5, r0
 8009530:	9305      	str	r3, [sp, #20]
 8009532:	9b04      	ldr	r3, [sp, #16]
 8009534:	2b00      	cmp	r3, #0
 8009536:	dd07      	ble.n	8009548 <_dtoa_r+0x818>
 8009538:	ee18 1a10 	vmov	r1, s16
 800953c:	461a      	mov	r2, r3
 800953e:	4620      	mov	r0, r4
 8009540:	f001 f988 	bl	800a854 <__lshift>
 8009544:	ee08 0a10 	vmov	s16, r0
 8009548:	9b05      	ldr	r3, [sp, #20]
 800954a:	2b00      	cmp	r3, #0
 800954c:	dd05      	ble.n	800955a <_dtoa_r+0x82a>
 800954e:	4631      	mov	r1, r6
 8009550:	461a      	mov	r2, r3
 8009552:	4620      	mov	r0, r4
 8009554:	f001 f97e 	bl	800a854 <__lshift>
 8009558:	4606      	mov	r6, r0
 800955a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800955c:	2b00      	cmp	r3, #0
 800955e:	d06e      	beq.n	800963e <_dtoa_r+0x90e>
 8009560:	ee18 0a10 	vmov	r0, s16
 8009564:	4631      	mov	r1, r6
 8009566:	f001 f9e5 	bl	800a934 <__mcmp>
 800956a:	2800      	cmp	r0, #0
 800956c:	da67      	bge.n	800963e <_dtoa_r+0x90e>
 800956e:	9b00      	ldr	r3, [sp, #0]
 8009570:	3b01      	subs	r3, #1
 8009572:	ee18 1a10 	vmov	r1, s16
 8009576:	9300      	str	r3, [sp, #0]
 8009578:	220a      	movs	r2, #10
 800957a:	2300      	movs	r3, #0
 800957c:	4620      	mov	r0, r4
 800957e:	f000 ff6f 	bl	800a460 <__multadd>
 8009582:	9b08      	ldr	r3, [sp, #32]
 8009584:	ee08 0a10 	vmov	s16, r0
 8009588:	2b00      	cmp	r3, #0
 800958a:	f000 81b1 	beq.w	80098f0 <_dtoa_r+0xbc0>
 800958e:	2300      	movs	r3, #0
 8009590:	4639      	mov	r1, r7
 8009592:	220a      	movs	r2, #10
 8009594:	4620      	mov	r0, r4
 8009596:	f000 ff63 	bl	800a460 <__multadd>
 800959a:	9b02      	ldr	r3, [sp, #8]
 800959c:	2b00      	cmp	r3, #0
 800959e:	4607      	mov	r7, r0
 80095a0:	f300 808e 	bgt.w	80096c0 <_dtoa_r+0x990>
 80095a4:	9b06      	ldr	r3, [sp, #24]
 80095a6:	2b02      	cmp	r3, #2
 80095a8:	dc51      	bgt.n	800964e <_dtoa_r+0x91e>
 80095aa:	e089      	b.n	80096c0 <_dtoa_r+0x990>
 80095ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80095ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80095b2:	e74b      	b.n	800944c <_dtoa_r+0x71c>
 80095b4:	9b03      	ldr	r3, [sp, #12]
 80095b6:	1e5e      	subs	r6, r3, #1
 80095b8:	9b07      	ldr	r3, [sp, #28]
 80095ba:	42b3      	cmp	r3, r6
 80095bc:	bfbf      	itttt	lt
 80095be:	9b07      	ldrlt	r3, [sp, #28]
 80095c0:	9607      	strlt	r6, [sp, #28]
 80095c2:	1af2      	sublt	r2, r6, r3
 80095c4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80095c6:	bfb6      	itet	lt
 80095c8:	189b      	addlt	r3, r3, r2
 80095ca:	1b9e      	subge	r6, r3, r6
 80095cc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80095ce:	9b03      	ldr	r3, [sp, #12]
 80095d0:	bfb8      	it	lt
 80095d2:	2600      	movlt	r6, #0
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	bfb7      	itett	lt
 80095d8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80095dc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80095e0:	1a9d      	sublt	r5, r3, r2
 80095e2:	2300      	movlt	r3, #0
 80095e4:	e734      	b.n	8009450 <_dtoa_r+0x720>
 80095e6:	9e07      	ldr	r6, [sp, #28]
 80095e8:	9d04      	ldr	r5, [sp, #16]
 80095ea:	9f08      	ldr	r7, [sp, #32]
 80095ec:	e73b      	b.n	8009466 <_dtoa_r+0x736>
 80095ee:	9a07      	ldr	r2, [sp, #28]
 80095f0:	e767      	b.n	80094c2 <_dtoa_r+0x792>
 80095f2:	9b06      	ldr	r3, [sp, #24]
 80095f4:	2b01      	cmp	r3, #1
 80095f6:	dc18      	bgt.n	800962a <_dtoa_r+0x8fa>
 80095f8:	f1ba 0f00 	cmp.w	sl, #0
 80095fc:	d115      	bne.n	800962a <_dtoa_r+0x8fa>
 80095fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009602:	b993      	cbnz	r3, 800962a <_dtoa_r+0x8fa>
 8009604:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009608:	0d1b      	lsrs	r3, r3, #20
 800960a:	051b      	lsls	r3, r3, #20
 800960c:	b183      	cbz	r3, 8009630 <_dtoa_r+0x900>
 800960e:	9b04      	ldr	r3, [sp, #16]
 8009610:	3301      	adds	r3, #1
 8009612:	9304      	str	r3, [sp, #16]
 8009614:	9b05      	ldr	r3, [sp, #20]
 8009616:	3301      	adds	r3, #1
 8009618:	9305      	str	r3, [sp, #20]
 800961a:	f04f 0801 	mov.w	r8, #1
 800961e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009620:	2b00      	cmp	r3, #0
 8009622:	f47f af6a 	bne.w	80094fa <_dtoa_r+0x7ca>
 8009626:	2001      	movs	r0, #1
 8009628:	e76f      	b.n	800950a <_dtoa_r+0x7da>
 800962a:	f04f 0800 	mov.w	r8, #0
 800962e:	e7f6      	b.n	800961e <_dtoa_r+0x8ee>
 8009630:	4698      	mov	r8, r3
 8009632:	e7f4      	b.n	800961e <_dtoa_r+0x8ee>
 8009634:	f43f af7d 	beq.w	8009532 <_dtoa_r+0x802>
 8009638:	4618      	mov	r0, r3
 800963a:	301c      	adds	r0, #28
 800963c:	e772      	b.n	8009524 <_dtoa_r+0x7f4>
 800963e:	9b03      	ldr	r3, [sp, #12]
 8009640:	2b00      	cmp	r3, #0
 8009642:	dc37      	bgt.n	80096b4 <_dtoa_r+0x984>
 8009644:	9b06      	ldr	r3, [sp, #24]
 8009646:	2b02      	cmp	r3, #2
 8009648:	dd34      	ble.n	80096b4 <_dtoa_r+0x984>
 800964a:	9b03      	ldr	r3, [sp, #12]
 800964c:	9302      	str	r3, [sp, #8]
 800964e:	9b02      	ldr	r3, [sp, #8]
 8009650:	b96b      	cbnz	r3, 800966e <_dtoa_r+0x93e>
 8009652:	4631      	mov	r1, r6
 8009654:	2205      	movs	r2, #5
 8009656:	4620      	mov	r0, r4
 8009658:	f000 ff02 	bl	800a460 <__multadd>
 800965c:	4601      	mov	r1, r0
 800965e:	4606      	mov	r6, r0
 8009660:	ee18 0a10 	vmov	r0, s16
 8009664:	f001 f966 	bl	800a934 <__mcmp>
 8009668:	2800      	cmp	r0, #0
 800966a:	f73f adbb 	bgt.w	80091e4 <_dtoa_r+0x4b4>
 800966e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009670:	9d01      	ldr	r5, [sp, #4]
 8009672:	43db      	mvns	r3, r3
 8009674:	9300      	str	r3, [sp, #0]
 8009676:	f04f 0800 	mov.w	r8, #0
 800967a:	4631      	mov	r1, r6
 800967c:	4620      	mov	r0, r4
 800967e:	f000 fecd 	bl	800a41c <_Bfree>
 8009682:	2f00      	cmp	r7, #0
 8009684:	f43f aea4 	beq.w	80093d0 <_dtoa_r+0x6a0>
 8009688:	f1b8 0f00 	cmp.w	r8, #0
 800968c:	d005      	beq.n	800969a <_dtoa_r+0x96a>
 800968e:	45b8      	cmp	r8, r7
 8009690:	d003      	beq.n	800969a <_dtoa_r+0x96a>
 8009692:	4641      	mov	r1, r8
 8009694:	4620      	mov	r0, r4
 8009696:	f000 fec1 	bl	800a41c <_Bfree>
 800969a:	4639      	mov	r1, r7
 800969c:	4620      	mov	r0, r4
 800969e:	f000 febd 	bl	800a41c <_Bfree>
 80096a2:	e695      	b.n	80093d0 <_dtoa_r+0x6a0>
 80096a4:	2600      	movs	r6, #0
 80096a6:	4637      	mov	r7, r6
 80096a8:	e7e1      	b.n	800966e <_dtoa_r+0x93e>
 80096aa:	9700      	str	r7, [sp, #0]
 80096ac:	4637      	mov	r7, r6
 80096ae:	e599      	b.n	80091e4 <_dtoa_r+0x4b4>
 80096b0:	40240000 	.word	0x40240000
 80096b4:	9b08      	ldr	r3, [sp, #32]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	f000 80ca 	beq.w	8009850 <_dtoa_r+0xb20>
 80096bc:	9b03      	ldr	r3, [sp, #12]
 80096be:	9302      	str	r3, [sp, #8]
 80096c0:	2d00      	cmp	r5, #0
 80096c2:	dd05      	ble.n	80096d0 <_dtoa_r+0x9a0>
 80096c4:	4639      	mov	r1, r7
 80096c6:	462a      	mov	r2, r5
 80096c8:	4620      	mov	r0, r4
 80096ca:	f001 f8c3 	bl	800a854 <__lshift>
 80096ce:	4607      	mov	r7, r0
 80096d0:	f1b8 0f00 	cmp.w	r8, #0
 80096d4:	d05b      	beq.n	800978e <_dtoa_r+0xa5e>
 80096d6:	6879      	ldr	r1, [r7, #4]
 80096d8:	4620      	mov	r0, r4
 80096da:	f000 fe5f 	bl	800a39c <_Balloc>
 80096de:	4605      	mov	r5, r0
 80096e0:	b928      	cbnz	r0, 80096ee <_dtoa_r+0x9be>
 80096e2:	4b87      	ldr	r3, [pc, #540]	; (8009900 <_dtoa_r+0xbd0>)
 80096e4:	4602      	mov	r2, r0
 80096e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80096ea:	f7ff bb3b 	b.w	8008d64 <_dtoa_r+0x34>
 80096ee:	693a      	ldr	r2, [r7, #16]
 80096f0:	3202      	adds	r2, #2
 80096f2:	0092      	lsls	r2, r2, #2
 80096f4:	f107 010c 	add.w	r1, r7, #12
 80096f8:	300c      	adds	r0, #12
 80096fa:	f7fd fc8b 	bl	8007014 <memcpy>
 80096fe:	2201      	movs	r2, #1
 8009700:	4629      	mov	r1, r5
 8009702:	4620      	mov	r0, r4
 8009704:	f001 f8a6 	bl	800a854 <__lshift>
 8009708:	9b01      	ldr	r3, [sp, #4]
 800970a:	f103 0901 	add.w	r9, r3, #1
 800970e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8009712:	4413      	add	r3, r2
 8009714:	9305      	str	r3, [sp, #20]
 8009716:	f00a 0301 	and.w	r3, sl, #1
 800971a:	46b8      	mov	r8, r7
 800971c:	9304      	str	r3, [sp, #16]
 800971e:	4607      	mov	r7, r0
 8009720:	4631      	mov	r1, r6
 8009722:	ee18 0a10 	vmov	r0, s16
 8009726:	f7ff fa77 	bl	8008c18 <quorem>
 800972a:	4641      	mov	r1, r8
 800972c:	9002      	str	r0, [sp, #8]
 800972e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009732:	ee18 0a10 	vmov	r0, s16
 8009736:	f001 f8fd 	bl	800a934 <__mcmp>
 800973a:	463a      	mov	r2, r7
 800973c:	9003      	str	r0, [sp, #12]
 800973e:	4631      	mov	r1, r6
 8009740:	4620      	mov	r0, r4
 8009742:	f001 f913 	bl	800a96c <__mdiff>
 8009746:	68c2      	ldr	r2, [r0, #12]
 8009748:	f109 3bff 	add.w	fp, r9, #4294967295
 800974c:	4605      	mov	r5, r0
 800974e:	bb02      	cbnz	r2, 8009792 <_dtoa_r+0xa62>
 8009750:	4601      	mov	r1, r0
 8009752:	ee18 0a10 	vmov	r0, s16
 8009756:	f001 f8ed 	bl	800a934 <__mcmp>
 800975a:	4602      	mov	r2, r0
 800975c:	4629      	mov	r1, r5
 800975e:	4620      	mov	r0, r4
 8009760:	9207      	str	r2, [sp, #28]
 8009762:	f000 fe5b 	bl	800a41c <_Bfree>
 8009766:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800976a:	ea43 0102 	orr.w	r1, r3, r2
 800976e:	9b04      	ldr	r3, [sp, #16]
 8009770:	430b      	orrs	r3, r1
 8009772:	464d      	mov	r5, r9
 8009774:	d10f      	bne.n	8009796 <_dtoa_r+0xa66>
 8009776:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800977a:	d02a      	beq.n	80097d2 <_dtoa_r+0xaa2>
 800977c:	9b03      	ldr	r3, [sp, #12]
 800977e:	2b00      	cmp	r3, #0
 8009780:	dd02      	ble.n	8009788 <_dtoa_r+0xa58>
 8009782:	9b02      	ldr	r3, [sp, #8]
 8009784:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009788:	f88b a000 	strb.w	sl, [fp]
 800978c:	e775      	b.n	800967a <_dtoa_r+0x94a>
 800978e:	4638      	mov	r0, r7
 8009790:	e7ba      	b.n	8009708 <_dtoa_r+0x9d8>
 8009792:	2201      	movs	r2, #1
 8009794:	e7e2      	b.n	800975c <_dtoa_r+0xa2c>
 8009796:	9b03      	ldr	r3, [sp, #12]
 8009798:	2b00      	cmp	r3, #0
 800979a:	db04      	blt.n	80097a6 <_dtoa_r+0xa76>
 800979c:	9906      	ldr	r1, [sp, #24]
 800979e:	430b      	orrs	r3, r1
 80097a0:	9904      	ldr	r1, [sp, #16]
 80097a2:	430b      	orrs	r3, r1
 80097a4:	d122      	bne.n	80097ec <_dtoa_r+0xabc>
 80097a6:	2a00      	cmp	r2, #0
 80097a8:	ddee      	ble.n	8009788 <_dtoa_r+0xa58>
 80097aa:	ee18 1a10 	vmov	r1, s16
 80097ae:	2201      	movs	r2, #1
 80097b0:	4620      	mov	r0, r4
 80097b2:	f001 f84f 	bl	800a854 <__lshift>
 80097b6:	4631      	mov	r1, r6
 80097b8:	ee08 0a10 	vmov	s16, r0
 80097bc:	f001 f8ba 	bl	800a934 <__mcmp>
 80097c0:	2800      	cmp	r0, #0
 80097c2:	dc03      	bgt.n	80097cc <_dtoa_r+0xa9c>
 80097c4:	d1e0      	bne.n	8009788 <_dtoa_r+0xa58>
 80097c6:	f01a 0f01 	tst.w	sl, #1
 80097ca:	d0dd      	beq.n	8009788 <_dtoa_r+0xa58>
 80097cc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80097d0:	d1d7      	bne.n	8009782 <_dtoa_r+0xa52>
 80097d2:	2339      	movs	r3, #57	; 0x39
 80097d4:	f88b 3000 	strb.w	r3, [fp]
 80097d8:	462b      	mov	r3, r5
 80097da:	461d      	mov	r5, r3
 80097dc:	3b01      	subs	r3, #1
 80097de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80097e2:	2a39      	cmp	r2, #57	; 0x39
 80097e4:	d071      	beq.n	80098ca <_dtoa_r+0xb9a>
 80097e6:	3201      	adds	r2, #1
 80097e8:	701a      	strb	r2, [r3, #0]
 80097ea:	e746      	b.n	800967a <_dtoa_r+0x94a>
 80097ec:	2a00      	cmp	r2, #0
 80097ee:	dd07      	ble.n	8009800 <_dtoa_r+0xad0>
 80097f0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80097f4:	d0ed      	beq.n	80097d2 <_dtoa_r+0xaa2>
 80097f6:	f10a 0301 	add.w	r3, sl, #1
 80097fa:	f88b 3000 	strb.w	r3, [fp]
 80097fe:	e73c      	b.n	800967a <_dtoa_r+0x94a>
 8009800:	9b05      	ldr	r3, [sp, #20]
 8009802:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009806:	4599      	cmp	r9, r3
 8009808:	d047      	beq.n	800989a <_dtoa_r+0xb6a>
 800980a:	ee18 1a10 	vmov	r1, s16
 800980e:	2300      	movs	r3, #0
 8009810:	220a      	movs	r2, #10
 8009812:	4620      	mov	r0, r4
 8009814:	f000 fe24 	bl	800a460 <__multadd>
 8009818:	45b8      	cmp	r8, r7
 800981a:	ee08 0a10 	vmov	s16, r0
 800981e:	f04f 0300 	mov.w	r3, #0
 8009822:	f04f 020a 	mov.w	r2, #10
 8009826:	4641      	mov	r1, r8
 8009828:	4620      	mov	r0, r4
 800982a:	d106      	bne.n	800983a <_dtoa_r+0xb0a>
 800982c:	f000 fe18 	bl	800a460 <__multadd>
 8009830:	4680      	mov	r8, r0
 8009832:	4607      	mov	r7, r0
 8009834:	f109 0901 	add.w	r9, r9, #1
 8009838:	e772      	b.n	8009720 <_dtoa_r+0x9f0>
 800983a:	f000 fe11 	bl	800a460 <__multadd>
 800983e:	4639      	mov	r1, r7
 8009840:	4680      	mov	r8, r0
 8009842:	2300      	movs	r3, #0
 8009844:	220a      	movs	r2, #10
 8009846:	4620      	mov	r0, r4
 8009848:	f000 fe0a 	bl	800a460 <__multadd>
 800984c:	4607      	mov	r7, r0
 800984e:	e7f1      	b.n	8009834 <_dtoa_r+0xb04>
 8009850:	9b03      	ldr	r3, [sp, #12]
 8009852:	9302      	str	r3, [sp, #8]
 8009854:	9d01      	ldr	r5, [sp, #4]
 8009856:	ee18 0a10 	vmov	r0, s16
 800985a:	4631      	mov	r1, r6
 800985c:	f7ff f9dc 	bl	8008c18 <quorem>
 8009860:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009864:	9b01      	ldr	r3, [sp, #4]
 8009866:	f805 ab01 	strb.w	sl, [r5], #1
 800986a:	1aea      	subs	r2, r5, r3
 800986c:	9b02      	ldr	r3, [sp, #8]
 800986e:	4293      	cmp	r3, r2
 8009870:	dd09      	ble.n	8009886 <_dtoa_r+0xb56>
 8009872:	ee18 1a10 	vmov	r1, s16
 8009876:	2300      	movs	r3, #0
 8009878:	220a      	movs	r2, #10
 800987a:	4620      	mov	r0, r4
 800987c:	f000 fdf0 	bl	800a460 <__multadd>
 8009880:	ee08 0a10 	vmov	s16, r0
 8009884:	e7e7      	b.n	8009856 <_dtoa_r+0xb26>
 8009886:	9b02      	ldr	r3, [sp, #8]
 8009888:	2b00      	cmp	r3, #0
 800988a:	bfc8      	it	gt
 800988c:	461d      	movgt	r5, r3
 800988e:	9b01      	ldr	r3, [sp, #4]
 8009890:	bfd8      	it	le
 8009892:	2501      	movle	r5, #1
 8009894:	441d      	add	r5, r3
 8009896:	f04f 0800 	mov.w	r8, #0
 800989a:	ee18 1a10 	vmov	r1, s16
 800989e:	2201      	movs	r2, #1
 80098a0:	4620      	mov	r0, r4
 80098a2:	f000 ffd7 	bl	800a854 <__lshift>
 80098a6:	4631      	mov	r1, r6
 80098a8:	ee08 0a10 	vmov	s16, r0
 80098ac:	f001 f842 	bl	800a934 <__mcmp>
 80098b0:	2800      	cmp	r0, #0
 80098b2:	dc91      	bgt.n	80097d8 <_dtoa_r+0xaa8>
 80098b4:	d102      	bne.n	80098bc <_dtoa_r+0xb8c>
 80098b6:	f01a 0f01 	tst.w	sl, #1
 80098ba:	d18d      	bne.n	80097d8 <_dtoa_r+0xaa8>
 80098bc:	462b      	mov	r3, r5
 80098be:	461d      	mov	r5, r3
 80098c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80098c4:	2a30      	cmp	r2, #48	; 0x30
 80098c6:	d0fa      	beq.n	80098be <_dtoa_r+0xb8e>
 80098c8:	e6d7      	b.n	800967a <_dtoa_r+0x94a>
 80098ca:	9a01      	ldr	r2, [sp, #4]
 80098cc:	429a      	cmp	r2, r3
 80098ce:	d184      	bne.n	80097da <_dtoa_r+0xaaa>
 80098d0:	9b00      	ldr	r3, [sp, #0]
 80098d2:	3301      	adds	r3, #1
 80098d4:	9300      	str	r3, [sp, #0]
 80098d6:	2331      	movs	r3, #49	; 0x31
 80098d8:	7013      	strb	r3, [r2, #0]
 80098da:	e6ce      	b.n	800967a <_dtoa_r+0x94a>
 80098dc:	4b09      	ldr	r3, [pc, #36]	; (8009904 <_dtoa_r+0xbd4>)
 80098de:	f7ff ba95 	b.w	8008e0c <_dtoa_r+0xdc>
 80098e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	f47f aa6e 	bne.w	8008dc6 <_dtoa_r+0x96>
 80098ea:	4b07      	ldr	r3, [pc, #28]	; (8009908 <_dtoa_r+0xbd8>)
 80098ec:	f7ff ba8e 	b.w	8008e0c <_dtoa_r+0xdc>
 80098f0:	9b02      	ldr	r3, [sp, #8]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	dcae      	bgt.n	8009854 <_dtoa_r+0xb24>
 80098f6:	9b06      	ldr	r3, [sp, #24]
 80098f8:	2b02      	cmp	r3, #2
 80098fa:	f73f aea8 	bgt.w	800964e <_dtoa_r+0x91e>
 80098fe:	e7a9      	b.n	8009854 <_dtoa_r+0xb24>
 8009900:	0800cc50 	.word	0x0800cc50
 8009904:	0800ca54 	.word	0x0800ca54
 8009908:	0800cbd1 	.word	0x0800cbd1

0800990c <__sflush_r>:
 800990c:	898a      	ldrh	r2, [r1, #12]
 800990e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009912:	4605      	mov	r5, r0
 8009914:	0710      	lsls	r0, r2, #28
 8009916:	460c      	mov	r4, r1
 8009918:	d458      	bmi.n	80099cc <__sflush_r+0xc0>
 800991a:	684b      	ldr	r3, [r1, #4]
 800991c:	2b00      	cmp	r3, #0
 800991e:	dc05      	bgt.n	800992c <__sflush_r+0x20>
 8009920:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009922:	2b00      	cmp	r3, #0
 8009924:	dc02      	bgt.n	800992c <__sflush_r+0x20>
 8009926:	2000      	movs	r0, #0
 8009928:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800992c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800992e:	2e00      	cmp	r6, #0
 8009930:	d0f9      	beq.n	8009926 <__sflush_r+0x1a>
 8009932:	2300      	movs	r3, #0
 8009934:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009938:	682f      	ldr	r7, [r5, #0]
 800993a:	602b      	str	r3, [r5, #0]
 800993c:	d032      	beq.n	80099a4 <__sflush_r+0x98>
 800993e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009940:	89a3      	ldrh	r3, [r4, #12]
 8009942:	075a      	lsls	r2, r3, #29
 8009944:	d505      	bpl.n	8009952 <__sflush_r+0x46>
 8009946:	6863      	ldr	r3, [r4, #4]
 8009948:	1ac0      	subs	r0, r0, r3
 800994a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800994c:	b10b      	cbz	r3, 8009952 <__sflush_r+0x46>
 800994e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009950:	1ac0      	subs	r0, r0, r3
 8009952:	2300      	movs	r3, #0
 8009954:	4602      	mov	r2, r0
 8009956:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009958:	6a21      	ldr	r1, [r4, #32]
 800995a:	4628      	mov	r0, r5
 800995c:	47b0      	blx	r6
 800995e:	1c43      	adds	r3, r0, #1
 8009960:	89a3      	ldrh	r3, [r4, #12]
 8009962:	d106      	bne.n	8009972 <__sflush_r+0x66>
 8009964:	6829      	ldr	r1, [r5, #0]
 8009966:	291d      	cmp	r1, #29
 8009968:	d82c      	bhi.n	80099c4 <__sflush_r+0xb8>
 800996a:	4a2a      	ldr	r2, [pc, #168]	; (8009a14 <__sflush_r+0x108>)
 800996c:	40ca      	lsrs	r2, r1
 800996e:	07d6      	lsls	r6, r2, #31
 8009970:	d528      	bpl.n	80099c4 <__sflush_r+0xb8>
 8009972:	2200      	movs	r2, #0
 8009974:	6062      	str	r2, [r4, #4]
 8009976:	04d9      	lsls	r1, r3, #19
 8009978:	6922      	ldr	r2, [r4, #16]
 800997a:	6022      	str	r2, [r4, #0]
 800997c:	d504      	bpl.n	8009988 <__sflush_r+0x7c>
 800997e:	1c42      	adds	r2, r0, #1
 8009980:	d101      	bne.n	8009986 <__sflush_r+0x7a>
 8009982:	682b      	ldr	r3, [r5, #0]
 8009984:	b903      	cbnz	r3, 8009988 <__sflush_r+0x7c>
 8009986:	6560      	str	r0, [r4, #84]	; 0x54
 8009988:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800998a:	602f      	str	r7, [r5, #0]
 800998c:	2900      	cmp	r1, #0
 800998e:	d0ca      	beq.n	8009926 <__sflush_r+0x1a>
 8009990:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009994:	4299      	cmp	r1, r3
 8009996:	d002      	beq.n	800999e <__sflush_r+0x92>
 8009998:	4628      	mov	r0, r5
 800999a:	f001 f9d7 	bl	800ad4c <_free_r>
 800999e:	2000      	movs	r0, #0
 80099a0:	6360      	str	r0, [r4, #52]	; 0x34
 80099a2:	e7c1      	b.n	8009928 <__sflush_r+0x1c>
 80099a4:	6a21      	ldr	r1, [r4, #32]
 80099a6:	2301      	movs	r3, #1
 80099a8:	4628      	mov	r0, r5
 80099aa:	47b0      	blx	r6
 80099ac:	1c41      	adds	r1, r0, #1
 80099ae:	d1c7      	bne.n	8009940 <__sflush_r+0x34>
 80099b0:	682b      	ldr	r3, [r5, #0]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d0c4      	beq.n	8009940 <__sflush_r+0x34>
 80099b6:	2b1d      	cmp	r3, #29
 80099b8:	d001      	beq.n	80099be <__sflush_r+0xb2>
 80099ba:	2b16      	cmp	r3, #22
 80099bc:	d101      	bne.n	80099c2 <__sflush_r+0xb6>
 80099be:	602f      	str	r7, [r5, #0]
 80099c0:	e7b1      	b.n	8009926 <__sflush_r+0x1a>
 80099c2:	89a3      	ldrh	r3, [r4, #12]
 80099c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099c8:	81a3      	strh	r3, [r4, #12]
 80099ca:	e7ad      	b.n	8009928 <__sflush_r+0x1c>
 80099cc:	690f      	ldr	r7, [r1, #16]
 80099ce:	2f00      	cmp	r7, #0
 80099d0:	d0a9      	beq.n	8009926 <__sflush_r+0x1a>
 80099d2:	0793      	lsls	r3, r2, #30
 80099d4:	680e      	ldr	r6, [r1, #0]
 80099d6:	bf08      	it	eq
 80099d8:	694b      	ldreq	r3, [r1, #20]
 80099da:	600f      	str	r7, [r1, #0]
 80099dc:	bf18      	it	ne
 80099de:	2300      	movne	r3, #0
 80099e0:	eba6 0807 	sub.w	r8, r6, r7
 80099e4:	608b      	str	r3, [r1, #8]
 80099e6:	f1b8 0f00 	cmp.w	r8, #0
 80099ea:	dd9c      	ble.n	8009926 <__sflush_r+0x1a>
 80099ec:	6a21      	ldr	r1, [r4, #32]
 80099ee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80099f0:	4643      	mov	r3, r8
 80099f2:	463a      	mov	r2, r7
 80099f4:	4628      	mov	r0, r5
 80099f6:	47b0      	blx	r6
 80099f8:	2800      	cmp	r0, #0
 80099fa:	dc06      	bgt.n	8009a0a <__sflush_r+0xfe>
 80099fc:	89a3      	ldrh	r3, [r4, #12]
 80099fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a02:	81a3      	strh	r3, [r4, #12]
 8009a04:	f04f 30ff 	mov.w	r0, #4294967295
 8009a08:	e78e      	b.n	8009928 <__sflush_r+0x1c>
 8009a0a:	4407      	add	r7, r0
 8009a0c:	eba8 0800 	sub.w	r8, r8, r0
 8009a10:	e7e9      	b.n	80099e6 <__sflush_r+0xda>
 8009a12:	bf00      	nop
 8009a14:	20400001 	.word	0x20400001

08009a18 <_fflush_r>:
 8009a18:	b538      	push	{r3, r4, r5, lr}
 8009a1a:	690b      	ldr	r3, [r1, #16]
 8009a1c:	4605      	mov	r5, r0
 8009a1e:	460c      	mov	r4, r1
 8009a20:	b913      	cbnz	r3, 8009a28 <_fflush_r+0x10>
 8009a22:	2500      	movs	r5, #0
 8009a24:	4628      	mov	r0, r5
 8009a26:	bd38      	pop	{r3, r4, r5, pc}
 8009a28:	b118      	cbz	r0, 8009a32 <_fflush_r+0x1a>
 8009a2a:	6983      	ldr	r3, [r0, #24]
 8009a2c:	b90b      	cbnz	r3, 8009a32 <_fflush_r+0x1a>
 8009a2e:	f000 f887 	bl	8009b40 <__sinit>
 8009a32:	4b14      	ldr	r3, [pc, #80]	; (8009a84 <_fflush_r+0x6c>)
 8009a34:	429c      	cmp	r4, r3
 8009a36:	d11b      	bne.n	8009a70 <_fflush_r+0x58>
 8009a38:	686c      	ldr	r4, [r5, #4]
 8009a3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d0ef      	beq.n	8009a22 <_fflush_r+0xa>
 8009a42:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009a44:	07d0      	lsls	r0, r2, #31
 8009a46:	d404      	bmi.n	8009a52 <_fflush_r+0x3a>
 8009a48:	0599      	lsls	r1, r3, #22
 8009a4a:	d402      	bmi.n	8009a52 <_fflush_r+0x3a>
 8009a4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a4e:	f000 fc88 	bl	800a362 <__retarget_lock_acquire_recursive>
 8009a52:	4628      	mov	r0, r5
 8009a54:	4621      	mov	r1, r4
 8009a56:	f7ff ff59 	bl	800990c <__sflush_r>
 8009a5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009a5c:	07da      	lsls	r2, r3, #31
 8009a5e:	4605      	mov	r5, r0
 8009a60:	d4e0      	bmi.n	8009a24 <_fflush_r+0xc>
 8009a62:	89a3      	ldrh	r3, [r4, #12]
 8009a64:	059b      	lsls	r3, r3, #22
 8009a66:	d4dd      	bmi.n	8009a24 <_fflush_r+0xc>
 8009a68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009a6a:	f000 fc7b 	bl	800a364 <__retarget_lock_release_recursive>
 8009a6e:	e7d9      	b.n	8009a24 <_fflush_r+0xc>
 8009a70:	4b05      	ldr	r3, [pc, #20]	; (8009a88 <_fflush_r+0x70>)
 8009a72:	429c      	cmp	r4, r3
 8009a74:	d101      	bne.n	8009a7a <_fflush_r+0x62>
 8009a76:	68ac      	ldr	r4, [r5, #8]
 8009a78:	e7df      	b.n	8009a3a <_fflush_r+0x22>
 8009a7a:	4b04      	ldr	r3, [pc, #16]	; (8009a8c <_fflush_r+0x74>)
 8009a7c:	429c      	cmp	r4, r3
 8009a7e:	bf08      	it	eq
 8009a80:	68ec      	ldreq	r4, [r5, #12]
 8009a82:	e7da      	b.n	8009a3a <_fflush_r+0x22>
 8009a84:	0800cc84 	.word	0x0800cc84
 8009a88:	0800cca4 	.word	0x0800cca4
 8009a8c:	0800cc64 	.word	0x0800cc64

08009a90 <std>:
 8009a90:	2300      	movs	r3, #0
 8009a92:	b510      	push	{r4, lr}
 8009a94:	4604      	mov	r4, r0
 8009a96:	e9c0 3300 	strd	r3, r3, [r0]
 8009a9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a9e:	6083      	str	r3, [r0, #8]
 8009aa0:	8181      	strh	r1, [r0, #12]
 8009aa2:	6643      	str	r3, [r0, #100]	; 0x64
 8009aa4:	81c2      	strh	r2, [r0, #14]
 8009aa6:	6183      	str	r3, [r0, #24]
 8009aa8:	4619      	mov	r1, r3
 8009aaa:	2208      	movs	r2, #8
 8009aac:	305c      	adds	r0, #92	; 0x5c
 8009aae:	f7fd fabf 	bl	8007030 <memset>
 8009ab2:	4b05      	ldr	r3, [pc, #20]	; (8009ac8 <std+0x38>)
 8009ab4:	6263      	str	r3, [r4, #36]	; 0x24
 8009ab6:	4b05      	ldr	r3, [pc, #20]	; (8009acc <std+0x3c>)
 8009ab8:	62a3      	str	r3, [r4, #40]	; 0x28
 8009aba:	4b05      	ldr	r3, [pc, #20]	; (8009ad0 <std+0x40>)
 8009abc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009abe:	4b05      	ldr	r3, [pc, #20]	; (8009ad4 <std+0x44>)
 8009ac0:	6224      	str	r4, [r4, #32]
 8009ac2:	6323      	str	r3, [r4, #48]	; 0x30
 8009ac4:	bd10      	pop	{r4, pc}
 8009ac6:	bf00      	nop
 8009ac8:	0800b249 	.word	0x0800b249
 8009acc:	0800b26b 	.word	0x0800b26b
 8009ad0:	0800b2a3 	.word	0x0800b2a3
 8009ad4:	0800b2c7 	.word	0x0800b2c7

08009ad8 <_cleanup_r>:
 8009ad8:	4901      	ldr	r1, [pc, #4]	; (8009ae0 <_cleanup_r+0x8>)
 8009ada:	f000 b8af 	b.w	8009c3c <_fwalk_reent>
 8009ade:	bf00      	nop
 8009ae0:	08009a19 	.word	0x08009a19

08009ae4 <__sfmoreglue>:
 8009ae4:	b570      	push	{r4, r5, r6, lr}
 8009ae6:	2268      	movs	r2, #104	; 0x68
 8009ae8:	1e4d      	subs	r5, r1, #1
 8009aea:	4355      	muls	r5, r2
 8009aec:	460e      	mov	r6, r1
 8009aee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009af2:	f001 f997 	bl	800ae24 <_malloc_r>
 8009af6:	4604      	mov	r4, r0
 8009af8:	b140      	cbz	r0, 8009b0c <__sfmoreglue+0x28>
 8009afa:	2100      	movs	r1, #0
 8009afc:	e9c0 1600 	strd	r1, r6, [r0]
 8009b00:	300c      	adds	r0, #12
 8009b02:	60a0      	str	r0, [r4, #8]
 8009b04:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009b08:	f7fd fa92 	bl	8007030 <memset>
 8009b0c:	4620      	mov	r0, r4
 8009b0e:	bd70      	pop	{r4, r5, r6, pc}

08009b10 <__sfp_lock_acquire>:
 8009b10:	4801      	ldr	r0, [pc, #4]	; (8009b18 <__sfp_lock_acquire+0x8>)
 8009b12:	f000 bc26 	b.w	800a362 <__retarget_lock_acquire_recursive>
 8009b16:	bf00      	nop
 8009b18:	20000901 	.word	0x20000901

08009b1c <__sfp_lock_release>:
 8009b1c:	4801      	ldr	r0, [pc, #4]	; (8009b24 <__sfp_lock_release+0x8>)
 8009b1e:	f000 bc21 	b.w	800a364 <__retarget_lock_release_recursive>
 8009b22:	bf00      	nop
 8009b24:	20000901 	.word	0x20000901

08009b28 <__sinit_lock_acquire>:
 8009b28:	4801      	ldr	r0, [pc, #4]	; (8009b30 <__sinit_lock_acquire+0x8>)
 8009b2a:	f000 bc1a 	b.w	800a362 <__retarget_lock_acquire_recursive>
 8009b2e:	bf00      	nop
 8009b30:	20000902 	.word	0x20000902

08009b34 <__sinit_lock_release>:
 8009b34:	4801      	ldr	r0, [pc, #4]	; (8009b3c <__sinit_lock_release+0x8>)
 8009b36:	f000 bc15 	b.w	800a364 <__retarget_lock_release_recursive>
 8009b3a:	bf00      	nop
 8009b3c:	20000902 	.word	0x20000902

08009b40 <__sinit>:
 8009b40:	b510      	push	{r4, lr}
 8009b42:	4604      	mov	r4, r0
 8009b44:	f7ff fff0 	bl	8009b28 <__sinit_lock_acquire>
 8009b48:	69a3      	ldr	r3, [r4, #24]
 8009b4a:	b11b      	cbz	r3, 8009b54 <__sinit+0x14>
 8009b4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009b50:	f7ff bff0 	b.w	8009b34 <__sinit_lock_release>
 8009b54:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009b58:	6523      	str	r3, [r4, #80]	; 0x50
 8009b5a:	4b13      	ldr	r3, [pc, #76]	; (8009ba8 <__sinit+0x68>)
 8009b5c:	4a13      	ldr	r2, [pc, #76]	; (8009bac <__sinit+0x6c>)
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	62a2      	str	r2, [r4, #40]	; 0x28
 8009b62:	42a3      	cmp	r3, r4
 8009b64:	bf04      	itt	eq
 8009b66:	2301      	moveq	r3, #1
 8009b68:	61a3      	streq	r3, [r4, #24]
 8009b6a:	4620      	mov	r0, r4
 8009b6c:	f000 f820 	bl	8009bb0 <__sfp>
 8009b70:	6060      	str	r0, [r4, #4]
 8009b72:	4620      	mov	r0, r4
 8009b74:	f000 f81c 	bl	8009bb0 <__sfp>
 8009b78:	60a0      	str	r0, [r4, #8]
 8009b7a:	4620      	mov	r0, r4
 8009b7c:	f000 f818 	bl	8009bb0 <__sfp>
 8009b80:	2200      	movs	r2, #0
 8009b82:	60e0      	str	r0, [r4, #12]
 8009b84:	2104      	movs	r1, #4
 8009b86:	6860      	ldr	r0, [r4, #4]
 8009b88:	f7ff ff82 	bl	8009a90 <std>
 8009b8c:	68a0      	ldr	r0, [r4, #8]
 8009b8e:	2201      	movs	r2, #1
 8009b90:	2109      	movs	r1, #9
 8009b92:	f7ff ff7d 	bl	8009a90 <std>
 8009b96:	68e0      	ldr	r0, [r4, #12]
 8009b98:	2202      	movs	r2, #2
 8009b9a:	2112      	movs	r1, #18
 8009b9c:	f7ff ff78 	bl	8009a90 <std>
 8009ba0:	2301      	movs	r3, #1
 8009ba2:	61a3      	str	r3, [r4, #24]
 8009ba4:	e7d2      	b.n	8009b4c <__sinit+0xc>
 8009ba6:	bf00      	nop
 8009ba8:	0800ca40 	.word	0x0800ca40
 8009bac:	08009ad9 	.word	0x08009ad9

08009bb0 <__sfp>:
 8009bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bb2:	4607      	mov	r7, r0
 8009bb4:	f7ff ffac 	bl	8009b10 <__sfp_lock_acquire>
 8009bb8:	4b1e      	ldr	r3, [pc, #120]	; (8009c34 <__sfp+0x84>)
 8009bba:	681e      	ldr	r6, [r3, #0]
 8009bbc:	69b3      	ldr	r3, [r6, #24]
 8009bbe:	b913      	cbnz	r3, 8009bc6 <__sfp+0x16>
 8009bc0:	4630      	mov	r0, r6
 8009bc2:	f7ff ffbd 	bl	8009b40 <__sinit>
 8009bc6:	3648      	adds	r6, #72	; 0x48
 8009bc8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009bcc:	3b01      	subs	r3, #1
 8009bce:	d503      	bpl.n	8009bd8 <__sfp+0x28>
 8009bd0:	6833      	ldr	r3, [r6, #0]
 8009bd2:	b30b      	cbz	r3, 8009c18 <__sfp+0x68>
 8009bd4:	6836      	ldr	r6, [r6, #0]
 8009bd6:	e7f7      	b.n	8009bc8 <__sfp+0x18>
 8009bd8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009bdc:	b9d5      	cbnz	r5, 8009c14 <__sfp+0x64>
 8009bde:	4b16      	ldr	r3, [pc, #88]	; (8009c38 <__sfp+0x88>)
 8009be0:	60e3      	str	r3, [r4, #12]
 8009be2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009be6:	6665      	str	r5, [r4, #100]	; 0x64
 8009be8:	f000 fbba 	bl	800a360 <__retarget_lock_init_recursive>
 8009bec:	f7ff ff96 	bl	8009b1c <__sfp_lock_release>
 8009bf0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009bf4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009bf8:	6025      	str	r5, [r4, #0]
 8009bfa:	61a5      	str	r5, [r4, #24]
 8009bfc:	2208      	movs	r2, #8
 8009bfe:	4629      	mov	r1, r5
 8009c00:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009c04:	f7fd fa14 	bl	8007030 <memset>
 8009c08:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009c0c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009c10:	4620      	mov	r0, r4
 8009c12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c14:	3468      	adds	r4, #104	; 0x68
 8009c16:	e7d9      	b.n	8009bcc <__sfp+0x1c>
 8009c18:	2104      	movs	r1, #4
 8009c1a:	4638      	mov	r0, r7
 8009c1c:	f7ff ff62 	bl	8009ae4 <__sfmoreglue>
 8009c20:	4604      	mov	r4, r0
 8009c22:	6030      	str	r0, [r6, #0]
 8009c24:	2800      	cmp	r0, #0
 8009c26:	d1d5      	bne.n	8009bd4 <__sfp+0x24>
 8009c28:	f7ff ff78 	bl	8009b1c <__sfp_lock_release>
 8009c2c:	230c      	movs	r3, #12
 8009c2e:	603b      	str	r3, [r7, #0]
 8009c30:	e7ee      	b.n	8009c10 <__sfp+0x60>
 8009c32:	bf00      	nop
 8009c34:	0800ca40 	.word	0x0800ca40
 8009c38:	ffff0001 	.word	0xffff0001

08009c3c <_fwalk_reent>:
 8009c3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c40:	4606      	mov	r6, r0
 8009c42:	4688      	mov	r8, r1
 8009c44:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009c48:	2700      	movs	r7, #0
 8009c4a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009c4e:	f1b9 0901 	subs.w	r9, r9, #1
 8009c52:	d505      	bpl.n	8009c60 <_fwalk_reent+0x24>
 8009c54:	6824      	ldr	r4, [r4, #0]
 8009c56:	2c00      	cmp	r4, #0
 8009c58:	d1f7      	bne.n	8009c4a <_fwalk_reent+0xe>
 8009c5a:	4638      	mov	r0, r7
 8009c5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c60:	89ab      	ldrh	r3, [r5, #12]
 8009c62:	2b01      	cmp	r3, #1
 8009c64:	d907      	bls.n	8009c76 <_fwalk_reent+0x3a>
 8009c66:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009c6a:	3301      	adds	r3, #1
 8009c6c:	d003      	beq.n	8009c76 <_fwalk_reent+0x3a>
 8009c6e:	4629      	mov	r1, r5
 8009c70:	4630      	mov	r0, r6
 8009c72:	47c0      	blx	r8
 8009c74:	4307      	orrs	r7, r0
 8009c76:	3568      	adds	r5, #104	; 0x68
 8009c78:	e7e9      	b.n	8009c4e <_fwalk_reent+0x12>

08009c7a <rshift>:
 8009c7a:	6903      	ldr	r3, [r0, #16]
 8009c7c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009c80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009c84:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009c88:	f100 0414 	add.w	r4, r0, #20
 8009c8c:	dd45      	ble.n	8009d1a <rshift+0xa0>
 8009c8e:	f011 011f 	ands.w	r1, r1, #31
 8009c92:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009c96:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009c9a:	d10c      	bne.n	8009cb6 <rshift+0x3c>
 8009c9c:	f100 0710 	add.w	r7, r0, #16
 8009ca0:	4629      	mov	r1, r5
 8009ca2:	42b1      	cmp	r1, r6
 8009ca4:	d334      	bcc.n	8009d10 <rshift+0x96>
 8009ca6:	1a9b      	subs	r3, r3, r2
 8009ca8:	009b      	lsls	r3, r3, #2
 8009caa:	1eea      	subs	r2, r5, #3
 8009cac:	4296      	cmp	r6, r2
 8009cae:	bf38      	it	cc
 8009cb0:	2300      	movcc	r3, #0
 8009cb2:	4423      	add	r3, r4
 8009cb4:	e015      	b.n	8009ce2 <rshift+0x68>
 8009cb6:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009cba:	f1c1 0820 	rsb	r8, r1, #32
 8009cbe:	40cf      	lsrs	r7, r1
 8009cc0:	f105 0e04 	add.w	lr, r5, #4
 8009cc4:	46a1      	mov	r9, r4
 8009cc6:	4576      	cmp	r6, lr
 8009cc8:	46f4      	mov	ip, lr
 8009cca:	d815      	bhi.n	8009cf8 <rshift+0x7e>
 8009ccc:	1a9a      	subs	r2, r3, r2
 8009cce:	0092      	lsls	r2, r2, #2
 8009cd0:	3a04      	subs	r2, #4
 8009cd2:	3501      	adds	r5, #1
 8009cd4:	42ae      	cmp	r6, r5
 8009cd6:	bf38      	it	cc
 8009cd8:	2200      	movcc	r2, #0
 8009cda:	18a3      	adds	r3, r4, r2
 8009cdc:	50a7      	str	r7, [r4, r2]
 8009cde:	b107      	cbz	r7, 8009ce2 <rshift+0x68>
 8009ce0:	3304      	adds	r3, #4
 8009ce2:	1b1a      	subs	r2, r3, r4
 8009ce4:	42a3      	cmp	r3, r4
 8009ce6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009cea:	bf08      	it	eq
 8009cec:	2300      	moveq	r3, #0
 8009cee:	6102      	str	r2, [r0, #16]
 8009cf0:	bf08      	it	eq
 8009cf2:	6143      	streq	r3, [r0, #20]
 8009cf4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009cf8:	f8dc c000 	ldr.w	ip, [ip]
 8009cfc:	fa0c fc08 	lsl.w	ip, ip, r8
 8009d00:	ea4c 0707 	orr.w	r7, ip, r7
 8009d04:	f849 7b04 	str.w	r7, [r9], #4
 8009d08:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009d0c:	40cf      	lsrs	r7, r1
 8009d0e:	e7da      	b.n	8009cc6 <rshift+0x4c>
 8009d10:	f851 cb04 	ldr.w	ip, [r1], #4
 8009d14:	f847 cf04 	str.w	ip, [r7, #4]!
 8009d18:	e7c3      	b.n	8009ca2 <rshift+0x28>
 8009d1a:	4623      	mov	r3, r4
 8009d1c:	e7e1      	b.n	8009ce2 <rshift+0x68>

08009d1e <__hexdig_fun>:
 8009d1e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009d22:	2b09      	cmp	r3, #9
 8009d24:	d802      	bhi.n	8009d2c <__hexdig_fun+0xe>
 8009d26:	3820      	subs	r0, #32
 8009d28:	b2c0      	uxtb	r0, r0
 8009d2a:	4770      	bx	lr
 8009d2c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009d30:	2b05      	cmp	r3, #5
 8009d32:	d801      	bhi.n	8009d38 <__hexdig_fun+0x1a>
 8009d34:	3847      	subs	r0, #71	; 0x47
 8009d36:	e7f7      	b.n	8009d28 <__hexdig_fun+0xa>
 8009d38:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009d3c:	2b05      	cmp	r3, #5
 8009d3e:	d801      	bhi.n	8009d44 <__hexdig_fun+0x26>
 8009d40:	3827      	subs	r0, #39	; 0x27
 8009d42:	e7f1      	b.n	8009d28 <__hexdig_fun+0xa>
 8009d44:	2000      	movs	r0, #0
 8009d46:	4770      	bx	lr

08009d48 <__gethex>:
 8009d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d4c:	ed2d 8b02 	vpush	{d8}
 8009d50:	b089      	sub	sp, #36	; 0x24
 8009d52:	ee08 0a10 	vmov	s16, r0
 8009d56:	9304      	str	r3, [sp, #16]
 8009d58:	4bb4      	ldr	r3, [pc, #720]	; (800a02c <__gethex+0x2e4>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	9301      	str	r3, [sp, #4]
 8009d5e:	4618      	mov	r0, r3
 8009d60:	468b      	mov	fp, r1
 8009d62:	4690      	mov	r8, r2
 8009d64:	f7f6 fa54 	bl	8000210 <strlen>
 8009d68:	9b01      	ldr	r3, [sp, #4]
 8009d6a:	f8db 2000 	ldr.w	r2, [fp]
 8009d6e:	4403      	add	r3, r0
 8009d70:	4682      	mov	sl, r0
 8009d72:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009d76:	9305      	str	r3, [sp, #20]
 8009d78:	1c93      	adds	r3, r2, #2
 8009d7a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009d7e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009d82:	32fe      	adds	r2, #254	; 0xfe
 8009d84:	18d1      	adds	r1, r2, r3
 8009d86:	461f      	mov	r7, r3
 8009d88:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009d8c:	9100      	str	r1, [sp, #0]
 8009d8e:	2830      	cmp	r0, #48	; 0x30
 8009d90:	d0f8      	beq.n	8009d84 <__gethex+0x3c>
 8009d92:	f7ff ffc4 	bl	8009d1e <__hexdig_fun>
 8009d96:	4604      	mov	r4, r0
 8009d98:	2800      	cmp	r0, #0
 8009d9a:	d13a      	bne.n	8009e12 <__gethex+0xca>
 8009d9c:	9901      	ldr	r1, [sp, #4]
 8009d9e:	4652      	mov	r2, sl
 8009da0:	4638      	mov	r0, r7
 8009da2:	f001 fa94 	bl	800b2ce <strncmp>
 8009da6:	4605      	mov	r5, r0
 8009da8:	2800      	cmp	r0, #0
 8009daa:	d168      	bne.n	8009e7e <__gethex+0x136>
 8009dac:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009db0:	eb07 060a 	add.w	r6, r7, sl
 8009db4:	f7ff ffb3 	bl	8009d1e <__hexdig_fun>
 8009db8:	2800      	cmp	r0, #0
 8009dba:	d062      	beq.n	8009e82 <__gethex+0x13a>
 8009dbc:	4633      	mov	r3, r6
 8009dbe:	7818      	ldrb	r0, [r3, #0]
 8009dc0:	2830      	cmp	r0, #48	; 0x30
 8009dc2:	461f      	mov	r7, r3
 8009dc4:	f103 0301 	add.w	r3, r3, #1
 8009dc8:	d0f9      	beq.n	8009dbe <__gethex+0x76>
 8009dca:	f7ff ffa8 	bl	8009d1e <__hexdig_fun>
 8009dce:	2301      	movs	r3, #1
 8009dd0:	fab0 f480 	clz	r4, r0
 8009dd4:	0964      	lsrs	r4, r4, #5
 8009dd6:	4635      	mov	r5, r6
 8009dd8:	9300      	str	r3, [sp, #0]
 8009dda:	463a      	mov	r2, r7
 8009ddc:	4616      	mov	r6, r2
 8009dde:	3201      	adds	r2, #1
 8009de0:	7830      	ldrb	r0, [r6, #0]
 8009de2:	f7ff ff9c 	bl	8009d1e <__hexdig_fun>
 8009de6:	2800      	cmp	r0, #0
 8009de8:	d1f8      	bne.n	8009ddc <__gethex+0x94>
 8009dea:	9901      	ldr	r1, [sp, #4]
 8009dec:	4652      	mov	r2, sl
 8009dee:	4630      	mov	r0, r6
 8009df0:	f001 fa6d 	bl	800b2ce <strncmp>
 8009df4:	b980      	cbnz	r0, 8009e18 <__gethex+0xd0>
 8009df6:	b94d      	cbnz	r5, 8009e0c <__gethex+0xc4>
 8009df8:	eb06 050a 	add.w	r5, r6, sl
 8009dfc:	462a      	mov	r2, r5
 8009dfe:	4616      	mov	r6, r2
 8009e00:	3201      	adds	r2, #1
 8009e02:	7830      	ldrb	r0, [r6, #0]
 8009e04:	f7ff ff8b 	bl	8009d1e <__hexdig_fun>
 8009e08:	2800      	cmp	r0, #0
 8009e0a:	d1f8      	bne.n	8009dfe <__gethex+0xb6>
 8009e0c:	1bad      	subs	r5, r5, r6
 8009e0e:	00ad      	lsls	r5, r5, #2
 8009e10:	e004      	b.n	8009e1c <__gethex+0xd4>
 8009e12:	2400      	movs	r4, #0
 8009e14:	4625      	mov	r5, r4
 8009e16:	e7e0      	b.n	8009dda <__gethex+0x92>
 8009e18:	2d00      	cmp	r5, #0
 8009e1a:	d1f7      	bne.n	8009e0c <__gethex+0xc4>
 8009e1c:	7833      	ldrb	r3, [r6, #0]
 8009e1e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009e22:	2b50      	cmp	r3, #80	; 0x50
 8009e24:	d13b      	bne.n	8009e9e <__gethex+0x156>
 8009e26:	7873      	ldrb	r3, [r6, #1]
 8009e28:	2b2b      	cmp	r3, #43	; 0x2b
 8009e2a:	d02c      	beq.n	8009e86 <__gethex+0x13e>
 8009e2c:	2b2d      	cmp	r3, #45	; 0x2d
 8009e2e:	d02e      	beq.n	8009e8e <__gethex+0x146>
 8009e30:	1c71      	adds	r1, r6, #1
 8009e32:	f04f 0900 	mov.w	r9, #0
 8009e36:	7808      	ldrb	r0, [r1, #0]
 8009e38:	f7ff ff71 	bl	8009d1e <__hexdig_fun>
 8009e3c:	1e43      	subs	r3, r0, #1
 8009e3e:	b2db      	uxtb	r3, r3
 8009e40:	2b18      	cmp	r3, #24
 8009e42:	d82c      	bhi.n	8009e9e <__gethex+0x156>
 8009e44:	f1a0 0210 	sub.w	r2, r0, #16
 8009e48:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009e4c:	f7ff ff67 	bl	8009d1e <__hexdig_fun>
 8009e50:	1e43      	subs	r3, r0, #1
 8009e52:	b2db      	uxtb	r3, r3
 8009e54:	2b18      	cmp	r3, #24
 8009e56:	d91d      	bls.n	8009e94 <__gethex+0x14c>
 8009e58:	f1b9 0f00 	cmp.w	r9, #0
 8009e5c:	d000      	beq.n	8009e60 <__gethex+0x118>
 8009e5e:	4252      	negs	r2, r2
 8009e60:	4415      	add	r5, r2
 8009e62:	f8cb 1000 	str.w	r1, [fp]
 8009e66:	b1e4      	cbz	r4, 8009ea2 <__gethex+0x15a>
 8009e68:	9b00      	ldr	r3, [sp, #0]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	bf14      	ite	ne
 8009e6e:	2700      	movne	r7, #0
 8009e70:	2706      	moveq	r7, #6
 8009e72:	4638      	mov	r0, r7
 8009e74:	b009      	add	sp, #36	; 0x24
 8009e76:	ecbd 8b02 	vpop	{d8}
 8009e7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e7e:	463e      	mov	r6, r7
 8009e80:	4625      	mov	r5, r4
 8009e82:	2401      	movs	r4, #1
 8009e84:	e7ca      	b.n	8009e1c <__gethex+0xd4>
 8009e86:	f04f 0900 	mov.w	r9, #0
 8009e8a:	1cb1      	adds	r1, r6, #2
 8009e8c:	e7d3      	b.n	8009e36 <__gethex+0xee>
 8009e8e:	f04f 0901 	mov.w	r9, #1
 8009e92:	e7fa      	b.n	8009e8a <__gethex+0x142>
 8009e94:	230a      	movs	r3, #10
 8009e96:	fb03 0202 	mla	r2, r3, r2, r0
 8009e9a:	3a10      	subs	r2, #16
 8009e9c:	e7d4      	b.n	8009e48 <__gethex+0x100>
 8009e9e:	4631      	mov	r1, r6
 8009ea0:	e7df      	b.n	8009e62 <__gethex+0x11a>
 8009ea2:	1bf3      	subs	r3, r6, r7
 8009ea4:	3b01      	subs	r3, #1
 8009ea6:	4621      	mov	r1, r4
 8009ea8:	2b07      	cmp	r3, #7
 8009eaa:	dc0b      	bgt.n	8009ec4 <__gethex+0x17c>
 8009eac:	ee18 0a10 	vmov	r0, s16
 8009eb0:	f000 fa74 	bl	800a39c <_Balloc>
 8009eb4:	4604      	mov	r4, r0
 8009eb6:	b940      	cbnz	r0, 8009eca <__gethex+0x182>
 8009eb8:	4b5d      	ldr	r3, [pc, #372]	; (800a030 <__gethex+0x2e8>)
 8009eba:	4602      	mov	r2, r0
 8009ebc:	21de      	movs	r1, #222	; 0xde
 8009ebe:	485d      	ldr	r0, [pc, #372]	; (800a034 <__gethex+0x2ec>)
 8009ec0:	f001 fa26 	bl	800b310 <__assert_func>
 8009ec4:	3101      	adds	r1, #1
 8009ec6:	105b      	asrs	r3, r3, #1
 8009ec8:	e7ee      	b.n	8009ea8 <__gethex+0x160>
 8009eca:	f100 0914 	add.w	r9, r0, #20
 8009ece:	f04f 0b00 	mov.w	fp, #0
 8009ed2:	f1ca 0301 	rsb	r3, sl, #1
 8009ed6:	f8cd 9008 	str.w	r9, [sp, #8]
 8009eda:	f8cd b000 	str.w	fp, [sp]
 8009ede:	9306      	str	r3, [sp, #24]
 8009ee0:	42b7      	cmp	r7, r6
 8009ee2:	d340      	bcc.n	8009f66 <__gethex+0x21e>
 8009ee4:	9802      	ldr	r0, [sp, #8]
 8009ee6:	9b00      	ldr	r3, [sp, #0]
 8009ee8:	f840 3b04 	str.w	r3, [r0], #4
 8009eec:	eba0 0009 	sub.w	r0, r0, r9
 8009ef0:	1080      	asrs	r0, r0, #2
 8009ef2:	0146      	lsls	r6, r0, #5
 8009ef4:	6120      	str	r0, [r4, #16]
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	f000 fb42 	bl	800a580 <__hi0bits>
 8009efc:	1a30      	subs	r0, r6, r0
 8009efe:	f8d8 6000 	ldr.w	r6, [r8]
 8009f02:	42b0      	cmp	r0, r6
 8009f04:	dd63      	ble.n	8009fce <__gethex+0x286>
 8009f06:	1b87      	subs	r7, r0, r6
 8009f08:	4639      	mov	r1, r7
 8009f0a:	4620      	mov	r0, r4
 8009f0c:	f000 fee6 	bl	800acdc <__any_on>
 8009f10:	4682      	mov	sl, r0
 8009f12:	b1a8      	cbz	r0, 8009f40 <__gethex+0x1f8>
 8009f14:	1e7b      	subs	r3, r7, #1
 8009f16:	1159      	asrs	r1, r3, #5
 8009f18:	f003 021f 	and.w	r2, r3, #31
 8009f1c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009f20:	f04f 0a01 	mov.w	sl, #1
 8009f24:	fa0a f202 	lsl.w	r2, sl, r2
 8009f28:	420a      	tst	r2, r1
 8009f2a:	d009      	beq.n	8009f40 <__gethex+0x1f8>
 8009f2c:	4553      	cmp	r3, sl
 8009f2e:	dd05      	ble.n	8009f3c <__gethex+0x1f4>
 8009f30:	1eb9      	subs	r1, r7, #2
 8009f32:	4620      	mov	r0, r4
 8009f34:	f000 fed2 	bl	800acdc <__any_on>
 8009f38:	2800      	cmp	r0, #0
 8009f3a:	d145      	bne.n	8009fc8 <__gethex+0x280>
 8009f3c:	f04f 0a02 	mov.w	sl, #2
 8009f40:	4639      	mov	r1, r7
 8009f42:	4620      	mov	r0, r4
 8009f44:	f7ff fe99 	bl	8009c7a <rshift>
 8009f48:	443d      	add	r5, r7
 8009f4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009f4e:	42ab      	cmp	r3, r5
 8009f50:	da4c      	bge.n	8009fec <__gethex+0x2a4>
 8009f52:	ee18 0a10 	vmov	r0, s16
 8009f56:	4621      	mov	r1, r4
 8009f58:	f000 fa60 	bl	800a41c <_Bfree>
 8009f5c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009f5e:	2300      	movs	r3, #0
 8009f60:	6013      	str	r3, [r2, #0]
 8009f62:	27a3      	movs	r7, #163	; 0xa3
 8009f64:	e785      	b.n	8009e72 <__gethex+0x12a>
 8009f66:	1e73      	subs	r3, r6, #1
 8009f68:	9a05      	ldr	r2, [sp, #20]
 8009f6a:	9303      	str	r3, [sp, #12]
 8009f6c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009f70:	4293      	cmp	r3, r2
 8009f72:	d019      	beq.n	8009fa8 <__gethex+0x260>
 8009f74:	f1bb 0f20 	cmp.w	fp, #32
 8009f78:	d107      	bne.n	8009f8a <__gethex+0x242>
 8009f7a:	9b02      	ldr	r3, [sp, #8]
 8009f7c:	9a00      	ldr	r2, [sp, #0]
 8009f7e:	f843 2b04 	str.w	r2, [r3], #4
 8009f82:	9302      	str	r3, [sp, #8]
 8009f84:	2300      	movs	r3, #0
 8009f86:	9300      	str	r3, [sp, #0]
 8009f88:	469b      	mov	fp, r3
 8009f8a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009f8e:	f7ff fec6 	bl	8009d1e <__hexdig_fun>
 8009f92:	9b00      	ldr	r3, [sp, #0]
 8009f94:	f000 000f 	and.w	r0, r0, #15
 8009f98:	fa00 f00b 	lsl.w	r0, r0, fp
 8009f9c:	4303      	orrs	r3, r0
 8009f9e:	9300      	str	r3, [sp, #0]
 8009fa0:	f10b 0b04 	add.w	fp, fp, #4
 8009fa4:	9b03      	ldr	r3, [sp, #12]
 8009fa6:	e00d      	b.n	8009fc4 <__gethex+0x27c>
 8009fa8:	9b03      	ldr	r3, [sp, #12]
 8009faa:	9a06      	ldr	r2, [sp, #24]
 8009fac:	4413      	add	r3, r2
 8009fae:	42bb      	cmp	r3, r7
 8009fb0:	d3e0      	bcc.n	8009f74 <__gethex+0x22c>
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	9901      	ldr	r1, [sp, #4]
 8009fb6:	9307      	str	r3, [sp, #28]
 8009fb8:	4652      	mov	r2, sl
 8009fba:	f001 f988 	bl	800b2ce <strncmp>
 8009fbe:	9b07      	ldr	r3, [sp, #28]
 8009fc0:	2800      	cmp	r0, #0
 8009fc2:	d1d7      	bne.n	8009f74 <__gethex+0x22c>
 8009fc4:	461e      	mov	r6, r3
 8009fc6:	e78b      	b.n	8009ee0 <__gethex+0x198>
 8009fc8:	f04f 0a03 	mov.w	sl, #3
 8009fcc:	e7b8      	b.n	8009f40 <__gethex+0x1f8>
 8009fce:	da0a      	bge.n	8009fe6 <__gethex+0x29e>
 8009fd0:	1a37      	subs	r7, r6, r0
 8009fd2:	4621      	mov	r1, r4
 8009fd4:	ee18 0a10 	vmov	r0, s16
 8009fd8:	463a      	mov	r2, r7
 8009fda:	f000 fc3b 	bl	800a854 <__lshift>
 8009fde:	1bed      	subs	r5, r5, r7
 8009fe0:	4604      	mov	r4, r0
 8009fe2:	f100 0914 	add.w	r9, r0, #20
 8009fe6:	f04f 0a00 	mov.w	sl, #0
 8009fea:	e7ae      	b.n	8009f4a <__gethex+0x202>
 8009fec:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009ff0:	42a8      	cmp	r0, r5
 8009ff2:	dd72      	ble.n	800a0da <__gethex+0x392>
 8009ff4:	1b45      	subs	r5, r0, r5
 8009ff6:	42ae      	cmp	r6, r5
 8009ff8:	dc36      	bgt.n	800a068 <__gethex+0x320>
 8009ffa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009ffe:	2b02      	cmp	r3, #2
 800a000:	d02a      	beq.n	800a058 <__gethex+0x310>
 800a002:	2b03      	cmp	r3, #3
 800a004:	d02c      	beq.n	800a060 <__gethex+0x318>
 800a006:	2b01      	cmp	r3, #1
 800a008:	d11c      	bne.n	800a044 <__gethex+0x2fc>
 800a00a:	42ae      	cmp	r6, r5
 800a00c:	d11a      	bne.n	800a044 <__gethex+0x2fc>
 800a00e:	2e01      	cmp	r6, #1
 800a010:	d112      	bne.n	800a038 <__gethex+0x2f0>
 800a012:	9a04      	ldr	r2, [sp, #16]
 800a014:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a018:	6013      	str	r3, [r2, #0]
 800a01a:	2301      	movs	r3, #1
 800a01c:	6123      	str	r3, [r4, #16]
 800a01e:	f8c9 3000 	str.w	r3, [r9]
 800a022:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a024:	2762      	movs	r7, #98	; 0x62
 800a026:	601c      	str	r4, [r3, #0]
 800a028:	e723      	b.n	8009e72 <__gethex+0x12a>
 800a02a:	bf00      	nop
 800a02c:	0800cd2c 	.word	0x0800cd2c
 800a030:	0800cc50 	.word	0x0800cc50
 800a034:	0800ccc4 	.word	0x0800ccc4
 800a038:	1e71      	subs	r1, r6, #1
 800a03a:	4620      	mov	r0, r4
 800a03c:	f000 fe4e 	bl	800acdc <__any_on>
 800a040:	2800      	cmp	r0, #0
 800a042:	d1e6      	bne.n	800a012 <__gethex+0x2ca>
 800a044:	ee18 0a10 	vmov	r0, s16
 800a048:	4621      	mov	r1, r4
 800a04a:	f000 f9e7 	bl	800a41c <_Bfree>
 800a04e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a050:	2300      	movs	r3, #0
 800a052:	6013      	str	r3, [r2, #0]
 800a054:	2750      	movs	r7, #80	; 0x50
 800a056:	e70c      	b.n	8009e72 <__gethex+0x12a>
 800a058:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d1f2      	bne.n	800a044 <__gethex+0x2fc>
 800a05e:	e7d8      	b.n	800a012 <__gethex+0x2ca>
 800a060:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a062:	2b00      	cmp	r3, #0
 800a064:	d1d5      	bne.n	800a012 <__gethex+0x2ca>
 800a066:	e7ed      	b.n	800a044 <__gethex+0x2fc>
 800a068:	1e6f      	subs	r7, r5, #1
 800a06a:	f1ba 0f00 	cmp.w	sl, #0
 800a06e:	d131      	bne.n	800a0d4 <__gethex+0x38c>
 800a070:	b127      	cbz	r7, 800a07c <__gethex+0x334>
 800a072:	4639      	mov	r1, r7
 800a074:	4620      	mov	r0, r4
 800a076:	f000 fe31 	bl	800acdc <__any_on>
 800a07a:	4682      	mov	sl, r0
 800a07c:	117b      	asrs	r3, r7, #5
 800a07e:	2101      	movs	r1, #1
 800a080:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a084:	f007 071f 	and.w	r7, r7, #31
 800a088:	fa01 f707 	lsl.w	r7, r1, r7
 800a08c:	421f      	tst	r7, r3
 800a08e:	4629      	mov	r1, r5
 800a090:	4620      	mov	r0, r4
 800a092:	bf18      	it	ne
 800a094:	f04a 0a02 	orrne.w	sl, sl, #2
 800a098:	1b76      	subs	r6, r6, r5
 800a09a:	f7ff fdee 	bl	8009c7a <rshift>
 800a09e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a0a2:	2702      	movs	r7, #2
 800a0a4:	f1ba 0f00 	cmp.w	sl, #0
 800a0a8:	d048      	beq.n	800a13c <__gethex+0x3f4>
 800a0aa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a0ae:	2b02      	cmp	r3, #2
 800a0b0:	d015      	beq.n	800a0de <__gethex+0x396>
 800a0b2:	2b03      	cmp	r3, #3
 800a0b4:	d017      	beq.n	800a0e6 <__gethex+0x39e>
 800a0b6:	2b01      	cmp	r3, #1
 800a0b8:	d109      	bne.n	800a0ce <__gethex+0x386>
 800a0ba:	f01a 0f02 	tst.w	sl, #2
 800a0be:	d006      	beq.n	800a0ce <__gethex+0x386>
 800a0c0:	f8d9 0000 	ldr.w	r0, [r9]
 800a0c4:	ea4a 0a00 	orr.w	sl, sl, r0
 800a0c8:	f01a 0f01 	tst.w	sl, #1
 800a0cc:	d10e      	bne.n	800a0ec <__gethex+0x3a4>
 800a0ce:	f047 0710 	orr.w	r7, r7, #16
 800a0d2:	e033      	b.n	800a13c <__gethex+0x3f4>
 800a0d4:	f04f 0a01 	mov.w	sl, #1
 800a0d8:	e7d0      	b.n	800a07c <__gethex+0x334>
 800a0da:	2701      	movs	r7, #1
 800a0dc:	e7e2      	b.n	800a0a4 <__gethex+0x35c>
 800a0de:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a0e0:	f1c3 0301 	rsb	r3, r3, #1
 800a0e4:	9315      	str	r3, [sp, #84]	; 0x54
 800a0e6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d0f0      	beq.n	800a0ce <__gethex+0x386>
 800a0ec:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a0f0:	f104 0314 	add.w	r3, r4, #20
 800a0f4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a0f8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a0fc:	f04f 0c00 	mov.w	ip, #0
 800a100:	4618      	mov	r0, r3
 800a102:	f853 2b04 	ldr.w	r2, [r3], #4
 800a106:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a10a:	d01c      	beq.n	800a146 <__gethex+0x3fe>
 800a10c:	3201      	adds	r2, #1
 800a10e:	6002      	str	r2, [r0, #0]
 800a110:	2f02      	cmp	r7, #2
 800a112:	f104 0314 	add.w	r3, r4, #20
 800a116:	d13f      	bne.n	800a198 <__gethex+0x450>
 800a118:	f8d8 2000 	ldr.w	r2, [r8]
 800a11c:	3a01      	subs	r2, #1
 800a11e:	42b2      	cmp	r2, r6
 800a120:	d10a      	bne.n	800a138 <__gethex+0x3f0>
 800a122:	1171      	asrs	r1, r6, #5
 800a124:	2201      	movs	r2, #1
 800a126:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a12a:	f006 061f 	and.w	r6, r6, #31
 800a12e:	fa02 f606 	lsl.w	r6, r2, r6
 800a132:	421e      	tst	r6, r3
 800a134:	bf18      	it	ne
 800a136:	4617      	movne	r7, r2
 800a138:	f047 0720 	orr.w	r7, r7, #32
 800a13c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a13e:	601c      	str	r4, [r3, #0]
 800a140:	9b04      	ldr	r3, [sp, #16]
 800a142:	601d      	str	r5, [r3, #0]
 800a144:	e695      	b.n	8009e72 <__gethex+0x12a>
 800a146:	4299      	cmp	r1, r3
 800a148:	f843 cc04 	str.w	ip, [r3, #-4]
 800a14c:	d8d8      	bhi.n	800a100 <__gethex+0x3b8>
 800a14e:	68a3      	ldr	r3, [r4, #8]
 800a150:	459b      	cmp	fp, r3
 800a152:	db19      	blt.n	800a188 <__gethex+0x440>
 800a154:	6861      	ldr	r1, [r4, #4]
 800a156:	ee18 0a10 	vmov	r0, s16
 800a15a:	3101      	adds	r1, #1
 800a15c:	f000 f91e 	bl	800a39c <_Balloc>
 800a160:	4681      	mov	r9, r0
 800a162:	b918      	cbnz	r0, 800a16c <__gethex+0x424>
 800a164:	4b1a      	ldr	r3, [pc, #104]	; (800a1d0 <__gethex+0x488>)
 800a166:	4602      	mov	r2, r0
 800a168:	2184      	movs	r1, #132	; 0x84
 800a16a:	e6a8      	b.n	8009ebe <__gethex+0x176>
 800a16c:	6922      	ldr	r2, [r4, #16]
 800a16e:	3202      	adds	r2, #2
 800a170:	f104 010c 	add.w	r1, r4, #12
 800a174:	0092      	lsls	r2, r2, #2
 800a176:	300c      	adds	r0, #12
 800a178:	f7fc ff4c 	bl	8007014 <memcpy>
 800a17c:	4621      	mov	r1, r4
 800a17e:	ee18 0a10 	vmov	r0, s16
 800a182:	f000 f94b 	bl	800a41c <_Bfree>
 800a186:	464c      	mov	r4, r9
 800a188:	6923      	ldr	r3, [r4, #16]
 800a18a:	1c5a      	adds	r2, r3, #1
 800a18c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a190:	6122      	str	r2, [r4, #16]
 800a192:	2201      	movs	r2, #1
 800a194:	615a      	str	r2, [r3, #20]
 800a196:	e7bb      	b.n	800a110 <__gethex+0x3c8>
 800a198:	6922      	ldr	r2, [r4, #16]
 800a19a:	455a      	cmp	r2, fp
 800a19c:	dd0b      	ble.n	800a1b6 <__gethex+0x46e>
 800a19e:	2101      	movs	r1, #1
 800a1a0:	4620      	mov	r0, r4
 800a1a2:	f7ff fd6a 	bl	8009c7a <rshift>
 800a1a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a1aa:	3501      	adds	r5, #1
 800a1ac:	42ab      	cmp	r3, r5
 800a1ae:	f6ff aed0 	blt.w	8009f52 <__gethex+0x20a>
 800a1b2:	2701      	movs	r7, #1
 800a1b4:	e7c0      	b.n	800a138 <__gethex+0x3f0>
 800a1b6:	f016 061f 	ands.w	r6, r6, #31
 800a1ba:	d0fa      	beq.n	800a1b2 <__gethex+0x46a>
 800a1bc:	4453      	add	r3, sl
 800a1be:	f1c6 0620 	rsb	r6, r6, #32
 800a1c2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a1c6:	f000 f9db 	bl	800a580 <__hi0bits>
 800a1ca:	42b0      	cmp	r0, r6
 800a1cc:	dbe7      	blt.n	800a19e <__gethex+0x456>
 800a1ce:	e7f0      	b.n	800a1b2 <__gethex+0x46a>
 800a1d0:	0800cc50 	.word	0x0800cc50

0800a1d4 <L_shift>:
 800a1d4:	f1c2 0208 	rsb	r2, r2, #8
 800a1d8:	0092      	lsls	r2, r2, #2
 800a1da:	b570      	push	{r4, r5, r6, lr}
 800a1dc:	f1c2 0620 	rsb	r6, r2, #32
 800a1e0:	6843      	ldr	r3, [r0, #4]
 800a1e2:	6804      	ldr	r4, [r0, #0]
 800a1e4:	fa03 f506 	lsl.w	r5, r3, r6
 800a1e8:	432c      	orrs	r4, r5
 800a1ea:	40d3      	lsrs	r3, r2
 800a1ec:	6004      	str	r4, [r0, #0]
 800a1ee:	f840 3f04 	str.w	r3, [r0, #4]!
 800a1f2:	4288      	cmp	r0, r1
 800a1f4:	d3f4      	bcc.n	800a1e0 <L_shift+0xc>
 800a1f6:	bd70      	pop	{r4, r5, r6, pc}

0800a1f8 <__match>:
 800a1f8:	b530      	push	{r4, r5, lr}
 800a1fa:	6803      	ldr	r3, [r0, #0]
 800a1fc:	3301      	adds	r3, #1
 800a1fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a202:	b914      	cbnz	r4, 800a20a <__match+0x12>
 800a204:	6003      	str	r3, [r0, #0]
 800a206:	2001      	movs	r0, #1
 800a208:	bd30      	pop	{r4, r5, pc}
 800a20a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a20e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a212:	2d19      	cmp	r5, #25
 800a214:	bf98      	it	ls
 800a216:	3220      	addls	r2, #32
 800a218:	42a2      	cmp	r2, r4
 800a21a:	d0f0      	beq.n	800a1fe <__match+0x6>
 800a21c:	2000      	movs	r0, #0
 800a21e:	e7f3      	b.n	800a208 <__match+0x10>

0800a220 <__hexnan>:
 800a220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a224:	680b      	ldr	r3, [r1, #0]
 800a226:	115e      	asrs	r6, r3, #5
 800a228:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a22c:	f013 031f 	ands.w	r3, r3, #31
 800a230:	b087      	sub	sp, #28
 800a232:	bf18      	it	ne
 800a234:	3604      	addne	r6, #4
 800a236:	2500      	movs	r5, #0
 800a238:	1f37      	subs	r7, r6, #4
 800a23a:	4690      	mov	r8, r2
 800a23c:	6802      	ldr	r2, [r0, #0]
 800a23e:	9301      	str	r3, [sp, #4]
 800a240:	4682      	mov	sl, r0
 800a242:	f846 5c04 	str.w	r5, [r6, #-4]
 800a246:	46b9      	mov	r9, r7
 800a248:	463c      	mov	r4, r7
 800a24a:	9502      	str	r5, [sp, #8]
 800a24c:	46ab      	mov	fp, r5
 800a24e:	7851      	ldrb	r1, [r2, #1]
 800a250:	1c53      	adds	r3, r2, #1
 800a252:	9303      	str	r3, [sp, #12]
 800a254:	b341      	cbz	r1, 800a2a8 <__hexnan+0x88>
 800a256:	4608      	mov	r0, r1
 800a258:	9205      	str	r2, [sp, #20]
 800a25a:	9104      	str	r1, [sp, #16]
 800a25c:	f7ff fd5f 	bl	8009d1e <__hexdig_fun>
 800a260:	2800      	cmp	r0, #0
 800a262:	d14f      	bne.n	800a304 <__hexnan+0xe4>
 800a264:	9904      	ldr	r1, [sp, #16]
 800a266:	9a05      	ldr	r2, [sp, #20]
 800a268:	2920      	cmp	r1, #32
 800a26a:	d818      	bhi.n	800a29e <__hexnan+0x7e>
 800a26c:	9b02      	ldr	r3, [sp, #8]
 800a26e:	459b      	cmp	fp, r3
 800a270:	dd13      	ble.n	800a29a <__hexnan+0x7a>
 800a272:	454c      	cmp	r4, r9
 800a274:	d206      	bcs.n	800a284 <__hexnan+0x64>
 800a276:	2d07      	cmp	r5, #7
 800a278:	dc04      	bgt.n	800a284 <__hexnan+0x64>
 800a27a:	462a      	mov	r2, r5
 800a27c:	4649      	mov	r1, r9
 800a27e:	4620      	mov	r0, r4
 800a280:	f7ff ffa8 	bl	800a1d4 <L_shift>
 800a284:	4544      	cmp	r4, r8
 800a286:	d950      	bls.n	800a32a <__hexnan+0x10a>
 800a288:	2300      	movs	r3, #0
 800a28a:	f1a4 0904 	sub.w	r9, r4, #4
 800a28e:	f844 3c04 	str.w	r3, [r4, #-4]
 800a292:	f8cd b008 	str.w	fp, [sp, #8]
 800a296:	464c      	mov	r4, r9
 800a298:	461d      	mov	r5, r3
 800a29a:	9a03      	ldr	r2, [sp, #12]
 800a29c:	e7d7      	b.n	800a24e <__hexnan+0x2e>
 800a29e:	2929      	cmp	r1, #41	; 0x29
 800a2a0:	d156      	bne.n	800a350 <__hexnan+0x130>
 800a2a2:	3202      	adds	r2, #2
 800a2a4:	f8ca 2000 	str.w	r2, [sl]
 800a2a8:	f1bb 0f00 	cmp.w	fp, #0
 800a2ac:	d050      	beq.n	800a350 <__hexnan+0x130>
 800a2ae:	454c      	cmp	r4, r9
 800a2b0:	d206      	bcs.n	800a2c0 <__hexnan+0xa0>
 800a2b2:	2d07      	cmp	r5, #7
 800a2b4:	dc04      	bgt.n	800a2c0 <__hexnan+0xa0>
 800a2b6:	462a      	mov	r2, r5
 800a2b8:	4649      	mov	r1, r9
 800a2ba:	4620      	mov	r0, r4
 800a2bc:	f7ff ff8a 	bl	800a1d4 <L_shift>
 800a2c0:	4544      	cmp	r4, r8
 800a2c2:	d934      	bls.n	800a32e <__hexnan+0x10e>
 800a2c4:	f1a8 0204 	sub.w	r2, r8, #4
 800a2c8:	4623      	mov	r3, r4
 800a2ca:	f853 1b04 	ldr.w	r1, [r3], #4
 800a2ce:	f842 1f04 	str.w	r1, [r2, #4]!
 800a2d2:	429f      	cmp	r7, r3
 800a2d4:	d2f9      	bcs.n	800a2ca <__hexnan+0xaa>
 800a2d6:	1b3b      	subs	r3, r7, r4
 800a2d8:	f023 0303 	bic.w	r3, r3, #3
 800a2dc:	3304      	adds	r3, #4
 800a2de:	3401      	adds	r4, #1
 800a2e0:	3e03      	subs	r6, #3
 800a2e2:	42b4      	cmp	r4, r6
 800a2e4:	bf88      	it	hi
 800a2e6:	2304      	movhi	r3, #4
 800a2e8:	4443      	add	r3, r8
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f843 2b04 	str.w	r2, [r3], #4
 800a2f0:	429f      	cmp	r7, r3
 800a2f2:	d2fb      	bcs.n	800a2ec <__hexnan+0xcc>
 800a2f4:	683b      	ldr	r3, [r7, #0]
 800a2f6:	b91b      	cbnz	r3, 800a300 <__hexnan+0xe0>
 800a2f8:	4547      	cmp	r7, r8
 800a2fa:	d127      	bne.n	800a34c <__hexnan+0x12c>
 800a2fc:	2301      	movs	r3, #1
 800a2fe:	603b      	str	r3, [r7, #0]
 800a300:	2005      	movs	r0, #5
 800a302:	e026      	b.n	800a352 <__hexnan+0x132>
 800a304:	3501      	adds	r5, #1
 800a306:	2d08      	cmp	r5, #8
 800a308:	f10b 0b01 	add.w	fp, fp, #1
 800a30c:	dd06      	ble.n	800a31c <__hexnan+0xfc>
 800a30e:	4544      	cmp	r4, r8
 800a310:	d9c3      	bls.n	800a29a <__hexnan+0x7a>
 800a312:	2300      	movs	r3, #0
 800a314:	f844 3c04 	str.w	r3, [r4, #-4]
 800a318:	2501      	movs	r5, #1
 800a31a:	3c04      	subs	r4, #4
 800a31c:	6822      	ldr	r2, [r4, #0]
 800a31e:	f000 000f 	and.w	r0, r0, #15
 800a322:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a326:	6022      	str	r2, [r4, #0]
 800a328:	e7b7      	b.n	800a29a <__hexnan+0x7a>
 800a32a:	2508      	movs	r5, #8
 800a32c:	e7b5      	b.n	800a29a <__hexnan+0x7a>
 800a32e:	9b01      	ldr	r3, [sp, #4]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d0df      	beq.n	800a2f4 <__hexnan+0xd4>
 800a334:	f04f 32ff 	mov.w	r2, #4294967295
 800a338:	f1c3 0320 	rsb	r3, r3, #32
 800a33c:	fa22 f303 	lsr.w	r3, r2, r3
 800a340:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a344:	401a      	ands	r2, r3
 800a346:	f846 2c04 	str.w	r2, [r6, #-4]
 800a34a:	e7d3      	b.n	800a2f4 <__hexnan+0xd4>
 800a34c:	3f04      	subs	r7, #4
 800a34e:	e7d1      	b.n	800a2f4 <__hexnan+0xd4>
 800a350:	2004      	movs	r0, #4
 800a352:	b007      	add	sp, #28
 800a354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a358 <_localeconv_r>:
 800a358:	4800      	ldr	r0, [pc, #0]	; (800a35c <_localeconv_r+0x4>)
 800a35a:	4770      	bx	lr
 800a35c:	20000160 	.word	0x20000160

0800a360 <__retarget_lock_init_recursive>:
 800a360:	4770      	bx	lr

0800a362 <__retarget_lock_acquire_recursive>:
 800a362:	4770      	bx	lr

0800a364 <__retarget_lock_release_recursive>:
 800a364:	4770      	bx	lr
	...

0800a368 <malloc>:
 800a368:	4b02      	ldr	r3, [pc, #8]	; (800a374 <malloc+0xc>)
 800a36a:	4601      	mov	r1, r0
 800a36c:	6818      	ldr	r0, [r3, #0]
 800a36e:	f000 bd59 	b.w	800ae24 <_malloc_r>
 800a372:	bf00      	nop
 800a374:	20000008 	.word	0x20000008

0800a378 <__ascii_mbtowc>:
 800a378:	b082      	sub	sp, #8
 800a37a:	b901      	cbnz	r1, 800a37e <__ascii_mbtowc+0x6>
 800a37c:	a901      	add	r1, sp, #4
 800a37e:	b142      	cbz	r2, 800a392 <__ascii_mbtowc+0x1a>
 800a380:	b14b      	cbz	r3, 800a396 <__ascii_mbtowc+0x1e>
 800a382:	7813      	ldrb	r3, [r2, #0]
 800a384:	600b      	str	r3, [r1, #0]
 800a386:	7812      	ldrb	r2, [r2, #0]
 800a388:	1e10      	subs	r0, r2, #0
 800a38a:	bf18      	it	ne
 800a38c:	2001      	movne	r0, #1
 800a38e:	b002      	add	sp, #8
 800a390:	4770      	bx	lr
 800a392:	4610      	mov	r0, r2
 800a394:	e7fb      	b.n	800a38e <__ascii_mbtowc+0x16>
 800a396:	f06f 0001 	mvn.w	r0, #1
 800a39a:	e7f8      	b.n	800a38e <__ascii_mbtowc+0x16>

0800a39c <_Balloc>:
 800a39c:	b570      	push	{r4, r5, r6, lr}
 800a39e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a3a0:	4604      	mov	r4, r0
 800a3a2:	460d      	mov	r5, r1
 800a3a4:	b976      	cbnz	r6, 800a3c4 <_Balloc+0x28>
 800a3a6:	2010      	movs	r0, #16
 800a3a8:	f7ff ffde 	bl	800a368 <malloc>
 800a3ac:	4602      	mov	r2, r0
 800a3ae:	6260      	str	r0, [r4, #36]	; 0x24
 800a3b0:	b920      	cbnz	r0, 800a3bc <_Balloc+0x20>
 800a3b2:	4b18      	ldr	r3, [pc, #96]	; (800a414 <_Balloc+0x78>)
 800a3b4:	4818      	ldr	r0, [pc, #96]	; (800a418 <_Balloc+0x7c>)
 800a3b6:	2166      	movs	r1, #102	; 0x66
 800a3b8:	f000 ffaa 	bl	800b310 <__assert_func>
 800a3bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a3c0:	6006      	str	r6, [r0, #0]
 800a3c2:	60c6      	str	r6, [r0, #12]
 800a3c4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a3c6:	68f3      	ldr	r3, [r6, #12]
 800a3c8:	b183      	cbz	r3, 800a3ec <_Balloc+0x50>
 800a3ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a3cc:	68db      	ldr	r3, [r3, #12]
 800a3ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a3d2:	b9b8      	cbnz	r0, 800a404 <_Balloc+0x68>
 800a3d4:	2101      	movs	r1, #1
 800a3d6:	fa01 f605 	lsl.w	r6, r1, r5
 800a3da:	1d72      	adds	r2, r6, #5
 800a3dc:	0092      	lsls	r2, r2, #2
 800a3de:	4620      	mov	r0, r4
 800a3e0:	f000 fc9d 	bl	800ad1e <_calloc_r>
 800a3e4:	b160      	cbz	r0, 800a400 <_Balloc+0x64>
 800a3e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a3ea:	e00e      	b.n	800a40a <_Balloc+0x6e>
 800a3ec:	2221      	movs	r2, #33	; 0x21
 800a3ee:	2104      	movs	r1, #4
 800a3f0:	4620      	mov	r0, r4
 800a3f2:	f000 fc94 	bl	800ad1e <_calloc_r>
 800a3f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a3f8:	60f0      	str	r0, [r6, #12]
 800a3fa:	68db      	ldr	r3, [r3, #12]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d1e4      	bne.n	800a3ca <_Balloc+0x2e>
 800a400:	2000      	movs	r0, #0
 800a402:	bd70      	pop	{r4, r5, r6, pc}
 800a404:	6802      	ldr	r2, [r0, #0]
 800a406:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a40a:	2300      	movs	r3, #0
 800a40c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a410:	e7f7      	b.n	800a402 <_Balloc+0x66>
 800a412:	bf00      	nop
 800a414:	0800cbde 	.word	0x0800cbde
 800a418:	0800cd40 	.word	0x0800cd40

0800a41c <_Bfree>:
 800a41c:	b570      	push	{r4, r5, r6, lr}
 800a41e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a420:	4605      	mov	r5, r0
 800a422:	460c      	mov	r4, r1
 800a424:	b976      	cbnz	r6, 800a444 <_Bfree+0x28>
 800a426:	2010      	movs	r0, #16
 800a428:	f7ff ff9e 	bl	800a368 <malloc>
 800a42c:	4602      	mov	r2, r0
 800a42e:	6268      	str	r0, [r5, #36]	; 0x24
 800a430:	b920      	cbnz	r0, 800a43c <_Bfree+0x20>
 800a432:	4b09      	ldr	r3, [pc, #36]	; (800a458 <_Bfree+0x3c>)
 800a434:	4809      	ldr	r0, [pc, #36]	; (800a45c <_Bfree+0x40>)
 800a436:	218a      	movs	r1, #138	; 0x8a
 800a438:	f000 ff6a 	bl	800b310 <__assert_func>
 800a43c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a440:	6006      	str	r6, [r0, #0]
 800a442:	60c6      	str	r6, [r0, #12]
 800a444:	b13c      	cbz	r4, 800a456 <_Bfree+0x3a>
 800a446:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a448:	6862      	ldr	r2, [r4, #4]
 800a44a:	68db      	ldr	r3, [r3, #12]
 800a44c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a450:	6021      	str	r1, [r4, #0]
 800a452:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a456:	bd70      	pop	{r4, r5, r6, pc}
 800a458:	0800cbde 	.word	0x0800cbde
 800a45c:	0800cd40 	.word	0x0800cd40

0800a460 <__multadd>:
 800a460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a464:	690d      	ldr	r5, [r1, #16]
 800a466:	4607      	mov	r7, r0
 800a468:	460c      	mov	r4, r1
 800a46a:	461e      	mov	r6, r3
 800a46c:	f101 0c14 	add.w	ip, r1, #20
 800a470:	2000      	movs	r0, #0
 800a472:	f8dc 3000 	ldr.w	r3, [ip]
 800a476:	b299      	uxth	r1, r3
 800a478:	fb02 6101 	mla	r1, r2, r1, r6
 800a47c:	0c1e      	lsrs	r6, r3, #16
 800a47e:	0c0b      	lsrs	r3, r1, #16
 800a480:	fb02 3306 	mla	r3, r2, r6, r3
 800a484:	b289      	uxth	r1, r1
 800a486:	3001      	adds	r0, #1
 800a488:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a48c:	4285      	cmp	r5, r0
 800a48e:	f84c 1b04 	str.w	r1, [ip], #4
 800a492:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a496:	dcec      	bgt.n	800a472 <__multadd+0x12>
 800a498:	b30e      	cbz	r6, 800a4de <__multadd+0x7e>
 800a49a:	68a3      	ldr	r3, [r4, #8]
 800a49c:	42ab      	cmp	r3, r5
 800a49e:	dc19      	bgt.n	800a4d4 <__multadd+0x74>
 800a4a0:	6861      	ldr	r1, [r4, #4]
 800a4a2:	4638      	mov	r0, r7
 800a4a4:	3101      	adds	r1, #1
 800a4a6:	f7ff ff79 	bl	800a39c <_Balloc>
 800a4aa:	4680      	mov	r8, r0
 800a4ac:	b928      	cbnz	r0, 800a4ba <__multadd+0x5a>
 800a4ae:	4602      	mov	r2, r0
 800a4b0:	4b0c      	ldr	r3, [pc, #48]	; (800a4e4 <__multadd+0x84>)
 800a4b2:	480d      	ldr	r0, [pc, #52]	; (800a4e8 <__multadd+0x88>)
 800a4b4:	21b5      	movs	r1, #181	; 0xb5
 800a4b6:	f000 ff2b 	bl	800b310 <__assert_func>
 800a4ba:	6922      	ldr	r2, [r4, #16]
 800a4bc:	3202      	adds	r2, #2
 800a4be:	f104 010c 	add.w	r1, r4, #12
 800a4c2:	0092      	lsls	r2, r2, #2
 800a4c4:	300c      	adds	r0, #12
 800a4c6:	f7fc fda5 	bl	8007014 <memcpy>
 800a4ca:	4621      	mov	r1, r4
 800a4cc:	4638      	mov	r0, r7
 800a4ce:	f7ff ffa5 	bl	800a41c <_Bfree>
 800a4d2:	4644      	mov	r4, r8
 800a4d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a4d8:	3501      	adds	r5, #1
 800a4da:	615e      	str	r6, [r3, #20]
 800a4dc:	6125      	str	r5, [r4, #16]
 800a4de:	4620      	mov	r0, r4
 800a4e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4e4:	0800cc50 	.word	0x0800cc50
 800a4e8:	0800cd40 	.word	0x0800cd40

0800a4ec <__s2b>:
 800a4ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a4f0:	460c      	mov	r4, r1
 800a4f2:	4615      	mov	r5, r2
 800a4f4:	461f      	mov	r7, r3
 800a4f6:	2209      	movs	r2, #9
 800a4f8:	3308      	adds	r3, #8
 800a4fa:	4606      	mov	r6, r0
 800a4fc:	fb93 f3f2 	sdiv	r3, r3, r2
 800a500:	2100      	movs	r1, #0
 800a502:	2201      	movs	r2, #1
 800a504:	429a      	cmp	r2, r3
 800a506:	db09      	blt.n	800a51c <__s2b+0x30>
 800a508:	4630      	mov	r0, r6
 800a50a:	f7ff ff47 	bl	800a39c <_Balloc>
 800a50e:	b940      	cbnz	r0, 800a522 <__s2b+0x36>
 800a510:	4602      	mov	r2, r0
 800a512:	4b19      	ldr	r3, [pc, #100]	; (800a578 <__s2b+0x8c>)
 800a514:	4819      	ldr	r0, [pc, #100]	; (800a57c <__s2b+0x90>)
 800a516:	21ce      	movs	r1, #206	; 0xce
 800a518:	f000 fefa 	bl	800b310 <__assert_func>
 800a51c:	0052      	lsls	r2, r2, #1
 800a51e:	3101      	adds	r1, #1
 800a520:	e7f0      	b.n	800a504 <__s2b+0x18>
 800a522:	9b08      	ldr	r3, [sp, #32]
 800a524:	6143      	str	r3, [r0, #20]
 800a526:	2d09      	cmp	r5, #9
 800a528:	f04f 0301 	mov.w	r3, #1
 800a52c:	6103      	str	r3, [r0, #16]
 800a52e:	dd16      	ble.n	800a55e <__s2b+0x72>
 800a530:	f104 0909 	add.w	r9, r4, #9
 800a534:	46c8      	mov	r8, r9
 800a536:	442c      	add	r4, r5
 800a538:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a53c:	4601      	mov	r1, r0
 800a53e:	3b30      	subs	r3, #48	; 0x30
 800a540:	220a      	movs	r2, #10
 800a542:	4630      	mov	r0, r6
 800a544:	f7ff ff8c 	bl	800a460 <__multadd>
 800a548:	45a0      	cmp	r8, r4
 800a54a:	d1f5      	bne.n	800a538 <__s2b+0x4c>
 800a54c:	f1a5 0408 	sub.w	r4, r5, #8
 800a550:	444c      	add	r4, r9
 800a552:	1b2d      	subs	r5, r5, r4
 800a554:	1963      	adds	r3, r4, r5
 800a556:	42bb      	cmp	r3, r7
 800a558:	db04      	blt.n	800a564 <__s2b+0x78>
 800a55a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a55e:	340a      	adds	r4, #10
 800a560:	2509      	movs	r5, #9
 800a562:	e7f6      	b.n	800a552 <__s2b+0x66>
 800a564:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a568:	4601      	mov	r1, r0
 800a56a:	3b30      	subs	r3, #48	; 0x30
 800a56c:	220a      	movs	r2, #10
 800a56e:	4630      	mov	r0, r6
 800a570:	f7ff ff76 	bl	800a460 <__multadd>
 800a574:	e7ee      	b.n	800a554 <__s2b+0x68>
 800a576:	bf00      	nop
 800a578:	0800cc50 	.word	0x0800cc50
 800a57c:	0800cd40 	.word	0x0800cd40

0800a580 <__hi0bits>:
 800a580:	0c03      	lsrs	r3, r0, #16
 800a582:	041b      	lsls	r3, r3, #16
 800a584:	b9d3      	cbnz	r3, 800a5bc <__hi0bits+0x3c>
 800a586:	0400      	lsls	r0, r0, #16
 800a588:	2310      	movs	r3, #16
 800a58a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a58e:	bf04      	itt	eq
 800a590:	0200      	lsleq	r0, r0, #8
 800a592:	3308      	addeq	r3, #8
 800a594:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a598:	bf04      	itt	eq
 800a59a:	0100      	lsleq	r0, r0, #4
 800a59c:	3304      	addeq	r3, #4
 800a59e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a5a2:	bf04      	itt	eq
 800a5a4:	0080      	lsleq	r0, r0, #2
 800a5a6:	3302      	addeq	r3, #2
 800a5a8:	2800      	cmp	r0, #0
 800a5aa:	db05      	blt.n	800a5b8 <__hi0bits+0x38>
 800a5ac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a5b0:	f103 0301 	add.w	r3, r3, #1
 800a5b4:	bf08      	it	eq
 800a5b6:	2320      	moveq	r3, #32
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	4770      	bx	lr
 800a5bc:	2300      	movs	r3, #0
 800a5be:	e7e4      	b.n	800a58a <__hi0bits+0xa>

0800a5c0 <__lo0bits>:
 800a5c0:	6803      	ldr	r3, [r0, #0]
 800a5c2:	f013 0207 	ands.w	r2, r3, #7
 800a5c6:	4601      	mov	r1, r0
 800a5c8:	d00b      	beq.n	800a5e2 <__lo0bits+0x22>
 800a5ca:	07da      	lsls	r2, r3, #31
 800a5cc:	d423      	bmi.n	800a616 <__lo0bits+0x56>
 800a5ce:	0798      	lsls	r0, r3, #30
 800a5d0:	bf49      	itett	mi
 800a5d2:	085b      	lsrmi	r3, r3, #1
 800a5d4:	089b      	lsrpl	r3, r3, #2
 800a5d6:	2001      	movmi	r0, #1
 800a5d8:	600b      	strmi	r3, [r1, #0]
 800a5da:	bf5c      	itt	pl
 800a5dc:	600b      	strpl	r3, [r1, #0]
 800a5de:	2002      	movpl	r0, #2
 800a5e0:	4770      	bx	lr
 800a5e2:	b298      	uxth	r0, r3
 800a5e4:	b9a8      	cbnz	r0, 800a612 <__lo0bits+0x52>
 800a5e6:	0c1b      	lsrs	r3, r3, #16
 800a5e8:	2010      	movs	r0, #16
 800a5ea:	b2da      	uxtb	r2, r3
 800a5ec:	b90a      	cbnz	r2, 800a5f2 <__lo0bits+0x32>
 800a5ee:	3008      	adds	r0, #8
 800a5f0:	0a1b      	lsrs	r3, r3, #8
 800a5f2:	071a      	lsls	r2, r3, #28
 800a5f4:	bf04      	itt	eq
 800a5f6:	091b      	lsreq	r3, r3, #4
 800a5f8:	3004      	addeq	r0, #4
 800a5fa:	079a      	lsls	r2, r3, #30
 800a5fc:	bf04      	itt	eq
 800a5fe:	089b      	lsreq	r3, r3, #2
 800a600:	3002      	addeq	r0, #2
 800a602:	07da      	lsls	r2, r3, #31
 800a604:	d403      	bmi.n	800a60e <__lo0bits+0x4e>
 800a606:	085b      	lsrs	r3, r3, #1
 800a608:	f100 0001 	add.w	r0, r0, #1
 800a60c:	d005      	beq.n	800a61a <__lo0bits+0x5a>
 800a60e:	600b      	str	r3, [r1, #0]
 800a610:	4770      	bx	lr
 800a612:	4610      	mov	r0, r2
 800a614:	e7e9      	b.n	800a5ea <__lo0bits+0x2a>
 800a616:	2000      	movs	r0, #0
 800a618:	4770      	bx	lr
 800a61a:	2020      	movs	r0, #32
 800a61c:	4770      	bx	lr
	...

0800a620 <__i2b>:
 800a620:	b510      	push	{r4, lr}
 800a622:	460c      	mov	r4, r1
 800a624:	2101      	movs	r1, #1
 800a626:	f7ff feb9 	bl	800a39c <_Balloc>
 800a62a:	4602      	mov	r2, r0
 800a62c:	b928      	cbnz	r0, 800a63a <__i2b+0x1a>
 800a62e:	4b05      	ldr	r3, [pc, #20]	; (800a644 <__i2b+0x24>)
 800a630:	4805      	ldr	r0, [pc, #20]	; (800a648 <__i2b+0x28>)
 800a632:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a636:	f000 fe6b 	bl	800b310 <__assert_func>
 800a63a:	2301      	movs	r3, #1
 800a63c:	6144      	str	r4, [r0, #20]
 800a63e:	6103      	str	r3, [r0, #16]
 800a640:	bd10      	pop	{r4, pc}
 800a642:	bf00      	nop
 800a644:	0800cc50 	.word	0x0800cc50
 800a648:	0800cd40 	.word	0x0800cd40

0800a64c <__multiply>:
 800a64c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a650:	4691      	mov	r9, r2
 800a652:	690a      	ldr	r2, [r1, #16]
 800a654:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a658:	429a      	cmp	r2, r3
 800a65a:	bfb8      	it	lt
 800a65c:	460b      	movlt	r3, r1
 800a65e:	460c      	mov	r4, r1
 800a660:	bfbc      	itt	lt
 800a662:	464c      	movlt	r4, r9
 800a664:	4699      	movlt	r9, r3
 800a666:	6927      	ldr	r7, [r4, #16]
 800a668:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a66c:	68a3      	ldr	r3, [r4, #8]
 800a66e:	6861      	ldr	r1, [r4, #4]
 800a670:	eb07 060a 	add.w	r6, r7, sl
 800a674:	42b3      	cmp	r3, r6
 800a676:	b085      	sub	sp, #20
 800a678:	bfb8      	it	lt
 800a67a:	3101      	addlt	r1, #1
 800a67c:	f7ff fe8e 	bl	800a39c <_Balloc>
 800a680:	b930      	cbnz	r0, 800a690 <__multiply+0x44>
 800a682:	4602      	mov	r2, r0
 800a684:	4b44      	ldr	r3, [pc, #272]	; (800a798 <__multiply+0x14c>)
 800a686:	4845      	ldr	r0, [pc, #276]	; (800a79c <__multiply+0x150>)
 800a688:	f240 115d 	movw	r1, #349	; 0x15d
 800a68c:	f000 fe40 	bl	800b310 <__assert_func>
 800a690:	f100 0514 	add.w	r5, r0, #20
 800a694:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a698:	462b      	mov	r3, r5
 800a69a:	2200      	movs	r2, #0
 800a69c:	4543      	cmp	r3, r8
 800a69e:	d321      	bcc.n	800a6e4 <__multiply+0x98>
 800a6a0:	f104 0314 	add.w	r3, r4, #20
 800a6a4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a6a8:	f109 0314 	add.w	r3, r9, #20
 800a6ac:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a6b0:	9202      	str	r2, [sp, #8]
 800a6b2:	1b3a      	subs	r2, r7, r4
 800a6b4:	3a15      	subs	r2, #21
 800a6b6:	f022 0203 	bic.w	r2, r2, #3
 800a6ba:	3204      	adds	r2, #4
 800a6bc:	f104 0115 	add.w	r1, r4, #21
 800a6c0:	428f      	cmp	r7, r1
 800a6c2:	bf38      	it	cc
 800a6c4:	2204      	movcc	r2, #4
 800a6c6:	9201      	str	r2, [sp, #4]
 800a6c8:	9a02      	ldr	r2, [sp, #8]
 800a6ca:	9303      	str	r3, [sp, #12]
 800a6cc:	429a      	cmp	r2, r3
 800a6ce:	d80c      	bhi.n	800a6ea <__multiply+0x9e>
 800a6d0:	2e00      	cmp	r6, #0
 800a6d2:	dd03      	ble.n	800a6dc <__multiply+0x90>
 800a6d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d05a      	beq.n	800a792 <__multiply+0x146>
 800a6dc:	6106      	str	r6, [r0, #16]
 800a6de:	b005      	add	sp, #20
 800a6e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6e4:	f843 2b04 	str.w	r2, [r3], #4
 800a6e8:	e7d8      	b.n	800a69c <__multiply+0x50>
 800a6ea:	f8b3 a000 	ldrh.w	sl, [r3]
 800a6ee:	f1ba 0f00 	cmp.w	sl, #0
 800a6f2:	d024      	beq.n	800a73e <__multiply+0xf2>
 800a6f4:	f104 0e14 	add.w	lr, r4, #20
 800a6f8:	46a9      	mov	r9, r5
 800a6fa:	f04f 0c00 	mov.w	ip, #0
 800a6fe:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a702:	f8d9 1000 	ldr.w	r1, [r9]
 800a706:	fa1f fb82 	uxth.w	fp, r2
 800a70a:	b289      	uxth	r1, r1
 800a70c:	fb0a 110b 	mla	r1, sl, fp, r1
 800a710:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a714:	f8d9 2000 	ldr.w	r2, [r9]
 800a718:	4461      	add	r1, ip
 800a71a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a71e:	fb0a c20b 	mla	r2, sl, fp, ip
 800a722:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a726:	b289      	uxth	r1, r1
 800a728:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a72c:	4577      	cmp	r7, lr
 800a72e:	f849 1b04 	str.w	r1, [r9], #4
 800a732:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a736:	d8e2      	bhi.n	800a6fe <__multiply+0xb2>
 800a738:	9a01      	ldr	r2, [sp, #4]
 800a73a:	f845 c002 	str.w	ip, [r5, r2]
 800a73e:	9a03      	ldr	r2, [sp, #12]
 800a740:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a744:	3304      	adds	r3, #4
 800a746:	f1b9 0f00 	cmp.w	r9, #0
 800a74a:	d020      	beq.n	800a78e <__multiply+0x142>
 800a74c:	6829      	ldr	r1, [r5, #0]
 800a74e:	f104 0c14 	add.w	ip, r4, #20
 800a752:	46ae      	mov	lr, r5
 800a754:	f04f 0a00 	mov.w	sl, #0
 800a758:	f8bc b000 	ldrh.w	fp, [ip]
 800a75c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a760:	fb09 220b 	mla	r2, r9, fp, r2
 800a764:	4492      	add	sl, r2
 800a766:	b289      	uxth	r1, r1
 800a768:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a76c:	f84e 1b04 	str.w	r1, [lr], #4
 800a770:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a774:	f8be 1000 	ldrh.w	r1, [lr]
 800a778:	0c12      	lsrs	r2, r2, #16
 800a77a:	fb09 1102 	mla	r1, r9, r2, r1
 800a77e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a782:	4567      	cmp	r7, ip
 800a784:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a788:	d8e6      	bhi.n	800a758 <__multiply+0x10c>
 800a78a:	9a01      	ldr	r2, [sp, #4]
 800a78c:	50a9      	str	r1, [r5, r2]
 800a78e:	3504      	adds	r5, #4
 800a790:	e79a      	b.n	800a6c8 <__multiply+0x7c>
 800a792:	3e01      	subs	r6, #1
 800a794:	e79c      	b.n	800a6d0 <__multiply+0x84>
 800a796:	bf00      	nop
 800a798:	0800cc50 	.word	0x0800cc50
 800a79c:	0800cd40 	.word	0x0800cd40

0800a7a0 <__pow5mult>:
 800a7a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7a4:	4615      	mov	r5, r2
 800a7a6:	f012 0203 	ands.w	r2, r2, #3
 800a7aa:	4606      	mov	r6, r0
 800a7ac:	460f      	mov	r7, r1
 800a7ae:	d007      	beq.n	800a7c0 <__pow5mult+0x20>
 800a7b0:	4c25      	ldr	r4, [pc, #148]	; (800a848 <__pow5mult+0xa8>)
 800a7b2:	3a01      	subs	r2, #1
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a7ba:	f7ff fe51 	bl	800a460 <__multadd>
 800a7be:	4607      	mov	r7, r0
 800a7c0:	10ad      	asrs	r5, r5, #2
 800a7c2:	d03d      	beq.n	800a840 <__pow5mult+0xa0>
 800a7c4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a7c6:	b97c      	cbnz	r4, 800a7e8 <__pow5mult+0x48>
 800a7c8:	2010      	movs	r0, #16
 800a7ca:	f7ff fdcd 	bl	800a368 <malloc>
 800a7ce:	4602      	mov	r2, r0
 800a7d0:	6270      	str	r0, [r6, #36]	; 0x24
 800a7d2:	b928      	cbnz	r0, 800a7e0 <__pow5mult+0x40>
 800a7d4:	4b1d      	ldr	r3, [pc, #116]	; (800a84c <__pow5mult+0xac>)
 800a7d6:	481e      	ldr	r0, [pc, #120]	; (800a850 <__pow5mult+0xb0>)
 800a7d8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a7dc:	f000 fd98 	bl	800b310 <__assert_func>
 800a7e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a7e4:	6004      	str	r4, [r0, #0]
 800a7e6:	60c4      	str	r4, [r0, #12]
 800a7e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a7ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a7f0:	b94c      	cbnz	r4, 800a806 <__pow5mult+0x66>
 800a7f2:	f240 2171 	movw	r1, #625	; 0x271
 800a7f6:	4630      	mov	r0, r6
 800a7f8:	f7ff ff12 	bl	800a620 <__i2b>
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	f8c8 0008 	str.w	r0, [r8, #8]
 800a802:	4604      	mov	r4, r0
 800a804:	6003      	str	r3, [r0, #0]
 800a806:	f04f 0900 	mov.w	r9, #0
 800a80a:	07eb      	lsls	r3, r5, #31
 800a80c:	d50a      	bpl.n	800a824 <__pow5mult+0x84>
 800a80e:	4639      	mov	r1, r7
 800a810:	4622      	mov	r2, r4
 800a812:	4630      	mov	r0, r6
 800a814:	f7ff ff1a 	bl	800a64c <__multiply>
 800a818:	4639      	mov	r1, r7
 800a81a:	4680      	mov	r8, r0
 800a81c:	4630      	mov	r0, r6
 800a81e:	f7ff fdfd 	bl	800a41c <_Bfree>
 800a822:	4647      	mov	r7, r8
 800a824:	106d      	asrs	r5, r5, #1
 800a826:	d00b      	beq.n	800a840 <__pow5mult+0xa0>
 800a828:	6820      	ldr	r0, [r4, #0]
 800a82a:	b938      	cbnz	r0, 800a83c <__pow5mult+0x9c>
 800a82c:	4622      	mov	r2, r4
 800a82e:	4621      	mov	r1, r4
 800a830:	4630      	mov	r0, r6
 800a832:	f7ff ff0b 	bl	800a64c <__multiply>
 800a836:	6020      	str	r0, [r4, #0]
 800a838:	f8c0 9000 	str.w	r9, [r0]
 800a83c:	4604      	mov	r4, r0
 800a83e:	e7e4      	b.n	800a80a <__pow5mult+0x6a>
 800a840:	4638      	mov	r0, r7
 800a842:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a846:	bf00      	nop
 800a848:	0800ce90 	.word	0x0800ce90
 800a84c:	0800cbde 	.word	0x0800cbde
 800a850:	0800cd40 	.word	0x0800cd40

0800a854 <__lshift>:
 800a854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a858:	460c      	mov	r4, r1
 800a85a:	6849      	ldr	r1, [r1, #4]
 800a85c:	6923      	ldr	r3, [r4, #16]
 800a85e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a862:	68a3      	ldr	r3, [r4, #8]
 800a864:	4607      	mov	r7, r0
 800a866:	4691      	mov	r9, r2
 800a868:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a86c:	f108 0601 	add.w	r6, r8, #1
 800a870:	42b3      	cmp	r3, r6
 800a872:	db0b      	blt.n	800a88c <__lshift+0x38>
 800a874:	4638      	mov	r0, r7
 800a876:	f7ff fd91 	bl	800a39c <_Balloc>
 800a87a:	4605      	mov	r5, r0
 800a87c:	b948      	cbnz	r0, 800a892 <__lshift+0x3e>
 800a87e:	4602      	mov	r2, r0
 800a880:	4b2a      	ldr	r3, [pc, #168]	; (800a92c <__lshift+0xd8>)
 800a882:	482b      	ldr	r0, [pc, #172]	; (800a930 <__lshift+0xdc>)
 800a884:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a888:	f000 fd42 	bl	800b310 <__assert_func>
 800a88c:	3101      	adds	r1, #1
 800a88e:	005b      	lsls	r3, r3, #1
 800a890:	e7ee      	b.n	800a870 <__lshift+0x1c>
 800a892:	2300      	movs	r3, #0
 800a894:	f100 0114 	add.w	r1, r0, #20
 800a898:	f100 0210 	add.w	r2, r0, #16
 800a89c:	4618      	mov	r0, r3
 800a89e:	4553      	cmp	r3, sl
 800a8a0:	db37      	blt.n	800a912 <__lshift+0xbe>
 800a8a2:	6920      	ldr	r0, [r4, #16]
 800a8a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a8a8:	f104 0314 	add.w	r3, r4, #20
 800a8ac:	f019 091f 	ands.w	r9, r9, #31
 800a8b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a8b4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a8b8:	d02f      	beq.n	800a91a <__lshift+0xc6>
 800a8ba:	f1c9 0e20 	rsb	lr, r9, #32
 800a8be:	468a      	mov	sl, r1
 800a8c0:	f04f 0c00 	mov.w	ip, #0
 800a8c4:	681a      	ldr	r2, [r3, #0]
 800a8c6:	fa02 f209 	lsl.w	r2, r2, r9
 800a8ca:	ea42 020c 	orr.w	r2, r2, ip
 800a8ce:	f84a 2b04 	str.w	r2, [sl], #4
 800a8d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8d6:	4298      	cmp	r0, r3
 800a8d8:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a8dc:	d8f2      	bhi.n	800a8c4 <__lshift+0x70>
 800a8de:	1b03      	subs	r3, r0, r4
 800a8e0:	3b15      	subs	r3, #21
 800a8e2:	f023 0303 	bic.w	r3, r3, #3
 800a8e6:	3304      	adds	r3, #4
 800a8e8:	f104 0215 	add.w	r2, r4, #21
 800a8ec:	4290      	cmp	r0, r2
 800a8ee:	bf38      	it	cc
 800a8f0:	2304      	movcc	r3, #4
 800a8f2:	f841 c003 	str.w	ip, [r1, r3]
 800a8f6:	f1bc 0f00 	cmp.w	ip, #0
 800a8fa:	d001      	beq.n	800a900 <__lshift+0xac>
 800a8fc:	f108 0602 	add.w	r6, r8, #2
 800a900:	3e01      	subs	r6, #1
 800a902:	4638      	mov	r0, r7
 800a904:	612e      	str	r6, [r5, #16]
 800a906:	4621      	mov	r1, r4
 800a908:	f7ff fd88 	bl	800a41c <_Bfree>
 800a90c:	4628      	mov	r0, r5
 800a90e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a912:	f842 0f04 	str.w	r0, [r2, #4]!
 800a916:	3301      	adds	r3, #1
 800a918:	e7c1      	b.n	800a89e <__lshift+0x4a>
 800a91a:	3904      	subs	r1, #4
 800a91c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a920:	f841 2f04 	str.w	r2, [r1, #4]!
 800a924:	4298      	cmp	r0, r3
 800a926:	d8f9      	bhi.n	800a91c <__lshift+0xc8>
 800a928:	e7ea      	b.n	800a900 <__lshift+0xac>
 800a92a:	bf00      	nop
 800a92c:	0800cc50 	.word	0x0800cc50
 800a930:	0800cd40 	.word	0x0800cd40

0800a934 <__mcmp>:
 800a934:	b530      	push	{r4, r5, lr}
 800a936:	6902      	ldr	r2, [r0, #16]
 800a938:	690c      	ldr	r4, [r1, #16]
 800a93a:	1b12      	subs	r2, r2, r4
 800a93c:	d10e      	bne.n	800a95c <__mcmp+0x28>
 800a93e:	f100 0314 	add.w	r3, r0, #20
 800a942:	3114      	adds	r1, #20
 800a944:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a948:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a94c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a950:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a954:	42a5      	cmp	r5, r4
 800a956:	d003      	beq.n	800a960 <__mcmp+0x2c>
 800a958:	d305      	bcc.n	800a966 <__mcmp+0x32>
 800a95a:	2201      	movs	r2, #1
 800a95c:	4610      	mov	r0, r2
 800a95e:	bd30      	pop	{r4, r5, pc}
 800a960:	4283      	cmp	r3, r0
 800a962:	d3f3      	bcc.n	800a94c <__mcmp+0x18>
 800a964:	e7fa      	b.n	800a95c <__mcmp+0x28>
 800a966:	f04f 32ff 	mov.w	r2, #4294967295
 800a96a:	e7f7      	b.n	800a95c <__mcmp+0x28>

0800a96c <__mdiff>:
 800a96c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a970:	460c      	mov	r4, r1
 800a972:	4606      	mov	r6, r0
 800a974:	4611      	mov	r1, r2
 800a976:	4620      	mov	r0, r4
 800a978:	4690      	mov	r8, r2
 800a97a:	f7ff ffdb 	bl	800a934 <__mcmp>
 800a97e:	1e05      	subs	r5, r0, #0
 800a980:	d110      	bne.n	800a9a4 <__mdiff+0x38>
 800a982:	4629      	mov	r1, r5
 800a984:	4630      	mov	r0, r6
 800a986:	f7ff fd09 	bl	800a39c <_Balloc>
 800a98a:	b930      	cbnz	r0, 800a99a <__mdiff+0x2e>
 800a98c:	4b3a      	ldr	r3, [pc, #232]	; (800aa78 <__mdiff+0x10c>)
 800a98e:	4602      	mov	r2, r0
 800a990:	f240 2132 	movw	r1, #562	; 0x232
 800a994:	4839      	ldr	r0, [pc, #228]	; (800aa7c <__mdiff+0x110>)
 800a996:	f000 fcbb 	bl	800b310 <__assert_func>
 800a99a:	2301      	movs	r3, #1
 800a99c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a9a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9a4:	bfa4      	itt	ge
 800a9a6:	4643      	movge	r3, r8
 800a9a8:	46a0      	movge	r8, r4
 800a9aa:	4630      	mov	r0, r6
 800a9ac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a9b0:	bfa6      	itte	ge
 800a9b2:	461c      	movge	r4, r3
 800a9b4:	2500      	movge	r5, #0
 800a9b6:	2501      	movlt	r5, #1
 800a9b8:	f7ff fcf0 	bl	800a39c <_Balloc>
 800a9bc:	b920      	cbnz	r0, 800a9c8 <__mdiff+0x5c>
 800a9be:	4b2e      	ldr	r3, [pc, #184]	; (800aa78 <__mdiff+0x10c>)
 800a9c0:	4602      	mov	r2, r0
 800a9c2:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a9c6:	e7e5      	b.n	800a994 <__mdiff+0x28>
 800a9c8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a9cc:	6926      	ldr	r6, [r4, #16]
 800a9ce:	60c5      	str	r5, [r0, #12]
 800a9d0:	f104 0914 	add.w	r9, r4, #20
 800a9d4:	f108 0514 	add.w	r5, r8, #20
 800a9d8:	f100 0e14 	add.w	lr, r0, #20
 800a9dc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a9e0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a9e4:	f108 0210 	add.w	r2, r8, #16
 800a9e8:	46f2      	mov	sl, lr
 800a9ea:	2100      	movs	r1, #0
 800a9ec:	f859 3b04 	ldr.w	r3, [r9], #4
 800a9f0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a9f4:	fa1f f883 	uxth.w	r8, r3
 800a9f8:	fa11 f18b 	uxtah	r1, r1, fp
 800a9fc:	0c1b      	lsrs	r3, r3, #16
 800a9fe:	eba1 0808 	sub.w	r8, r1, r8
 800aa02:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800aa06:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800aa0a:	fa1f f888 	uxth.w	r8, r8
 800aa0e:	1419      	asrs	r1, r3, #16
 800aa10:	454e      	cmp	r6, r9
 800aa12:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800aa16:	f84a 3b04 	str.w	r3, [sl], #4
 800aa1a:	d8e7      	bhi.n	800a9ec <__mdiff+0x80>
 800aa1c:	1b33      	subs	r3, r6, r4
 800aa1e:	3b15      	subs	r3, #21
 800aa20:	f023 0303 	bic.w	r3, r3, #3
 800aa24:	3304      	adds	r3, #4
 800aa26:	3415      	adds	r4, #21
 800aa28:	42a6      	cmp	r6, r4
 800aa2a:	bf38      	it	cc
 800aa2c:	2304      	movcc	r3, #4
 800aa2e:	441d      	add	r5, r3
 800aa30:	4473      	add	r3, lr
 800aa32:	469e      	mov	lr, r3
 800aa34:	462e      	mov	r6, r5
 800aa36:	4566      	cmp	r6, ip
 800aa38:	d30e      	bcc.n	800aa58 <__mdiff+0xec>
 800aa3a:	f10c 0203 	add.w	r2, ip, #3
 800aa3e:	1b52      	subs	r2, r2, r5
 800aa40:	f022 0203 	bic.w	r2, r2, #3
 800aa44:	3d03      	subs	r5, #3
 800aa46:	45ac      	cmp	ip, r5
 800aa48:	bf38      	it	cc
 800aa4a:	2200      	movcc	r2, #0
 800aa4c:	441a      	add	r2, r3
 800aa4e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800aa52:	b17b      	cbz	r3, 800aa74 <__mdiff+0x108>
 800aa54:	6107      	str	r7, [r0, #16]
 800aa56:	e7a3      	b.n	800a9a0 <__mdiff+0x34>
 800aa58:	f856 8b04 	ldr.w	r8, [r6], #4
 800aa5c:	fa11 f288 	uxtah	r2, r1, r8
 800aa60:	1414      	asrs	r4, r2, #16
 800aa62:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800aa66:	b292      	uxth	r2, r2
 800aa68:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800aa6c:	f84e 2b04 	str.w	r2, [lr], #4
 800aa70:	1421      	asrs	r1, r4, #16
 800aa72:	e7e0      	b.n	800aa36 <__mdiff+0xca>
 800aa74:	3f01      	subs	r7, #1
 800aa76:	e7ea      	b.n	800aa4e <__mdiff+0xe2>
 800aa78:	0800cc50 	.word	0x0800cc50
 800aa7c:	0800cd40 	.word	0x0800cd40

0800aa80 <__ulp>:
 800aa80:	b082      	sub	sp, #8
 800aa82:	ed8d 0b00 	vstr	d0, [sp]
 800aa86:	9b01      	ldr	r3, [sp, #4]
 800aa88:	4912      	ldr	r1, [pc, #72]	; (800aad4 <__ulp+0x54>)
 800aa8a:	4019      	ands	r1, r3
 800aa8c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800aa90:	2900      	cmp	r1, #0
 800aa92:	dd05      	ble.n	800aaa0 <__ulp+0x20>
 800aa94:	2200      	movs	r2, #0
 800aa96:	460b      	mov	r3, r1
 800aa98:	ec43 2b10 	vmov	d0, r2, r3
 800aa9c:	b002      	add	sp, #8
 800aa9e:	4770      	bx	lr
 800aaa0:	4249      	negs	r1, r1
 800aaa2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800aaa6:	ea4f 5021 	mov.w	r0, r1, asr #20
 800aaaa:	f04f 0200 	mov.w	r2, #0
 800aaae:	f04f 0300 	mov.w	r3, #0
 800aab2:	da04      	bge.n	800aabe <__ulp+0x3e>
 800aab4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800aab8:	fa41 f300 	asr.w	r3, r1, r0
 800aabc:	e7ec      	b.n	800aa98 <__ulp+0x18>
 800aabe:	f1a0 0114 	sub.w	r1, r0, #20
 800aac2:	291e      	cmp	r1, #30
 800aac4:	bfda      	itte	le
 800aac6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800aaca:	fa20 f101 	lsrle.w	r1, r0, r1
 800aace:	2101      	movgt	r1, #1
 800aad0:	460a      	mov	r2, r1
 800aad2:	e7e1      	b.n	800aa98 <__ulp+0x18>
 800aad4:	7ff00000 	.word	0x7ff00000

0800aad8 <__b2d>:
 800aad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aada:	6905      	ldr	r5, [r0, #16]
 800aadc:	f100 0714 	add.w	r7, r0, #20
 800aae0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800aae4:	1f2e      	subs	r6, r5, #4
 800aae6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800aaea:	4620      	mov	r0, r4
 800aaec:	f7ff fd48 	bl	800a580 <__hi0bits>
 800aaf0:	f1c0 0320 	rsb	r3, r0, #32
 800aaf4:	280a      	cmp	r0, #10
 800aaf6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800ab74 <__b2d+0x9c>
 800aafa:	600b      	str	r3, [r1, #0]
 800aafc:	dc14      	bgt.n	800ab28 <__b2d+0x50>
 800aafe:	f1c0 0e0b 	rsb	lr, r0, #11
 800ab02:	fa24 f10e 	lsr.w	r1, r4, lr
 800ab06:	42b7      	cmp	r7, r6
 800ab08:	ea41 030c 	orr.w	r3, r1, ip
 800ab0c:	bf34      	ite	cc
 800ab0e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ab12:	2100      	movcs	r1, #0
 800ab14:	3015      	adds	r0, #21
 800ab16:	fa04 f000 	lsl.w	r0, r4, r0
 800ab1a:	fa21 f10e 	lsr.w	r1, r1, lr
 800ab1e:	ea40 0201 	orr.w	r2, r0, r1
 800ab22:	ec43 2b10 	vmov	d0, r2, r3
 800ab26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab28:	42b7      	cmp	r7, r6
 800ab2a:	bf3a      	itte	cc
 800ab2c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800ab30:	f1a5 0608 	subcc.w	r6, r5, #8
 800ab34:	2100      	movcs	r1, #0
 800ab36:	380b      	subs	r0, #11
 800ab38:	d017      	beq.n	800ab6a <__b2d+0x92>
 800ab3a:	f1c0 0c20 	rsb	ip, r0, #32
 800ab3e:	fa04 f500 	lsl.w	r5, r4, r0
 800ab42:	42be      	cmp	r6, r7
 800ab44:	fa21 f40c 	lsr.w	r4, r1, ip
 800ab48:	ea45 0504 	orr.w	r5, r5, r4
 800ab4c:	bf8c      	ite	hi
 800ab4e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800ab52:	2400      	movls	r4, #0
 800ab54:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800ab58:	fa01 f000 	lsl.w	r0, r1, r0
 800ab5c:	fa24 f40c 	lsr.w	r4, r4, ip
 800ab60:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ab64:	ea40 0204 	orr.w	r2, r0, r4
 800ab68:	e7db      	b.n	800ab22 <__b2d+0x4a>
 800ab6a:	ea44 030c 	orr.w	r3, r4, ip
 800ab6e:	460a      	mov	r2, r1
 800ab70:	e7d7      	b.n	800ab22 <__b2d+0x4a>
 800ab72:	bf00      	nop
 800ab74:	3ff00000 	.word	0x3ff00000

0800ab78 <__d2b>:
 800ab78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ab7c:	4689      	mov	r9, r1
 800ab7e:	2101      	movs	r1, #1
 800ab80:	ec57 6b10 	vmov	r6, r7, d0
 800ab84:	4690      	mov	r8, r2
 800ab86:	f7ff fc09 	bl	800a39c <_Balloc>
 800ab8a:	4604      	mov	r4, r0
 800ab8c:	b930      	cbnz	r0, 800ab9c <__d2b+0x24>
 800ab8e:	4602      	mov	r2, r0
 800ab90:	4b25      	ldr	r3, [pc, #148]	; (800ac28 <__d2b+0xb0>)
 800ab92:	4826      	ldr	r0, [pc, #152]	; (800ac2c <__d2b+0xb4>)
 800ab94:	f240 310a 	movw	r1, #778	; 0x30a
 800ab98:	f000 fbba 	bl	800b310 <__assert_func>
 800ab9c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800aba0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aba4:	bb35      	cbnz	r5, 800abf4 <__d2b+0x7c>
 800aba6:	2e00      	cmp	r6, #0
 800aba8:	9301      	str	r3, [sp, #4]
 800abaa:	d028      	beq.n	800abfe <__d2b+0x86>
 800abac:	4668      	mov	r0, sp
 800abae:	9600      	str	r6, [sp, #0]
 800abb0:	f7ff fd06 	bl	800a5c0 <__lo0bits>
 800abb4:	9900      	ldr	r1, [sp, #0]
 800abb6:	b300      	cbz	r0, 800abfa <__d2b+0x82>
 800abb8:	9a01      	ldr	r2, [sp, #4]
 800abba:	f1c0 0320 	rsb	r3, r0, #32
 800abbe:	fa02 f303 	lsl.w	r3, r2, r3
 800abc2:	430b      	orrs	r3, r1
 800abc4:	40c2      	lsrs	r2, r0
 800abc6:	6163      	str	r3, [r4, #20]
 800abc8:	9201      	str	r2, [sp, #4]
 800abca:	9b01      	ldr	r3, [sp, #4]
 800abcc:	61a3      	str	r3, [r4, #24]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	bf14      	ite	ne
 800abd2:	2202      	movne	r2, #2
 800abd4:	2201      	moveq	r2, #1
 800abd6:	6122      	str	r2, [r4, #16]
 800abd8:	b1d5      	cbz	r5, 800ac10 <__d2b+0x98>
 800abda:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800abde:	4405      	add	r5, r0
 800abe0:	f8c9 5000 	str.w	r5, [r9]
 800abe4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800abe8:	f8c8 0000 	str.w	r0, [r8]
 800abec:	4620      	mov	r0, r4
 800abee:	b003      	add	sp, #12
 800abf0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800abf4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800abf8:	e7d5      	b.n	800aba6 <__d2b+0x2e>
 800abfa:	6161      	str	r1, [r4, #20]
 800abfc:	e7e5      	b.n	800abca <__d2b+0x52>
 800abfe:	a801      	add	r0, sp, #4
 800ac00:	f7ff fcde 	bl	800a5c0 <__lo0bits>
 800ac04:	9b01      	ldr	r3, [sp, #4]
 800ac06:	6163      	str	r3, [r4, #20]
 800ac08:	2201      	movs	r2, #1
 800ac0a:	6122      	str	r2, [r4, #16]
 800ac0c:	3020      	adds	r0, #32
 800ac0e:	e7e3      	b.n	800abd8 <__d2b+0x60>
 800ac10:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ac14:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ac18:	f8c9 0000 	str.w	r0, [r9]
 800ac1c:	6918      	ldr	r0, [r3, #16]
 800ac1e:	f7ff fcaf 	bl	800a580 <__hi0bits>
 800ac22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ac26:	e7df      	b.n	800abe8 <__d2b+0x70>
 800ac28:	0800cc50 	.word	0x0800cc50
 800ac2c:	0800cd40 	.word	0x0800cd40

0800ac30 <__ratio>:
 800ac30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac34:	4688      	mov	r8, r1
 800ac36:	4669      	mov	r1, sp
 800ac38:	4681      	mov	r9, r0
 800ac3a:	f7ff ff4d 	bl	800aad8 <__b2d>
 800ac3e:	a901      	add	r1, sp, #4
 800ac40:	4640      	mov	r0, r8
 800ac42:	ec55 4b10 	vmov	r4, r5, d0
 800ac46:	f7ff ff47 	bl	800aad8 <__b2d>
 800ac4a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ac4e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ac52:	eba3 0c02 	sub.w	ip, r3, r2
 800ac56:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ac5a:	1a9b      	subs	r3, r3, r2
 800ac5c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ac60:	ec51 0b10 	vmov	r0, r1, d0
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	bfd6      	itet	le
 800ac68:	460a      	movle	r2, r1
 800ac6a:	462a      	movgt	r2, r5
 800ac6c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ac70:	468b      	mov	fp, r1
 800ac72:	462f      	mov	r7, r5
 800ac74:	bfd4      	ite	le
 800ac76:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ac7a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ac7e:	4620      	mov	r0, r4
 800ac80:	ee10 2a10 	vmov	r2, s0
 800ac84:	465b      	mov	r3, fp
 800ac86:	4639      	mov	r1, r7
 800ac88:	f7f5 fe00 	bl	800088c <__aeabi_ddiv>
 800ac8c:	ec41 0b10 	vmov	d0, r0, r1
 800ac90:	b003      	add	sp, #12
 800ac92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ac96 <__copybits>:
 800ac96:	3901      	subs	r1, #1
 800ac98:	b570      	push	{r4, r5, r6, lr}
 800ac9a:	1149      	asrs	r1, r1, #5
 800ac9c:	6914      	ldr	r4, [r2, #16]
 800ac9e:	3101      	adds	r1, #1
 800aca0:	f102 0314 	add.w	r3, r2, #20
 800aca4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800aca8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800acac:	1f05      	subs	r5, r0, #4
 800acae:	42a3      	cmp	r3, r4
 800acb0:	d30c      	bcc.n	800accc <__copybits+0x36>
 800acb2:	1aa3      	subs	r3, r4, r2
 800acb4:	3b11      	subs	r3, #17
 800acb6:	f023 0303 	bic.w	r3, r3, #3
 800acba:	3211      	adds	r2, #17
 800acbc:	42a2      	cmp	r2, r4
 800acbe:	bf88      	it	hi
 800acc0:	2300      	movhi	r3, #0
 800acc2:	4418      	add	r0, r3
 800acc4:	2300      	movs	r3, #0
 800acc6:	4288      	cmp	r0, r1
 800acc8:	d305      	bcc.n	800acd6 <__copybits+0x40>
 800acca:	bd70      	pop	{r4, r5, r6, pc}
 800accc:	f853 6b04 	ldr.w	r6, [r3], #4
 800acd0:	f845 6f04 	str.w	r6, [r5, #4]!
 800acd4:	e7eb      	b.n	800acae <__copybits+0x18>
 800acd6:	f840 3b04 	str.w	r3, [r0], #4
 800acda:	e7f4      	b.n	800acc6 <__copybits+0x30>

0800acdc <__any_on>:
 800acdc:	f100 0214 	add.w	r2, r0, #20
 800ace0:	6900      	ldr	r0, [r0, #16]
 800ace2:	114b      	asrs	r3, r1, #5
 800ace4:	4298      	cmp	r0, r3
 800ace6:	b510      	push	{r4, lr}
 800ace8:	db11      	blt.n	800ad0e <__any_on+0x32>
 800acea:	dd0a      	ble.n	800ad02 <__any_on+0x26>
 800acec:	f011 011f 	ands.w	r1, r1, #31
 800acf0:	d007      	beq.n	800ad02 <__any_on+0x26>
 800acf2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800acf6:	fa24 f001 	lsr.w	r0, r4, r1
 800acfa:	fa00 f101 	lsl.w	r1, r0, r1
 800acfe:	428c      	cmp	r4, r1
 800ad00:	d10b      	bne.n	800ad1a <__any_on+0x3e>
 800ad02:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ad06:	4293      	cmp	r3, r2
 800ad08:	d803      	bhi.n	800ad12 <__any_on+0x36>
 800ad0a:	2000      	movs	r0, #0
 800ad0c:	bd10      	pop	{r4, pc}
 800ad0e:	4603      	mov	r3, r0
 800ad10:	e7f7      	b.n	800ad02 <__any_on+0x26>
 800ad12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ad16:	2900      	cmp	r1, #0
 800ad18:	d0f5      	beq.n	800ad06 <__any_on+0x2a>
 800ad1a:	2001      	movs	r0, #1
 800ad1c:	e7f6      	b.n	800ad0c <__any_on+0x30>

0800ad1e <_calloc_r>:
 800ad1e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ad20:	fba1 2402 	umull	r2, r4, r1, r2
 800ad24:	b94c      	cbnz	r4, 800ad3a <_calloc_r+0x1c>
 800ad26:	4611      	mov	r1, r2
 800ad28:	9201      	str	r2, [sp, #4]
 800ad2a:	f000 f87b 	bl	800ae24 <_malloc_r>
 800ad2e:	9a01      	ldr	r2, [sp, #4]
 800ad30:	4605      	mov	r5, r0
 800ad32:	b930      	cbnz	r0, 800ad42 <_calloc_r+0x24>
 800ad34:	4628      	mov	r0, r5
 800ad36:	b003      	add	sp, #12
 800ad38:	bd30      	pop	{r4, r5, pc}
 800ad3a:	220c      	movs	r2, #12
 800ad3c:	6002      	str	r2, [r0, #0]
 800ad3e:	2500      	movs	r5, #0
 800ad40:	e7f8      	b.n	800ad34 <_calloc_r+0x16>
 800ad42:	4621      	mov	r1, r4
 800ad44:	f7fc f974 	bl	8007030 <memset>
 800ad48:	e7f4      	b.n	800ad34 <_calloc_r+0x16>
	...

0800ad4c <_free_r>:
 800ad4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ad4e:	2900      	cmp	r1, #0
 800ad50:	d044      	beq.n	800addc <_free_r+0x90>
 800ad52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad56:	9001      	str	r0, [sp, #4]
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	f1a1 0404 	sub.w	r4, r1, #4
 800ad5e:	bfb8      	it	lt
 800ad60:	18e4      	addlt	r4, r4, r3
 800ad62:	f000 fb41 	bl	800b3e8 <__malloc_lock>
 800ad66:	4a1e      	ldr	r2, [pc, #120]	; (800ade0 <_free_r+0x94>)
 800ad68:	9801      	ldr	r0, [sp, #4]
 800ad6a:	6813      	ldr	r3, [r2, #0]
 800ad6c:	b933      	cbnz	r3, 800ad7c <_free_r+0x30>
 800ad6e:	6063      	str	r3, [r4, #4]
 800ad70:	6014      	str	r4, [r2, #0]
 800ad72:	b003      	add	sp, #12
 800ad74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad78:	f000 bb3c 	b.w	800b3f4 <__malloc_unlock>
 800ad7c:	42a3      	cmp	r3, r4
 800ad7e:	d908      	bls.n	800ad92 <_free_r+0x46>
 800ad80:	6825      	ldr	r5, [r4, #0]
 800ad82:	1961      	adds	r1, r4, r5
 800ad84:	428b      	cmp	r3, r1
 800ad86:	bf01      	itttt	eq
 800ad88:	6819      	ldreq	r1, [r3, #0]
 800ad8a:	685b      	ldreq	r3, [r3, #4]
 800ad8c:	1949      	addeq	r1, r1, r5
 800ad8e:	6021      	streq	r1, [r4, #0]
 800ad90:	e7ed      	b.n	800ad6e <_free_r+0x22>
 800ad92:	461a      	mov	r2, r3
 800ad94:	685b      	ldr	r3, [r3, #4]
 800ad96:	b10b      	cbz	r3, 800ad9c <_free_r+0x50>
 800ad98:	42a3      	cmp	r3, r4
 800ad9a:	d9fa      	bls.n	800ad92 <_free_r+0x46>
 800ad9c:	6811      	ldr	r1, [r2, #0]
 800ad9e:	1855      	adds	r5, r2, r1
 800ada0:	42a5      	cmp	r5, r4
 800ada2:	d10b      	bne.n	800adbc <_free_r+0x70>
 800ada4:	6824      	ldr	r4, [r4, #0]
 800ada6:	4421      	add	r1, r4
 800ada8:	1854      	adds	r4, r2, r1
 800adaa:	42a3      	cmp	r3, r4
 800adac:	6011      	str	r1, [r2, #0]
 800adae:	d1e0      	bne.n	800ad72 <_free_r+0x26>
 800adb0:	681c      	ldr	r4, [r3, #0]
 800adb2:	685b      	ldr	r3, [r3, #4]
 800adb4:	6053      	str	r3, [r2, #4]
 800adb6:	4421      	add	r1, r4
 800adb8:	6011      	str	r1, [r2, #0]
 800adba:	e7da      	b.n	800ad72 <_free_r+0x26>
 800adbc:	d902      	bls.n	800adc4 <_free_r+0x78>
 800adbe:	230c      	movs	r3, #12
 800adc0:	6003      	str	r3, [r0, #0]
 800adc2:	e7d6      	b.n	800ad72 <_free_r+0x26>
 800adc4:	6825      	ldr	r5, [r4, #0]
 800adc6:	1961      	adds	r1, r4, r5
 800adc8:	428b      	cmp	r3, r1
 800adca:	bf04      	itt	eq
 800adcc:	6819      	ldreq	r1, [r3, #0]
 800adce:	685b      	ldreq	r3, [r3, #4]
 800add0:	6063      	str	r3, [r4, #4]
 800add2:	bf04      	itt	eq
 800add4:	1949      	addeq	r1, r1, r5
 800add6:	6021      	streq	r1, [r4, #0]
 800add8:	6054      	str	r4, [r2, #4]
 800adda:	e7ca      	b.n	800ad72 <_free_r+0x26>
 800addc:	b003      	add	sp, #12
 800adde:	bd30      	pop	{r4, r5, pc}
 800ade0:	20000904 	.word	0x20000904

0800ade4 <sbrk_aligned>:
 800ade4:	b570      	push	{r4, r5, r6, lr}
 800ade6:	4e0e      	ldr	r6, [pc, #56]	; (800ae20 <sbrk_aligned+0x3c>)
 800ade8:	460c      	mov	r4, r1
 800adea:	6831      	ldr	r1, [r6, #0]
 800adec:	4605      	mov	r5, r0
 800adee:	b911      	cbnz	r1, 800adf6 <sbrk_aligned+0x12>
 800adf0:	f000 fa1a 	bl	800b228 <_sbrk_r>
 800adf4:	6030      	str	r0, [r6, #0]
 800adf6:	4621      	mov	r1, r4
 800adf8:	4628      	mov	r0, r5
 800adfa:	f000 fa15 	bl	800b228 <_sbrk_r>
 800adfe:	1c43      	adds	r3, r0, #1
 800ae00:	d00a      	beq.n	800ae18 <sbrk_aligned+0x34>
 800ae02:	1cc4      	adds	r4, r0, #3
 800ae04:	f024 0403 	bic.w	r4, r4, #3
 800ae08:	42a0      	cmp	r0, r4
 800ae0a:	d007      	beq.n	800ae1c <sbrk_aligned+0x38>
 800ae0c:	1a21      	subs	r1, r4, r0
 800ae0e:	4628      	mov	r0, r5
 800ae10:	f000 fa0a 	bl	800b228 <_sbrk_r>
 800ae14:	3001      	adds	r0, #1
 800ae16:	d101      	bne.n	800ae1c <sbrk_aligned+0x38>
 800ae18:	f04f 34ff 	mov.w	r4, #4294967295
 800ae1c:	4620      	mov	r0, r4
 800ae1e:	bd70      	pop	{r4, r5, r6, pc}
 800ae20:	20000908 	.word	0x20000908

0800ae24 <_malloc_r>:
 800ae24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae28:	1ccd      	adds	r5, r1, #3
 800ae2a:	f025 0503 	bic.w	r5, r5, #3
 800ae2e:	3508      	adds	r5, #8
 800ae30:	2d0c      	cmp	r5, #12
 800ae32:	bf38      	it	cc
 800ae34:	250c      	movcc	r5, #12
 800ae36:	2d00      	cmp	r5, #0
 800ae38:	4607      	mov	r7, r0
 800ae3a:	db01      	blt.n	800ae40 <_malloc_r+0x1c>
 800ae3c:	42a9      	cmp	r1, r5
 800ae3e:	d905      	bls.n	800ae4c <_malloc_r+0x28>
 800ae40:	230c      	movs	r3, #12
 800ae42:	603b      	str	r3, [r7, #0]
 800ae44:	2600      	movs	r6, #0
 800ae46:	4630      	mov	r0, r6
 800ae48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae4c:	4e2e      	ldr	r6, [pc, #184]	; (800af08 <_malloc_r+0xe4>)
 800ae4e:	f000 facb 	bl	800b3e8 <__malloc_lock>
 800ae52:	6833      	ldr	r3, [r6, #0]
 800ae54:	461c      	mov	r4, r3
 800ae56:	bb34      	cbnz	r4, 800aea6 <_malloc_r+0x82>
 800ae58:	4629      	mov	r1, r5
 800ae5a:	4638      	mov	r0, r7
 800ae5c:	f7ff ffc2 	bl	800ade4 <sbrk_aligned>
 800ae60:	1c43      	adds	r3, r0, #1
 800ae62:	4604      	mov	r4, r0
 800ae64:	d14d      	bne.n	800af02 <_malloc_r+0xde>
 800ae66:	6834      	ldr	r4, [r6, #0]
 800ae68:	4626      	mov	r6, r4
 800ae6a:	2e00      	cmp	r6, #0
 800ae6c:	d140      	bne.n	800aef0 <_malloc_r+0xcc>
 800ae6e:	6823      	ldr	r3, [r4, #0]
 800ae70:	4631      	mov	r1, r6
 800ae72:	4638      	mov	r0, r7
 800ae74:	eb04 0803 	add.w	r8, r4, r3
 800ae78:	f000 f9d6 	bl	800b228 <_sbrk_r>
 800ae7c:	4580      	cmp	r8, r0
 800ae7e:	d13a      	bne.n	800aef6 <_malloc_r+0xd2>
 800ae80:	6821      	ldr	r1, [r4, #0]
 800ae82:	3503      	adds	r5, #3
 800ae84:	1a6d      	subs	r5, r5, r1
 800ae86:	f025 0503 	bic.w	r5, r5, #3
 800ae8a:	3508      	adds	r5, #8
 800ae8c:	2d0c      	cmp	r5, #12
 800ae8e:	bf38      	it	cc
 800ae90:	250c      	movcc	r5, #12
 800ae92:	4629      	mov	r1, r5
 800ae94:	4638      	mov	r0, r7
 800ae96:	f7ff ffa5 	bl	800ade4 <sbrk_aligned>
 800ae9a:	3001      	adds	r0, #1
 800ae9c:	d02b      	beq.n	800aef6 <_malloc_r+0xd2>
 800ae9e:	6823      	ldr	r3, [r4, #0]
 800aea0:	442b      	add	r3, r5
 800aea2:	6023      	str	r3, [r4, #0]
 800aea4:	e00e      	b.n	800aec4 <_malloc_r+0xa0>
 800aea6:	6822      	ldr	r2, [r4, #0]
 800aea8:	1b52      	subs	r2, r2, r5
 800aeaa:	d41e      	bmi.n	800aeea <_malloc_r+0xc6>
 800aeac:	2a0b      	cmp	r2, #11
 800aeae:	d916      	bls.n	800aede <_malloc_r+0xba>
 800aeb0:	1961      	adds	r1, r4, r5
 800aeb2:	42a3      	cmp	r3, r4
 800aeb4:	6025      	str	r5, [r4, #0]
 800aeb6:	bf18      	it	ne
 800aeb8:	6059      	strne	r1, [r3, #4]
 800aeba:	6863      	ldr	r3, [r4, #4]
 800aebc:	bf08      	it	eq
 800aebe:	6031      	streq	r1, [r6, #0]
 800aec0:	5162      	str	r2, [r4, r5]
 800aec2:	604b      	str	r3, [r1, #4]
 800aec4:	4638      	mov	r0, r7
 800aec6:	f104 060b 	add.w	r6, r4, #11
 800aeca:	f000 fa93 	bl	800b3f4 <__malloc_unlock>
 800aece:	f026 0607 	bic.w	r6, r6, #7
 800aed2:	1d23      	adds	r3, r4, #4
 800aed4:	1af2      	subs	r2, r6, r3
 800aed6:	d0b6      	beq.n	800ae46 <_malloc_r+0x22>
 800aed8:	1b9b      	subs	r3, r3, r6
 800aeda:	50a3      	str	r3, [r4, r2]
 800aedc:	e7b3      	b.n	800ae46 <_malloc_r+0x22>
 800aede:	6862      	ldr	r2, [r4, #4]
 800aee0:	42a3      	cmp	r3, r4
 800aee2:	bf0c      	ite	eq
 800aee4:	6032      	streq	r2, [r6, #0]
 800aee6:	605a      	strne	r2, [r3, #4]
 800aee8:	e7ec      	b.n	800aec4 <_malloc_r+0xa0>
 800aeea:	4623      	mov	r3, r4
 800aeec:	6864      	ldr	r4, [r4, #4]
 800aeee:	e7b2      	b.n	800ae56 <_malloc_r+0x32>
 800aef0:	4634      	mov	r4, r6
 800aef2:	6876      	ldr	r6, [r6, #4]
 800aef4:	e7b9      	b.n	800ae6a <_malloc_r+0x46>
 800aef6:	230c      	movs	r3, #12
 800aef8:	603b      	str	r3, [r7, #0]
 800aefa:	4638      	mov	r0, r7
 800aefc:	f000 fa7a 	bl	800b3f4 <__malloc_unlock>
 800af00:	e7a1      	b.n	800ae46 <_malloc_r+0x22>
 800af02:	6025      	str	r5, [r4, #0]
 800af04:	e7de      	b.n	800aec4 <_malloc_r+0xa0>
 800af06:	bf00      	nop
 800af08:	20000904 	.word	0x20000904

0800af0c <__ssputs_r>:
 800af0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800af10:	688e      	ldr	r6, [r1, #8]
 800af12:	429e      	cmp	r6, r3
 800af14:	4682      	mov	sl, r0
 800af16:	460c      	mov	r4, r1
 800af18:	4690      	mov	r8, r2
 800af1a:	461f      	mov	r7, r3
 800af1c:	d838      	bhi.n	800af90 <__ssputs_r+0x84>
 800af1e:	898a      	ldrh	r2, [r1, #12]
 800af20:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800af24:	d032      	beq.n	800af8c <__ssputs_r+0x80>
 800af26:	6825      	ldr	r5, [r4, #0]
 800af28:	6909      	ldr	r1, [r1, #16]
 800af2a:	eba5 0901 	sub.w	r9, r5, r1
 800af2e:	6965      	ldr	r5, [r4, #20]
 800af30:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800af34:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800af38:	3301      	adds	r3, #1
 800af3a:	444b      	add	r3, r9
 800af3c:	106d      	asrs	r5, r5, #1
 800af3e:	429d      	cmp	r5, r3
 800af40:	bf38      	it	cc
 800af42:	461d      	movcc	r5, r3
 800af44:	0553      	lsls	r3, r2, #21
 800af46:	d531      	bpl.n	800afac <__ssputs_r+0xa0>
 800af48:	4629      	mov	r1, r5
 800af4a:	f7ff ff6b 	bl	800ae24 <_malloc_r>
 800af4e:	4606      	mov	r6, r0
 800af50:	b950      	cbnz	r0, 800af68 <__ssputs_r+0x5c>
 800af52:	230c      	movs	r3, #12
 800af54:	f8ca 3000 	str.w	r3, [sl]
 800af58:	89a3      	ldrh	r3, [r4, #12]
 800af5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af5e:	81a3      	strh	r3, [r4, #12]
 800af60:	f04f 30ff 	mov.w	r0, #4294967295
 800af64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af68:	6921      	ldr	r1, [r4, #16]
 800af6a:	464a      	mov	r2, r9
 800af6c:	f7fc f852 	bl	8007014 <memcpy>
 800af70:	89a3      	ldrh	r3, [r4, #12]
 800af72:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800af76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800af7a:	81a3      	strh	r3, [r4, #12]
 800af7c:	6126      	str	r6, [r4, #16]
 800af7e:	6165      	str	r5, [r4, #20]
 800af80:	444e      	add	r6, r9
 800af82:	eba5 0509 	sub.w	r5, r5, r9
 800af86:	6026      	str	r6, [r4, #0]
 800af88:	60a5      	str	r5, [r4, #8]
 800af8a:	463e      	mov	r6, r7
 800af8c:	42be      	cmp	r6, r7
 800af8e:	d900      	bls.n	800af92 <__ssputs_r+0x86>
 800af90:	463e      	mov	r6, r7
 800af92:	6820      	ldr	r0, [r4, #0]
 800af94:	4632      	mov	r2, r6
 800af96:	4641      	mov	r1, r8
 800af98:	f000 fa0c 	bl	800b3b4 <memmove>
 800af9c:	68a3      	ldr	r3, [r4, #8]
 800af9e:	1b9b      	subs	r3, r3, r6
 800afa0:	60a3      	str	r3, [r4, #8]
 800afa2:	6823      	ldr	r3, [r4, #0]
 800afa4:	4433      	add	r3, r6
 800afa6:	6023      	str	r3, [r4, #0]
 800afa8:	2000      	movs	r0, #0
 800afaa:	e7db      	b.n	800af64 <__ssputs_r+0x58>
 800afac:	462a      	mov	r2, r5
 800afae:	f000 fa27 	bl	800b400 <_realloc_r>
 800afb2:	4606      	mov	r6, r0
 800afb4:	2800      	cmp	r0, #0
 800afb6:	d1e1      	bne.n	800af7c <__ssputs_r+0x70>
 800afb8:	6921      	ldr	r1, [r4, #16]
 800afba:	4650      	mov	r0, sl
 800afbc:	f7ff fec6 	bl	800ad4c <_free_r>
 800afc0:	e7c7      	b.n	800af52 <__ssputs_r+0x46>
	...

0800afc4 <_svfiprintf_r>:
 800afc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afc8:	4698      	mov	r8, r3
 800afca:	898b      	ldrh	r3, [r1, #12]
 800afcc:	061b      	lsls	r3, r3, #24
 800afce:	b09d      	sub	sp, #116	; 0x74
 800afd0:	4607      	mov	r7, r0
 800afd2:	460d      	mov	r5, r1
 800afd4:	4614      	mov	r4, r2
 800afd6:	d50e      	bpl.n	800aff6 <_svfiprintf_r+0x32>
 800afd8:	690b      	ldr	r3, [r1, #16]
 800afda:	b963      	cbnz	r3, 800aff6 <_svfiprintf_r+0x32>
 800afdc:	2140      	movs	r1, #64	; 0x40
 800afde:	f7ff ff21 	bl	800ae24 <_malloc_r>
 800afe2:	6028      	str	r0, [r5, #0]
 800afe4:	6128      	str	r0, [r5, #16]
 800afe6:	b920      	cbnz	r0, 800aff2 <_svfiprintf_r+0x2e>
 800afe8:	230c      	movs	r3, #12
 800afea:	603b      	str	r3, [r7, #0]
 800afec:	f04f 30ff 	mov.w	r0, #4294967295
 800aff0:	e0d1      	b.n	800b196 <_svfiprintf_r+0x1d2>
 800aff2:	2340      	movs	r3, #64	; 0x40
 800aff4:	616b      	str	r3, [r5, #20]
 800aff6:	2300      	movs	r3, #0
 800aff8:	9309      	str	r3, [sp, #36]	; 0x24
 800affa:	2320      	movs	r3, #32
 800affc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b000:	f8cd 800c 	str.w	r8, [sp, #12]
 800b004:	2330      	movs	r3, #48	; 0x30
 800b006:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b1b0 <_svfiprintf_r+0x1ec>
 800b00a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b00e:	f04f 0901 	mov.w	r9, #1
 800b012:	4623      	mov	r3, r4
 800b014:	469a      	mov	sl, r3
 800b016:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b01a:	b10a      	cbz	r2, 800b020 <_svfiprintf_r+0x5c>
 800b01c:	2a25      	cmp	r2, #37	; 0x25
 800b01e:	d1f9      	bne.n	800b014 <_svfiprintf_r+0x50>
 800b020:	ebba 0b04 	subs.w	fp, sl, r4
 800b024:	d00b      	beq.n	800b03e <_svfiprintf_r+0x7a>
 800b026:	465b      	mov	r3, fp
 800b028:	4622      	mov	r2, r4
 800b02a:	4629      	mov	r1, r5
 800b02c:	4638      	mov	r0, r7
 800b02e:	f7ff ff6d 	bl	800af0c <__ssputs_r>
 800b032:	3001      	adds	r0, #1
 800b034:	f000 80aa 	beq.w	800b18c <_svfiprintf_r+0x1c8>
 800b038:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b03a:	445a      	add	r2, fp
 800b03c:	9209      	str	r2, [sp, #36]	; 0x24
 800b03e:	f89a 3000 	ldrb.w	r3, [sl]
 800b042:	2b00      	cmp	r3, #0
 800b044:	f000 80a2 	beq.w	800b18c <_svfiprintf_r+0x1c8>
 800b048:	2300      	movs	r3, #0
 800b04a:	f04f 32ff 	mov.w	r2, #4294967295
 800b04e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b052:	f10a 0a01 	add.w	sl, sl, #1
 800b056:	9304      	str	r3, [sp, #16]
 800b058:	9307      	str	r3, [sp, #28]
 800b05a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b05e:	931a      	str	r3, [sp, #104]	; 0x68
 800b060:	4654      	mov	r4, sl
 800b062:	2205      	movs	r2, #5
 800b064:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b068:	4851      	ldr	r0, [pc, #324]	; (800b1b0 <_svfiprintf_r+0x1ec>)
 800b06a:	f7f5 f8d9 	bl	8000220 <memchr>
 800b06e:	9a04      	ldr	r2, [sp, #16]
 800b070:	b9d8      	cbnz	r0, 800b0aa <_svfiprintf_r+0xe6>
 800b072:	06d0      	lsls	r0, r2, #27
 800b074:	bf44      	itt	mi
 800b076:	2320      	movmi	r3, #32
 800b078:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b07c:	0711      	lsls	r1, r2, #28
 800b07e:	bf44      	itt	mi
 800b080:	232b      	movmi	r3, #43	; 0x2b
 800b082:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b086:	f89a 3000 	ldrb.w	r3, [sl]
 800b08a:	2b2a      	cmp	r3, #42	; 0x2a
 800b08c:	d015      	beq.n	800b0ba <_svfiprintf_r+0xf6>
 800b08e:	9a07      	ldr	r2, [sp, #28]
 800b090:	4654      	mov	r4, sl
 800b092:	2000      	movs	r0, #0
 800b094:	f04f 0c0a 	mov.w	ip, #10
 800b098:	4621      	mov	r1, r4
 800b09a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b09e:	3b30      	subs	r3, #48	; 0x30
 800b0a0:	2b09      	cmp	r3, #9
 800b0a2:	d94e      	bls.n	800b142 <_svfiprintf_r+0x17e>
 800b0a4:	b1b0      	cbz	r0, 800b0d4 <_svfiprintf_r+0x110>
 800b0a6:	9207      	str	r2, [sp, #28]
 800b0a8:	e014      	b.n	800b0d4 <_svfiprintf_r+0x110>
 800b0aa:	eba0 0308 	sub.w	r3, r0, r8
 800b0ae:	fa09 f303 	lsl.w	r3, r9, r3
 800b0b2:	4313      	orrs	r3, r2
 800b0b4:	9304      	str	r3, [sp, #16]
 800b0b6:	46a2      	mov	sl, r4
 800b0b8:	e7d2      	b.n	800b060 <_svfiprintf_r+0x9c>
 800b0ba:	9b03      	ldr	r3, [sp, #12]
 800b0bc:	1d19      	adds	r1, r3, #4
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	9103      	str	r1, [sp, #12]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	bfbb      	ittet	lt
 800b0c6:	425b      	neglt	r3, r3
 800b0c8:	f042 0202 	orrlt.w	r2, r2, #2
 800b0cc:	9307      	strge	r3, [sp, #28]
 800b0ce:	9307      	strlt	r3, [sp, #28]
 800b0d0:	bfb8      	it	lt
 800b0d2:	9204      	strlt	r2, [sp, #16]
 800b0d4:	7823      	ldrb	r3, [r4, #0]
 800b0d6:	2b2e      	cmp	r3, #46	; 0x2e
 800b0d8:	d10c      	bne.n	800b0f4 <_svfiprintf_r+0x130>
 800b0da:	7863      	ldrb	r3, [r4, #1]
 800b0dc:	2b2a      	cmp	r3, #42	; 0x2a
 800b0de:	d135      	bne.n	800b14c <_svfiprintf_r+0x188>
 800b0e0:	9b03      	ldr	r3, [sp, #12]
 800b0e2:	1d1a      	adds	r2, r3, #4
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	9203      	str	r2, [sp, #12]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	bfb8      	it	lt
 800b0ec:	f04f 33ff 	movlt.w	r3, #4294967295
 800b0f0:	3402      	adds	r4, #2
 800b0f2:	9305      	str	r3, [sp, #20]
 800b0f4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b1c0 <_svfiprintf_r+0x1fc>
 800b0f8:	7821      	ldrb	r1, [r4, #0]
 800b0fa:	2203      	movs	r2, #3
 800b0fc:	4650      	mov	r0, sl
 800b0fe:	f7f5 f88f 	bl	8000220 <memchr>
 800b102:	b140      	cbz	r0, 800b116 <_svfiprintf_r+0x152>
 800b104:	2340      	movs	r3, #64	; 0x40
 800b106:	eba0 000a 	sub.w	r0, r0, sl
 800b10a:	fa03 f000 	lsl.w	r0, r3, r0
 800b10e:	9b04      	ldr	r3, [sp, #16]
 800b110:	4303      	orrs	r3, r0
 800b112:	3401      	adds	r4, #1
 800b114:	9304      	str	r3, [sp, #16]
 800b116:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b11a:	4826      	ldr	r0, [pc, #152]	; (800b1b4 <_svfiprintf_r+0x1f0>)
 800b11c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b120:	2206      	movs	r2, #6
 800b122:	f7f5 f87d 	bl	8000220 <memchr>
 800b126:	2800      	cmp	r0, #0
 800b128:	d038      	beq.n	800b19c <_svfiprintf_r+0x1d8>
 800b12a:	4b23      	ldr	r3, [pc, #140]	; (800b1b8 <_svfiprintf_r+0x1f4>)
 800b12c:	bb1b      	cbnz	r3, 800b176 <_svfiprintf_r+0x1b2>
 800b12e:	9b03      	ldr	r3, [sp, #12]
 800b130:	3307      	adds	r3, #7
 800b132:	f023 0307 	bic.w	r3, r3, #7
 800b136:	3308      	adds	r3, #8
 800b138:	9303      	str	r3, [sp, #12]
 800b13a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b13c:	4433      	add	r3, r6
 800b13e:	9309      	str	r3, [sp, #36]	; 0x24
 800b140:	e767      	b.n	800b012 <_svfiprintf_r+0x4e>
 800b142:	fb0c 3202 	mla	r2, ip, r2, r3
 800b146:	460c      	mov	r4, r1
 800b148:	2001      	movs	r0, #1
 800b14a:	e7a5      	b.n	800b098 <_svfiprintf_r+0xd4>
 800b14c:	2300      	movs	r3, #0
 800b14e:	3401      	adds	r4, #1
 800b150:	9305      	str	r3, [sp, #20]
 800b152:	4619      	mov	r1, r3
 800b154:	f04f 0c0a 	mov.w	ip, #10
 800b158:	4620      	mov	r0, r4
 800b15a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b15e:	3a30      	subs	r2, #48	; 0x30
 800b160:	2a09      	cmp	r2, #9
 800b162:	d903      	bls.n	800b16c <_svfiprintf_r+0x1a8>
 800b164:	2b00      	cmp	r3, #0
 800b166:	d0c5      	beq.n	800b0f4 <_svfiprintf_r+0x130>
 800b168:	9105      	str	r1, [sp, #20]
 800b16a:	e7c3      	b.n	800b0f4 <_svfiprintf_r+0x130>
 800b16c:	fb0c 2101 	mla	r1, ip, r1, r2
 800b170:	4604      	mov	r4, r0
 800b172:	2301      	movs	r3, #1
 800b174:	e7f0      	b.n	800b158 <_svfiprintf_r+0x194>
 800b176:	ab03      	add	r3, sp, #12
 800b178:	9300      	str	r3, [sp, #0]
 800b17a:	462a      	mov	r2, r5
 800b17c:	4b0f      	ldr	r3, [pc, #60]	; (800b1bc <_svfiprintf_r+0x1f8>)
 800b17e:	a904      	add	r1, sp, #16
 800b180:	4638      	mov	r0, r7
 800b182:	f7fb fffd 	bl	8007180 <_printf_float>
 800b186:	1c42      	adds	r2, r0, #1
 800b188:	4606      	mov	r6, r0
 800b18a:	d1d6      	bne.n	800b13a <_svfiprintf_r+0x176>
 800b18c:	89ab      	ldrh	r3, [r5, #12]
 800b18e:	065b      	lsls	r3, r3, #25
 800b190:	f53f af2c 	bmi.w	800afec <_svfiprintf_r+0x28>
 800b194:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b196:	b01d      	add	sp, #116	; 0x74
 800b198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b19c:	ab03      	add	r3, sp, #12
 800b19e:	9300      	str	r3, [sp, #0]
 800b1a0:	462a      	mov	r2, r5
 800b1a2:	4b06      	ldr	r3, [pc, #24]	; (800b1bc <_svfiprintf_r+0x1f8>)
 800b1a4:	a904      	add	r1, sp, #16
 800b1a6:	4638      	mov	r0, r7
 800b1a8:	f7fc fa8e 	bl	80076c8 <_printf_i>
 800b1ac:	e7eb      	b.n	800b186 <_svfiprintf_r+0x1c2>
 800b1ae:	bf00      	nop
 800b1b0:	0800ce9c 	.word	0x0800ce9c
 800b1b4:	0800cea6 	.word	0x0800cea6
 800b1b8:	08007181 	.word	0x08007181
 800b1bc:	0800af0d 	.word	0x0800af0d
 800b1c0:	0800cea2 	.word	0x0800cea2

0800b1c4 <__fpclassifyd>:
 800b1c4:	ec51 0b10 	vmov	r0, r1, d0
 800b1c8:	b510      	push	{r4, lr}
 800b1ca:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 800b1ce:	460b      	mov	r3, r1
 800b1d0:	d019      	beq.n	800b206 <__fpclassifyd+0x42>
 800b1d2:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 800b1d6:	490e      	ldr	r1, [pc, #56]	; (800b210 <__fpclassifyd+0x4c>)
 800b1d8:	428a      	cmp	r2, r1
 800b1da:	d90e      	bls.n	800b1fa <__fpclassifyd+0x36>
 800b1dc:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 800b1e0:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 800b1e4:	428a      	cmp	r2, r1
 800b1e6:	d908      	bls.n	800b1fa <__fpclassifyd+0x36>
 800b1e8:	4a0a      	ldr	r2, [pc, #40]	; (800b214 <__fpclassifyd+0x50>)
 800b1ea:	4213      	tst	r3, r2
 800b1ec:	d007      	beq.n	800b1fe <__fpclassifyd+0x3a>
 800b1ee:	4294      	cmp	r4, r2
 800b1f0:	d107      	bne.n	800b202 <__fpclassifyd+0x3e>
 800b1f2:	fab0 f080 	clz	r0, r0
 800b1f6:	0940      	lsrs	r0, r0, #5
 800b1f8:	bd10      	pop	{r4, pc}
 800b1fa:	2004      	movs	r0, #4
 800b1fc:	e7fc      	b.n	800b1f8 <__fpclassifyd+0x34>
 800b1fe:	2003      	movs	r0, #3
 800b200:	e7fa      	b.n	800b1f8 <__fpclassifyd+0x34>
 800b202:	2000      	movs	r0, #0
 800b204:	e7f8      	b.n	800b1f8 <__fpclassifyd+0x34>
 800b206:	2800      	cmp	r0, #0
 800b208:	d1ee      	bne.n	800b1e8 <__fpclassifyd+0x24>
 800b20a:	2002      	movs	r0, #2
 800b20c:	e7f4      	b.n	800b1f8 <__fpclassifyd+0x34>
 800b20e:	bf00      	nop
 800b210:	7fdfffff 	.word	0x7fdfffff
 800b214:	7ff00000 	.word	0x7ff00000

0800b218 <nan>:
 800b218:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b220 <nan+0x8>
 800b21c:	4770      	bx	lr
 800b21e:	bf00      	nop
 800b220:	00000000 	.word	0x00000000
 800b224:	7ff80000 	.word	0x7ff80000

0800b228 <_sbrk_r>:
 800b228:	b538      	push	{r3, r4, r5, lr}
 800b22a:	4d06      	ldr	r5, [pc, #24]	; (800b244 <_sbrk_r+0x1c>)
 800b22c:	2300      	movs	r3, #0
 800b22e:	4604      	mov	r4, r0
 800b230:	4608      	mov	r0, r1
 800b232:	602b      	str	r3, [r5, #0]
 800b234:	f7f6 fe1c 	bl	8001e70 <_sbrk>
 800b238:	1c43      	adds	r3, r0, #1
 800b23a:	d102      	bne.n	800b242 <_sbrk_r+0x1a>
 800b23c:	682b      	ldr	r3, [r5, #0]
 800b23e:	b103      	cbz	r3, 800b242 <_sbrk_r+0x1a>
 800b240:	6023      	str	r3, [r4, #0]
 800b242:	bd38      	pop	{r3, r4, r5, pc}
 800b244:	2000090c 	.word	0x2000090c

0800b248 <__sread>:
 800b248:	b510      	push	{r4, lr}
 800b24a:	460c      	mov	r4, r1
 800b24c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b250:	f000 fa5e 	bl	800b710 <_read_r>
 800b254:	2800      	cmp	r0, #0
 800b256:	bfab      	itete	ge
 800b258:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b25a:	89a3      	ldrhlt	r3, [r4, #12]
 800b25c:	181b      	addge	r3, r3, r0
 800b25e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b262:	bfac      	ite	ge
 800b264:	6563      	strge	r3, [r4, #84]	; 0x54
 800b266:	81a3      	strhlt	r3, [r4, #12]
 800b268:	bd10      	pop	{r4, pc}

0800b26a <__swrite>:
 800b26a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b26e:	461f      	mov	r7, r3
 800b270:	898b      	ldrh	r3, [r1, #12]
 800b272:	05db      	lsls	r3, r3, #23
 800b274:	4605      	mov	r5, r0
 800b276:	460c      	mov	r4, r1
 800b278:	4616      	mov	r6, r2
 800b27a:	d505      	bpl.n	800b288 <__swrite+0x1e>
 800b27c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b280:	2302      	movs	r3, #2
 800b282:	2200      	movs	r2, #0
 800b284:	f000 f884 	bl	800b390 <_lseek_r>
 800b288:	89a3      	ldrh	r3, [r4, #12]
 800b28a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b28e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b292:	81a3      	strh	r3, [r4, #12]
 800b294:	4632      	mov	r2, r6
 800b296:	463b      	mov	r3, r7
 800b298:	4628      	mov	r0, r5
 800b29a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b29e:	f7fd bca9 	b.w	8008bf4 <_write_r>

0800b2a2 <__sseek>:
 800b2a2:	b510      	push	{r4, lr}
 800b2a4:	460c      	mov	r4, r1
 800b2a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2aa:	f000 f871 	bl	800b390 <_lseek_r>
 800b2ae:	1c43      	adds	r3, r0, #1
 800b2b0:	89a3      	ldrh	r3, [r4, #12]
 800b2b2:	bf15      	itete	ne
 800b2b4:	6560      	strne	r0, [r4, #84]	; 0x54
 800b2b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b2ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b2be:	81a3      	strheq	r3, [r4, #12]
 800b2c0:	bf18      	it	ne
 800b2c2:	81a3      	strhne	r3, [r4, #12]
 800b2c4:	bd10      	pop	{r4, pc}

0800b2c6 <__sclose>:
 800b2c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b2ca:	f000 b83f 	b.w	800b34c <_close_r>

0800b2ce <strncmp>:
 800b2ce:	b510      	push	{r4, lr}
 800b2d0:	b17a      	cbz	r2, 800b2f2 <strncmp+0x24>
 800b2d2:	4603      	mov	r3, r0
 800b2d4:	3901      	subs	r1, #1
 800b2d6:	1884      	adds	r4, r0, r2
 800b2d8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b2dc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b2e0:	4290      	cmp	r0, r2
 800b2e2:	d101      	bne.n	800b2e8 <strncmp+0x1a>
 800b2e4:	42a3      	cmp	r3, r4
 800b2e6:	d101      	bne.n	800b2ec <strncmp+0x1e>
 800b2e8:	1a80      	subs	r0, r0, r2
 800b2ea:	bd10      	pop	{r4, pc}
 800b2ec:	2800      	cmp	r0, #0
 800b2ee:	d1f3      	bne.n	800b2d8 <strncmp+0xa>
 800b2f0:	e7fa      	b.n	800b2e8 <strncmp+0x1a>
 800b2f2:	4610      	mov	r0, r2
 800b2f4:	e7f9      	b.n	800b2ea <strncmp+0x1c>

0800b2f6 <__ascii_wctomb>:
 800b2f6:	b149      	cbz	r1, 800b30c <__ascii_wctomb+0x16>
 800b2f8:	2aff      	cmp	r2, #255	; 0xff
 800b2fa:	bf85      	ittet	hi
 800b2fc:	238a      	movhi	r3, #138	; 0x8a
 800b2fe:	6003      	strhi	r3, [r0, #0]
 800b300:	700a      	strbls	r2, [r1, #0]
 800b302:	f04f 30ff 	movhi.w	r0, #4294967295
 800b306:	bf98      	it	ls
 800b308:	2001      	movls	r0, #1
 800b30a:	4770      	bx	lr
 800b30c:	4608      	mov	r0, r1
 800b30e:	4770      	bx	lr

0800b310 <__assert_func>:
 800b310:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b312:	4614      	mov	r4, r2
 800b314:	461a      	mov	r2, r3
 800b316:	4b09      	ldr	r3, [pc, #36]	; (800b33c <__assert_func+0x2c>)
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	4605      	mov	r5, r0
 800b31c:	68d8      	ldr	r0, [r3, #12]
 800b31e:	b14c      	cbz	r4, 800b334 <__assert_func+0x24>
 800b320:	4b07      	ldr	r3, [pc, #28]	; (800b340 <__assert_func+0x30>)
 800b322:	9100      	str	r1, [sp, #0]
 800b324:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b328:	4906      	ldr	r1, [pc, #24]	; (800b344 <__assert_func+0x34>)
 800b32a:	462b      	mov	r3, r5
 800b32c:	f000 f81e 	bl	800b36c <fiprintf>
 800b330:	f000 fac0 	bl	800b8b4 <abort>
 800b334:	4b04      	ldr	r3, [pc, #16]	; (800b348 <__assert_func+0x38>)
 800b336:	461c      	mov	r4, r3
 800b338:	e7f3      	b.n	800b322 <__assert_func+0x12>
 800b33a:	bf00      	nop
 800b33c:	20000008 	.word	0x20000008
 800b340:	0800cead 	.word	0x0800cead
 800b344:	0800ceba 	.word	0x0800ceba
 800b348:	0800cee8 	.word	0x0800cee8

0800b34c <_close_r>:
 800b34c:	b538      	push	{r3, r4, r5, lr}
 800b34e:	4d06      	ldr	r5, [pc, #24]	; (800b368 <_close_r+0x1c>)
 800b350:	2300      	movs	r3, #0
 800b352:	4604      	mov	r4, r0
 800b354:	4608      	mov	r0, r1
 800b356:	602b      	str	r3, [r5, #0]
 800b358:	f7f6 fd55 	bl	8001e06 <_close>
 800b35c:	1c43      	adds	r3, r0, #1
 800b35e:	d102      	bne.n	800b366 <_close_r+0x1a>
 800b360:	682b      	ldr	r3, [r5, #0]
 800b362:	b103      	cbz	r3, 800b366 <_close_r+0x1a>
 800b364:	6023      	str	r3, [r4, #0]
 800b366:	bd38      	pop	{r3, r4, r5, pc}
 800b368:	2000090c 	.word	0x2000090c

0800b36c <fiprintf>:
 800b36c:	b40e      	push	{r1, r2, r3}
 800b36e:	b503      	push	{r0, r1, lr}
 800b370:	4601      	mov	r1, r0
 800b372:	ab03      	add	r3, sp, #12
 800b374:	4805      	ldr	r0, [pc, #20]	; (800b38c <fiprintf+0x20>)
 800b376:	f853 2b04 	ldr.w	r2, [r3], #4
 800b37a:	6800      	ldr	r0, [r0, #0]
 800b37c:	9301      	str	r3, [sp, #4]
 800b37e:	f000 f897 	bl	800b4b0 <_vfiprintf_r>
 800b382:	b002      	add	sp, #8
 800b384:	f85d eb04 	ldr.w	lr, [sp], #4
 800b388:	b003      	add	sp, #12
 800b38a:	4770      	bx	lr
 800b38c:	20000008 	.word	0x20000008

0800b390 <_lseek_r>:
 800b390:	b538      	push	{r3, r4, r5, lr}
 800b392:	4d07      	ldr	r5, [pc, #28]	; (800b3b0 <_lseek_r+0x20>)
 800b394:	4604      	mov	r4, r0
 800b396:	4608      	mov	r0, r1
 800b398:	4611      	mov	r1, r2
 800b39a:	2200      	movs	r2, #0
 800b39c:	602a      	str	r2, [r5, #0]
 800b39e:	461a      	mov	r2, r3
 800b3a0:	f7f6 fd58 	bl	8001e54 <_lseek>
 800b3a4:	1c43      	adds	r3, r0, #1
 800b3a6:	d102      	bne.n	800b3ae <_lseek_r+0x1e>
 800b3a8:	682b      	ldr	r3, [r5, #0]
 800b3aa:	b103      	cbz	r3, 800b3ae <_lseek_r+0x1e>
 800b3ac:	6023      	str	r3, [r4, #0]
 800b3ae:	bd38      	pop	{r3, r4, r5, pc}
 800b3b0:	2000090c 	.word	0x2000090c

0800b3b4 <memmove>:
 800b3b4:	4288      	cmp	r0, r1
 800b3b6:	b510      	push	{r4, lr}
 800b3b8:	eb01 0402 	add.w	r4, r1, r2
 800b3bc:	d902      	bls.n	800b3c4 <memmove+0x10>
 800b3be:	4284      	cmp	r4, r0
 800b3c0:	4623      	mov	r3, r4
 800b3c2:	d807      	bhi.n	800b3d4 <memmove+0x20>
 800b3c4:	1e43      	subs	r3, r0, #1
 800b3c6:	42a1      	cmp	r1, r4
 800b3c8:	d008      	beq.n	800b3dc <memmove+0x28>
 800b3ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b3ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b3d2:	e7f8      	b.n	800b3c6 <memmove+0x12>
 800b3d4:	4402      	add	r2, r0
 800b3d6:	4601      	mov	r1, r0
 800b3d8:	428a      	cmp	r2, r1
 800b3da:	d100      	bne.n	800b3de <memmove+0x2a>
 800b3dc:	bd10      	pop	{r4, pc}
 800b3de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b3e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b3e6:	e7f7      	b.n	800b3d8 <memmove+0x24>

0800b3e8 <__malloc_lock>:
 800b3e8:	4801      	ldr	r0, [pc, #4]	; (800b3f0 <__malloc_lock+0x8>)
 800b3ea:	f7fe bfba 	b.w	800a362 <__retarget_lock_acquire_recursive>
 800b3ee:	bf00      	nop
 800b3f0:	20000900 	.word	0x20000900

0800b3f4 <__malloc_unlock>:
 800b3f4:	4801      	ldr	r0, [pc, #4]	; (800b3fc <__malloc_unlock+0x8>)
 800b3f6:	f7fe bfb5 	b.w	800a364 <__retarget_lock_release_recursive>
 800b3fa:	bf00      	nop
 800b3fc:	20000900 	.word	0x20000900

0800b400 <_realloc_r>:
 800b400:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b404:	4680      	mov	r8, r0
 800b406:	4614      	mov	r4, r2
 800b408:	460e      	mov	r6, r1
 800b40a:	b921      	cbnz	r1, 800b416 <_realloc_r+0x16>
 800b40c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b410:	4611      	mov	r1, r2
 800b412:	f7ff bd07 	b.w	800ae24 <_malloc_r>
 800b416:	b92a      	cbnz	r2, 800b424 <_realloc_r+0x24>
 800b418:	f7ff fc98 	bl	800ad4c <_free_r>
 800b41c:	4625      	mov	r5, r4
 800b41e:	4628      	mov	r0, r5
 800b420:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b424:	f000 fab2 	bl	800b98c <_malloc_usable_size_r>
 800b428:	4284      	cmp	r4, r0
 800b42a:	4607      	mov	r7, r0
 800b42c:	d802      	bhi.n	800b434 <_realloc_r+0x34>
 800b42e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b432:	d812      	bhi.n	800b45a <_realloc_r+0x5a>
 800b434:	4621      	mov	r1, r4
 800b436:	4640      	mov	r0, r8
 800b438:	f7ff fcf4 	bl	800ae24 <_malloc_r>
 800b43c:	4605      	mov	r5, r0
 800b43e:	2800      	cmp	r0, #0
 800b440:	d0ed      	beq.n	800b41e <_realloc_r+0x1e>
 800b442:	42bc      	cmp	r4, r7
 800b444:	4622      	mov	r2, r4
 800b446:	4631      	mov	r1, r6
 800b448:	bf28      	it	cs
 800b44a:	463a      	movcs	r2, r7
 800b44c:	f7fb fde2 	bl	8007014 <memcpy>
 800b450:	4631      	mov	r1, r6
 800b452:	4640      	mov	r0, r8
 800b454:	f7ff fc7a 	bl	800ad4c <_free_r>
 800b458:	e7e1      	b.n	800b41e <_realloc_r+0x1e>
 800b45a:	4635      	mov	r5, r6
 800b45c:	e7df      	b.n	800b41e <_realloc_r+0x1e>

0800b45e <__sfputc_r>:
 800b45e:	6893      	ldr	r3, [r2, #8]
 800b460:	3b01      	subs	r3, #1
 800b462:	2b00      	cmp	r3, #0
 800b464:	b410      	push	{r4}
 800b466:	6093      	str	r3, [r2, #8]
 800b468:	da08      	bge.n	800b47c <__sfputc_r+0x1e>
 800b46a:	6994      	ldr	r4, [r2, #24]
 800b46c:	42a3      	cmp	r3, r4
 800b46e:	db01      	blt.n	800b474 <__sfputc_r+0x16>
 800b470:	290a      	cmp	r1, #10
 800b472:	d103      	bne.n	800b47c <__sfputc_r+0x1e>
 800b474:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b478:	f000 b95c 	b.w	800b734 <__swbuf_r>
 800b47c:	6813      	ldr	r3, [r2, #0]
 800b47e:	1c58      	adds	r0, r3, #1
 800b480:	6010      	str	r0, [r2, #0]
 800b482:	7019      	strb	r1, [r3, #0]
 800b484:	4608      	mov	r0, r1
 800b486:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b48a:	4770      	bx	lr

0800b48c <__sfputs_r>:
 800b48c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b48e:	4606      	mov	r6, r0
 800b490:	460f      	mov	r7, r1
 800b492:	4614      	mov	r4, r2
 800b494:	18d5      	adds	r5, r2, r3
 800b496:	42ac      	cmp	r4, r5
 800b498:	d101      	bne.n	800b49e <__sfputs_r+0x12>
 800b49a:	2000      	movs	r0, #0
 800b49c:	e007      	b.n	800b4ae <__sfputs_r+0x22>
 800b49e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4a2:	463a      	mov	r2, r7
 800b4a4:	4630      	mov	r0, r6
 800b4a6:	f7ff ffda 	bl	800b45e <__sfputc_r>
 800b4aa:	1c43      	adds	r3, r0, #1
 800b4ac:	d1f3      	bne.n	800b496 <__sfputs_r+0xa>
 800b4ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b4b0 <_vfiprintf_r>:
 800b4b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b4b4:	460d      	mov	r5, r1
 800b4b6:	b09d      	sub	sp, #116	; 0x74
 800b4b8:	4614      	mov	r4, r2
 800b4ba:	4698      	mov	r8, r3
 800b4bc:	4606      	mov	r6, r0
 800b4be:	b118      	cbz	r0, 800b4c8 <_vfiprintf_r+0x18>
 800b4c0:	6983      	ldr	r3, [r0, #24]
 800b4c2:	b90b      	cbnz	r3, 800b4c8 <_vfiprintf_r+0x18>
 800b4c4:	f7fe fb3c 	bl	8009b40 <__sinit>
 800b4c8:	4b89      	ldr	r3, [pc, #548]	; (800b6f0 <_vfiprintf_r+0x240>)
 800b4ca:	429d      	cmp	r5, r3
 800b4cc:	d11b      	bne.n	800b506 <_vfiprintf_r+0x56>
 800b4ce:	6875      	ldr	r5, [r6, #4]
 800b4d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b4d2:	07d9      	lsls	r1, r3, #31
 800b4d4:	d405      	bmi.n	800b4e2 <_vfiprintf_r+0x32>
 800b4d6:	89ab      	ldrh	r3, [r5, #12]
 800b4d8:	059a      	lsls	r2, r3, #22
 800b4da:	d402      	bmi.n	800b4e2 <_vfiprintf_r+0x32>
 800b4dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b4de:	f7fe ff40 	bl	800a362 <__retarget_lock_acquire_recursive>
 800b4e2:	89ab      	ldrh	r3, [r5, #12]
 800b4e4:	071b      	lsls	r3, r3, #28
 800b4e6:	d501      	bpl.n	800b4ec <_vfiprintf_r+0x3c>
 800b4e8:	692b      	ldr	r3, [r5, #16]
 800b4ea:	b9eb      	cbnz	r3, 800b528 <_vfiprintf_r+0x78>
 800b4ec:	4629      	mov	r1, r5
 800b4ee:	4630      	mov	r0, r6
 800b4f0:	f000 f972 	bl	800b7d8 <__swsetup_r>
 800b4f4:	b1c0      	cbz	r0, 800b528 <_vfiprintf_r+0x78>
 800b4f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b4f8:	07dc      	lsls	r4, r3, #31
 800b4fa:	d50e      	bpl.n	800b51a <_vfiprintf_r+0x6a>
 800b4fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b500:	b01d      	add	sp, #116	; 0x74
 800b502:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b506:	4b7b      	ldr	r3, [pc, #492]	; (800b6f4 <_vfiprintf_r+0x244>)
 800b508:	429d      	cmp	r5, r3
 800b50a:	d101      	bne.n	800b510 <_vfiprintf_r+0x60>
 800b50c:	68b5      	ldr	r5, [r6, #8]
 800b50e:	e7df      	b.n	800b4d0 <_vfiprintf_r+0x20>
 800b510:	4b79      	ldr	r3, [pc, #484]	; (800b6f8 <_vfiprintf_r+0x248>)
 800b512:	429d      	cmp	r5, r3
 800b514:	bf08      	it	eq
 800b516:	68f5      	ldreq	r5, [r6, #12]
 800b518:	e7da      	b.n	800b4d0 <_vfiprintf_r+0x20>
 800b51a:	89ab      	ldrh	r3, [r5, #12]
 800b51c:	0598      	lsls	r0, r3, #22
 800b51e:	d4ed      	bmi.n	800b4fc <_vfiprintf_r+0x4c>
 800b520:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b522:	f7fe ff1f 	bl	800a364 <__retarget_lock_release_recursive>
 800b526:	e7e9      	b.n	800b4fc <_vfiprintf_r+0x4c>
 800b528:	2300      	movs	r3, #0
 800b52a:	9309      	str	r3, [sp, #36]	; 0x24
 800b52c:	2320      	movs	r3, #32
 800b52e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b532:	f8cd 800c 	str.w	r8, [sp, #12]
 800b536:	2330      	movs	r3, #48	; 0x30
 800b538:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b6fc <_vfiprintf_r+0x24c>
 800b53c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b540:	f04f 0901 	mov.w	r9, #1
 800b544:	4623      	mov	r3, r4
 800b546:	469a      	mov	sl, r3
 800b548:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b54c:	b10a      	cbz	r2, 800b552 <_vfiprintf_r+0xa2>
 800b54e:	2a25      	cmp	r2, #37	; 0x25
 800b550:	d1f9      	bne.n	800b546 <_vfiprintf_r+0x96>
 800b552:	ebba 0b04 	subs.w	fp, sl, r4
 800b556:	d00b      	beq.n	800b570 <_vfiprintf_r+0xc0>
 800b558:	465b      	mov	r3, fp
 800b55a:	4622      	mov	r2, r4
 800b55c:	4629      	mov	r1, r5
 800b55e:	4630      	mov	r0, r6
 800b560:	f7ff ff94 	bl	800b48c <__sfputs_r>
 800b564:	3001      	adds	r0, #1
 800b566:	f000 80aa 	beq.w	800b6be <_vfiprintf_r+0x20e>
 800b56a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b56c:	445a      	add	r2, fp
 800b56e:	9209      	str	r2, [sp, #36]	; 0x24
 800b570:	f89a 3000 	ldrb.w	r3, [sl]
 800b574:	2b00      	cmp	r3, #0
 800b576:	f000 80a2 	beq.w	800b6be <_vfiprintf_r+0x20e>
 800b57a:	2300      	movs	r3, #0
 800b57c:	f04f 32ff 	mov.w	r2, #4294967295
 800b580:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b584:	f10a 0a01 	add.w	sl, sl, #1
 800b588:	9304      	str	r3, [sp, #16]
 800b58a:	9307      	str	r3, [sp, #28]
 800b58c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b590:	931a      	str	r3, [sp, #104]	; 0x68
 800b592:	4654      	mov	r4, sl
 800b594:	2205      	movs	r2, #5
 800b596:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b59a:	4858      	ldr	r0, [pc, #352]	; (800b6fc <_vfiprintf_r+0x24c>)
 800b59c:	f7f4 fe40 	bl	8000220 <memchr>
 800b5a0:	9a04      	ldr	r2, [sp, #16]
 800b5a2:	b9d8      	cbnz	r0, 800b5dc <_vfiprintf_r+0x12c>
 800b5a4:	06d1      	lsls	r1, r2, #27
 800b5a6:	bf44      	itt	mi
 800b5a8:	2320      	movmi	r3, #32
 800b5aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b5ae:	0713      	lsls	r3, r2, #28
 800b5b0:	bf44      	itt	mi
 800b5b2:	232b      	movmi	r3, #43	; 0x2b
 800b5b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b5b8:	f89a 3000 	ldrb.w	r3, [sl]
 800b5bc:	2b2a      	cmp	r3, #42	; 0x2a
 800b5be:	d015      	beq.n	800b5ec <_vfiprintf_r+0x13c>
 800b5c0:	9a07      	ldr	r2, [sp, #28]
 800b5c2:	4654      	mov	r4, sl
 800b5c4:	2000      	movs	r0, #0
 800b5c6:	f04f 0c0a 	mov.w	ip, #10
 800b5ca:	4621      	mov	r1, r4
 800b5cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b5d0:	3b30      	subs	r3, #48	; 0x30
 800b5d2:	2b09      	cmp	r3, #9
 800b5d4:	d94e      	bls.n	800b674 <_vfiprintf_r+0x1c4>
 800b5d6:	b1b0      	cbz	r0, 800b606 <_vfiprintf_r+0x156>
 800b5d8:	9207      	str	r2, [sp, #28]
 800b5da:	e014      	b.n	800b606 <_vfiprintf_r+0x156>
 800b5dc:	eba0 0308 	sub.w	r3, r0, r8
 800b5e0:	fa09 f303 	lsl.w	r3, r9, r3
 800b5e4:	4313      	orrs	r3, r2
 800b5e6:	9304      	str	r3, [sp, #16]
 800b5e8:	46a2      	mov	sl, r4
 800b5ea:	e7d2      	b.n	800b592 <_vfiprintf_r+0xe2>
 800b5ec:	9b03      	ldr	r3, [sp, #12]
 800b5ee:	1d19      	adds	r1, r3, #4
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	9103      	str	r1, [sp, #12]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	bfbb      	ittet	lt
 800b5f8:	425b      	neglt	r3, r3
 800b5fa:	f042 0202 	orrlt.w	r2, r2, #2
 800b5fe:	9307      	strge	r3, [sp, #28]
 800b600:	9307      	strlt	r3, [sp, #28]
 800b602:	bfb8      	it	lt
 800b604:	9204      	strlt	r2, [sp, #16]
 800b606:	7823      	ldrb	r3, [r4, #0]
 800b608:	2b2e      	cmp	r3, #46	; 0x2e
 800b60a:	d10c      	bne.n	800b626 <_vfiprintf_r+0x176>
 800b60c:	7863      	ldrb	r3, [r4, #1]
 800b60e:	2b2a      	cmp	r3, #42	; 0x2a
 800b610:	d135      	bne.n	800b67e <_vfiprintf_r+0x1ce>
 800b612:	9b03      	ldr	r3, [sp, #12]
 800b614:	1d1a      	adds	r2, r3, #4
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	9203      	str	r2, [sp, #12]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	bfb8      	it	lt
 800b61e:	f04f 33ff 	movlt.w	r3, #4294967295
 800b622:	3402      	adds	r4, #2
 800b624:	9305      	str	r3, [sp, #20]
 800b626:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b70c <_vfiprintf_r+0x25c>
 800b62a:	7821      	ldrb	r1, [r4, #0]
 800b62c:	2203      	movs	r2, #3
 800b62e:	4650      	mov	r0, sl
 800b630:	f7f4 fdf6 	bl	8000220 <memchr>
 800b634:	b140      	cbz	r0, 800b648 <_vfiprintf_r+0x198>
 800b636:	2340      	movs	r3, #64	; 0x40
 800b638:	eba0 000a 	sub.w	r0, r0, sl
 800b63c:	fa03 f000 	lsl.w	r0, r3, r0
 800b640:	9b04      	ldr	r3, [sp, #16]
 800b642:	4303      	orrs	r3, r0
 800b644:	3401      	adds	r4, #1
 800b646:	9304      	str	r3, [sp, #16]
 800b648:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b64c:	482c      	ldr	r0, [pc, #176]	; (800b700 <_vfiprintf_r+0x250>)
 800b64e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b652:	2206      	movs	r2, #6
 800b654:	f7f4 fde4 	bl	8000220 <memchr>
 800b658:	2800      	cmp	r0, #0
 800b65a:	d03f      	beq.n	800b6dc <_vfiprintf_r+0x22c>
 800b65c:	4b29      	ldr	r3, [pc, #164]	; (800b704 <_vfiprintf_r+0x254>)
 800b65e:	bb1b      	cbnz	r3, 800b6a8 <_vfiprintf_r+0x1f8>
 800b660:	9b03      	ldr	r3, [sp, #12]
 800b662:	3307      	adds	r3, #7
 800b664:	f023 0307 	bic.w	r3, r3, #7
 800b668:	3308      	adds	r3, #8
 800b66a:	9303      	str	r3, [sp, #12]
 800b66c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b66e:	443b      	add	r3, r7
 800b670:	9309      	str	r3, [sp, #36]	; 0x24
 800b672:	e767      	b.n	800b544 <_vfiprintf_r+0x94>
 800b674:	fb0c 3202 	mla	r2, ip, r2, r3
 800b678:	460c      	mov	r4, r1
 800b67a:	2001      	movs	r0, #1
 800b67c:	e7a5      	b.n	800b5ca <_vfiprintf_r+0x11a>
 800b67e:	2300      	movs	r3, #0
 800b680:	3401      	adds	r4, #1
 800b682:	9305      	str	r3, [sp, #20]
 800b684:	4619      	mov	r1, r3
 800b686:	f04f 0c0a 	mov.w	ip, #10
 800b68a:	4620      	mov	r0, r4
 800b68c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b690:	3a30      	subs	r2, #48	; 0x30
 800b692:	2a09      	cmp	r2, #9
 800b694:	d903      	bls.n	800b69e <_vfiprintf_r+0x1ee>
 800b696:	2b00      	cmp	r3, #0
 800b698:	d0c5      	beq.n	800b626 <_vfiprintf_r+0x176>
 800b69a:	9105      	str	r1, [sp, #20]
 800b69c:	e7c3      	b.n	800b626 <_vfiprintf_r+0x176>
 800b69e:	fb0c 2101 	mla	r1, ip, r1, r2
 800b6a2:	4604      	mov	r4, r0
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	e7f0      	b.n	800b68a <_vfiprintf_r+0x1da>
 800b6a8:	ab03      	add	r3, sp, #12
 800b6aa:	9300      	str	r3, [sp, #0]
 800b6ac:	462a      	mov	r2, r5
 800b6ae:	4b16      	ldr	r3, [pc, #88]	; (800b708 <_vfiprintf_r+0x258>)
 800b6b0:	a904      	add	r1, sp, #16
 800b6b2:	4630      	mov	r0, r6
 800b6b4:	f7fb fd64 	bl	8007180 <_printf_float>
 800b6b8:	4607      	mov	r7, r0
 800b6ba:	1c78      	adds	r0, r7, #1
 800b6bc:	d1d6      	bne.n	800b66c <_vfiprintf_r+0x1bc>
 800b6be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b6c0:	07d9      	lsls	r1, r3, #31
 800b6c2:	d405      	bmi.n	800b6d0 <_vfiprintf_r+0x220>
 800b6c4:	89ab      	ldrh	r3, [r5, #12]
 800b6c6:	059a      	lsls	r2, r3, #22
 800b6c8:	d402      	bmi.n	800b6d0 <_vfiprintf_r+0x220>
 800b6ca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b6cc:	f7fe fe4a 	bl	800a364 <__retarget_lock_release_recursive>
 800b6d0:	89ab      	ldrh	r3, [r5, #12]
 800b6d2:	065b      	lsls	r3, r3, #25
 800b6d4:	f53f af12 	bmi.w	800b4fc <_vfiprintf_r+0x4c>
 800b6d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b6da:	e711      	b.n	800b500 <_vfiprintf_r+0x50>
 800b6dc:	ab03      	add	r3, sp, #12
 800b6de:	9300      	str	r3, [sp, #0]
 800b6e0:	462a      	mov	r2, r5
 800b6e2:	4b09      	ldr	r3, [pc, #36]	; (800b708 <_vfiprintf_r+0x258>)
 800b6e4:	a904      	add	r1, sp, #16
 800b6e6:	4630      	mov	r0, r6
 800b6e8:	f7fb ffee 	bl	80076c8 <_printf_i>
 800b6ec:	e7e4      	b.n	800b6b8 <_vfiprintf_r+0x208>
 800b6ee:	bf00      	nop
 800b6f0:	0800cc84 	.word	0x0800cc84
 800b6f4:	0800cca4 	.word	0x0800cca4
 800b6f8:	0800cc64 	.word	0x0800cc64
 800b6fc:	0800ce9c 	.word	0x0800ce9c
 800b700:	0800cea6 	.word	0x0800cea6
 800b704:	08007181 	.word	0x08007181
 800b708:	0800b48d 	.word	0x0800b48d
 800b70c:	0800cea2 	.word	0x0800cea2

0800b710 <_read_r>:
 800b710:	b538      	push	{r3, r4, r5, lr}
 800b712:	4d07      	ldr	r5, [pc, #28]	; (800b730 <_read_r+0x20>)
 800b714:	4604      	mov	r4, r0
 800b716:	4608      	mov	r0, r1
 800b718:	4611      	mov	r1, r2
 800b71a:	2200      	movs	r2, #0
 800b71c:	602a      	str	r2, [r5, #0]
 800b71e:	461a      	mov	r2, r3
 800b720:	f7f6 fb38 	bl	8001d94 <_read>
 800b724:	1c43      	adds	r3, r0, #1
 800b726:	d102      	bne.n	800b72e <_read_r+0x1e>
 800b728:	682b      	ldr	r3, [r5, #0]
 800b72a:	b103      	cbz	r3, 800b72e <_read_r+0x1e>
 800b72c:	6023      	str	r3, [r4, #0]
 800b72e:	bd38      	pop	{r3, r4, r5, pc}
 800b730:	2000090c 	.word	0x2000090c

0800b734 <__swbuf_r>:
 800b734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b736:	460e      	mov	r6, r1
 800b738:	4614      	mov	r4, r2
 800b73a:	4605      	mov	r5, r0
 800b73c:	b118      	cbz	r0, 800b746 <__swbuf_r+0x12>
 800b73e:	6983      	ldr	r3, [r0, #24]
 800b740:	b90b      	cbnz	r3, 800b746 <__swbuf_r+0x12>
 800b742:	f7fe f9fd 	bl	8009b40 <__sinit>
 800b746:	4b21      	ldr	r3, [pc, #132]	; (800b7cc <__swbuf_r+0x98>)
 800b748:	429c      	cmp	r4, r3
 800b74a:	d12b      	bne.n	800b7a4 <__swbuf_r+0x70>
 800b74c:	686c      	ldr	r4, [r5, #4]
 800b74e:	69a3      	ldr	r3, [r4, #24]
 800b750:	60a3      	str	r3, [r4, #8]
 800b752:	89a3      	ldrh	r3, [r4, #12]
 800b754:	071a      	lsls	r2, r3, #28
 800b756:	d52f      	bpl.n	800b7b8 <__swbuf_r+0x84>
 800b758:	6923      	ldr	r3, [r4, #16]
 800b75a:	b36b      	cbz	r3, 800b7b8 <__swbuf_r+0x84>
 800b75c:	6923      	ldr	r3, [r4, #16]
 800b75e:	6820      	ldr	r0, [r4, #0]
 800b760:	1ac0      	subs	r0, r0, r3
 800b762:	6963      	ldr	r3, [r4, #20]
 800b764:	b2f6      	uxtb	r6, r6
 800b766:	4283      	cmp	r3, r0
 800b768:	4637      	mov	r7, r6
 800b76a:	dc04      	bgt.n	800b776 <__swbuf_r+0x42>
 800b76c:	4621      	mov	r1, r4
 800b76e:	4628      	mov	r0, r5
 800b770:	f7fe f952 	bl	8009a18 <_fflush_r>
 800b774:	bb30      	cbnz	r0, 800b7c4 <__swbuf_r+0x90>
 800b776:	68a3      	ldr	r3, [r4, #8]
 800b778:	3b01      	subs	r3, #1
 800b77a:	60a3      	str	r3, [r4, #8]
 800b77c:	6823      	ldr	r3, [r4, #0]
 800b77e:	1c5a      	adds	r2, r3, #1
 800b780:	6022      	str	r2, [r4, #0]
 800b782:	701e      	strb	r6, [r3, #0]
 800b784:	6963      	ldr	r3, [r4, #20]
 800b786:	3001      	adds	r0, #1
 800b788:	4283      	cmp	r3, r0
 800b78a:	d004      	beq.n	800b796 <__swbuf_r+0x62>
 800b78c:	89a3      	ldrh	r3, [r4, #12]
 800b78e:	07db      	lsls	r3, r3, #31
 800b790:	d506      	bpl.n	800b7a0 <__swbuf_r+0x6c>
 800b792:	2e0a      	cmp	r6, #10
 800b794:	d104      	bne.n	800b7a0 <__swbuf_r+0x6c>
 800b796:	4621      	mov	r1, r4
 800b798:	4628      	mov	r0, r5
 800b79a:	f7fe f93d 	bl	8009a18 <_fflush_r>
 800b79e:	b988      	cbnz	r0, 800b7c4 <__swbuf_r+0x90>
 800b7a0:	4638      	mov	r0, r7
 800b7a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b7a4:	4b0a      	ldr	r3, [pc, #40]	; (800b7d0 <__swbuf_r+0x9c>)
 800b7a6:	429c      	cmp	r4, r3
 800b7a8:	d101      	bne.n	800b7ae <__swbuf_r+0x7a>
 800b7aa:	68ac      	ldr	r4, [r5, #8]
 800b7ac:	e7cf      	b.n	800b74e <__swbuf_r+0x1a>
 800b7ae:	4b09      	ldr	r3, [pc, #36]	; (800b7d4 <__swbuf_r+0xa0>)
 800b7b0:	429c      	cmp	r4, r3
 800b7b2:	bf08      	it	eq
 800b7b4:	68ec      	ldreq	r4, [r5, #12]
 800b7b6:	e7ca      	b.n	800b74e <__swbuf_r+0x1a>
 800b7b8:	4621      	mov	r1, r4
 800b7ba:	4628      	mov	r0, r5
 800b7bc:	f000 f80c 	bl	800b7d8 <__swsetup_r>
 800b7c0:	2800      	cmp	r0, #0
 800b7c2:	d0cb      	beq.n	800b75c <__swbuf_r+0x28>
 800b7c4:	f04f 37ff 	mov.w	r7, #4294967295
 800b7c8:	e7ea      	b.n	800b7a0 <__swbuf_r+0x6c>
 800b7ca:	bf00      	nop
 800b7cc:	0800cc84 	.word	0x0800cc84
 800b7d0:	0800cca4 	.word	0x0800cca4
 800b7d4:	0800cc64 	.word	0x0800cc64

0800b7d8 <__swsetup_r>:
 800b7d8:	4b32      	ldr	r3, [pc, #200]	; (800b8a4 <__swsetup_r+0xcc>)
 800b7da:	b570      	push	{r4, r5, r6, lr}
 800b7dc:	681d      	ldr	r5, [r3, #0]
 800b7de:	4606      	mov	r6, r0
 800b7e0:	460c      	mov	r4, r1
 800b7e2:	b125      	cbz	r5, 800b7ee <__swsetup_r+0x16>
 800b7e4:	69ab      	ldr	r3, [r5, #24]
 800b7e6:	b913      	cbnz	r3, 800b7ee <__swsetup_r+0x16>
 800b7e8:	4628      	mov	r0, r5
 800b7ea:	f7fe f9a9 	bl	8009b40 <__sinit>
 800b7ee:	4b2e      	ldr	r3, [pc, #184]	; (800b8a8 <__swsetup_r+0xd0>)
 800b7f0:	429c      	cmp	r4, r3
 800b7f2:	d10f      	bne.n	800b814 <__swsetup_r+0x3c>
 800b7f4:	686c      	ldr	r4, [r5, #4]
 800b7f6:	89a3      	ldrh	r3, [r4, #12]
 800b7f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b7fc:	0719      	lsls	r1, r3, #28
 800b7fe:	d42c      	bmi.n	800b85a <__swsetup_r+0x82>
 800b800:	06dd      	lsls	r5, r3, #27
 800b802:	d411      	bmi.n	800b828 <__swsetup_r+0x50>
 800b804:	2309      	movs	r3, #9
 800b806:	6033      	str	r3, [r6, #0]
 800b808:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b80c:	81a3      	strh	r3, [r4, #12]
 800b80e:	f04f 30ff 	mov.w	r0, #4294967295
 800b812:	e03e      	b.n	800b892 <__swsetup_r+0xba>
 800b814:	4b25      	ldr	r3, [pc, #148]	; (800b8ac <__swsetup_r+0xd4>)
 800b816:	429c      	cmp	r4, r3
 800b818:	d101      	bne.n	800b81e <__swsetup_r+0x46>
 800b81a:	68ac      	ldr	r4, [r5, #8]
 800b81c:	e7eb      	b.n	800b7f6 <__swsetup_r+0x1e>
 800b81e:	4b24      	ldr	r3, [pc, #144]	; (800b8b0 <__swsetup_r+0xd8>)
 800b820:	429c      	cmp	r4, r3
 800b822:	bf08      	it	eq
 800b824:	68ec      	ldreq	r4, [r5, #12]
 800b826:	e7e6      	b.n	800b7f6 <__swsetup_r+0x1e>
 800b828:	0758      	lsls	r0, r3, #29
 800b82a:	d512      	bpl.n	800b852 <__swsetup_r+0x7a>
 800b82c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b82e:	b141      	cbz	r1, 800b842 <__swsetup_r+0x6a>
 800b830:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b834:	4299      	cmp	r1, r3
 800b836:	d002      	beq.n	800b83e <__swsetup_r+0x66>
 800b838:	4630      	mov	r0, r6
 800b83a:	f7ff fa87 	bl	800ad4c <_free_r>
 800b83e:	2300      	movs	r3, #0
 800b840:	6363      	str	r3, [r4, #52]	; 0x34
 800b842:	89a3      	ldrh	r3, [r4, #12]
 800b844:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b848:	81a3      	strh	r3, [r4, #12]
 800b84a:	2300      	movs	r3, #0
 800b84c:	6063      	str	r3, [r4, #4]
 800b84e:	6923      	ldr	r3, [r4, #16]
 800b850:	6023      	str	r3, [r4, #0]
 800b852:	89a3      	ldrh	r3, [r4, #12]
 800b854:	f043 0308 	orr.w	r3, r3, #8
 800b858:	81a3      	strh	r3, [r4, #12]
 800b85a:	6923      	ldr	r3, [r4, #16]
 800b85c:	b94b      	cbnz	r3, 800b872 <__swsetup_r+0x9a>
 800b85e:	89a3      	ldrh	r3, [r4, #12]
 800b860:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b864:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b868:	d003      	beq.n	800b872 <__swsetup_r+0x9a>
 800b86a:	4621      	mov	r1, r4
 800b86c:	4630      	mov	r0, r6
 800b86e:	f000 f84d 	bl	800b90c <__smakebuf_r>
 800b872:	89a0      	ldrh	r0, [r4, #12]
 800b874:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b878:	f010 0301 	ands.w	r3, r0, #1
 800b87c:	d00a      	beq.n	800b894 <__swsetup_r+0xbc>
 800b87e:	2300      	movs	r3, #0
 800b880:	60a3      	str	r3, [r4, #8]
 800b882:	6963      	ldr	r3, [r4, #20]
 800b884:	425b      	negs	r3, r3
 800b886:	61a3      	str	r3, [r4, #24]
 800b888:	6923      	ldr	r3, [r4, #16]
 800b88a:	b943      	cbnz	r3, 800b89e <__swsetup_r+0xc6>
 800b88c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b890:	d1ba      	bne.n	800b808 <__swsetup_r+0x30>
 800b892:	bd70      	pop	{r4, r5, r6, pc}
 800b894:	0781      	lsls	r1, r0, #30
 800b896:	bf58      	it	pl
 800b898:	6963      	ldrpl	r3, [r4, #20]
 800b89a:	60a3      	str	r3, [r4, #8]
 800b89c:	e7f4      	b.n	800b888 <__swsetup_r+0xb0>
 800b89e:	2000      	movs	r0, #0
 800b8a0:	e7f7      	b.n	800b892 <__swsetup_r+0xba>
 800b8a2:	bf00      	nop
 800b8a4:	20000008 	.word	0x20000008
 800b8a8:	0800cc84 	.word	0x0800cc84
 800b8ac:	0800cca4 	.word	0x0800cca4
 800b8b0:	0800cc64 	.word	0x0800cc64

0800b8b4 <abort>:
 800b8b4:	b508      	push	{r3, lr}
 800b8b6:	2006      	movs	r0, #6
 800b8b8:	f000 f898 	bl	800b9ec <raise>
 800b8bc:	2001      	movs	r0, #1
 800b8be:	f7f6 fa5f 	bl	8001d80 <_exit>

0800b8c2 <__swhatbuf_r>:
 800b8c2:	b570      	push	{r4, r5, r6, lr}
 800b8c4:	460e      	mov	r6, r1
 800b8c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8ca:	2900      	cmp	r1, #0
 800b8cc:	b096      	sub	sp, #88	; 0x58
 800b8ce:	4614      	mov	r4, r2
 800b8d0:	461d      	mov	r5, r3
 800b8d2:	da08      	bge.n	800b8e6 <__swhatbuf_r+0x24>
 800b8d4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b8d8:	2200      	movs	r2, #0
 800b8da:	602a      	str	r2, [r5, #0]
 800b8dc:	061a      	lsls	r2, r3, #24
 800b8de:	d410      	bmi.n	800b902 <__swhatbuf_r+0x40>
 800b8e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b8e4:	e00e      	b.n	800b904 <__swhatbuf_r+0x42>
 800b8e6:	466a      	mov	r2, sp
 800b8e8:	f000 f89c 	bl	800ba24 <_fstat_r>
 800b8ec:	2800      	cmp	r0, #0
 800b8ee:	dbf1      	blt.n	800b8d4 <__swhatbuf_r+0x12>
 800b8f0:	9a01      	ldr	r2, [sp, #4]
 800b8f2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b8f6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b8fa:	425a      	negs	r2, r3
 800b8fc:	415a      	adcs	r2, r3
 800b8fe:	602a      	str	r2, [r5, #0]
 800b900:	e7ee      	b.n	800b8e0 <__swhatbuf_r+0x1e>
 800b902:	2340      	movs	r3, #64	; 0x40
 800b904:	2000      	movs	r0, #0
 800b906:	6023      	str	r3, [r4, #0]
 800b908:	b016      	add	sp, #88	; 0x58
 800b90a:	bd70      	pop	{r4, r5, r6, pc}

0800b90c <__smakebuf_r>:
 800b90c:	898b      	ldrh	r3, [r1, #12]
 800b90e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b910:	079d      	lsls	r5, r3, #30
 800b912:	4606      	mov	r6, r0
 800b914:	460c      	mov	r4, r1
 800b916:	d507      	bpl.n	800b928 <__smakebuf_r+0x1c>
 800b918:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b91c:	6023      	str	r3, [r4, #0]
 800b91e:	6123      	str	r3, [r4, #16]
 800b920:	2301      	movs	r3, #1
 800b922:	6163      	str	r3, [r4, #20]
 800b924:	b002      	add	sp, #8
 800b926:	bd70      	pop	{r4, r5, r6, pc}
 800b928:	ab01      	add	r3, sp, #4
 800b92a:	466a      	mov	r2, sp
 800b92c:	f7ff ffc9 	bl	800b8c2 <__swhatbuf_r>
 800b930:	9900      	ldr	r1, [sp, #0]
 800b932:	4605      	mov	r5, r0
 800b934:	4630      	mov	r0, r6
 800b936:	f7ff fa75 	bl	800ae24 <_malloc_r>
 800b93a:	b948      	cbnz	r0, 800b950 <__smakebuf_r+0x44>
 800b93c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b940:	059a      	lsls	r2, r3, #22
 800b942:	d4ef      	bmi.n	800b924 <__smakebuf_r+0x18>
 800b944:	f023 0303 	bic.w	r3, r3, #3
 800b948:	f043 0302 	orr.w	r3, r3, #2
 800b94c:	81a3      	strh	r3, [r4, #12]
 800b94e:	e7e3      	b.n	800b918 <__smakebuf_r+0xc>
 800b950:	4b0d      	ldr	r3, [pc, #52]	; (800b988 <__smakebuf_r+0x7c>)
 800b952:	62b3      	str	r3, [r6, #40]	; 0x28
 800b954:	89a3      	ldrh	r3, [r4, #12]
 800b956:	6020      	str	r0, [r4, #0]
 800b958:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b95c:	81a3      	strh	r3, [r4, #12]
 800b95e:	9b00      	ldr	r3, [sp, #0]
 800b960:	6163      	str	r3, [r4, #20]
 800b962:	9b01      	ldr	r3, [sp, #4]
 800b964:	6120      	str	r0, [r4, #16]
 800b966:	b15b      	cbz	r3, 800b980 <__smakebuf_r+0x74>
 800b968:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b96c:	4630      	mov	r0, r6
 800b96e:	f000 f86b 	bl	800ba48 <_isatty_r>
 800b972:	b128      	cbz	r0, 800b980 <__smakebuf_r+0x74>
 800b974:	89a3      	ldrh	r3, [r4, #12]
 800b976:	f023 0303 	bic.w	r3, r3, #3
 800b97a:	f043 0301 	orr.w	r3, r3, #1
 800b97e:	81a3      	strh	r3, [r4, #12]
 800b980:	89a0      	ldrh	r0, [r4, #12]
 800b982:	4305      	orrs	r5, r0
 800b984:	81a5      	strh	r5, [r4, #12]
 800b986:	e7cd      	b.n	800b924 <__smakebuf_r+0x18>
 800b988:	08009ad9 	.word	0x08009ad9

0800b98c <_malloc_usable_size_r>:
 800b98c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b990:	1f18      	subs	r0, r3, #4
 800b992:	2b00      	cmp	r3, #0
 800b994:	bfbc      	itt	lt
 800b996:	580b      	ldrlt	r3, [r1, r0]
 800b998:	18c0      	addlt	r0, r0, r3
 800b99a:	4770      	bx	lr

0800b99c <_raise_r>:
 800b99c:	291f      	cmp	r1, #31
 800b99e:	b538      	push	{r3, r4, r5, lr}
 800b9a0:	4604      	mov	r4, r0
 800b9a2:	460d      	mov	r5, r1
 800b9a4:	d904      	bls.n	800b9b0 <_raise_r+0x14>
 800b9a6:	2316      	movs	r3, #22
 800b9a8:	6003      	str	r3, [r0, #0]
 800b9aa:	f04f 30ff 	mov.w	r0, #4294967295
 800b9ae:	bd38      	pop	{r3, r4, r5, pc}
 800b9b0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b9b2:	b112      	cbz	r2, 800b9ba <_raise_r+0x1e>
 800b9b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b9b8:	b94b      	cbnz	r3, 800b9ce <_raise_r+0x32>
 800b9ba:	4620      	mov	r0, r4
 800b9bc:	f000 f830 	bl	800ba20 <_getpid_r>
 800b9c0:	462a      	mov	r2, r5
 800b9c2:	4601      	mov	r1, r0
 800b9c4:	4620      	mov	r0, r4
 800b9c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b9ca:	f000 b817 	b.w	800b9fc <_kill_r>
 800b9ce:	2b01      	cmp	r3, #1
 800b9d0:	d00a      	beq.n	800b9e8 <_raise_r+0x4c>
 800b9d2:	1c59      	adds	r1, r3, #1
 800b9d4:	d103      	bne.n	800b9de <_raise_r+0x42>
 800b9d6:	2316      	movs	r3, #22
 800b9d8:	6003      	str	r3, [r0, #0]
 800b9da:	2001      	movs	r0, #1
 800b9dc:	e7e7      	b.n	800b9ae <_raise_r+0x12>
 800b9de:	2400      	movs	r4, #0
 800b9e0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b9e4:	4628      	mov	r0, r5
 800b9e6:	4798      	blx	r3
 800b9e8:	2000      	movs	r0, #0
 800b9ea:	e7e0      	b.n	800b9ae <_raise_r+0x12>

0800b9ec <raise>:
 800b9ec:	4b02      	ldr	r3, [pc, #8]	; (800b9f8 <raise+0xc>)
 800b9ee:	4601      	mov	r1, r0
 800b9f0:	6818      	ldr	r0, [r3, #0]
 800b9f2:	f7ff bfd3 	b.w	800b99c <_raise_r>
 800b9f6:	bf00      	nop
 800b9f8:	20000008 	.word	0x20000008

0800b9fc <_kill_r>:
 800b9fc:	b538      	push	{r3, r4, r5, lr}
 800b9fe:	4d07      	ldr	r5, [pc, #28]	; (800ba1c <_kill_r+0x20>)
 800ba00:	2300      	movs	r3, #0
 800ba02:	4604      	mov	r4, r0
 800ba04:	4608      	mov	r0, r1
 800ba06:	4611      	mov	r1, r2
 800ba08:	602b      	str	r3, [r5, #0]
 800ba0a:	f7f6 f9a9 	bl	8001d60 <_kill>
 800ba0e:	1c43      	adds	r3, r0, #1
 800ba10:	d102      	bne.n	800ba18 <_kill_r+0x1c>
 800ba12:	682b      	ldr	r3, [r5, #0]
 800ba14:	b103      	cbz	r3, 800ba18 <_kill_r+0x1c>
 800ba16:	6023      	str	r3, [r4, #0]
 800ba18:	bd38      	pop	{r3, r4, r5, pc}
 800ba1a:	bf00      	nop
 800ba1c:	2000090c 	.word	0x2000090c

0800ba20 <_getpid_r>:
 800ba20:	f7f6 b996 	b.w	8001d50 <_getpid>

0800ba24 <_fstat_r>:
 800ba24:	b538      	push	{r3, r4, r5, lr}
 800ba26:	4d07      	ldr	r5, [pc, #28]	; (800ba44 <_fstat_r+0x20>)
 800ba28:	2300      	movs	r3, #0
 800ba2a:	4604      	mov	r4, r0
 800ba2c:	4608      	mov	r0, r1
 800ba2e:	4611      	mov	r1, r2
 800ba30:	602b      	str	r3, [r5, #0]
 800ba32:	f7f6 f9f4 	bl	8001e1e <_fstat>
 800ba36:	1c43      	adds	r3, r0, #1
 800ba38:	d102      	bne.n	800ba40 <_fstat_r+0x1c>
 800ba3a:	682b      	ldr	r3, [r5, #0]
 800ba3c:	b103      	cbz	r3, 800ba40 <_fstat_r+0x1c>
 800ba3e:	6023      	str	r3, [r4, #0]
 800ba40:	bd38      	pop	{r3, r4, r5, pc}
 800ba42:	bf00      	nop
 800ba44:	2000090c 	.word	0x2000090c

0800ba48 <_isatty_r>:
 800ba48:	b538      	push	{r3, r4, r5, lr}
 800ba4a:	4d06      	ldr	r5, [pc, #24]	; (800ba64 <_isatty_r+0x1c>)
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	4604      	mov	r4, r0
 800ba50:	4608      	mov	r0, r1
 800ba52:	602b      	str	r3, [r5, #0]
 800ba54:	f7f6 f9f3 	bl	8001e3e <_isatty>
 800ba58:	1c43      	adds	r3, r0, #1
 800ba5a:	d102      	bne.n	800ba62 <_isatty_r+0x1a>
 800ba5c:	682b      	ldr	r3, [r5, #0]
 800ba5e:	b103      	cbz	r3, 800ba62 <_isatty_r+0x1a>
 800ba60:	6023      	str	r3, [r4, #0]
 800ba62:	bd38      	pop	{r3, r4, r5, pc}
 800ba64:	2000090c 	.word	0x2000090c

0800ba68 <round>:
 800ba68:	ec51 0b10 	vmov	r0, r1, d0
 800ba6c:	b570      	push	{r4, r5, r6, lr}
 800ba6e:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800ba72:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800ba76:	2c13      	cmp	r4, #19
 800ba78:	ee10 2a10 	vmov	r2, s0
 800ba7c:	460b      	mov	r3, r1
 800ba7e:	dc19      	bgt.n	800bab4 <round+0x4c>
 800ba80:	2c00      	cmp	r4, #0
 800ba82:	da09      	bge.n	800ba98 <round+0x30>
 800ba84:	3401      	adds	r4, #1
 800ba86:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800ba8a:	d103      	bne.n	800ba94 <round+0x2c>
 800ba8c:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ba90:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ba94:	2200      	movs	r2, #0
 800ba96:	e028      	b.n	800baea <round+0x82>
 800ba98:	4d15      	ldr	r5, [pc, #84]	; (800baf0 <round+0x88>)
 800ba9a:	4125      	asrs	r5, r4
 800ba9c:	ea01 0605 	and.w	r6, r1, r5
 800baa0:	4332      	orrs	r2, r6
 800baa2:	d00e      	beq.n	800bac2 <round+0x5a>
 800baa4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800baa8:	fa42 f404 	asr.w	r4, r2, r4
 800baac:	4423      	add	r3, r4
 800baae:	ea23 0305 	bic.w	r3, r3, r5
 800bab2:	e7ef      	b.n	800ba94 <round+0x2c>
 800bab4:	2c33      	cmp	r4, #51	; 0x33
 800bab6:	dd07      	ble.n	800bac8 <round+0x60>
 800bab8:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800babc:	d101      	bne.n	800bac2 <round+0x5a>
 800babe:	f7f4 fc05 	bl	80002cc <__adddf3>
 800bac2:	ec41 0b10 	vmov	d0, r0, r1
 800bac6:	bd70      	pop	{r4, r5, r6, pc}
 800bac8:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800bacc:	f04f 35ff 	mov.w	r5, #4294967295
 800bad0:	40f5      	lsrs	r5, r6
 800bad2:	4228      	tst	r0, r5
 800bad4:	d0f5      	beq.n	800bac2 <round+0x5a>
 800bad6:	2101      	movs	r1, #1
 800bad8:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800badc:	fa01 f404 	lsl.w	r4, r1, r4
 800bae0:	1912      	adds	r2, r2, r4
 800bae2:	bf28      	it	cs
 800bae4:	185b      	addcs	r3, r3, r1
 800bae6:	ea22 0205 	bic.w	r2, r2, r5
 800baea:	4619      	mov	r1, r3
 800baec:	4610      	mov	r0, r2
 800baee:	e7e8      	b.n	800bac2 <round+0x5a>
 800baf0:	000fffff 	.word	0x000fffff

0800baf4 <pow>:
 800baf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800baf6:	ed2d 8b02 	vpush	{d8}
 800bafa:	eeb0 8a40 	vmov.f32	s16, s0
 800bafe:	eef0 8a60 	vmov.f32	s17, s1
 800bb02:	ec55 4b11 	vmov	r4, r5, d1
 800bb06:	f000 f867 	bl	800bbd8 <__ieee754_pow>
 800bb0a:	4622      	mov	r2, r4
 800bb0c:	462b      	mov	r3, r5
 800bb0e:	4620      	mov	r0, r4
 800bb10:	4629      	mov	r1, r5
 800bb12:	ec57 6b10 	vmov	r6, r7, d0
 800bb16:	f7f5 f829 	bl	8000b6c <__aeabi_dcmpun>
 800bb1a:	2800      	cmp	r0, #0
 800bb1c:	d13b      	bne.n	800bb96 <pow+0xa2>
 800bb1e:	ec51 0b18 	vmov	r0, r1, d8
 800bb22:	2200      	movs	r2, #0
 800bb24:	2300      	movs	r3, #0
 800bb26:	f7f4 ffef 	bl	8000b08 <__aeabi_dcmpeq>
 800bb2a:	b1b8      	cbz	r0, 800bb5c <pow+0x68>
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	2300      	movs	r3, #0
 800bb30:	4620      	mov	r0, r4
 800bb32:	4629      	mov	r1, r5
 800bb34:	f7f4 ffe8 	bl	8000b08 <__aeabi_dcmpeq>
 800bb38:	2800      	cmp	r0, #0
 800bb3a:	d146      	bne.n	800bbca <pow+0xd6>
 800bb3c:	ec45 4b10 	vmov	d0, r4, r5
 800bb40:	f000 fe63 	bl	800c80a <finite>
 800bb44:	b338      	cbz	r0, 800bb96 <pow+0xa2>
 800bb46:	2200      	movs	r2, #0
 800bb48:	2300      	movs	r3, #0
 800bb4a:	4620      	mov	r0, r4
 800bb4c:	4629      	mov	r1, r5
 800bb4e:	f7f4 ffe5 	bl	8000b1c <__aeabi_dcmplt>
 800bb52:	b300      	cbz	r0, 800bb96 <pow+0xa2>
 800bb54:	f7fb fa34 	bl	8006fc0 <__errno>
 800bb58:	2322      	movs	r3, #34	; 0x22
 800bb5a:	e01b      	b.n	800bb94 <pow+0xa0>
 800bb5c:	ec47 6b10 	vmov	d0, r6, r7
 800bb60:	f000 fe53 	bl	800c80a <finite>
 800bb64:	b9e0      	cbnz	r0, 800bba0 <pow+0xac>
 800bb66:	eeb0 0a48 	vmov.f32	s0, s16
 800bb6a:	eef0 0a68 	vmov.f32	s1, s17
 800bb6e:	f000 fe4c 	bl	800c80a <finite>
 800bb72:	b1a8      	cbz	r0, 800bba0 <pow+0xac>
 800bb74:	ec45 4b10 	vmov	d0, r4, r5
 800bb78:	f000 fe47 	bl	800c80a <finite>
 800bb7c:	b180      	cbz	r0, 800bba0 <pow+0xac>
 800bb7e:	4632      	mov	r2, r6
 800bb80:	463b      	mov	r3, r7
 800bb82:	4630      	mov	r0, r6
 800bb84:	4639      	mov	r1, r7
 800bb86:	f7f4 fff1 	bl	8000b6c <__aeabi_dcmpun>
 800bb8a:	2800      	cmp	r0, #0
 800bb8c:	d0e2      	beq.n	800bb54 <pow+0x60>
 800bb8e:	f7fb fa17 	bl	8006fc0 <__errno>
 800bb92:	2321      	movs	r3, #33	; 0x21
 800bb94:	6003      	str	r3, [r0, #0]
 800bb96:	ecbd 8b02 	vpop	{d8}
 800bb9a:	ec47 6b10 	vmov	d0, r6, r7
 800bb9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bba0:	2200      	movs	r2, #0
 800bba2:	2300      	movs	r3, #0
 800bba4:	4630      	mov	r0, r6
 800bba6:	4639      	mov	r1, r7
 800bba8:	f7f4 ffae 	bl	8000b08 <__aeabi_dcmpeq>
 800bbac:	2800      	cmp	r0, #0
 800bbae:	d0f2      	beq.n	800bb96 <pow+0xa2>
 800bbb0:	eeb0 0a48 	vmov.f32	s0, s16
 800bbb4:	eef0 0a68 	vmov.f32	s1, s17
 800bbb8:	f000 fe27 	bl	800c80a <finite>
 800bbbc:	2800      	cmp	r0, #0
 800bbbe:	d0ea      	beq.n	800bb96 <pow+0xa2>
 800bbc0:	ec45 4b10 	vmov	d0, r4, r5
 800bbc4:	f000 fe21 	bl	800c80a <finite>
 800bbc8:	e7c3      	b.n	800bb52 <pow+0x5e>
 800bbca:	4f01      	ldr	r7, [pc, #4]	; (800bbd0 <pow+0xdc>)
 800bbcc:	2600      	movs	r6, #0
 800bbce:	e7e2      	b.n	800bb96 <pow+0xa2>
 800bbd0:	3ff00000 	.word	0x3ff00000
 800bbd4:	00000000 	.word	0x00000000

0800bbd8 <__ieee754_pow>:
 800bbd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbdc:	ed2d 8b06 	vpush	{d8-d10}
 800bbe0:	b089      	sub	sp, #36	; 0x24
 800bbe2:	ed8d 1b00 	vstr	d1, [sp]
 800bbe6:	e9dd 2900 	ldrd	r2, r9, [sp]
 800bbea:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800bbee:	ea58 0102 	orrs.w	r1, r8, r2
 800bbf2:	ec57 6b10 	vmov	r6, r7, d0
 800bbf6:	d115      	bne.n	800bc24 <__ieee754_pow+0x4c>
 800bbf8:	19b3      	adds	r3, r6, r6
 800bbfa:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800bbfe:	4152      	adcs	r2, r2
 800bc00:	4299      	cmp	r1, r3
 800bc02:	4b89      	ldr	r3, [pc, #548]	; (800be28 <__ieee754_pow+0x250>)
 800bc04:	4193      	sbcs	r3, r2
 800bc06:	f080 84d2 	bcs.w	800c5ae <__ieee754_pow+0x9d6>
 800bc0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc0e:	4630      	mov	r0, r6
 800bc10:	4639      	mov	r1, r7
 800bc12:	f7f4 fb5b 	bl	80002cc <__adddf3>
 800bc16:	ec41 0b10 	vmov	d0, r0, r1
 800bc1a:	b009      	add	sp, #36	; 0x24
 800bc1c:	ecbd 8b06 	vpop	{d8-d10}
 800bc20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc24:	4b81      	ldr	r3, [pc, #516]	; (800be2c <__ieee754_pow+0x254>)
 800bc26:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800bc2a:	429c      	cmp	r4, r3
 800bc2c:	ee10 aa10 	vmov	sl, s0
 800bc30:	463d      	mov	r5, r7
 800bc32:	dc06      	bgt.n	800bc42 <__ieee754_pow+0x6a>
 800bc34:	d101      	bne.n	800bc3a <__ieee754_pow+0x62>
 800bc36:	2e00      	cmp	r6, #0
 800bc38:	d1e7      	bne.n	800bc0a <__ieee754_pow+0x32>
 800bc3a:	4598      	cmp	r8, r3
 800bc3c:	dc01      	bgt.n	800bc42 <__ieee754_pow+0x6a>
 800bc3e:	d10f      	bne.n	800bc60 <__ieee754_pow+0x88>
 800bc40:	b172      	cbz	r2, 800bc60 <__ieee754_pow+0x88>
 800bc42:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800bc46:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800bc4a:	ea55 050a 	orrs.w	r5, r5, sl
 800bc4e:	d1dc      	bne.n	800bc0a <__ieee754_pow+0x32>
 800bc50:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bc54:	18db      	adds	r3, r3, r3
 800bc56:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800bc5a:	4152      	adcs	r2, r2
 800bc5c:	429d      	cmp	r5, r3
 800bc5e:	e7d0      	b.n	800bc02 <__ieee754_pow+0x2a>
 800bc60:	2d00      	cmp	r5, #0
 800bc62:	da3b      	bge.n	800bcdc <__ieee754_pow+0x104>
 800bc64:	4b72      	ldr	r3, [pc, #456]	; (800be30 <__ieee754_pow+0x258>)
 800bc66:	4598      	cmp	r8, r3
 800bc68:	dc51      	bgt.n	800bd0e <__ieee754_pow+0x136>
 800bc6a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800bc6e:	4598      	cmp	r8, r3
 800bc70:	f340 84ac 	ble.w	800c5cc <__ieee754_pow+0x9f4>
 800bc74:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bc78:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bc7c:	2b14      	cmp	r3, #20
 800bc7e:	dd0f      	ble.n	800bca0 <__ieee754_pow+0xc8>
 800bc80:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800bc84:	fa22 f103 	lsr.w	r1, r2, r3
 800bc88:	fa01 f303 	lsl.w	r3, r1, r3
 800bc8c:	4293      	cmp	r3, r2
 800bc8e:	f040 849d 	bne.w	800c5cc <__ieee754_pow+0x9f4>
 800bc92:	f001 0101 	and.w	r1, r1, #1
 800bc96:	f1c1 0302 	rsb	r3, r1, #2
 800bc9a:	9304      	str	r3, [sp, #16]
 800bc9c:	b182      	cbz	r2, 800bcc0 <__ieee754_pow+0xe8>
 800bc9e:	e05f      	b.n	800bd60 <__ieee754_pow+0x188>
 800bca0:	2a00      	cmp	r2, #0
 800bca2:	d15b      	bne.n	800bd5c <__ieee754_pow+0x184>
 800bca4:	f1c3 0314 	rsb	r3, r3, #20
 800bca8:	fa48 f103 	asr.w	r1, r8, r3
 800bcac:	fa01 f303 	lsl.w	r3, r1, r3
 800bcb0:	4543      	cmp	r3, r8
 800bcb2:	f040 8488 	bne.w	800c5c6 <__ieee754_pow+0x9ee>
 800bcb6:	f001 0101 	and.w	r1, r1, #1
 800bcba:	f1c1 0302 	rsb	r3, r1, #2
 800bcbe:	9304      	str	r3, [sp, #16]
 800bcc0:	4b5c      	ldr	r3, [pc, #368]	; (800be34 <__ieee754_pow+0x25c>)
 800bcc2:	4598      	cmp	r8, r3
 800bcc4:	d132      	bne.n	800bd2c <__ieee754_pow+0x154>
 800bcc6:	f1b9 0f00 	cmp.w	r9, #0
 800bcca:	f280 8478 	bge.w	800c5be <__ieee754_pow+0x9e6>
 800bcce:	4959      	ldr	r1, [pc, #356]	; (800be34 <__ieee754_pow+0x25c>)
 800bcd0:	4632      	mov	r2, r6
 800bcd2:	463b      	mov	r3, r7
 800bcd4:	2000      	movs	r0, #0
 800bcd6:	f7f4 fdd9 	bl	800088c <__aeabi_ddiv>
 800bcda:	e79c      	b.n	800bc16 <__ieee754_pow+0x3e>
 800bcdc:	2300      	movs	r3, #0
 800bcde:	9304      	str	r3, [sp, #16]
 800bce0:	2a00      	cmp	r2, #0
 800bce2:	d13d      	bne.n	800bd60 <__ieee754_pow+0x188>
 800bce4:	4b51      	ldr	r3, [pc, #324]	; (800be2c <__ieee754_pow+0x254>)
 800bce6:	4598      	cmp	r8, r3
 800bce8:	d1ea      	bne.n	800bcc0 <__ieee754_pow+0xe8>
 800bcea:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800bcee:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800bcf2:	ea53 030a 	orrs.w	r3, r3, sl
 800bcf6:	f000 845a 	beq.w	800c5ae <__ieee754_pow+0x9d6>
 800bcfa:	4b4f      	ldr	r3, [pc, #316]	; (800be38 <__ieee754_pow+0x260>)
 800bcfc:	429c      	cmp	r4, r3
 800bcfe:	dd08      	ble.n	800bd12 <__ieee754_pow+0x13a>
 800bd00:	f1b9 0f00 	cmp.w	r9, #0
 800bd04:	f2c0 8457 	blt.w	800c5b6 <__ieee754_pow+0x9de>
 800bd08:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bd0c:	e783      	b.n	800bc16 <__ieee754_pow+0x3e>
 800bd0e:	2302      	movs	r3, #2
 800bd10:	e7e5      	b.n	800bcde <__ieee754_pow+0x106>
 800bd12:	f1b9 0f00 	cmp.w	r9, #0
 800bd16:	f04f 0000 	mov.w	r0, #0
 800bd1a:	f04f 0100 	mov.w	r1, #0
 800bd1e:	f6bf af7a 	bge.w	800bc16 <__ieee754_pow+0x3e>
 800bd22:	e9dd 0300 	ldrd	r0, r3, [sp]
 800bd26:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800bd2a:	e774      	b.n	800bc16 <__ieee754_pow+0x3e>
 800bd2c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800bd30:	d106      	bne.n	800bd40 <__ieee754_pow+0x168>
 800bd32:	4632      	mov	r2, r6
 800bd34:	463b      	mov	r3, r7
 800bd36:	4630      	mov	r0, r6
 800bd38:	4639      	mov	r1, r7
 800bd3a:	f7f4 fc7d 	bl	8000638 <__aeabi_dmul>
 800bd3e:	e76a      	b.n	800bc16 <__ieee754_pow+0x3e>
 800bd40:	4b3e      	ldr	r3, [pc, #248]	; (800be3c <__ieee754_pow+0x264>)
 800bd42:	4599      	cmp	r9, r3
 800bd44:	d10c      	bne.n	800bd60 <__ieee754_pow+0x188>
 800bd46:	2d00      	cmp	r5, #0
 800bd48:	db0a      	blt.n	800bd60 <__ieee754_pow+0x188>
 800bd4a:	ec47 6b10 	vmov	d0, r6, r7
 800bd4e:	b009      	add	sp, #36	; 0x24
 800bd50:	ecbd 8b06 	vpop	{d8-d10}
 800bd54:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd58:	f000 bc6c 	b.w	800c634 <__ieee754_sqrt>
 800bd5c:	2300      	movs	r3, #0
 800bd5e:	9304      	str	r3, [sp, #16]
 800bd60:	ec47 6b10 	vmov	d0, r6, r7
 800bd64:	f000 fd48 	bl	800c7f8 <fabs>
 800bd68:	ec51 0b10 	vmov	r0, r1, d0
 800bd6c:	f1ba 0f00 	cmp.w	sl, #0
 800bd70:	d129      	bne.n	800bdc6 <__ieee754_pow+0x1ee>
 800bd72:	b124      	cbz	r4, 800bd7e <__ieee754_pow+0x1a6>
 800bd74:	4b2f      	ldr	r3, [pc, #188]	; (800be34 <__ieee754_pow+0x25c>)
 800bd76:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800bd7a:	429a      	cmp	r2, r3
 800bd7c:	d123      	bne.n	800bdc6 <__ieee754_pow+0x1ee>
 800bd7e:	f1b9 0f00 	cmp.w	r9, #0
 800bd82:	da05      	bge.n	800bd90 <__ieee754_pow+0x1b8>
 800bd84:	4602      	mov	r2, r0
 800bd86:	460b      	mov	r3, r1
 800bd88:	2000      	movs	r0, #0
 800bd8a:	492a      	ldr	r1, [pc, #168]	; (800be34 <__ieee754_pow+0x25c>)
 800bd8c:	f7f4 fd7e 	bl	800088c <__aeabi_ddiv>
 800bd90:	2d00      	cmp	r5, #0
 800bd92:	f6bf af40 	bge.w	800bc16 <__ieee754_pow+0x3e>
 800bd96:	9b04      	ldr	r3, [sp, #16]
 800bd98:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800bd9c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800bda0:	4323      	orrs	r3, r4
 800bda2:	d108      	bne.n	800bdb6 <__ieee754_pow+0x1de>
 800bda4:	4602      	mov	r2, r0
 800bda6:	460b      	mov	r3, r1
 800bda8:	4610      	mov	r0, r2
 800bdaa:	4619      	mov	r1, r3
 800bdac:	f7f4 fa8c 	bl	80002c8 <__aeabi_dsub>
 800bdb0:	4602      	mov	r2, r0
 800bdb2:	460b      	mov	r3, r1
 800bdb4:	e78f      	b.n	800bcd6 <__ieee754_pow+0xfe>
 800bdb6:	9b04      	ldr	r3, [sp, #16]
 800bdb8:	2b01      	cmp	r3, #1
 800bdba:	f47f af2c 	bne.w	800bc16 <__ieee754_pow+0x3e>
 800bdbe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bdc2:	4619      	mov	r1, r3
 800bdc4:	e727      	b.n	800bc16 <__ieee754_pow+0x3e>
 800bdc6:	0feb      	lsrs	r3, r5, #31
 800bdc8:	3b01      	subs	r3, #1
 800bdca:	9306      	str	r3, [sp, #24]
 800bdcc:	9a06      	ldr	r2, [sp, #24]
 800bdce:	9b04      	ldr	r3, [sp, #16]
 800bdd0:	4313      	orrs	r3, r2
 800bdd2:	d102      	bne.n	800bdda <__ieee754_pow+0x202>
 800bdd4:	4632      	mov	r2, r6
 800bdd6:	463b      	mov	r3, r7
 800bdd8:	e7e6      	b.n	800bda8 <__ieee754_pow+0x1d0>
 800bdda:	4b19      	ldr	r3, [pc, #100]	; (800be40 <__ieee754_pow+0x268>)
 800bddc:	4598      	cmp	r8, r3
 800bdde:	f340 80fb 	ble.w	800bfd8 <__ieee754_pow+0x400>
 800bde2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800bde6:	4598      	cmp	r8, r3
 800bde8:	4b13      	ldr	r3, [pc, #76]	; (800be38 <__ieee754_pow+0x260>)
 800bdea:	dd0c      	ble.n	800be06 <__ieee754_pow+0x22e>
 800bdec:	429c      	cmp	r4, r3
 800bdee:	dc0f      	bgt.n	800be10 <__ieee754_pow+0x238>
 800bdf0:	f1b9 0f00 	cmp.w	r9, #0
 800bdf4:	da0f      	bge.n	800be16 <__ieee754_pow+0x23e>
 800bdf6:	2000      	movs	r0, #0
 800bdf8:	b009      	add	sp, #36	; 0x24
 800bdfa:	ecbd 8b06 	vpop	{d8-d10}
 800bdfe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be02:	f000 bcf0 	b.w	800c7e6 <__math_oflow>
 800be06:	429c      	cmp	r4, r3
 800be08:	dbf2      	blt.n	800bdf0 <__ieee754_pow+0x218>
 800be0a:	4b0a      	ldr	r3, [pc, #40]	; (800be34 <__ieee754_pow+0x25c>)
 800be0c:	429c      	cmp	r4, r3
 800be0e:	dd19      	ble.n	800be44 <__ieee754_pow+0x26c>
 800be10:	f1b9 0f00 	cmp.w	r9, #0
 800be14:	dcef      	bgt.n	800bdf6 <__ieee754_pow+0x21e>
 800be16:	2000      	movs	r0, #0
 800be18:	b009      	add	sp, #36	; 0x24
 800be1a:	ecbd 8b06 	vpop	{d8-d10}
 800be1e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be22:	f000 bcd7 	b.w	800c7d4 <__math_uflow>
 800be26:	bf00      	nop
 800be28:	fff00000 	.word	0xfff00000
 800be2c:	7ff00000 	.word	0x7ff00000
 800be30:	433fffff 	.word	0x433fffff
 800be34:	3ff00000 	.word	0x3ff00000
 800be38:	3fefffff 	.word	0x3fefffff
 800be3c:	3fe00000 	.word	0x3fe00000
 800be40:	41e00000 	.word	0x41e00000
 800be44:	4b60      	ldr	r3, [pc, #384]	; (800bfc8 <__ieee754_pow+0x3f0>)
 800be46:	2200      	movs	r2, #0
 800be48:	f7f4 fa3e 	bl	80002c8 <__aeabi_dsub>
 800be4c:	a354      	add	r3, pc, #336	; (adr r3, 800bfa0 <__ieee754_pow+0x3c8>)
 800be4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be52:	4604      	mov	r4, r0
 800be54:	460d      	mov	r5, r1
 800be56:	f7f4 fbef 	bl	8000638 <__aeabi_dmul>
 800be5a:	a353      	add	r3, pc, #332	; (adr r3, 800bfa8 <__ieee754_pow+0x3d0>)
 800be5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be60:	4606      	mov	r6, r0
 800be62:	460f      	mov	r7, r1
 800be64:	4620      	mov	r0, r4
 800be66:	4629      	mov	r1, r5
 800be68:	f7f4 fbe6 	bl	8000638 <__aeabi_dmul>
 800be6c:	4b57      	ldr	r3, [pc, #348]	; (800bfcc <__ieee754_pow+0x3f4>)
 800be6e:	4682      	mov	sl, r0
 800be70:	468b      	mov	fp, r1
 800be72:	2200      	movs	r2, #0
 800be74:	4620      	mov	r0, r4
 800be76:	4629      	mov	r1, r5
 800be78:	f7f4 fbde 	bl	8000638 <__aeabi_dmul>
 800be7c:	4602      	mov	r2, r0
 800be7e:	460b      	mov	r3, r1
 800be80:	a14b      	add	r1, pc, #300	; (adr r1, 800bfb0 <__ieee754_pow+0x3d8>)
 800be82:	e9d1 0100 	ldrd	r0, r1, [r1]
 800be86:	f7f4 fa1f 	bl	80002c8 <__aeabi_dsub>
 800be8a:	4622      	mov	r2, r4
 800be8c:	462b      	mov	r3, r5
 800be8e:	f7f4 fbd3 	bl	8000638 <__aeabi_dmul>
 800be92:	4602      	mov	r2, r0
 800be94:	460b      	mov	r3, r1
 800be96:	2000      	movs	r0, #0
 800be98:	494d      	ldr	r1, [pc, #308]	; (800bfd0 <__ieee754_pow+0x3f8>)
 800be9a:	f7f4 fa15 	bl	80002c8 <__aeabi_dsub>
 800be9e:	4622      	mov	r2, r4
 800bea0:	4680      	mov	r8, r0
 800bea2:	4689      	mov	r9, r1
 800bea4:	462b      	mov	r3, r5
 800bea6:	4620      	mov	r0, r4
 800bea8:	4629      	mov	r1, r5
 800beaa:	f7f4 fbc5 	bl	8000638 <__aeabi_dmul>
 800beae:	4602      	mov	r2, r0
 800beb0:	460b      	mov	r3, r1
 800beb2:	4640      	mov	r0, r8
 800beb4:	4649      	mov	r1, r9
 800beb6:	f7f4 fbbf 	bl	8000638 <__aeabi_dmul>
 800beba:	a33f      	add	r3, pc, #252	; (adr r3, 800bfb8 <__ieee754_pow+0x3e0>)
 800bebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec0:	f7f4 fbba 	bl	8000638 <__aeabi_dmul>
 800bec4:	4602      	mov	r2, r0
 800bec6:	460b      	mov	r3, r1
 800bec8:	4650      	mov	r0, sl
 800beca:	4659      	mov	r1, fp
 800becc:	f7f4 f9fc 	bl	80002c8 <__aeabi_dsub>
 800bed0:	4602      	mov	r2, r0
 800bed2:	460b      	mov	r3, r1
 800bed4:	4680      	mov	r8, r0
 800bed6:	4689      	mov	r9, r1
 800bed8:	4630      	mov	r0, r6
 800beda:	4639      	mov	r1, r7
 800bedc:	f7f4 f9f6 	bl	80002cc <__adddf3>
 800bee0:	2000      	movs	r0, #0
 800bee2:	4632      	mov	r2, r6
 800bee4:	463b      	mov	r3, r7
 800bee6:	4604      	mov	r4, r0
 800bee8:	460d      	mov	r5, r1
 800beea:	f7f4 f9ed 	bl	80002c8 <__aeabi_dsub>
 800beee:	4602      	mov	r2, r0
 800bef0:	460b      	mov	r3, r1
 800bef2:	4640      	mov	r0, r8
 800bef4:	4649      	mov	r1, r9
 800bef6:	f7f4 f9e7 	bl	80002c8 <__aeabi_dsub>
 800befa:	9b04      	ldr	r3, [sp, #16]
 800befc:	9a06      	ldr	r2, [sp, #24]
 800befe:	3b01      	subs	r3, #1
 800bf00:	4313      	orrs	r3, r2
 800bf02:	4682      	mov	sl, r0
 800bf04:	468b      	mov	fp, r1
 800bf06:	f040 81e7 	bne.w	800c2d8 <__ieee754_pow+0x700>
 800bf0a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800bfc0 <__ieee754_pow+0x3e8>
 800bf0e:	eeb0 8a47 	vmov.f32	s16, s14
 800bf12:	eef0 8a67 	vmov.f32	s17, s15
 800bf16:	e9dd 6700 	ldrd	r6, r7, [sp]
 800bf1a:	2600      	movs	r6, #0
 800bf1c:	4632      	mov	r2, r6
 800bf1e:	463b      	mov	r3, r7
 800bf20:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bf24:	f7f4 f9d0 	bl	80002c8 <__aeabi_dsub>
 800bf28:	4622      	mov	r2, r4
 800bf2a:	462b      	mov	r3, r5
 800bf2c:	f7f4 fb84 	bl	8000638 <__aeabi_dmul>
 800bf30:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf34:	4680      	mov	r8, r0
 800bf36:	4689      	mov	r9, r1
 800bf38:	4650      	mov	r0, sl
 800bf3a:	4659      	mov	r1, fp
 800bf3c:	f7f4 fb7c 	bl	8000638 <__aeabi_dmul>
 800bf40:	4602      	mov	r2, r0
 800bf42:	460b      	mov	r3, r1
 800bf44:	4640      	mov	r0, r8
 800bf46:	4649      	mov	r1, r9
 800bf48:	f7f4 f9c0 	bl	80002cc <__adddf3>
 800bf4c:	4632      	mov	r2, r6
 800bf4e:	463b      	mov	r3, r7
 800bf50:	4680      	mov	r8, r0
 800bf52:	4689      	mov	r9, r1
 800bf54:	4620      	mov	r0, r4
 800bf56:	4629      	mov	r1, r5
 800bf58:	f7f4 fb6e 	bl	8000638 <__aeabi_dmul>
 800bf5c:	460b      	mov	r3, r1
 800bf5e:	4604      	mov	r4, r0
 800bf60:	460d      	mov	r5, r1
 800bf62:	4602      	mov	r2, r0
 800bf64:	4649      	mov	r1, r9
 800bf66:	4640      	mov	r0, r8
 800bf68:	f7f4 f9b0 	bl	80002cc <__adddf3>
 800bf6c:	4b19      	ldr	r3, [pc, #100]	; (800bfd4 <__ieee754_pow+0x3fc>)
 800bf6e:	4299      	cmp	r1, r3
 800bf70:	ec45 4b19 	vmov	d9, r4, r5
 800bf74:	4606      	mov	r6, r0
 800bf76:	460f      	mov	r7, r1
 800bf78:	468b      	mov	fp, r1
 800bf7a:	f340 82f1 	ble.w	800c560 <__ieee754_pow+0x988>
 800bf7e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800bf82:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800bf86:	4303      	orrs	r3, r0
 800bf88:	f000 81e4 	beq.w	800c354 <__ieee754_pow+0x77c>
 800bf8c:	ec51 0b18 	vmov	r0, r1, d8
 800bf90:	2200      	movs	r2, #0
 800bf92:	2300      	movs	r3, #0
 800bf94:	f7f4 fdc2 	bl	8000b1c <__aeabi_dcmplt>
 800bf98:	3800      	subs	r0, #0
 800bf9a:	bf18      	it	ne
 800bf9c:	2001      	movne	r0, #1
 800bf9e:	e72b      	b.n	800bdf8 <__ieee754_pow+0x220>
 800bfa0:	60000000 	.word	0x60000000
 800bfa4:	3ff71547 	.word	0x3ff71547
 800bfa8:	f85ddf44 	.word	0xf85ddf44
 800bfac:	3e54ae0b 	.word	0x3e54ae0b
 800bfb0:	55555555 	.word	0x55555555
 800bfb4:	3fd55555 	.word	0x3fd55555
 800bfb8:	652b82fe 	.word	0x652b82fe
 800bfbc:	3ff71547 	.word	0x3ff71547
 800bfc0:	00000000 	.word	0x00000000
 800bfc4:	bff00000 	.word	0xbff00000
 800bfc8:	3ff00000 	.word	0x3ff00000
 800bfcc:	3fd00000 	.word	0x3fd00000
 800bfd0:	3fe00000 	.word	0x3fe00000
 800bfd4:	408fffff 	.word	0x408fffff
 800bfd8:	4bd5      	ldr	r3, [pc, #852]	; (800c330 <__ieee754_pow+0x758>)
 800bfda:	402b      	ands	r3, r5
 800bfdc:	2200      	movs	r2, #0
 800bfde:	b92b      	cbnz	r3, 800bfec <__ieee754_pow+0x414>
 800bfe0:	4bd4      	ldr	r3, [pc, #848]	; (800c334 <__ieee754_pow+0x75c>)
 800bfe2:	f7f4 fb29 	bl	8000638 <__aeabi_dmul>
 800bfe6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800bfea:	460c      	mov	r4, r1
 800bfec:	1523      	asrs	r3, r4, #20
 800bfee:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bff2:	4413      	add	r3, r2
 800bff4:	9305      	str	r3, [sp, #20]
 800bff6:	4bd0      	ldr	r3, [pc, #832]	; (800c338 <__ieee754_pow+0x760>)
 800bff8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800bffc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c000:	429c      	cmp	r4, r3
 800c002:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c006:	dd08      	ble.n	800c01a <__ieee754_pow+0x442>
 800c008:	4bcc      	ldr	r3, [pc, #816]	; (800c33c <__ieee754_pow+0x764>)
 800c00a:	429c      	cmp	r4, r3
 800c00c:	f340 8162 	ble.w	800c2d4 <__ieee754_pow+0x6fc>
 800c010:	9b05      	ldr	r3, [sp, #20]
 800c012:	3301      	adds	r3, #1
 800c014:	9305      	str	r3, [sp, #20]
 800c016:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c01a:	2400      	movs	r4, #0
 800c01c:	00e3      	lsls	r3, r4, #3
 800c01e:	9307      	str	r3, [sp, #28]
 800c020:	4bc7      	ldr	r3, [pc, #796]	; (800c340 <__ieee754_pow+0x768>)
 800c022:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c026:	ed93 7b00 	vldr	d7, [r3]
 800c02a:	4629      	mov	r1, r5
 800c02c:	ec53 2b17 	vmov	r2, r3, d7
 800c030:	eeb0 9a47 	vmov.f32	s18, s14
 800c034:	eef0 9a67 	vmov.f32	s19, s15
 800c038:	4682      	mov	sl, r0
 800c03a:	f7f4 f945 	bl	80002c8 <__aeabi_dsub>
 800c03e:	4652      	mov	r2, sl
 800c040:	4606      	mov	r6, r0
 800c042:	460f      	mov	r7, r1
 800c044:	462b      	mov	r3, r5
 800c046:	ec51 0b19 	vmov	r0, r1, d9
 800c04a:	f7f4 f93f 	bl	80002cc <__adddf3>
 800c04e:	4602      	mov	r2, r0
 800c050:	460b      	mov	r3, r1
 800c052:	2000      	movs	r0, #0
 800c054:	49bb      	ldr	r1, [pc, #748]	; (800c344 <__ieee754_pow+0x76c>)
 800c056:	f7f4 fc19 	bl	800088c <__aeabi_ddiv>
 800c05a:	ec41 0b1a 	vmov	d10, r0, r1
 800c05e:	4602      	mov	r2, r0
 800c060:	460b      	mov	r3, r1
 800c062:	4630      	mov	r0, r6
 800c064:	4639      	mov	r1, r7
 800c066:	f7f4 fae7 	bl	8000638 <__aeabi_dmul>
 800c06a:	2300      	movs	r3, #0
 800c06c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c070:	9302      	str	r3, [sp, #8]
 800c072:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c076:	46ab      	mov	fp, r5
 800c078:	106d      	asrs	r5, r5, #1
 800c07a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c07e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c082:	ec41 0b18 	vmov	d8, r0, r1
 800c086:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c08a:	2200      	movs	r2, #0
 800c08c:	4640      	mov	r0, r8
 800c08e:	4649      	mov	r1, r9
 800c090:	4614      	mov	r4, r2
 800c092:	461d      	mov	r5, r3
 800c094:	f7f4 fad0 	bl	8000638 <__aeabi_dmul>
 800c098:	4602      	mov	r2, r0
 800c09a:	460b      	mov	r3, r1
 800c09c:	4630      	mov	r0, r6
 800c09e:	4639      	mov	r1, r7
 800c0a0:	f7f4 f912 	bl	80002c8 <__aeabi_dsub>
 800c0a4:	ec53 2b19 	vmov	r2, r3, d9
 800c0a8:	4606      	mov	r6, r0
 800c0aa:	460f      	mov	r7, r1
 800c0ac:	4620      	mov	r0, r4
 800c0ae:	4629      	mov	r1, r5
 800c0b0:	f7f4 f90a 	bl	80002c8 <__aeabi_dsub>
 800c0b4:	4602      	mov	r2, r0
 800c0b6:	460b      	mov	r3, r1
 800c0b8:	4650      	mov	r0, sl
 800c0ba:	4659      	mov	r1, fp
 800c0bc:	f7f4 f904 	bl	80002c8 <__aeabi_dsub>
 800c0c0:	4642      	mov	r2, r8
 800c0c2:	464b      	mov	r3, r9
 800c0c4:	f7f4 fab8 	bl	8000638 <__aeabi_dmul>
 800c0c8:	4602      	mov	r2, r0
 800c0ca:	460b      	mov	r3, r1
 800c0cc:	4630      	mov	r0, r6
 800c0ce:	4639      	mov	r1, r7
 800c0d0:	f7f4 f8fa 	bl	80002c8 <__aeabi_dsub>
 800c0d4:	ec53 2b1a 	vmov	r2, r3, d10
 800c0d8:	f7f4 faae 	bl	8000638 <__aeabi_dmul>
 800c0dc:	ec53 2b18 	vmov	r2, r3, d8
 800c0e0:	ec41 0b19 	vmov	d9, r0, r1
 800c0e4:	ec51 0b18 	vmov	r0, r1, d8
 800c0e8:	f7f4 faa6 	bl	8000638 <__aeabi_dmul>
 800c0ec:	a37c      	add	r3, pc, #496	; (adr r3, 800c2e0 <__ieee754_pow+0x708>)
 800c0ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0f2:	4604      	mov	r4, r0
 800c0f4:	460d      	mov	r5, r1
 800c0f6:	f7f4 fa9f 	bl	8000638 <__aeabi_dmul>
 800c0fa:	a37b      	add	r3, pc, #492	; (adr r3, 800c2e8 <__ieee754_pow+0x710>)
 800c0fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c100:	f7f4 f8e4 	bl	80002cc <__adddf3>
 800c104:	4622      	mov	r2, r4
 800c106:	462b      	mov	r3, r5
 800c108:	f7f4 fa96 	bl	8000638 <__aeabi_dmul>
 800c10c:	a378      	add	r3, pc, #480	; (adr r3, 800c2f0 <__ieee754_pow+0x718>)
 800c10e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c112:	f7f4 f8db 	bl	80002cc <__adddf3>
 800c116:	4622      	mov	r2, r4
 800c118:	462b      	mov	r3, r5
 800c11a:	f7f4 fa8d 	bl	8000638 <__aeabi_dmul>
 800c11e:	a376      	add	r3, pc, #472	; (adr r3, 800c2f8 <__ieee754_pow+0x720>)
 800c120:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c124:	f7f4 f8d2 	bl	80002cc <__adddf3>
 800c128:	4622      	mov	r2, r4
 800c12a:	462b      	mov	r3, r5
 800c12c:	f7f4 fa84 	bl	8000638 <__aeabi_dmul>
 800c130:	a373      	add	r3, pc, #460	; (adr r3, 800c300 <__ieee754_pow+0x728>)
 800c132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c136:	f7f4 f8c9 	bl	80002cc <__adddf3>
 800c13a:	4622      	mov	r2, r4
 800c13c:	462b      	mov	r3, r5
 800c13e:	f7f4 fa7b 	bl	8000638 <__aeabi_dmul>
 800c142:	a371      	add	r3, pc, #452	; (adr r3, 800c308 <__ieee754_pow+0x730>)
 800c144:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c148:	f7f4 f8c0 	bl	80002cc <__adddf3>
 800c14c:	4622      	mov	r2, r4
 800c14e:	4606      	mov	r6, r0
 800c150:	460f      	mov	r7, r1
 800c152:	462b      	mov	r3, r5
 800c154:	4620      	mov	r0, r4
 800c156:	4629      	mov	r1, r5
 800c158:	f7f4 fa6e 	bl	8000638 <__aeabi_dmul>
 800c15c:	4602      	mov	r2, r0
 800c15e:	460b      	mov	r3, r1
 800c160:	4630      	mov	r0, r6
 800c162:	4639      	mov	r1, r7
 800c164:	f7f4 fa68 	bl	8000638 <__aeabi_dmul>
 800c168:	4642      	mov	r2, r8
 800c16a:	4604      	mov	r4, r0
 800c16c:	460d      	mov	r5, r1
 800c16e:	464b      	mov	r3, r9
 800c170:	ec51 0b18 	vmov	r0, r1, d8
 800c174:	f7f4 f8aa 	bl	80002cc <__adddf3>
 800c178:	ec53 2b19 	vmov	r2, r3, d9
 800c17c:	f7f4 fa5c 	bl	8000638 <__aeabi_dmul>
 800c180:	4622      	mov	r2, r4
 800c182:	462b      	mov	r3, r5
 800c184:	f7f4 f8a2 	bl	80002cc <__adddf3>
 800c188:	4642      	mov	r2, r8
 800c18a:	4682      	mov	sl, r0
 800c18c:	468b      	mov	fp, r1
 800c18e:	464b      	mov	r3, r9
 800c190:	4640      	mov	r0, r8
 800c192:	4649      	mov	r1, r9
 800c194:	f7f4 fa50 	bl	8000638 <__aeabi_dmul>
 800c198:	4b6b      	ldr	r3, [pc, #428]	; (800c348 <__ieee754_pow+0x770>)
 800c19a:	2200      	movs	r2, #0
 800c19c:	4606      	mov	r6, r0
 800c19e:	460f      	mov	r7, r1
 800c1a0:	f7f4 f894 	bl	80002cc <__adddf3>
 800c1a4:	4652      	mov	r2, sl
 800c1a6:	465b      	mov	r3, fp
 800c1a8:	f7f4 f890 	bl	80002cc <__adddf3>
 800c1ac:	2000      	movs	r0, #0
 800c1ae:	4604      	mov	r4, r0
 800c1b0:	460d      	mov	r5, r1
 800c1b2:	4602      	mov	r2, r0
 800c1b4:	460b      	mov	r3, r1
 800c1b6:	4640      	mov	r0, r8
 800c1b8:	4649      	mov	r1, r9
 800c1ba:	f7f4 fa3d 	bl	8000638 <__aeabi_dmul>
 800c1be:	4b62      	ldr	r3, [pc, #392]	; (800c348 <__ieee754_pow+0x770>)
 800c1c0:	4680      	mov	r8, r0
 800c1c2:	4689      	mov	r9, r1
 800c1c4:	2200      	movs	r2, #0
 800c1c6:	4620      	mov	r0, r4
 800c1c8:	4629      	mov	r1, r5
 800c1ca:	f7f4 f87d 	bl	80002c8 <__aeabi_dsub>
 800c1ce:	4632      	mov	r2, r6
 800c1d0:	463b      	mov	r3, r7
 800c1d2:	f7f4 f879 	bl	80002c8 <__aeabi_dsub>
 800c1d6:	4602      	mov	r2, r0
 800c1d8:	460b      	mov	r3, r1
 800c1da:	4650      	mov	r0, sl
 800c1dc:	4659      	mov	r1, fp
 800c1de:	f7f4 f873 	bl	80002c8 <__aeabi_dsub>
 800c1e2:	ec53 2b18 	vmov	r2, r3, d8
 800c1e6:	f7f4 fa27 	bl	8000638 <__aeabi_dmul>
 800c1ea:	4622      	mov	r2, r4
 800c1ec:	4606      	mov	r6, r0
 800c1ee:	460f      	mov	r7, r1
 800c1f0:	462b      	mov	r3, r5
 800c1f2:	ec51 0b19 	vmov	r0, r1, d9
 800c1f6:	f7f4 fa1f 	bl	8000638 <__aeabi_dmul>
 800c1fa:	4602      	mov	r2, r0
 800c1fc:	460b      	mov	r3, r1
 800c1fe:	4630      	mov	r0, r6
 800c200:	4639      	mov	r1, r7
 800c202:	f7f4 f863 	bl	80002cc <__adddf3>
 800c206:	4606      	mov	r6, r0
 800c208:	460f      	mov	r7, r1
 800c20a:	4602      	mov	r2, r0
 800c20c:	460b      	mov	r3, r1
 800c20e:	4640      	mov	r0, r8
 800c210:	4649      	mov	r1, r9
 800c212:	f7f4 f85b 	bl	80002cc <__adddf3>
 800c216:	a33e      	add	r3, pc, #248	; (adr r3, 800c310 <__ieee754_pow+0x738>)
 800c218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c21c:	2000      	movs	r0, #0
 800c21e:	4604      	mov	r4, r0
 800c220:	460d      	mov	r5, r1
 800c222:	f7f4 fa09 	bl	8000638 <__aeabi_dmul>
 800c226:	4642      	mov	r2, r8
 800c228:	ec41 0b18 	vmov	d8, r0, r1
 800c22c:	464b      	mov	r3, r9
 800c22e:	4620      	mov	r0, r4
 800c230:	4629      	mov	r1, r5
 800c232:	f7f4 f849 	bl	80002c8 <__aeabi_dsub>
 800c236:	4602      	mov	r2, r0
 800c238:	460b      	mov	r3, r1
 800c23a:	4630      	mov	r0, r6
 800c23c:	4639      	mov	r1, r7
 800c23e:	f7f4 f843 	bl	80002c8 <__aeabi_dsub>
 800c242:	a335      	add	r3, pc, #212	; (adr r3, 800c318 <__ieee754_pow+0x740>)
 800c244:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c248:	f7f4 f9f6 	bl	8000638 <__aeabi_dmul>
 800c24c:	a334      	add	r3, pc, #208	; (adr r3, 800c320 <__ieee754_pow+0x748>)
 800c24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c252:	4606      	mov	r6, r0
 800c254:	460f      	mov	r7, r1
 800c256:	4620      	mov	r0, r4
 800c258:	4629      	mov	r1, r5
 800c25a:	f7f4 f9ed 	bl	8000638 <__aeabi_dmul>
 800c25e:	4602      	mov	r2, r0
 800c260:	460b      	mov	r3, r1
 800c262:	4630      	mov	r0, r6
 800c264:	4639      	mov	r1, r7
 800c266:	f7f4 f831 	bl	80002cc <__adddf3>
 800c26a:	9a07      	ldr	r2, [sp, #28]
 800c26c:	4b37      	ldr	r3, [pc, #220]	; (800c34c <__ieee754_pow+0x774>)
 800c26e:	4413      	add	r3, r2
 800c270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c274:	f7f4 f82a 	bl	80002cc <__adddf3>
 800c278:	4682      	mov	sl, r0
 800c27a:	9805      	ldr	r0, [sp, #20]
 800c27c:	468b      	mov	fp, r1
 800c27e:	f7f4 f971 	bl	8000564 <__aeabi_i2d>
 800c282:	9a07      	ldr	r2, [sp, #28]
 800c284:	4b32      	ldr	r3, [pc, #200]	; (800c350 <__ieee754_pow+0x778>)
 800c286:	4413      	add	r3, r2
 800c288:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c28c:	4606      	mov	r6, r0
 800c28e:	460f      	mov	r7, r1
 800c290:	4652      	mov	r2, sl
 800c292:	465b      	mov	r3, fp
 800c294:	ec51 0b18 	vmov	r0, r1, d8
 800c298:	f7f4 f818 	bl	80002cc <__adddf3>
 800c29c:	4642      	mov	r2, r8
 800c29e:	464b      	mov	r3, r9
 800c2a0:	f7f4 f814 	bl	80002cc <__adddf3>
 800c2a4:	4632      	mov	r2, r6
 800c2a6:	463b      	mov	r3, r7
 800c2a8:	f7f4 f810 	bl	80002cc <__adddf3>
 800c2ac:	2000      	movs	r0, #0
 800c2ae:	4632      	mov	r2, r6
 800c2b0:	463b      	mov	r3, r7
 800c2b2:	4604      	mov	r4, r0
 800c2b4:	460d      	mov	r5, r1
 800c2b6:	f7f4 f807 	bl	80002c8 <__aeabi_dsub>
 800c2ba:	4642      	mov	r2, r8
 800c2bc:	464b      	mov	r3, r9
 800c2be:	f7f4 f803 	bl	80002c8 <__aeabi_dsub>
 800c2c2:	ec53 2b18 	vmov	r2, r3, d8
 800c2c6:	f7f3 ffff 	bl	80002c8 <__aeabi_dsub>
 800c2ca:	4602      	mov	r2, r0
 800c2cc:	460b      	mov	r3, r1
 800c2ce:	4650      	mov	r0, sl
 800c2d0:	4659      	mov	r1, fp
 800c2d2:	e610      	b.n	800bef6 <__ieee754_pow+0x31e>
 800c2d4:	2401      	movs	r4, #1
 800c2d6:	e6a1      	b.n	800c01c <__ieee754_pow+0x444>
 800c2d8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800c328 <__ieee754_pow+0x750>
 800c2dc:	e617      	b.n	800bf0e <__ieee754_pow+0x336>
 800c2de:	bf00      	nop
 800c2e0:	4a454eef 	.word	0x4a454eef
 800c2e4:	3fca7e28 	.word	0x3fca7e28
 800c2e8:	93c9db65 	.word	0x93c9db65
 800c2ec:	3fcd864a 	.word	0x3fcd864a
 800c2f0:	a91d4101 	.word	0xa91d4101
 800c2f4:	3fd17460 	.word	0x3fd17460
 800c2f8:	518f264d 	.word	0x518f264d
 800c2fc:	3fd55555 	.word	0x3fd55555
 800c300:	db6fabff 	.word	0xdb6fabff
 800c304:	3fdb6db6 	.word	0x3fdb6db6
 800c308:	33333303 	.word	0x33333303
 800c30c:	3fe33333 	.word	0x3fe33333
 800c310:	e0000000 	.word	0xe0000000
 800c314:	3feec709 	.word	0x3feec709
 800c318:	dc3a03fd 	.word	0xdc3a03fd
 800c31c:	3feec709 	.word	0x3feec709
 800c320:	145b01f5 	.word	0x145b01f5
 800c324:	be3e2fe0 	.word	0xbe3e2fe0
 800c328:	00000000 	.word	0x00000000
 800c32c:	3ff00000 	.word	0x3ff00000
 800c330:	7ff00000 	.word	0x7ff00000
 800c334:	43400000 	.word	0x43400000
 800c338:	0003988e 	.word	0x0003988e
 800c33c:	000bb679 	.word	0x000bb679
 800c340:	0800cef0 	.word	0x0800cef0
 800c344:	3ff00000 	.word	0x3ff00000
 800c348:	40080000 	.word	0x40080000
 800c34c:	0800cf10 	.word	0x0800cf10
 800c350:	0800cf00 	.word	0x0800cf00
 800c354:	a3b5      	add	r3, pc, #724	; (adr r3, 800c62c <__ieee754_pow+0xa54>)
 800c356:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c35a:	4640      	mov	r0, r8
 800c35c:	4649      	mov	r1, r9
 800c35e:	f7f3 ffb5 	bl	80002cc <__adddf3>
 800c362:	4622      	mov	r2, r4
 800c364:	ec41 0b1a 	vmov	d10, r0, r1
 800c368:	462b      	mov	r3, r5
 800c36a:	4630      	mov	r0, r6
 800c36c:	4639      	mov	r1, r7
 800c36e:	f7f3 ffab 	bl	80002c8 <__aeabi_dsub>
 800c372:	4602      	mov	r2, r0
 800c374:	460b      	mov	r3, r1
 800c376:	ec51 0b1a 	vmov	r0, r1, d10
 800c37a:	f7f4 fbed 	bl	8000b58 <__aeabi_dcmpgt>
 800c37e:	2800      	cmp	r0, #0
 800c380:	f47f ae04 	bne.w	800bf8c <__ieee754_pow+0x3b4>
 800c384:	4aa4      	ldr	r2, [pc, #656]	; (800c618 <__ieee754_pow+0xa40>)
 800c386:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c38a:	4293      	cmp	r3, r2
 800c38c:	f340 8108 	ble.w	800c5a0 <__ieee754_pow+0x9c8>
 800c390:	151b      	asrs	r3, r3, #20
 800c392:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c396:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c39a:	fa4a f303 	asr.w	r3, sl, r3
 800c39e:	445b      	add	r3, fp
 800c3a0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c3a4:	4e9d      	ldr	r6, [pc, #628]	; (800c61c <__ieee754_pow+0xa44>)
 800c3a6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c3aa:	4116      	asrs	r6, r2
 800c3ac:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c3b0:	2000      	movs	r0, #0
 800c3b2:	ea23 0106 	bic.w	r1, r3, r6
 800c3b6:	f1c2 0214 	rsb	r2, r2, #20
 800c3ba:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c3be:	fa4a fa02 	asr.w	sl, sl, r2
 800c3c2:	f1bb 0f00 	cmp.w	fp, #0
 800c3c6:	4602      	mov	r2, r0
 800c3c8:	460b      	mov	r3, r1
 800c3ca:	4620      	mov	r0, r4
 800c3cc:	4629      	mov	r1, r5
 800c3ce:	bfb8      	it	lt
 800c3d0:	f1ca 0a00 	rsblt	sl, sl, #0
 800c3d4:	f7f3 ff78 	bl	80002c8 <__aeabi_dsub>
 800c3d8:	ec41 0b19 	vmov	d9, r0, r1
 800c3dc:	4642      	mov	r2, r8
 800c3de:	464b      	mov	r3, r9
 800c3e0:	ec51 0b19 	vmov	r0, r1, d9
 800c3e4:	f7f3 ff72 	bl	80002cc <__adddf3>
 800c3e8:	a37b      	add	r3, pc, #492	; (adr r3, 800c5d8 <__ieee754_pow+0xa00>)
 800c3ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3ee:	2000      	movs	r0, #0
 800c3f0:	4604      	mov	r4, r0
 800c3f2:	460d      	mov	r5, r1
 800c3f4:	f7f4 f920 	bl	8000638 <__aeabi_dmul>
 800c3f8:	ec53 2b19 	vmov	r2, r3, d9
 800c3fc:	4606      	mov	r6, r0
 800c3fe:	460f      	mov	r7, r1
 800c400:	4620      	mov	r0, r4
 800c402:	4629      	mov	r1, r5
 800c404:	f7f3 ff60 	bl	80002c8 <__aeabi_dsub>
 800c408:	4602      	mov	r2, r0
 800c40a:	460b      	mov	r3, r1
 800c40c:	4640      	mov	r0, r8
 800c40e:	4649      	mov	r1, r9
 800c410:	f7f3 ff5a 	bl	80002c8 <__aeabi_dsub>
 800c414:	a372      	add	r3, pc, #456	; (adr r3, 800c5e0 <__ieee754_pow+0xa08>)
 800c416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c41a:	f7f4 f90d 	bl	8000638 <__aeabi_dmul>
 800c41e:	a372      	add	r3, pc, #456	; (adr r3, 800c5e8 <__ieee754_pow+0xa10>)
 800c420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c424:	4680      	mov	r8, r0
 800c426:	4689      	mov	r9, r1
 800c428:	4620      	mov	r0, r4
 800c42a:	4629      	mov	r1, r5
 800c42c:	f7f4 f904 	bl	8000638 <__aeabi_dmul>
 800c430:	4602      	mov	r2, r0
 800c432:	460b      	mov	r3, r1
 800c434:	4640      	mov	r0, r8
 800c436:	4649      	mov	r1, r9
 800c438:	f7f3 ff48 	bl	80002cc <__adddf3>
 800c43c:	4604      	mov	r4, r0
 800c43e:	460d      	mov	r5, r1
 800c440:	4602      	mov	r2, r0
 800c442:	460b      	mov	r3, r1
 800c444:	4630      	mov	r0, r6
 800c446:	4639      	mov	r1, r7
 800c448:	f7f3 ff40 	bl	80002cc <__adddf3>
 800c44c:	4632      	mov	r2, r6
 800c44e:	463b      	mov	r3, r7
 800c450:	4680      	mov	r8, r0
 800c452:	4689      	mov	r9, r1
 800c454:	f7f3 ff38 	bl	80002c8 <__aeabi_dsub>
 800c458:	4602      	mov	r2, r0
 800c45a:	460b      	mov	r3, r1
 800c45c:	4620      	mov	r0, r4
 800c45e:	4629      	mov	r1, r5
 800c460:	f7f3 ff32 	bl	80002c8 <__aeabi_dsub>
 800c464:	4642      	mov	r2, r8
 800c466:	4606      	mov	r6, r0
 800c468:	460f      	mov	r7, r1
 800c46a:	464b      	mov	r3, r9
 800c46c:	4640      	mov	r0, r8
 800c46e:	4649      	mov	r1, r9
 800c470:	f7f4 f8e2 	bl	8000638 <__aeabi_dmul>
 800c474:	a35e      	add	r3, pc, #376	; (adr r3, 800c5f0 <__ieee754_pow+0xa18>)
 800c476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c47a:	4604      	mov	r4, r0
 800c47c:	460d      	mov	r5, r1
 800c47e:	f7f4 f8db 	bl	8000638 <__aeabi_dmul>
 800c482:	a35d      	add	r3, pc, #372	; (adr r3, 800c5f8 <__ieee754_pow+0xa20>)
 800c484:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c488:	f7f3 ff1e 	bl	80002c8 <__aeabi_dsub>
 800c48c:	4622      	mov	r2, r4
 800c48e:	462b      	mov	r3, r5
 800c490:	f7f4 f8d2 	bl	8000638 <__aeabi_dmul>
 800c494:	a35a      	add	r3, pc, #360	; (adr r3, 800c600 <__ieee754_pow+0xa28>)
 800c496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c49a:	f7f3 ff17 	bl	80002cc <__adddf3>
 800c49e:	4622      	mov	r2, r4
 800c4a0:	462b      	mov	r3, r5
 800c4a2:	f7f4 f8c9 	bl	8000638 <__aeabi_dmul>
 800c4a6:	a358      	add	r3, pc, #352	; (adr r3, 800c608 <__ieee754_pow+0xa30>)
 800c4a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4ac:	f7f3 ff0c 	bl	80002c8 <__aeabi_dsub>
 800c4b0:	4622      	mov	r2, r4
 800c4b2:	462b      	mov	r3, r5
 800c4b4:	f7f4 f8c0 	bl	8000638 <__aeabi_dmul>
 800c4b8:	a355      	add	r3, pc, #340	; (adr r3, 800c610 <__ieee754_pow+0xa38>)
 800c4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4be:	f7f3 ff05 	bl	80002cc <__adddf3>
 800c4c2:	4622      	mov	r2, r4
 800c4c4:	462b      	mov	r3, r5
 800c4c6:	f7f4 f8b7 	bl	8000638 <__aeabi_dmul>
 800c4ca:	4602      	mov	r2, r0
 800c4cc:	460b      	mov	r3, r1
 800c4ce:	4640      	mov	r0, r8
 800c4d0:	4649      	mov	r1, r9
 800c4d2:	f7f3 fef9 	bl	80002c8 <__aeabi_dsub>
 800c4d6:	4604      	mov	r4, r0
 800c4d8:	460d      	mov	r5, r1
 800c4da:	4602      	mov	r2, r0
 800c4dc:	460b      	mov	r3, r1
 800c4de:	4640      	mov	r0, r8
 800c4e0:	4649      	mov	r1, r9
 800c4e2:	f7f4 f8a9 	bl	8000638 <__aeabi_dmul>
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	ec41 0b19 	vmov	d9, r0, r1
 800c4ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c4f0:	4620      	mov	r0, r4
 800c4f2:	4629      	mov	r1, r5
 800c4f4:	f7f3 fee8 	bl	80002c8 <__aeabi_dsub>
 800c4f8:	4602      	mov	r2, r0
 800c4fa:	460b      	mov	r3, r1
 800c4fc:	ec51 0b19 	vmov	r0, r1, d9
 800c500:	f7f4 f9c4 	bl	800088c <__aeabi_ddiv>
 800c504:	4632      	mov	r2, r6
 800c506:	4604      	mov	r4, r0
 800c508:	460d      	mov	r5, r1
 800c50a:	463b      	mov	r3, r7
 800c50c:	4640      	mov	r0, r8
 800c50e:	4649      	mov	r1, r9
 800c510:	f7f4 f892 	bl	8000638 <__aeabi_dmul>
 800c514:	4632      	mov	r2, r6
 800c516:	463b      	mov	r3, r7
 800c518:	f7f3 fed8 	bl	80002cc <__adddf3>
 800c51c:	4602      	mov	r2, r0
 800c51e:	460b      	mov	r3, r1
 800c520:	4620      	mov	r0, r4
 800c522:	4629      	mov	r1, r5
 800c524:	f7f3 fed0 	bl	80002c8 <__aeabi_dsub>
 800c528:	4642      	mov	r2, r8
 800c52a:	464b      	mov	r3, r9
 800c52c:	f7f3 fecc 	bl	80002c8 <__aeabi_dsub>
 800c530:	460b      	mov	r3, r1
 800c532:	4602      	mov	r2, r0
 800c534:	493a      	ldr	r1, [pc, #232]	; (800c620 <__ieee754_pow+0xa48>)
 800c536:	2000      	movs	r0, #0
 800c538:	f7f3 fec6 	bl	80002c8 <__aeabi_dsub>
 800c53c:	ec41 0b10 	vmov	d0, r0, r1
 800c540:	ee10 3a90 	vmov	r3, s1
 800c544:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c548:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c54c:	da2b      	bge.n	800c5a6 <__ieee754_pow+0x9ce>
 800c54e:	4650      	mov	r0, sl
 800c550:	f000 f966 	bl	800c820 <scalbn>
 800c554:	ec51 0b10 	vmov	r0, r1, d0
 800c558:	ec53 2b18 	vmov	r2, r3, d8
 800c55c:	f7ff bbed 	b.w	800bd3a <__ieee754_pow+0x162>
 800c560:	4b30      	ldr	r3, [pc, #192]	; (800c624 <__ieee754_pow+0xa4c>)
 800c562:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c566:	429e      	cmp	r6, r3
 800c568:	f77f af0c 	ble.w	800c384 <__ieee754_pow+0x7ac>
 800c56c:	4b2e      	ldr	r3, [pc, #184]	; (800c628 <__ieee754_pow+0xa50>)
 800c56e:	440b      	add	r3, r1
 800c570:	4303      	orrs	r3, r0
 800c572:	d009      	beq.n	800c588 <__ieee754_pow+0x9b0>
 800c574:	ec51 0b18 	vmov	r0, r1, d8
 800c578:	2200      	movs	r2, #0
 800c57a:	2300      	movs	r3, #0
 800c57c:	f7f4 face 	bl	8000b1c <__aeabi_dcmplt>
 800c580:	3800      	subs	r0, #0
 800c582:	bf18      	it	ne
 800c584:	2001      	movne	r0, #1
 800c586:	e447      	b.n	800be18 <__ieee754_pow+0x240>
 800c588:	4622      	mov	r2, r4
 800c58a:	462b      	mov	r3, r5
 800c58c:	f7f3 fe9c 	bl	80002c8 <__aeabi_dsub>
 800c590:	4642      	mov	r2, r8
 800c592:	464b      	mov	r3, r9
 800c594:	f7f4 fad6 	bl	8000b44 <__aeabi_dcmpge>
 800c598:	2800      	cmp	r0, #0
 800c59a:	f43f aef3 	beq.w	800c384 <__ieee754_pow+0x7ac>
 800c59e:	e7e9      	b.n	800c574 <__ieee754_pow+0x99c>
 800c5a0:	f04f 0a00 	mov.w	sl, #0
 800c5a4:	e71a      	b.n	800c3dc <__ieee754_pow+0x804>
 800c5a6:	ec51 0b10 	vmov	r0, r1, d0
 800c5aa:	4619      	mov	r1, r3
 800c5ac:	e7d4      	b.n	800c558 <__ieee754_pow+0x980>
 800c5ae:	491c      	ldr	r1, [pc, #112]	; (800c620 <__ieee754_pow+0xa48>)
 800c5b0:	2000      	movs	r0, #0
 800c5b2:	f7ff bb30 	b.w	800bc16 <__ieee754_pow+0x3e>
 800c5b6:	2000      	movs	r0, #0
 800c5b8:	2100      	movs	r1, #0
 800c5ba:	f7ff bb2c 	b.w	800bc16 <__ieee754_pow+0x3e>
 800c5be:	4630      	mov	r0, r6
 800c5c0:	4639      	mov	r1, r7
 800c5c2:	f7ff bb28 	b.w	800bc16 <__ieee754_pow+0x3e>
 800c5c6:	9204      	str	r2, [sp, #16]
 800c5c8:	f7ff bb7a 	b.w	800bcc0 <__ieee754_pow+0xe8>
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	f7ff bb64 	b.w	800bc9a <__ieee754_pow+0xc2>
 800c5d2:	bf00      	nop
 800c5d4:	f3af 8000 	nop.w
 800c5d8:	00000000 	.word	0x00000000
 800c5dc:	3fe62e43 	.word	0x3fe62e43
 800c5e0:	fefa39ef 	.word	0xfefa39ef
 800c5e4:	3fe62e42 	.word	0x3fe62e42
 800c5e8:	0ca86c39 	.word	0x0ca86c39
 800c5ec:	be205c61 	.word	0xbe205c61
 800c5f0:	72bea4d0 	.word	0x72bea4d0
 800c5f4:	3e663769 	.word	0x3e663769
 800c5f8:	c5d26bf1 	.word	0xc5d26bf1
 800c5fc:	3ebbbd41 	.word	0x3ebbbd41
 800c600:	af25de2c 	.word	0xaf25de2c
 800c604:	3f11566a 	.word	0x3f11566a
 800c608:	16bebd93 	.word	0x16bebd93
 800c60c:	3f66c16c 	.word	0x3f66c16c
 800c610:	5555553e 	.word	0x5555553e
 800c614:	3fc55555 	.word	0x3fc55555
 800c618:	3fe00000 	.word	0x3fe00000
 800c61c:	000fffff 	.word	0x000fffff
 800c620:	3ff00000 	.word	0x3ff00000
 800c624:	4090cbff 	.word	0x4090cbff
 800c628:	3f6f3400 	.word	0x3f6f3400
 800c62c:	652b82fe 	.word	0x652b82fe
 800c630:	3c971547 	.word	0x3c971547

0800c634 <__ieee754_sqrt>:
 800c634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c638:	ec55 4b10 	vmov	r4, r5, d0
 800c63c:	4e55      	ldr	r6, [pc, #340]	; (800c794 <__ieee754_sqrt+0x160>)
 800c63e:	43ae      	bics	r6, r5
 800c640:	ee10 0a10 	vmov	r0, s0
 800c644:	ee10 3a10 	vmov	r3, s0
 800c648:	462a      	mov	r2, r5
 800c64a:	4629      	mov	r1, r5
 800c64c:	d110      	bne.n	800c670 <__ieee754_sqrt+0x3c>
 800c64e:	ee10 2a10 	vmov	r2, s0
 800c652:	462b      	mov	r3, r5
 800c654:	f7f3 fff0 	bl	8000638 <__aeabi_dmul>
 800c658:	4602      	mov	r2, r0
 800c65a:	460b      	mov	r3, r1
 800c65c:	4620      	mov	r0, r4
 800c65e:	4629      	mov	r1, r5
 800c660:	f7f3 fe34 	bl	80002cc <__adddf3>
 800c664:	4604      	mov	r4, r0
 800c666:	460d      	mov	r5, r1
 800c668:	ec45 4b10 	vmov	d0, r4, r5
 800c66c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c670:	2d00      	cmp	r5, #0
 800c672:	dc10      	bgt.n	800c696 <__ieee754_sqrt+0x62>
 800c674:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c678:	4330      	orrs	r0, r6
 800c67a:	d0f5      	beq.n	800c668 <__ieee754_sqrt+0x34>
 800c67c:	b15d      	cbz	r5, 800c696 <__ieee754_sqrt+0x62>
 800c67e:	ee10 2a10 	vmov	r2, s0
 800c682:	462b      	mov	r3, r5
 800c684:	ee10 0a10 	vmov	r0, s0
 800c688:	f7f3 fe1e 	bl	80002c8 <__aeabi_dsub>
 800c68c:	4602      	mov	r2, r0
 800c68e:	460b      	mov	r3, r1
 800c690:	f7f4 f8fc 	bl	800088c <__aeabi_ddiv>
 800c694:	e7e6      	b.n	800c664 <__ieee754_sqrt+0x30>
 800c696:	1512      	asrs	r2, r2, #20
 800c698:	d074      	beq.n	800c784 <__ieee754_sqrt+0x150>
 800c69a:	07d4      	lsls	r4, r2, #31
 800c69c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c6a0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800c6a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c6a8:	bf5e      	ittt	pl
 800c6aa:	0fda      	lsrpl	r2, r3, #31
 800c6ac:	005b      	lslpl	r3, r3, #1
 800c6ae:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800c6b2:	2400      	movs	r4, #0
 800c6b4:	0fda      	lsrs	r2, r3, #31
 800c6b6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800c6ba:	107f      	asrs	r7, r7, #1
 800c6bc:	005b      	lsls	r3, r3, #1
 800c6be:	2516      	movs	r5, #22
 800c6c0:	4620      	mov	r0, r4
 800c6c2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c6c6:	1886      	adds	r6, r0, r2
 800c6c8:	428e      	cmp	r6, r1
 800c6ca:	bfde      	ittt	le
 800c6cc:	1b89      	suble	r1, r1, r6
 800c6ce:	18b0      	addle	r0, r6, r2
 800c6d0:	18a4      	addle	r4, r4, r2
 800c6d2:	0049      	lsls	r1, r1, #1
 800c6d4:	3d01      	subs	r5, #1
 800c6d6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800c6da:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800c6de:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c6e2:	d1f0      	bne.n	800c6c6 <__ieee754_sqrt+0x92>
 800c6e4:	462a      	mov	r2, r5
 800c6e6:	f04f 0e20 	mov.w	lr, #32
 800c6ea:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c6ee:	4281      	cmp	r1, r0
 800c6f0:	eb06 0c05 	add.w	ip, r6, r5
 800c6f4:	dc02      	bgt.n	800c6fc <__ieee754_sqrt+0xc8>
 800c6f6:	d113      	bne.n	800c720 <__ieee754_sqrt+0xec>
 800c6f8:	459c      	cmp	ip, r3
 800c6fa:	d811      	bhi.n	800c720 <__ieee754_sqrt+0xec>
 800c6fc:	f1bc 0f00 	cmp.w	ip, #0
 800c700:	eb0c 0506 	add.w	r5, ip, r6
 800c704:	da43      	bge.n	800c78e <__ieee754_sqrt+0x15a>
 800c706:	2d00      	cmp	r5, #0
 800c708:	db41      	blt.n	800c78e <__ieee754_sqrt+0x15a>
 800c70a:	f100 0801 	add.w	r8, r0, #1
 800c70e:	1a09      	subs	r1, r1, r0
 800c710:	459c      	cmp	ip, r3
 800c712:	bf88      	it	hi
 800c714:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800c718:	eba3 030c 	sub.w	r3, r3, ip
 800c71c:	4432      	add	r2, r6
 800c71e:	4640      	mov	r0, r8
 800c720:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800c724:	f1be 0e01 	subs.w	lr, lr, #1
 800c728:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800c72c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c730:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c734:	d1db      	bne.n	800c6ee <__ieee754_sqrt+0xba>
 800c736:	430b      	orrs	r3, r1
 800c738:	d006      	beq.n	800c748 <__ieee754_sqrt+0x114>
 800c73a:	1c50      	adds	r0, r2, #1
 800c73c:	bf13      	iteet	ne
 800c73e:	3201      	addne	r2, #1
 800c740:	3401      	addeq	r4, #1
 800c742:	4672      	moveq	r2, lr
 800c744:	f022 0201 	bicne.w	r2, r2, #1
 800c748:	1063      	asrs	r3, r4, #1
 800c74a:	0852      	lsrs	r2, r2, #1
 800c74c:	07e1      	lsls	r1, r4, #31
 800c74e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c752:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c756:	bf48      	it	mi
 800c758:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800c75c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800c760:	4614      	mov	r4, r2
 800c762:	e781      	b.n	800c668 <__ieee754_sqrt+0x34>
 800c764:	0ad9      	lsrs	r1, r3, #11
 800c766:	3815      	subs	r0, #21
 800c768:	055b      	lsls	r3, r3, #21
 800c76a:	2900      	cmp	r1, #0
 800c76c:	d0fa      	beq.n	800c764 <__ieee754_sqrt+0x130>
 800c76e:	02cd      	lsls	r5, r1, #11
 800c770:	d50a      	bpl.n	800c788 <__ieee754_sqrt+0x154>
 800c772:	f1c2 0420 	rsb	r4, r2, #32
 800c776:	fa23 f404 	lsr.w	r4, r3, r4
 800c77a:	1e55      	subs	r5, r2, #1
 800c77c:	4093      	lsls	r3, r2
 800c77e:	4321      	orrs	r1, r4
 800c780:	1b42      	subs	r2, r0, r5
 800c782:	e78a      	b.n	800c69a <__ieee754_sqrt+0x66>
 800c784:	4610      	mov	r0, r2
 800c786:	e7f0      	b.n	800c76a <__ieee754_sqrt+0x136>
 800c788:	0049      	lsls	r1, r1, #1
 800c78a:	3201      	adds	r2, #1
 800c78c:	e7ef      	b.n	800c76e <__ieee754_sqrt+0x13a>
 800c78e:	4680      	mov	r8, r0
 800c790:	e7bd      	b.n	800c70e <__ieee754_sqrt+0xda>
 800c792:	bf00      	nop
 800c794:	7ff00000 	.word	0x7ff00000

0800c798 <with_errno>:
 800c798:	b570      	push	{r4, r5, r6, lr}
 800c79a:	4604      	mov	r4, r0
 800c79c:	460d      	mov	r5, r1
 800c79e:	4616      	mov	r6, r2
 800c7a0:	f7fa fc0e 	bl	8006fc0 <__errno>
 800c7a4:	4629      	mov	r1, r5
 800c7a6:	6006      	str	r6, [r0, #0]
 800c7a8:	4620      	mov	r0, r4
 800c7aa:	bd70      	pop	{r4, r5, r6, pc}

0800c7ac <xflow>:
 800c7ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c7ae:	4614      	mov	r4, r2
 800c7b0:	461d      	mov	r5, r3
 800c7b2:	b108      	cbz	r0, 800c7b8 <xflow+0xc>
 800c7b4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c7b8:	e9cd 2300 	strd	r2, r3, [sp]
 800c7bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c7c0:	4620      	mov	r0, r4
 800c7c2:	4629      	mov	r1, r5
 800c7c4:	f7f3 ff38 	bl	8000638 <__aeabi_dmul>
 800c7c8:	2222      	movs	r2, #34	; 0x22
 800c7ca:	b003      	add	sp, #12
 800c7cc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c7d0:	f7ff bfe2 	b.w	800c798 <with_errno>

0800c7d4 <__math_uflow>:
 800c7d4:	b508      	push	{r3, lr}
 800c7d6:	2200      	movs	r2, #0
 800c7d8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c7dc:	f7ff ffe6 	bl	800c7ac <xflow>
 800c7e0:	ec41 0b10 	vmov	d0, r0, r1
 800c7e4:	bd08      	pop	{r3, pc}

0800c7e6 <__math_oflow>:
 800c7e6:	b508      	push	{r3, lr}
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800c7ee:	f7ff ffdd 	bl	800c7ac <xflow>
 800c7f2:	ec41 0b10 	vmov	d0, r0, r1
 800c7f6:	bd08      	pop	{r3, pc}

0800c7f8 <fabs>:
 800c7f8:	ec51 0b10 	vmov	r0, r1, d0
 800c7fc:	ee10 2a10 	vmov	r2, s0
 800c800:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c804:	ec43 2b10 	vmov	d0, r2, r3
 800c808:	4770      	bx	lr

0800c80a <finite>:
 800c80a:	b082      	sub	sp, #8
 800c80c:	ed8d 0b00 	vstr	d0, [sp]
 800c810:	9801      	ldr	r0, [sp, #4]
 800c812:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800c816:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c81a:	0fc0      	lsrs	r0, r0, #31
 800c81c:	b002      	add	sp, #8
 800c81e:	4770      	bx	lr

0800c820 <scalbn>:
 800c820:	b570      	push	{r4, r5, r6, lr}
 800c822:	ec55 4b10 	vmov	r4, r5, d0
 800c826:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800c82a:	4606      	mov	r6, r0
 800c82c:	462b      	mov	r3, r5
 800c82e:	b99a      	cbnz	r2, 800c858 <scalbn+0x38>
 800c830:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c834:	4323      	orrs	r3, r4
 800c836:	d036      	beq.n	800c8a6 <scalbn+0x86>
 800c838:	4b39      	ldr	r3, [pc, #228]	; (800c920 <scalbn+0x100>)
 800c83a:	4629      	mov	r1, r5
 800c83c:	ee10 0a10 	vmov	r0, s0
 800c840:	2200      	movs	r2, #0
 800c842:	f7f3 fef9 	bl	8000638 <__aeabi_dmul>
 800c846:	4b37      	ldr	r3, [pc, #220]	; (800c924 <scalbn+0x104>)
 800c848:	429e      	cmp	r6, r3
 800c84a:	4604      	mov	r4, r0
 800c84c:	460d      	mov	r5, r1
 800c84e:	da10      	bge.n	800c872 <scalbn+0x52>
 800c850:	a32b      	add	r3, pc, #172	; (adr r3, 800c900 <scalbn+0xe0>)
 800c852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c856:	e03a      	b.n	800c8ce <scalbn+0xae>
 800c858:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800c85c:	428a      	cmp	r2, r1
 800c85e:	d10c      	bne.n	800c87a <scalbn+0x5a>
 800c860:	ee10 2a10 	vmov	r2, s0
 800c864:	4620      	mov	r0, r4
 800c866:	4629      	mov	r1, r5
 800c868:	f7f3 fd30 	bl	80002cc <__adddf3>
 800c86c:	4604      	mov	r4, r0
 800c86e:	460d      	mov	r5, r1
 800c870:	e019      	b.n	800c8a6 <scalbn+0x86>
 800c872:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800c876:	460b      	mov	r3, r1
 800c878:	3a36      	subs	r2, #54	; 0x36
 800c87a:	4432      	add	r2, r6
 800c87c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800c880:	428a      	cmp	r2, r1
 800c882:	dd08      	ble.n	800c896 <scalbn+0x76>
 800c884:	2d00      	cmp	r5, #0
 800c886:	a120      	add	r1, pc, #128	; (adr r1, 800c908 <scalbn+0xe8>)
 800c888:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c88c:	da1c      	bge.n	800c8c8 <scalbn+0xa8>
 800c88e:	a120      	add	r1, pc, #128	; (adr r1, 800c910 <scalbn+0xf0>)
 800c890:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c894:	e018      	b.n	800c8c8 <scalbn+0xa8>
 800c896:	2a00      	cmp	r2, #0
 800c898:	dd08      	ble.n	800c8ac <scalbn+0x8c>
 800c89a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c89e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c8a2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800c8a6:	ec45 4b10 	vmov	d0, r4, r5
 800c8aa:	bd70      	pop	{r4, r5, r6, pc}
 800c8ac:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800c8b0:	da19      	bge.n	800c8e6 <scalbn+0xc6>
 800c8b2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800c8b6:	429e      	cmp	r6, r3
 800c8b8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800c8bc:	dd0a      	ble.n	800c8d4 <scalbn+0xb4>
 800c8be:	a112      	add	r1, pc, #72	; (adr r1, 800c908 <scalbn+0xe8>)
 800c8c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d1e2      	bne.n	800c88e <scalbn+0x6e>
 800c8c8:	a30f      	add	r3, pc, #60	; (adr r3, 800c908 <scalbn+0xe8>)
 800c8ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8ce:	f7f3 feb3 	bl	8000638 <__aeabi_dmul>
 800c8d2:	e7cb      	b.n	800c86c <scalbn+0x4c>
 800c8d4:	a10a      	add	r1, pc, #40	; (adr r1, 800c900 <scalbn+0xe0>)
 800c8d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d0b8      	beq.n	800c850 <scalbn+0x30>
 800c8de:	a10e      	add	r1, pc, #56	; (adr r1, 800c918 <scalbn+0xf8>)
 800c8e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c8e4:	e7b4      	b.n	800c850 <scalbn+0x30>
 800c8e6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800c8ea:	3236      	adds	r2, #54	; 0x36
 800c8ec:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c8f0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800c8f4:	4620      	mov	r0, r4
 800c8f6:	4b0c      	ldr	r3, [pc, #48]	; (800c928 <scalbn+0x108>)
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	e7e8      	b.n	800c8ce <scalbn+0xae>
 800c8fc:	f3af 8000 	nop.w
 800c900:	c2f8f359 	.word	0xc2f8f359
 800c904:	01a56e1f 	.word	0x01a56e1f
 800c908:	8800759c 	.word	0x8800759c
 800c90c:	7e37e43c 	.word	0x7e37e43c
 800c910:	8800759c 	.word	0x8800759c
 800c914:	fe37e43c 	.word	0xfe37e43c
 800c918:	c2f8f359 	.word	0xc2f8f359
 800c91c:	81a56e1f 	.word	0x81a56e1f
 800c920:	43500000 	.word	0x43500000
 800c924:	ffff3cb0 	.word	0xffff3cb0
 800c928:	3c900000 	.word	0x3c900000

0800c92c <_init>:
 800c92c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c92e:	bf00      	nop
 800c930:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c932:	bc08      	pop	{r3}
 800c934:	469e      	mov	lr, r3
 800c936:	4770      	bx	lr

0800c938 <_fini>:
 800c938:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c93a:	bf00      	nop
 800c93c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c93e:	bc08      	pop	{r3}
 800c940:	469e      	mov	lr, r3
 800c942:	4770      	bx	lr
