{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1727622421314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1727622421319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1727622421319 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hack_the_hill 5AGZME3H2F35C3 " "Selected device 5AGZME3H2F35C3 for design \"hack_the_hill\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1727622421379 ""}
{ "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_TOP" "" "Selected Migration Device List" { { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "5AGZME1H2F35C3 " "Selected 5AGZME1H2F35C3 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1727622421477 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "5AGZME5H2F35C3 " "Selected 5AGZME5H2F35C3 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1727622421477 ""} { "Info" "IMPP_MPP_DEV_MIG_DEVICE_LIST_MESSAGE_SUB" "5AGZME7H2F35C3 " "Selected 5AGZME7H2F35C3 for migration" {  } {  } 0 119019 "Selected %1!s! for migration" 0 0 "Design Software" 0 -1 1727622421477 ""}  } {  } 0 119018 "Selected Migration Device List" 0 0 "Fitter" 0 -1 1727622421477 ""}
{ "Info" "IMPP_MPP_NUM_MIGRATABLE_IO" "430 " "Selected migration device list is legal with 430 total of migratable pins" {  } {  } 0 119021 "Selected migration device list is legal with %1!d! total of migratable pins" 0 0 "Fitter" 0 -1 1727622421741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727622421741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1727622421742 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1727622422388 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1727622422792 ""}
{ "Critical Warning" "WFSAC_FSAC_INITDONE_DISABLE_IN_AS" "" "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" {  } {  } 1 11114 "Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239" 0 0 "Fitter" 0 -1 1727622422793 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1727622422794 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1727622422982 ""}
{ "Critical Warning" "WHSSI_RECONFIG_MISSING_CONTROLLER_TOP_MSG" "2 " "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following 2 transceiver PHY IP component blocks" { { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|avmm_interface_insts\[0\].stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1727622431446 ""} { "Info" "IHSSI_RECONFIG_MISSING_CONTROLLER_SUB_MSG" "s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_plls:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.stratixv_hssi_avmm_interface_inst " "Avalon Memory Map block s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_plls:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].avmm.stratixv_hssi_avmm_interface_inst" {  } {  } 0 184044 "Avalon Memory Map block %1!s!" 0 0 "Design Software" 0 -1 1727622431446 ""}  } {  } 1 184043 "Fitter was unable to find Transceiver Reconfiguration Controllers associated with the following %1!d! transceiver PHY IP component blocks" 0 0 "Fitter" 0 -1 1727622431446 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "6 " "6 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "gclk1_148m50_i gclk1_148m50_i(n) " "differential I/O pin \"gclk1_148m50_i\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"gclk1_148m50_i(n)\"." {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { gclk1_148m50_i } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gclk1_148m50_i" } { 0 "gclk1_148m50_i(n)" } } } } { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { gclk1_148m50_i(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1727622431459 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "sdi_o sdi_o(n) " "differential I/O pin \"sdi_o\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"sdi_o(n)\"." {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { sdi_o } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdi_o" } } } } { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 18856 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { sdi_o(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1727622431459 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "memrefclk_i memrefclk_i(n) " "differential I/O pin \"memrefclk_i\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"memrefclk_i(n)\"." {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { memrefclk_i } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "memrefclk_i" } { 0 "memrefclk_i(n)" } } } } { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { memrefclk_i(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1727622431459 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "egress_refclk_i egress_refclk_i(n) " "differential I/O pin \"egress_refclk_i\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"egress_refclk_i(n)\"." {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { egress_refclk_i } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "egress_refclk_i" } } } } { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 18858 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { egress_refclk_i(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1727622431459 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "clk_lvds_i clk_lvds_i(n) " "differential I/O pin \"clk_lvds_i\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"clk_lvds_i(n)\"." {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { clk_lvds_i } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_lvds_i" } { 0 "clk_lvds_i(n)" } } } } { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { clk_lvds_i(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1727622431459 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "gclk0_148m50_i gclk0_148m50_i(n) " "differential I/O pin \"gclk0_148m50_i\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"gclk0_148m50_i(n)\"." {  } { { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { gclk0_148m50_i } } } { "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gclk0_148m50_i" } { 0 "gclk0_148m50_i(n)" } } } } { "rtl/hack_the_hill.sv" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/rtl/hack_the_hill.sv" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/23.1std/quartus/bin64/pin_planner.ppl" { gclk0_148m50_i(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1727622431459 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1727622431459 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1727622431664 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (2 global, 1 periphery) " "Promoted 3 clocks (2 global, 1 periphery)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pld10gtxclkout~CLKENA0 841 periphery CLKCTRL_X185_Y22_N3 " "s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|pld10gtxclkout~CLKENA0 with 841 fanout uses periphery clock CLKCTRL_X185_Y22_N3" { { "Info" "ICCLK_PROMOTED_REGION" "Periphery Clock Region 4 95 0 185 22 " "Node drives Periphery Clock Region 4 from (95, 0) to (185, 22)" {  } {  } 0 11177 "Node drives %1!s! from (%2!d!, %3!d!) to (%4!d!, %5!d!)" 0 0 "Design Software" 0 -1 1727622432148 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727622432148 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1967 global CLKCTRL_G1 " "clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1967 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727622432148 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 12 global CLKCTRL_G0 " "clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]~CLKENA0 with 12 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727622432148 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1727622432148 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_lvds_i~inputCLKENA0 197 global CLKCTRL_G10 " "clk_lvds_i~inputCLKENA0 with 197 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727622432148 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "memrefclk_i~inputCLKENA0 15 global CLKCTRL_G2 " "memrefclk_i~inputCLKENA0 with 15 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727622432148 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "gclk0_148m50_i~inputCLKENA0 2 global CLKCTRL_G8 " "gclk0_148m50_i~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1727622432148 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1727622432148 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727622432149 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "44 " "The Timing Analyzer is analyzing 44 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1727622433926 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727622433931 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1727622433931 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "fifo_cdc_align " "Entity fifo_cdc_align" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_net_delay -from \[get_registers *w*_x* \] -to \[get_registers *w*_cdc*\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.6 " "set_net_delay -from \[get_registers *w*_x* \] -to \[get_registers *w*_cdc*\] -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.6" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727622433931 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1727622433931 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727622433931 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1727622433931 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1727622433931 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1727622433931 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_top.sdc " "Reading SDC File: 'fpga_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1727622433958 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_bot.sdc " "Reading SDC File: 'fpga_bot.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1727622433959 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|refclklc\} -multiply_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622433963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622433963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622433963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 5 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622433963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 10 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 10 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622433963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 20 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 20 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622433963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|clklcb\} -divide_by 40 -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622433963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} " "create_generated_clock -source \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk\} -duty_cycle 50.00 -name \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\} \{sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622433963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 12 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 12 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622433963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622433963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622433963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000 " "set_max_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622433963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000 " "set_min_delay -to \[get_ports \{ s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\|asynchdatain \}\] -10.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622433963 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_tx_pld_pcs_interface\|pld10gtxclkout~CLKENA0\|inclk\}\] " "set_false_path -from \[get_pins \{ sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_tx_pld_pcs_interface\|pld10gtxclkout~CLKENA0\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1727622433963 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1727622433963 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1727622433964 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at fpga_bot.sdc(80): clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727622433964 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at fpga_bot.sdc(80): clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727622433964 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 sdi_rx_phy\|*\|clkout clock " "Ignored filter at fpga_bot.sdc(80): sdi_rx_phy\|*\|clkout could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727622433964 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 80 sdi_tx_phy\|*\|pmatestbussel clock " "Ignored filter at fpga_bot.sdc(80): sdi_tx_phy\|*\|pmatestbussel could not be matched with a clock" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727622433964 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups fpga_bot.sdc 80 Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk )" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous \\\n  -group \{altera_reserved_tck \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{egress_refclk_0 \\\n          sdi_tx_phy\|*\|txclkout \\\n          sdi_tx_phy\|*\|clk010g \\\n          sdi_tx_phy\|*\|cpulse \\\n          sdi_tx_phy\|*\|hfclkp \\\n          sdi_tx_phy\|*\|lfclkp \\\n          sdi_tx_phy\|*\|pclk\[0\] \\\n          sdi_tx_phy\|*\|pclk\[1\] \\\n          sdi_tx_phy\|*\|pclk\[2\] \\\n          sdi_rx_phy\|*\|clkout \\\n         \} \\\n  -group \{clk_lvds_i \\\n         \} \\\n  -group \{gclk0_148m50_i \\\n          gclk1_148m50_i \\\n         \} \\\n  -group \{sdi_tx_phy\|*\|pmatestbussel \} \\\n " "set_clock_groups -asynchronous \\\n  -group \{altera_reserved_tck \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk \\\n         \} \\\n  -group \{egress_refclk_0 \\\n          sdi_tx_phy\|*\|txclkout \\\n          sdi_tx_phy\|*\|clk010g \\\n          sdi_tx_phy\|*\|cpulse \\\n          sdi_tx_phy\|*\|hfclkp \\\n          sdi_tx_phy\|*\|lfclkp \\\n          sdi_tx_phy\|*\|pclk\[0\] \\\n          sdi_tx_phy\|*\|pclk\[1\] \\\n          sdi_tx_phy\|*\|pclk\[2\] \\\n          sdi_rx_phy\|*\|clkout \\\n         \} \\\n  -group \{clk_lvds_i \\\n         \} \\\n  -group \{gclk0_148m50_i \\\n          gclk1_148m50_i \\\n         \} \\\n  -group \{sdi_tx_phy\|*\|pmatestbussel \} \\\n" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727622433965 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727622433965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups fpga_bot.sdc 80 Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value clk125_pll\|pll_0\|altera_pll_i\|general\[3\].gpll~PLL_OUTPUT_COUNTER\|divclk   could not match any element of the following types: ( clk )" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727622433965 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups fpga_bot.sdc 80 Argument -group with value sdi_tx_phy\|*\|pmatestbussel  could not match any element of the following types: ( clk ) " "Assignment set_clock_groups is accepted but has some problems at fpga_bot.sdc(80): Argument -group with value sdi_tx_phy\|*\|pmatestbussel  could not match any element of the following types: ( clk )" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 80 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727622433965 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 116 global_reset_gen:global_reset_gen\|reset_n_o register " "Ignored filter at fpga_bot.sdc(116): global_reset_gen:global_reset_gen\|reset_n_o could not be matched with a register" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 116 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727622433965 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path fpga_bot.sdc 116 Argument <from> is an empty collection " "Ignored set_false_path at fpga_bot.sdc(116): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{global_reset_gen:global_reset_gen\|reset_n_o\}\] " "set_false_path -from \[get_registers \{global_reset_gen:global_reset_gen\|reset_n_o\}\]" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727622433965 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727622433965 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "fpga_bot.sdc 127 tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at fpga_bot.sdc(127): tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 127 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1727622433966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path fpga_bot.sdc 127 Argument <from> is not an object ID " "Ignored set_multicycle_path at fpga_bot.sdc(127): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -setup 3   " "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -setup 3  " {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727622433966 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727622433966 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path fpga_bot.sdc 128 Argument <from> is not an object ID " "Ignored set_multicycle_path at fpga_bot.sdc(128): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -hold 2   " "set_multicycle_path -from \{tpg_top:tpg_top\|ifs_sdi_flop:ifs_sdi_flop_tpg\|NORMAL.NORMAL.sdi_f.fmt\[*\]\} -hold 2  " {  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1727622433966 ""}  } { { "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" "" { Text "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/fpga_bot.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1727622433966 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Node: ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[7\]~21 ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\] " "Latch video_uut:video_uut\|signalModifier:image1Modifier\|downCounterSetStart:delayer\|counter\[7\]~21 is being clocked by ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622433984 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1727622433984 "|hack_the_hill|ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\] " "Node: ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch video_uut:video_uut\|verticalModifier:image1Vmod\|downCounterSetStart:delayer\|counter\[5\]~21 ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\] " "Latch video_uut:video_uut\|verticalModifier:image1Vmod\|downCounterSetStart:delayer\|counter\[5\]~21 is being clocked by ultrix_iob:ultrix_iob\|tpg_bars:tpg_bars\|tx_fvht_d\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622433984 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1727622433984 "|hack_the_hill|ultrix_iob:ultrix_iob|tpg_bars:tpg_bars|tx_fvht_d[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|up_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622433984 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1727622433984 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|refclk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Node: ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|dn_it is being clocked by ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|vcoclk_div" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622433984 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1727622433984 "|hack_the_hill|ultrix_iob:ultrix_iob|sdi12_tx_hac:sdi12_tx0|sdi12_pfd:sdi12_pfd|vcoclk_div"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Node: ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35 " "Register ultrix_iob:ultrix_iob\|sdi12_tx_hac:sdi12_tx0\|sdi12_pfd:sdi12_pfd\|refclk_div is being clocked by ultrix_iob:ultrix_iob\|ref_select:ref_select_tx\|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1727622433984 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1727622433984 "|hack_the_hill|ultrix_iob:ultrix_iob|ref_select:ref_select_tx|FLOPPED.FLOPPED.ifs_ref_f.vcxo_hd_148m35"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID " "From: clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin  to: clk125_pll:clk125_pll\|clk125_pll_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLLFBCLKID" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622433993 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75 " "From: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_SYNC_DATA75" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622433993 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpldclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|syncdatain" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622433993 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txpmaclk  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_10g_tx_pcs_rbc:inst_sv_hssi_10g_tx_pcs\|wys~SYNC_DATA_REG7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622433993 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0 " "From: sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser\|pclk\[1\]  to: s5_iob_sdi_tx:sdi_tx_phy\|altera_xcvr_native_sv:xcvr_native_avgz_0\|sv_xcvr_native:gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_pma_ser~BURIED_INTCLK0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1727622433993 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1727622433993 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1727622434035 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1727622434037 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 17 clocks " "Found 17 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.666 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.666 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   3.333 clk125_pll\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   8.000 clk125_pll\|pll_0\|altera_pll_i\|general\[2\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.734   clk_lvds_i " "   6.734   clk_lvds_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.734 egress_refclk_0 " "   6.734 egress_refclk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.734 gclk0_148m50_i " "   6.734 gclk0_148m50_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.734 gclk1_148m50_i " "   6.734 gclk1_148m50_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  memrefclk_i " "   8.000  memrefclk_i" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.367 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout " "   3.367 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pcs\|ch\[0\].inst_sv_pcs_ch\|inst_sv_hssi_10g_tx_pcs\|wys\|txclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.841 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse " "   0.841 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|cpulse" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.168 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp " "   0.168 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|hfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.841 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp " "   0.841 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|lfclkp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.683 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\] " "   1.683 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.367 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\] " "   3.367 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.734 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\] " "   6.734 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_native.xcvr_native_inst\|inst_sv_pma\|tx_pma.sv_tx_pma_inst\|tx_pma_insts\[0\].sv_tx_pma_ch_inst\|tx_pma_ch.tx_cgb\|pclk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.168 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g " "   0.168 sdi_tx_phy\|xcvr_native_avgz_0\|gen_native_inst.xcvr_native_insts\[0\].gen_bonded_group_plls.gen_tx_plls.tx_plls\|pll\[0\].pll.atx_pll.tx_pll\|clk010g" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1727622434037 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1727622434037 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727622434209 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1727622434232 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727622434233 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727622434240 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727622434265 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727622434281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727622434281 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727622434288 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727622434767 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "44 MLAB cell " "Packed 44 registers into blocks of type MLAB cell" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1727622434776 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727622434776 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1727622434894 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1727622435350 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 79 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 79 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1727622436344 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1727622436347 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1727622437035 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1727622437036 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1727622437361 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1727622437363 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1727622438033 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1727622438640 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1727622438924 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727622438932 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1727622438958 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1727622438974 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1727622438974 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1727622438981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1727622439569 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1727622439577 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1727622439577 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727622439787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1727622445197 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1727622446174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:35 " "Fitter placement preparation operations ending: elapsed time is 00:00:35" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727622480214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1727622517557 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1727622526970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727622526971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1727622530248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1727622542047 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1727622542047 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727622553589 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 13.16 " "Total time spent on timing analysis during the Fitter is 13.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1727622556386 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727622556437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727622556968 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1727622556999 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1727622557520 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1727622562106 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1727622563045 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/25820/Documents/Quartus/hack_the_hill_restored/output_files/hack_the_hill.fit.smsg " "Generated suppressed messages file C:/Users/25820/Documents/Quartus/hack_the_hill_restored/output_files/hack_the_hill.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1727622565074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "9451 " "Peak virtual memory: 9451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727622566620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 29 11:09:26 2024 " "Processing ended: Sun Sep 29 11:09:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727622566620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:26 " "Elapsed time: 00:02:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727622566620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:07 " "Total CPU time (on all processors): 00:06:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727622566620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1727622566620 ""}
