C:/Users/Javier/Documents/Universidad/1_semestre/DD1/Laboratorio/A07/Ejercicio_3/hdl/contador_16_bits.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/Universidad/1_semestre/DD1/Laboratorio/A07/Ejercicio_3/hdl/contador_16_bits.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity contador_16_bits
-- Compiling architecture rtl of contador_16_bits

} {} {}} C:/Users/Javier/Documents/Universidad/1_semestre/DD1/Laboratorio/A07/Ejercicio_3/modelsim/contador_16_bits_tb.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/Universidad/1_semestre/DD1/Laboratorio/A07/Ejercicio_3/modelsim/contador_16_bits_tb.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity contador_16_bits_tb
-- Compiling architecture test of contador_16_bits_tb
-- Loading entity contador_16_bits

} {} {}}
