{
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "view-in-github",
        "colab_type": "text"
      },
      "source": [
        "<a href=\"https://colab.research.google.com/github/sheikh495/HierarchySimulator/blob/main/Hierarchy_simulation.ipynb\" target=\"_parent\"><img src=\"https://colab.research.google.com/assets/colab-badge.svg\" alt=\"Open In Colab\"/></a>"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "QVkq693C5dHC"
      },
      "outputs": [],
      "source": []
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "6Pzk6gMu5eZ-"
      },
      "source": [
        "Here's an outline of the program that simulates the behavior of a memory hierarchy based on the provided requirements. The outline covers the main steps involved in the simulation:\n",
        "\n",
        "1. Read the configuration file (trace.config) to determine the characteristics of the memory hierarchy.\n",
        "2. Initialize the memory hierarchy components (DTLB, PT, DC, and L2) based on the configuration.\n",
        "3. Read the trace of references from standard input, line by line.\n",
        "4. For each reference, extract the access type and address.\n",
        "5. If virtual address translation is enabled:\n",
        "   - Perform virtual-to-physical address translation using the DTLB and PT.\n",
        "   - Update the TLB, PT, and associated caches accordingly.\n",
        "6. If the DC is enabled:\n",
        "   - Simulate the behavior of the DC by checking for hits and misses.\n",
        "   - Update the DC cache based on the access type.\n",
        "7. If the L2 cache is enabled:\n",
        "   - Simulate the behavior of the L2 cache by checking for hits and misses.\n",
        "   - Update the L2 cache based on the access type.\n",
        "8. Keep track of the hit and miss counts for each level of the hierarchy.\n",
        "9. Calculate and print the configuration of the memory hierarchy.\n",
        "10. For each reference, print the relevant information (virtual address, virtual page number, page offset, TLB tag, TLB index, TLB result, PT result, physical page number, DC tag, DC index, DC result, L2 tag, L2 index, L2 result).\n",
        "11. Print the number of hits, misses, and hit ratio for each level of the hierarchy.\n",
        "12. Print the number of reads, writes, read ratio, total memory references, accesses to the page table, and disk references.\n",
        "\n",
        "Please note that the above outline provides a high-level overview of the steps involved in simulating the memory hierarchy. Implementing the detailed logic and data structures for each component (DTLB, PT, DC, and L2) will require additional code and appropriate algorithms.\n",
        "\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 130
        },
        "id": "04FNmBdi9Git",
        "outputId": "8b1bdcc2-7a42-40de-c91f-c2e5be39bfed"
      },
      "outputs": [
        {
          "ename": "IndentationError",
          "evalue": "ignored",
          "output_type": "error",
          "traceback": [
            "\u001b[0;36m  File \u001b[0;32m\"<tokenize>\"\u001b[0;36m, line \u001b[0;32m147\u001b[0m\n\u001b[0;31m    print(\"Data TLB configuration:\")\u001b[0m\n\u001b[0m    ^\u001b[0m\n\u001b[0;31mIndentationError\u001b[0m\u001b[0;31m:\u001b[0m unindent does not match any outer indentation level\n"
          ]
        }
      ],
      "source": [
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        # Initialize the memory hierarchy components (DTLB, PT, DC, L2) based on the configuration\n",
        "\n",
        "        # Initialize the DTLB\n",
        "        if self.config_data.get('TLB', 'n') == 'y':\n",
        "            tlb_num_sets = int(self.config_data.get('Number of sets TLB', '1'))\n",
        "            tlb_set_size = int(self.config_data.get('Set size TLB', '1'))\n",
        "            self.dtlb = TLBCache(tlb_num_sets, tlb_set_size)\n",
        "\n",
        "        # Initialize the PT\n",
        "        page_size = int(self.config_data.get('Page size', '4096'))\n",
        "        virtual_pages = int(self.config_data.get('Number of virtual pages', '8192'))\n",
        "        physical_pages = int(self.config_data.get('Number of physical pages', '1024'))\n",
        "        self.pt = PageTable(page_size, virtual_pages, physical_pages)\n",
        "\n",
        "        # Initialize the DC\n",
        "        if self.config_data.get('DC', 'n') == 'y':\n",
        "            dc_num_sets = int(self.config_data.get('Number of sets DC', '1'))\n",
        "            dc_set_size = int(self.config_data.get('Set size DC', '1'))\n",
        "            dc_line_size = int(self.config_data.get('Line size DC', '16'))\n",
        "            write_through = self.config_data.get('Write through/no write allocate', 'n') == 'y'\n",
        "            self.dc = DataCache(dc_num_sets, dc_set_size, dc_line_size, write_through)\n",
        "\n",
        "        # Initialize the L2 cache\n",
        "        if self.config_data.get('L2 cache', 'n') == 'y':\n",
        "            l2_num_sets = int(self.config_data.get('Number of sets L2', '1'))\n",
        "            l2_set_size = int(self.config_data.get('Set size L2', '1'))\n",
        "            l2_line_size = int(self.config_data.get('Line size L2', '16'))\n",
        "            write_through = self.config_data.get('Write through/no write allocate', 'n') == 'y'\n",
        "            self.l2 = DataCache(l2_num_sets, l2_set_size, l2_line_size, write_through)\n",
        "\n",
        " # class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        # Initialize the memory hierarchy components based on the configuration\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets', '0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            self.trace_data.append(line.strip())\n",
        "\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "    def simulate_memory_hierarchy(self):\n",
        "        for reference in self.trace_data:\n",
        "            # Extract the access type and address from the reference\n",
        "            access_type, address = reference.split(':')\n",
        "\n",
        "            if self.config_data.get('Virtual addresses', 'n') == 'y':\n",
        "                # Perform virtual-to-physical address translation\n",
        "                virtual_address = int(address, 16)\n",
        "\n",
        "                # Update the TLB, PT, and associated caches accordingly\n",
        "                if self.config_data.get('TLB', 'n') == 'y':\n",
        "                    tlb_result = self.dtlb.lookup(virtual_address)\n",
        "                    if tlb_result is None:\n",
        "                        tlb_result = self.pt.lookup(virtual_address)\n",
        "                        if tlb_result is not None:\n",
        "                            self.dtlb.update(virtual_address, tlb_result['physical_address'])\n",
        "\n",
        "                if self.config_data.get('PT', 'n') == 'y':\n",
        "                    pt_result = self.pt.lookup(virtual_address)\n",
        "                    if pt_result is None:\n",
        "                        # Handle page fault\n",
        "                        pass\n",
        "\n",
        "                # Perform physical address translation\n",
        "                physical_address = self.pt.translate(virtual_address)\n",
        "\n",
        "            if self.config_data.get('DC', 'n') == 'y':\n",
        "                # Simulate the behavior of the DC\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "            if self.config_data.get('L2 cache', 'n') == 'y':\n",
        "                # Simulate the behavior of the L2 cache\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "\n",
        "    def print_configuration(self):\n",
        "         print(\"Configuration of the Memory Hierarchy\")\n",
        "        print(\"Data TLB configuration:\")\n",
        "        print(f\"Number of sets: {self.dtlb.num_sets}\")\n",
        "        print(f\"Set size: {self.dtlb.set_size}\")\n",
        "\n",
        "        print(\"Page Table configuration:\")\n",
        "        print(f\"Number of virtual pages: {self.pt.num_entries}\")\n",
        "\n",
        "        print(\"Data Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.dc.num_sets}\")\n",
        "        print(f\"Set size: {self.dc.set_size}\")\n",
        "        print(f\"Line size: {self.dc.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.dc.write_allocate else 'n'}\")\n",
        "\n",
        "        print(\"L2 Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.l2.num_sets}\")\n",
        "        print(f\"Set size: {self.l2.set_size}\")\n",
        "        print(f\"Line size: {self.l2.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.l2.write_allocate else 'n'}\")\n",
        "\n",
        "\n",
        "    def print_reference_information(self):\n",
        "        print(\"Information about each Reference\")\n",
        "        print(\"Virtual Virt. Page TLB TLB TLB PT Phys DC DC L2 L2\")\n",
        "        print(\"Address Page # Off Tag Ind Res. Res. Pg # DC Tag Ind Res. L2 Tag Ind Res.\")\n",
        "        print(\"-------- ------ ---- ------ --- ---- ---- ---- ------ --- ---- ------ --- ----\")\n",
        "\n",
        "        for reference in self.trace_data:\n",
        "            # Extract the access type and address from the reference\n",
        "            access_type, address = reference.split(':')\n",
        "\n",
        "            if self.config_data.get('Virtual addresses', 'n') == 'y':\n",
        "                # Perform virtual-to-physical address translation\n",
        "                virtual_address = int(address, 16)\n",
        "\n",
        "                # Obtain the relevant information\n",
        "                virtual_page_number = virtual_address >> self.pt.page_offset_bits\n",
        "                page_offset = virtual_address & ((1 << self.pt.page_offset_bits) - 1)\n",
        "                tlb_tag, tlb_index, tlb_result = self.dtlb.lookup_info(virtual_page_number)\n",
        "                pt_result = self.pt.lookup_info(virtual_page_number)\n",
        "                physical_page_number = pt_result['physical_page_number'] if pt_result else None\n",
        "                dc_tag, dc_index, dc_result = self.dc.lookup_info(physical_page_number) if physical_page_number else (None, None, None)\n",
        "                l2_tag, l2_index, l2_result = self.l2.lookup_info(physical_page_number) if physical_page_number else (None, None, None)\n",
        "\n",
        "                # Print the relevant information\n",
        "                print(f\"{address} {virtual_page_number:6x} {page_offset:4x} {tlb_tag:6x} {tlb_index:3x} {tlb_result:4s} {pt_result['result']:4s} {physical_page_number:4x} {dc_tag:6x} {dc_index:3x} {dc_result:4s} {l2_tag:6x} {l2_index:3x} {l2_result:4s}\")\n",
        "\n",
        "\n",
        "    def print_simulation_statistics(self):\n",
        "             print(\"Simulation Statistics\")\n",
        "\n",
        "        # Print the number of hits, misses, and hit ratio for each level of the hierarchy\n",
        "        print(\"DTLB:\")\n",
        "        print(f\"DTLB hits: {self.hits['dtlb']}\")\n",
        "        print(f\"DTLB misses: {self.misses['dtlb']}\")\n",
        "        dtlb_hit_ratio = self.hits['dtlb'] / (self.hits['dtlb'] + self.misses['dtlb'])\n",
        "        print(f\"DTLB hit ratio: {dtlb_hit_ratio:.6f}\")\n",
        "\n",
        "        print(\"Page Table:\")\n",
        "        print(f\"PT hits: {self.hits['pt']}\")\n",
        "        print(f\"PT faults: {self.misses['pt']}\")\n",
        "        pt_hit_ratio = self.hits['pt'] / (self.hits['pt'] + self.misses['pt'])\n",
        "        print(f\"PT hit ratio: {pt_hit_ratio:.6f}\")\n",
        "\n",
        "        if self.config_data.get('DC', 'n') == 'y':\n",
        "            print(\"Data Cache:\")\n",
        "            print(f\"DC hits: {self.hits['dc']}\")\n",
        "            print(f\"DC misses: {self.misses['dc']}\")\n",
        "            dc_hit_ratio = self.hits['dc'] / (self.hits['dc'] + self.misses['dc'])\n",
        "            print(f\"DC hit ratio: {dc_hit_ratio:.6f}\")\n",
        "\n",
        "        if self.config_data.get('L2 cache', 'n') == 'y':\n",
        "            print(\"L2 Cache:\")\n",
        "            print(f\"L2 hits: {self.hits['l2']}\")\n",
        "            print(f\"L2 misses: {self.misses['l2']}\")\n",
        "            l2_hit_ratio = self.hits['l2'] / (self.hits['l2'] + self.misses['l2'])\n",
        "            print(f\"L2 hit ratio: {l2_hit_ratio:.6f}\")\n",
        "\n",
        "        # Print the number of reads, writes, read ratio, total memory references, accesses to the page table, and disk references\n",
        "        total_reads = self.accesses['R']\n",
        "        total_writes = self.accesses['W']\n",
        "        total_memory_references = total_reads + total_writes\n",
        "        read_ratio = total_reads / total_memory_references\n",
        "\n",
        "        print(f\"Total reads: {total_reads}\")\n",
        "        print(f\"Total writes: {total_writes}\")\n",
        "        print(f\"Read ratio: {read_ratio:.6f}\")\n",
        "        print(f\"Total memory references: {total_memory_references}\")\n",
        "        print(f\"Accesses to the page table: {self.page_table_accesses}\")\n",
        "        print(f\"Disk references: {self.disk_references}\")\n",
        "\n",
        "\n",
        "# Usage Example:\n",
        "simulator = MemoryHierarchySimulator('E:/UTK/Summer/Couputer systems Organization CS-530/trace.config', 'E:/UTK/Summer/Couputer systems Organization CS-530/trace.dat')\n",
        "simulator.read_configuration()\n",
        "simulator.initialize_memory_hierarchy()\n",
        "simulator.read_trace_data()\n",
        "simulator.simulate_memory_hierarchy()\n",
        "simulator.print_configuration()\n",
        "simulator.print_reference_information()\n",
        "simulator.print_simulation_statistics()\n",
        "\n"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 235
        },
        "id": "jt9f4MIkBXfz",
        "outputId": "8071f28f-9054-4d63-92ca-ea7b4e021237"
      },
      "outputs": [
        {
          "ename": "NameError",
          "evalue": "ignored",
          "output_type": "error",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mNameError\u001b[0m                                 Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-4-7ca4f17eb93e>\u001b[0m in \u001b[0;36m<cell line: 2>\u001b[0;34m()\u001b[0m\n\u001b[1;32m      1\u001b[0m \u001b[0;31m# Upload trace.config and trace.dat files\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m----> 2\u001b[0;31m \u001b[0muploaded\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mfiles\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mupload\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m      3\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      4\u001b[0m \u001b[0;31m# Get the file paths\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      5\u001b[0m \u001b[0mconfig_file_path\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mnext\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0miter\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0muploaded\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mNameError\u001b[0m: name 'files' is not defined"
          ]
        }
      ],
      "source": [
        "# Upload trace.config and trace.dat files\n",
        "uploaded = files.upload()\n",
        "\n",
        "# Get the file paths\n",
        "config_file_path = next(iter(uploaded))\n",
        "trace_file_path = next(iter(uploaded))\n",
        "\n",
        "# Create the simulator instance\n",
        "simulator = MemoryHierarchySimulator(config_file_path, trace_file_path)\n",
        "\n",
        "# Read the configuration and trace data\n",
        "simulator.read_configuration()\n",
        "simulator.initialize_memory_hierarchy()\n",
        "simulator.read_trace_data()\n",
        "\n",
        "# Simulate the memory hierarchy\n",
        "simulator.simulate_memory_hierarchy()\n",
        "\n",
        "# Print the configuration, reference information, and simulation statistics\n",
        "simulator.print_configuration()\n",
        "simulator.print_reference_information()\n",
        "simulator.print_simulation_statistics()\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "5YM6LtKgNe_F"
      },
      "source": [
        "1"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 29,
      "metadata": {
        "id": "sFoU-JbbBq-y"
      },
      "outputs": [],
      "source": [
        "from google.colab import files\n",
        "\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        # Initialize the memory hierarchy components based on the configuration\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets', '0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            self.trace_data.append(line.strip())\n",
        "\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "    def simulate_memory_hierarchy(self):\n",
        "        for reference in self.trace_data:\n",
        "            # Extract the access type and address from the reference\n",
        "            access_type, address = reference.split(':')\n",
        "\n",
        "            if self.config_data.get('Virtual addresses', 'n') == 'y':\n",
        "                # Perform virtual-to-physical address translation\n",
        "                virtual_address = int(address, 16)\n",
        "\n",
        "                # Update the TLB, PT, and associated caches accordingly\n",
        "                if self.config_data.get('TLB', 'n') == 'y':\n",
        "                    tlb_result = self.dtlb.lookup(virtual_address)\n",
        "                    if tlb_result is None:\n",
        "                        tlb_result = self.pt.lookup(virtual_address)\n",
        "                        if tlb_result is not None:\n",
        "                            self.dtlb.update(virtual_address, tlb_result['physical_address'])\n",
        "\n",
        "                if self.config_data.get('PT', 'n') == 'y':\n",
        "                    pt_result = self.pt.lookup(virtual_address)\n",
        "                    if pt_result is None:\n",
        "                        # Handle page fault\n",
        "                        pass\n",
        "\n",
        "                # Perform physical address translation\n",
        "                physical_address = self.pt.translate(virtual_address)\n",
        "\n",
        "            if self.config_data.get('DC', 'n') == 'y':\n",
        "                # Simulate the behavior of the DC\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "            if self.config_data.get('L2 cache', 'n') == 'y':\n",
        "                # Simulate the behavior of the L2 cache\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "\n",
        "    def print_configuration(self):\n",
        "    #def print_configuration(self):\n",
        "        print(\"Configuration of the Memory Hierarchy\")\n",
        "        print(\"Data TLB configuration:\")\n",
        "        print(f\"Number of sets: {self.dtlb.num_sets}\")\n",
        "        print(f\"Set size: {self.dtlb.set_size}\")\n",
        "\n",
        "        print(\"Page Table configuration:\")\n",
        "        print(f\"Number of virtual pages: {self.pt.num_entries}\")\n",
        "\n",
        "        print(\"Data Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.dc.num_sets}\")\n",
        "        print(f\"Set size: {self.dc.set_size}\")\n",
        "        print(f\"Line size: {self.dc.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.dc.write_allocate else 'n'}\")\n",
        "\n",
        "        print(\"L2 Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.l2.num_sets}\")\n",
        "        print(f\"Set size: {self.l2.set_size}\")\n",
        "        print(f\"Line size: {self.l2.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.l2.write_allocate else 'n'}\")"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "j7EY68EzNDrK"
      },
      "source": []
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "ijvjYUwTNDth"
      },
      "source": [
        "2"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "class DTLB:\n",
        "    def __init__(self, num_sets, set_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.cache = [[None] * set_size for _ in range(num_sets)]\n",
        "\n",
        "    def lookup(self, virtual_address):\n",
        "        set_index = (virtual_address >> 6) % self.num_sets\n",
        "        tag = virtual_address >> 12\n",
        "\n",
        "        for entry in self.cache[set_index]:\n",
        "            if entry is not None and entry['tag'] == tag:\n",
        "                return entry\n",
        "\n",
        "        return None\n",
        "\n",
        "    def update(self, virtual_address, physical_address):\n",
        "        set_index = (virtual_address >> 6) % self.num_sets\n",
        "        tag = virtual_address >> 12\n",
        "\n",
        "        for i, entry in enumerate(self.cache[set_index]):\n",
        "            if entry is None or entry['tag'] == tag:\n",
        "                self.cache[set_index][i] = {'tag': tag, 'physical_address': physical_address}\n",
        "                return\n",
        "\n",
        "        # If all entries are occupied, replace the oldest entry\n",
        "        self.cache[set_index][0] = {'tag': tag, 'physical_address': physical_address}\n"
      ],
      "metadata": {
        "id": "Lz3BuVCPQivF"
      },
      "execution_count": 31,
      "outputs": []
    },
    {
      "cell_type": "code",
      "execution_count": 32,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 412
        },
        "id": "LJ6crO46M-FZ",
        "outputId": "68aa6b88-4b77-4d40-ddb9-90625d11e824"
      },
      "outputs": [
        {
          "output_type": "display_data",
          "data": {
            "text/plain": [
              "<IPython.core.display.HTML object>"
            ],
            "text/html": [
              "\n",
              "     <input type=\"file\" id=\"files-ac9b59a2-9c0c-4142-8a86-5e424f2d955a\" name=\"files[]\" multiple disabled\n",
              "        style=\"border:none\" />\n",
              "     <output id=\"result-ac9b59a2-9c0c-4142-8a86-5e424f2d955a\">\n",
              "      Upload widget is only available when the cell has been executed in the\n",
              "      current browser session. Please rerun this cell to enable.\n",
              "      </output>\n",
              "      <script>// Copyright 2017 Google LLC\n",
              "//\n",
              "// Licensed under the Apache License, Version 2.0 (the \"License\");\n",
              "// you may not use this file except in compliance with the License.\n",
              "// You may obtain a copy of the License at\n",
              "//\n",
              "//      http://www.apache.org/licenses/LICENSE-2.0\n",
              "//\n",
              "// Unless required by applicable law or agreed to in writing, software\n",
              "// distributed under the License is distributed on an \"AS IS\" BASIS,\n",
              "// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
              "// See the License for the specific language governing permissions and\n",
              "// limitations under the License.\n",
              "\n",
              "/**\n",
              " * @fileoverview Helpers for google.colab Python module.\n",
              " */\n",
              "(function(scope) {\n",
              "function span(text, styleAttributes = {}) {\n",
              "  const element = document.createElement('span');\n",
              "  element.textContent = text;\n",
              "  for (const key of Object.keys(styleAttributes)) {\n",
              "    element.style[key] = styleAttributes[key];\n",
              "  }\n",
              "  return element;\n",
              "}\n",
              "\n",
              "// Max number of bytes which will be uploaded at a time.\n",
              "const MAX_PAYLOAD_SIZE = 100 * 1024;\n",
              "\n",
              "function _uploadFiles(inputId, outputId) {\n",
              "  const steps = uploadFilesStep(inputId, outputId);\n",
              "  const outputElement = document.getElementById(outputId);\n",
              "  // Cache steps on the outputElement to make it available for the next call\n",
              "  // to uploadFilesContinue from Python.\n",
              "  outputElement.steps = steps;\n",
              "\n",
              "  return _uploadFilesContinue(outputId);\n",
              "}\n",
              "\n",
              "// This is roughly an async generator (not supported in the browser yet),\n",
              "// where there are multiple asynchronous steps and the Python side is going\n",
              "// to poll for completion of each step.\n",
              "// This uses a Promise to block the python side on completion of each step,\n",
              "// then passes the result of the previous step as the input to the next step.\n",
              "function _uploadFilesContinue(outputId) {\n",
              "  const outputElement = document.getElementById(outputId);\n",
              "  const steps = outputElement.steps;\n",
              "\n",
              "  const next = steps.next(outputElement.lastPromiseValue);\n",
              "  return Promise.resolve(next.value.promise).then((value) => {\n",
              "    // Cache the last promise value to make it available to the next\n",
              "    // step of the generator.\n",
              "    outputElement.lastPromiseValue = value;\n",
              "    return next.value.response;\n",
              "  });\n",
              "}\n",
              "\n",
              "/**\n",
              " * Generator function which is called between each async step of the upload\n",
              " * process.\n",
              " * @param {string} inputId Element ID of the input file picker element.\n",
              " * @param {string} outputId Element ID of the output display.\n",
              " * @return {!Iterable<!Object>} Iterable of next steps.\n",
              " */\n",
              "function* uploadFilesStep(inputId, outputId) {\n",
              "  const inputElement = document.getElementById(inputId);\n",
              "  inputElement.disabled = false;\n",
              "\n",
              "  const outputElement = document.getElementById(outputId);\n",
              "  outputElement.innerHTML = '';\n",
              "\n",
              "  const pickedPromise = new Promise((resolve) => {\n",
              "    inputElement.addEventListener('change', (e) => {\n",
              "      resolve(e.target.files);\n",
              "    });\n",
              "  });\n",
              "\n",
              "  const cancel = document.createElement('button');\n",
              "  inputElement.parentElement.appendChild(cancel);\n",
              "  cancel.textContent = 'Cancel upload';\n",
              "  const cancelPromise = new Promise((resolve) => {\n",
              "    cancel.onclick = () => {\n",
              "      resolve(null);\n",
              "    };\n",
              "  });\n",
              "\n",
              "  // Wait for the user to pick the files.\n",
              "  const files = yield {\n",
              "    promise: Promise.race([pickedPromise, cancelPromise]),\n",
              "    response: {\n",
              "      action: 'starting',\n",
              "    }\n",
              "  };\n",
              "\n",
              "  cancel.remove();\n",
              "\n",
              "  // Disable the input element since further picks are not allowed.\n",
              "  inputElement.disabled = true;\n",
              "\n",
              "  if (!files) {\n",
              "    return {\n",
              "      response: {\n",
              "        action: 'complete',\n",
              "      }\n",
              "    };\n",
              "  }\n",
              "\n",
              "  for (const file of files) {\n",
              "    const li = document.createElement('li');\n",
              "    li.append(span(file.name, {fontWeight: 'bold'}));\n",
              "    li.append(span(\n",
              "        `(${file.type || 'n/a'}) - ${file.size} bytes, ` +\n",
              "        `last modified: ${\n",
              "            file.lastModifiedDate ? file.lastModifiedDate.toLocaleDateString() :\n",
              "                                    'n/a'} - `));\n",
              "    const percent = span('0% done');\n",
              "    li.appendChild(percent);\n",
              "\n",
              "    outputElement.appendChild(li);\n",
              "\n",
              "    const fileDataPromise = new Promise((resolve) => {\n",
              "      const reader = new FileReader();\n",
              "      reader.onload = (e) => {\n",
              "        resolve(e.target.result);\n",
              "      };\n",
              "      reader.readAsArrayBuffer(file);\n",
              "    });\n",
              "    // Wait for the data to be ready.\n",
              "    let fileData = yield {\n",
              "      promise: fileDataPromise,\n",
              "      response: {\n",
              "        action: 'continue',\n",
              "      }\n",
              "    };\n",
              "\n",
              "    // Use a chunked sending to avoid message size limits. See b/62115660.\n",
              "    let position = 0;\n",
              "    do {\n",
              "      const length = Math.min(fileData.byteLength - position, MAX_PAYLOAD_SIZE);\n",
              "      const chunk = new Uint8Array(fileData, position, length);\n",
              "      position += length;\n",
              "\n",
              "      const base64 = btoa(String.fromCharCode.apply(null, chunk));\n",
              "      yield {\n",
              "        response: {\n",
              "          action: 'append',\n",
              "          file: file.name,\n",
              "          data: base64,\n",
              "        },\n",
              "      };\n",
              "\n",
              "      let percentDone = fileData.byteLength === 0 ?\n",
              "          100 :\n",
              "          Math.round((position / fileData.byteLength) * 100);\n",
              "      percent.textContent = `${percentDone}% done`;\n",
              "\n",
              "    } while (position < fileData.byteLength);\n",
              "  }\n",
              "\n",
              "  // All done.\n",
              "  yield {\n",
              "    response: {\n",
              "      action: 'complete',\n",
              "    }\n",
              "  };\n",
              "}\n",
              "\n",
              "scope.google = scope.google || {};\n",
              "scope.google.colab = scope.google.colab || {};\n",
              "scope.google.colab._files = {\n",
              "  _uploadFiles,\n",
              "  _uploadFilesContinue,\n",
              "};\n",
              "})(self);\n",
              "</script> "
            ]
          },
          "metadata": {}
        },
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Saving trace.config to trace (5).config\n"
          ]
        },
        {
          "output_type": "error",
          "ename": "NameError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mNameError\u001b[0m                                 Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-32-24b92484e0b0>\u001b[0m in \u001b[0;36m<cell line: 3>\u001b[0;34m()\u001b[0m\n\u001b[1;32m      1\u001b[0m \u001b[0;32mfrom\u001b[0m \u001b[0mgoogle\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mcolab\u001b[0m \u001b[0;32mimport\u001b[0m \u001b[0mfiles\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      2\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m----> 3\u001b[0;31m \u001b[0;32mclass\u001b[0m \u001b[0mMemoryHierarchySimulator\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m      4\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0m__init__\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mconfig_file_path\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtrace_file_path\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      5\u001b[0m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mconfig_file_path\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mconfig_file_path\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-32-24b92484e0b0>\u001b[0m in \u001b[0;36mMemoryHierarchySimulator\u001b[0;34m()\u001b[0m\n\u001b[1;32m    104\u001b[0m     \u001b[0mtrace_file\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mfiles\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mupload\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    105\u001b[0m     \u001b[0mtrace_file_path\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mlist\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_file\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mkeys\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 106\u001b[0;31m     \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtrace_file_path\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mtrace_file_path\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    107\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    108\u001b[0m     \u001b[0;31m# Read the configuration from the uploaded trace.config file\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mNameError\u001b[0m: name 'self' is not defined"
          ]
        }
      ],
      "source": [
        "\n",
        "\n",
        "from google.colab import files\n",
        "\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        # Initialize the memory hierarchy components based on the configuration\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets', '0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            self.trace_data.append(line.strip())\n",
        "\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "    def simulate_memory_hierarchy(self):\n",
        "        for reference in self.trace_data:\n",
        "            # Extract the access type and address from the reference\n",
        "            access_type, address = reference.split(':')\n",
        "\n",
        "            if self.config_data.get('Virtual addresses', 'n') == 'y':\n",
        "                # Perform virtual-to-physical address translation\n",
        "                virtual_address = int(address, 16)\n",
        "\n",
        "                # Update the TLB, PT, and associated caches accordingly\n",
        "                if self.config_data.get('TLB', 'n') == 'y':\n",
        "                    tlb_result = self.dtlb.lookup(virtual_address)\n",
        "                    if tlb_result is None:\n",
        "                        tlb_result = self.pt.lookup(virtual_address)\n",
        "                        if tlb_result is not None:\n",
        "                            self.dtlb.update(virtual_address, tlb_result['physical_address'])\n",
        "\n",
        "                if self.config_data.get('PT', 'n') == 'y':\n",
        "                    pt_result = self.pt.lookup(virtual_address)\n",
        "                    if pt_result is None:\n",
        "                        # Handle page fault\n",
        "                        pass\n",
        "\n",
        "                # Perform physical address translation\n",
        "                physical_address = self.pt.translate(virtual_address)\n",
        "\n",
        "            if self.config_data.get('DC', 'n') == 'y':\n",
        "                # Simulate the behavior of the DC\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "            if self.config_data.get('L2 cache', 'n') == 'y':\n",
        "                # Simulate the behavior of the L2 cache\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                 #    config_file = files.upload()\n",
        "                      config_file_path = list(config_file.keys())[0]\n",
        "                      self.config_file_path = config_file_path\n",
        "\n",
        "                 # Upload trace.dat file\n",
        "    trace_file = files.upload()\n",
        "    trace_file_path = list(trace_file.keys())[0]\n",
        "    self.trace_file_path = trace_file_path\n",
        "\n",
        "    # Read the configuration from the uploaded trace.config file\n",
        "    self.read_configuration()\n",
        "\n",
        "    # Initialize the memory hierarchy components\n",
        "    self.initialize_memory_hierarchy()\n",
        "\n",
        "    # Read the trace data from the uploaded trace.dat file\n",
        "    self.read_trace_data()\n",
        "                  #  self.uploaded = files.upload()\n",
        "                 # lTo use the code in Google Colab, you need to upload the `trace.config` and `trace.dat` files to the Colab runtime environment. You can do this using the file upload feature in Colab. Here's an updated version of the code that includes the file upload steps:\n",
        "\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "I-_JMejONOom"
      },
      "source": [
        "3"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "tAnTw4j9NPdk"
      },
      "outputs": [],
      "source": [
        "\n",
        "from google.colab import files\n",
        "\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        # Initialize the memory hierarchy components based on the configuration\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets', '0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            self.trace_data.append(line.strip())\n",
        "\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "    def simulate_memory_hierarchy(self):\n",
        "        for reference in self.trace_data:\n",
        "            # Extract the access type and address from the reference\n",
        "            access_type, address = reference.split(':')\n",
        "\n",
        "            if self.config_data.get('Virtual addresses', 'n') == 'y':\n",
        "                # Perform virtual-to-physical address translation\n",
        "                virtual_address = int(address, 16)\n",
        "\n",
        "                # Update the TLB, PT, and associated caches accordingly\n",
        "                if self.config_data.get('TLB', 'n') == 'y':\n",
        "                    tlb_result = self.dtlb.lookup(virtual_address)\n",
        "                    if tlb_result is None:\n",
        "                        tlb_result = self.pt.lookup(virtual_address)\n",
        "                        if tlb_result is not None:\n",
        "                            self.dtlb.update(virtual_address, tlb_result['physical_address'])\n",
        "\n",
        "                if self.config_data.get('PT', 'n') == 'y':\n",
        "                    pt_result = self.pt.lookup(virtual_address)\n",
        "                    if pt_result is None:\n",
        "                        # Handle page fault\n",
        "                        pass\n",
        "\n",
        "                # Perform physical address translation\n",
        "                physical_address = self.pt.translate(virtual_address)\n",
        "\n",
        "            if self.config_data.get('DC', 'n') == 'y':\n",
        "                # Simulate the behavior of the DC\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "            if self.config_data.get('L2 cache', 'n') == 'y':\n",
        "                # Simulate the behavior of the L2 cache\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "\n",
        "    def print_configuration(self):\n",
        "        print(\"Configuration of the Memory Hierarchy\")\n",
        "        print(\"Data TLB configuration:\")\n",
        "        print(f\"Number of sets: {self.dtlb.num_sets}\")\n",
        "        print(f\"Set size: {self.dtlb.set_size}\")\n",
        "\n",
        "        print(\"Page Table configuration:\")\n",
        "        print(f\"Number of virtual pages: {self.pt.num_entries}\")\n",
        "\n",
        "        print(\"Data Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.dc.num_sets}\")\n",
        "        print(f\"Set size: {self.dc.set_size}\")\n",
        "        print(f\"Line size: {self.dc.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.dc.write_allocate else 'n'}\")\n",
        "\n",
        "        print(\"L2 Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.l2.num_sets}\")\n",
        "        print(f\"Set size: {self.l2.set_size}\")\n",
        "        print(f\"Line size: {self.l2.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.l2.write_allocate else 'n'}\")\n",
        "\n",
        "\n",
        "    def print_reference_information(self):\n",
        "          #def print_simulation_statistics(self):\n",
        "        print(\"Simulation Statistics\")\n",
        "\n",
        "        # Print the number of hits, misses, and hit ratio for each level of the hierarchy\n",
        "        print(\"DTLB:\")\n",
        "        print(f\"DTLB hits: {self.hits['dtlb']}\")\n",
        "        print(f\"DTLB misses: {self.misses['dtlb']}\")\n",
        "        dtlb_hit_ratio = self.hits['dtlb'] / (self.hits['dtlb'] + self.misses['dtlb'])\n",
        "        print(f\"DTLB hit ratio: {dtlb_hit_ratio:.6f}\")\n",
        "\n",
        "        print(\"Page Table:\")\n",
        "        print(f\"PT hits: {self.hits['pt']}\")\n",
        "        print(f\"PT faults: {self.misses['pt']}\")\n",
        "        pt_hit_ratio = self.hits['pt'] / (self.hits['pt'] + self.misses['pt'])\n",
        "        print(f\"PT hit ratio: {pt_hit_ratio:.6f}\")\n",
        "\n",
        "        if self.config_data.get('DC', 'n') == 'y':\n",
        "            print(\"Data Cache:\")\n",
        "            print(f\"DC hits: {self.hits['dc']}\")\n",
        "            print(f\"DC misses: {self.misses['dc']}\")\n",
        "            dc_hit_ratio = self.hits['dc'] / (self.hits['dc'] + self.misses['dc'])\n",
        "            print(f\"DC hit ratio: {dc_hit_ratio:.6f}\")\n",
        "\n",
        "        if self.config_data.get('L2 cache', 'n') == 'y':\n",
        "            print(\"L2 Cache:\")\n",
        "            print(f\"L2 hits: {self.hits['l2']}\")\n",
        "            print(f\"L2 misses: {self.misses['l2']}\")\n",
        "            l2_hit_ratio = self.hits['l2'] / (self.hits['l2'] + self.misses['l2'])\n",
        "            print(f\"L2 hit ratio: {l2_hit_ratio:.6f}\")\n",
        "\n",
        "        # Print the number of reads, writes, read ratio, total memory references, accesses to the page table, and disk references\n",
        "        total_reads = self.accesses['R']\n",
        "        total_writes = self.accesses['W']\n",
        "        total_memory_references = total_reads + total_writes\n",
        "        read_ratio = total_reads / total_memory_references\n",
        "\n",
        "        print(f\"Total reads: {total_reads}\")\n",
        "        print(f\"Total writes: {total_writes}\")\n",
        "        print(f\"Read ratio: {read_ratio:.6f}\")\n",
        "        print(f\"Total memory references: {total_memory_references}\")\n",
        "        print(f\"Accesses to the page table: {self.page_table_accesses}\")\n",
        "        print(f\"Disk references: {self.disk_references}\")\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "BhU7LWR_NXfr"
      },
      "source": [
        "4"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": 87,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 380
        },
        "id": "Evo0bIGQPqNT",
        "outputId": "f02fd07a-e1cf-4cfb-a6bf-f93ccb52ca7e"
      },
      "outputs": [
        {
          "output_type": "error",
          "ename": "UnicodeDecodeError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mUnicodeDecodeError\u001b[0m                        Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-87-e89712fd2e7d>\u001b[0m in \u001b[0;36m<cell line: 133>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    131\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    132\u001b[0m \u001b[0;31m# Read the configuration from the uploaded trace.config file\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 133\u001b[0;31m \u001b[0msimulator\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mread_configuration\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    134\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    135\u001b[0m \u001b[0;31m# Initialize the memory hierarchy components\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-87-e89712fd2e7d>\u001b[0m in \u001b[0;36mread_configuration\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m     87\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0mread_configuration\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     88\u001b[0m         \u001b[0;32mwith\u001b[0m \u001b[0mopen\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mconfig_file_path\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0;34m'r'\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;32mas\u001b[0m \u001b[0mconfig_file\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 89\u001b[0;31m             \u001b[0mconfig_lines\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mconfig_file\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mreadlines\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     90\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     91\u001b[0m         \u001b[0;32mfor\u001b[0m \u001b[0mline\u001b[0m \u001b[0;32min\u001b[0m \u001b[0mconfig_lines\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m/usr/lib/python3.10/codecs.py\u001b[0m in \u001b[0;36mdecode\u001b[0;34m(self, input, final)\u001b[0m\n\u001b[1;32m    320\u001b[0m         \u001b[0;31m# decode input (taking the buffer into account)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    321\u001b[0m         \u001b[0mdata\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mbuffer\u001b[0m \u001b[0;34m+\u001b[0m \u001b[0minput\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 322\u001b[0;31m         \u001b[0;34m(\u001b[0m\u001b[0mresult\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mconsumed\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0m_buffer_decode\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mdata\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0merrors\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mfinal\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    323\u001b[0m         \u001b[0;31m# keep undecoded input until the next call\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    324\u001b[0m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mbuffer\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mdata\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0mconsumed\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mUnicodeDecodeError\u001b[0m: 'utf-8' codec can't decode byte 0xf8 in position 96: invalid start byte"
          ]
        }
      ],
      "source": [
        "from google.colab import files\n",
        "class DTLB:\n",
        "    def __init__(self, num_sets, set_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.cache = [[None] * set_size for _ in range(num_sets)]\n",
        "\n",
        "    def lookup(self, virtual_address):\n",
        "        set_index = (virtual_address >> 6) % self.num_sets\n",
        "        tag = virtual_address >> 12\n",
        "\n",
        "        for entry in self.cache[set_index]:\n",
        "            if entry is not None and entry['tag'] == tag:\n",
        "                return entry\n",
        "\n",
        "        return None\n",
        "\n",
        "    def update(self, virtual_address, physical_address):\n",
        "        set_index = (virtual_address >> 6) % self.num_sets\n",
        "        tag = virtual_address >> 12\n",
        "\n",
        "        for i, entry in enumerate(self.cache[set_index]):\n",
        "            if entry is None or entry['tag'] == tag:\n",
        "                self.cache[set_index][i] = {'tag': tag, 'physical_address': physical_address}\n",
        "                return\n",
        "\n",
        "        # If all entries are occupied, replace the oldest entry\n",
        "        self.cache[set_index][0] = {'tag': tag, 'physical_address': physical_address}\n",
        "class PageTable:\n",
        "    def __init__(self, num_entries):\n",
        "        self.num_entries = num_entries\n",
        "        self.page_table = [None] * num_entries\n",
        "\n",
        "    def lookup(self, virtual_address):\n",
        "        page_number = virtual_address >> 12\n",
        "\n",
        "        if 0 <= page_number < self.num_entries:\n",
        "            return self.page_table[page_number]\n",
        "\n",
        "        return None\n",
        "\n",
        "    def update(self, virtual_address, physical_address):\n",
        "        page_number = virtual_address >> 12\n",
        "\n",
        "        if 0 <= page_number < self.num_entries:\n",
        "            self.page_table[page_number] = {'physical_address': physical_address}\n",
        "#---\n",
        "# l2 cache\n",
        "class L2Cache:\n",
        "    def __init__(self, num_sets, set_size, line_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.line_size = line_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    def access(self, address):\n",
        "        set_index, line_offset = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        cache_line = cache_set[line_offset]\n",
        "        if cache_line is not None and cache_line == address:\n",
        "            return True  # Hit\n",
        "        else:\n",
        "            cache_set[line_offset] = address\n",
        "            return False  # Miss\n",
        "\n",
        "    def get_indices(self, address):\n",
        "        set_index = (address // self.line_size) % self.num_sets\n",
        "        line_offset = (address // self.line_size) % self.set_size\n",
        "        return set_index, line_offset\n",
        "\n",
        "#---\n",
        "from google.colab import files\n",
        "\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        # Initialize the memory hierarchy components based on the configuration\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets', '0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            self.trace_data.append(line.strip())\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "simulator = MemoryHierarchySimulator(config_file_path, trace_file_path)\n",
        "\n",
        "# Read the configuration from the uploaded trace.config file\n",
        "simulator.read_configuration()\n",
        "\n",
        "# Initialize the memory hierarchy components\n",
        "simulator.initialize_memory_hierarchy()\n",
        "\n",
        "# Read the trace data from the uploaded trace.dat file\n",
        "simulator.read_trace_data()\n",
        "\n",
        "# ... (existing code)\n",
        "#-----------\n",
        "class DTLB:\n",
        "    def __init__(self, num_sets, set_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    def lookup(self, address):\n",
        "        set_index, tag = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        if tag in cache_set:\n",
        "            return {'physical_address': address}\n",
        "        else:\n",
        "            return None\n",
        "\n",
        "    def update(self, address, physical_address):\n",
        "        set_index, tag = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        cache_set.remove(None)\n",
        "        cache_set.append(tag)\n",
        "\n",
        "    def get_indices(self, address):\n",
        "        set_index = (address // self.set_size) % self.num_sets\n",
        "        tag = address // self.set_size\n",
        "        return set_index, tag\n",
        "\n",
        "\n",
        "class PageTable:\n",
        "    def __init__(self, num_entries):\n",
        "        self.num_entries = num_entries\n",
        "        self.entries = {}\n",
        "\n",
        "    def lookup(self, address):\n",
        "        if address in self.entries:\n",
        "            return {'physical_address': self.entries[address]}\n",
        "        else:\n",
        "            return None\n",
        "\n",
        "    def update(self, address, physical_address):\n",
        "        self.entries[address] = physical_address\n",
        "\n",
        "\n",
        "class DataCache:\n",
        "    def __init__(self, num_sets, set_size, line_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.line_size = line_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    def update_cache(self, address, is_write):\n",
        "        set_index, line_offset = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        cache_line = cache_set[line_offset]\n",
        "        if cache_line is not None and cache_line == address:\n",
        "            return  # Hit\n",
        "        else:\n",
        "            cache_set[line_offset] = address\n",
        "            return  # Miss\n",
        "\n",
        "    def get_indices(self, address):\n",
        "        set_index = (address // self.line_size) % self.num_sets\n",
        "        line_offset = (address // self.line_size) % self.set_size\n",
        "        return set_index, line_offset\n",
        "\n",
        "\n",
        "class L2Cache:\n",
        "    def __init__(self, num_sets, set_size, line_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.line_size = line_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    def update_cache(self, address, is_write):\n",
        "        set_index, line_offset = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        cache_line = cache_set[line_offset]\n",
        "        if cache_line is not None and cache_line == address:\n",
        "            return  # Hit\n",
        "        else:\n",
        "            cache_set[line_offset] = address\n",
        "            return  # Miss\n",
        "\n",
        "    def get_indices(self, address):\n",
        "        set_index = (address // self.line_size) % self.num_sets\n",
        "        line_offset = (address // self.line_size) % self.set_size\n",
        "        return set_index, line_offset\n",
        "\n",
        "\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets', '0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            if ':' in line:\n",
        "                address, access_type = line.strip().split(':')\n",
        "                self.trace_data.append((int(address.strip(), 16), access_type.strip()))\n",
        "\n",
        "    def simulate(self):\n",
        "        for address, access_type in self.trace_data:\n",
        "            # Check DTLB\n",
        "            dtlb_lookup_result = self.dtlb.lookup(address)\n",
        "            if dtlb_lookup_result is None:\n",
        "                self.misses['dtlb'] += 1\n",
        "                dtlb_lookup_result = self.pt.lookup(address)\n",
        "                if dtlb_lookup_result is None:\n",
        "                    self.misses['pt'] += 1\n",
        "                    physical_address = address\n",
        "                else:\n",
        "                    self.hits['pt'] += 1\n",
        "                    physical_address = dtlb_lookup_result['physical_address']\n",
        "                    self.dtlb.update(address, physical_address)\n",
        "            else:\n",
        "                self.hits['dtlb'] += 1\n",
        "                physical_address = dtlb_lookup_result['physical_address']\n",
        "\n",
        "            # Access DC\n",
        "            self.dc.update_cache(physical_address, access_type == 'W')\n",
        "\n",
        "            # Access L2 cache\n",
        "            self.l2.update_cache(physical_address, access_type == 'W')\n",
        "\n",
        "        print('DTLB hits:', self.hits['dtlb'])\n",
        "        print('DTLB misses:', self.misses['dtlb'])\n",
        "        print('PT hits:', self.hits['pt'])\n",
        "        print('PT misses:', self.misses['pt'])\n",
        "        print('DC hits:', self.hits['dc'])\n",
        "        print('DC misses:', self.misses['dc'])\n",
        "        print('L2 cache hits:', self.hits['l2'])\n",
        "        print('L2 cache misses:', self.misses['l2'])\n",
        "\n",
        "# __@@@@@@@@@@@@@@@@@@@@@@\n",
        "\n",
        "\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "# @@@@@@@@@@@@@@@@\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        # Initialize the memory hierarchy components based on the configuration\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets', '0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "    # Rest of the class implementation...\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            self.trace_data.append(line.strip())\n",
        "    ##############{}{}{}}{\n",
        "\n",
        "  # Rest of the class implementation...\n",
        "\n",
        "#class MemoryHierarchySimulator:\n",
        "    # Rest of the class implementation...\n",
        "\n",
        "    def simulate(self):\n",
        "        for reference in self.trace_data:\n",
        "            # Extract the access type and address from the reference\n",
        "            access_type, address = reference.split(':')\n",
        "\n",
        "            if self.config_data.get('Virtual addresses', 'n') == 'y':\n",
        "                # Perform virtual-to-physical address translation\n",
        "                virtual_address = int(address, 16)\n",
        "\n",
        "                # Update the TLB, PT, and associated caches accordingly\n",
        "                if self.config_data.get('TLB', 'n') == 'y':\n",
        "                    tlb_result = self.dtlb.lookup(virtual_address)\n",
        "                    if tlb_result is None:\n",
        "                        tlb_result = self.pt.lookup(virtual_address)\n",
        "                        if tlb_result is not None:\n",
        "                            self.dtlb.update(virtual_address, tlb_result['physical_address'])\n",
        "\n",
        "                if self.config_data.get('PT', 'n') == 'y':\n",
        "                    pt_result = self.pt.lookup(virtual_address)\n",
        "                    if pt_result is None:\n",
        "                        # Handle page fault\n",
        "                        pass\n",
        "\n",
        "                # Perform physical address translation\n",
        "                physical_address = self.pt.translate(virtual_address)\n",
        "\n",
        "            if self.config_data.get('DC', 'n') == 'y':\n",
        "                # Simulate the behavior of the DC\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "            if self.config_data.get('L2 cache', 'n') == 'y':\n",
        "                # Simulate the behavior of the L2 cache\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "        print('DTLB hits:', self.hits['dtlb'])\n",
        "        print('DTLB misses:', self.misses['dtlb'])\n",
        "        print('PT hits:', self.hits['pt'])\n",
        "        print('PT misses:', self.misses['pt'])\n",
        "        print('DC hits:', self.hits['dc'])\n",
        "        print('DC misses:', self.misses['dc'])\n",
        "        print('L2 cache hits:', self.hits['l2'])\n",
        "        print('L2 cache misses:', self.misses['l2'])\n",
        "\n",
        "\n",
        "\n",
        "# @@@@@@@@@@@\n",
        "class DataCache:\n",
        "    def __init__(self, num_sets, set_size, line_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.line_size = line_size\n",
        "        self.cache = [[None] * set_size for _ in range(num_sets)]\n",
        "\n",
        "    def lookup(self, address):\n",
        "        set_index = (address >> 5) % self.num_sets\n",
        "\n",
        "        for entry in self.cache[set_index]:\n",
        "            if entry is not None and entry['tag'] == (address >> 5):\n",
        "                return entry\n",
        "\n",
        "        return None\n",
        "\n",
        "    def update(self, address, is_write):\n",
        "        set_index = (address >> 5) % self.num_sets\n",
        "        tag = address >> 5\n",
        "\n",
        "        for i, entry in enumerate(self.cache[set_index]):\n",
        "            if entry is None:\n",
        "                self.cache[set_index][i] = {'tag': tag}\n",
        "                return\n",
        "\n",
        "        # If there is no empty slot, replace the first entry\n",
        "        self.cache[set_index][0] = {'tag': tag}\n",
        "\n",
        "    def print_cache(self):\n",
        "        for set_index in range(self.num_sets):\n",
        "            print(f\"Set {set_index}:\")\n",
        "            for i, entry in enumerate(self.cache[set_index]):\n",
        "                if entry is not None:\n",
        "                    print(f\"  Entry {i}: Tag={entry['tag']}\")\n",
        "                else:\n",
        "                    print(f\"  Entry {i}: Empty\")\n",
        "\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        # Initialize the memory hierarchy components based on the configuration\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets', '0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            self.trace_data.append(line.strip())\n",
        "\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "    # Existing code...\n",
        "\n",
        "\n",
        "    def print_configuration(self):\n",
        "        print(\"Configuration of the Memory Hierarchy\")\n",
        "        print(\"Data TLB configuration:\")\n",
        "        print(f\"Number of sets: {self.dtlb.num_sets}\")\n",
        "        print(f\"Set size: {self.dtlb.set_size}\")\n",
        "\n",
        "        print(\"Page Table configuration:\")\n",
        "        print(f\"Number of virtual pages: {self.pt.num_entries}\")\n",
        "\n",
        "        print(\"Data Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.dc.num_sets}\")\n",
        "        print(f\"Set size: {self.dc.set_size}\")\n",
        "        print(f\"Line size: {self.dc.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.dc.write_allocate else 'n'}\")\n",
        "\n",
        "        print(\"L2 Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.l2.num_sets}\")\n",
        "        print(f\"Set size: {self.l2.set_size}\")\n",
        "        print(f\"Line size: {self.l2.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.l2.write_allocate else 'n'}\")\n",
        "        #def print_configuration(self):\n",
        "        print(\"Configuration of the Memory Hierarchy\")\n",
        "\n",
        "\n",
        "    def simulate_memory_hierarchy(self):\n",
        "        for reference in self.trace_data:\n",
        "            # Extract the access type and address from the reference\n",
        "            access_type, address = reference.split(':')\n",
        "\n",
        "            if self.config_data.get('Virtual addresses', 'n') == 'y':\n",
        "                # Perform virtual-to-physical address translation\n",
        "                virtual_address = int(address, 16)\n",
        "\n",
        "                # Update the TLB, PT, and associated caches accordingly\n",
        "                if self.config_data.get('TLB', 'n') == 'y':\n",
        "                    tlb_result = self.dtlb.lookup(virtual_address)\n",
        "                    if tlb_result is None:\n",
        "                        tlb_result = self.pt.lookup(virtual_address)\n",
        "                        if tlb_result is not None:\n",
        "                            self.dtlb.update(virtual_address, tlb_result['physical_address'])\n",
        "\n",
        "                if self.config_data.get('PT', 'n') == 'y':\n",
        "                    pt_result = self.pt.lookup(virtual_address)\n",
        "                    if pt_result is None:\n",
        "                        # Handle page fault\n",
        "                        pass\n",
        "\n",
        "                # Perform physical address translation\n",
        "                physical_address = self.pt.translate(virtual_address)\n",
        "\n",
        "            if self.config_data.get('DC', 'n') == 'y':\n",
        "                # Simulate the behavior of the DC\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "            if self.config_data.get('L2 cache', 'n') == 'y':\n",
        "                # Simulate the behavior of the L2 cache\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "\n",
        "    def print_configuration(self):\n",
        "        print(\"Configuration of the Memory Hierarchy\")\n",
        "        print(\"Data TLB configuration:\")\n",
        "        print(f\"Number of sets: {self.dtlb.num_sets}\")\n",
        "        print(f\"Set size: {self.dtlb.set_size}\")\n",
        "\n",
        "        print(\"Page Table configuration:\")\n",
        "        print(f\"Number of virtual pages: {self.pt.num_entries}\")\n",
        "\n",
        "        print(\"Data Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.dc.num_sets}\")\n",
        "        print(f\"Set size: {self.dc.set_size}\")\n",
        "        print(f\"Line size: {self.dc.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.dc.write_allocate else 'n'}\")\n",
        "\n",
        "        print(\"L2 Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.l2.num_sets}\")\n",
        "        print(f\"Set size: {self.l2.set_size}\")\n",
        "        print(f\"Line size: {self.l2.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.l2.write_allocate else 'n'}\")\n",
        "\n",
        "\n",
        "    def print_reference_information(self):\n",
        "        print(\"Information about each Reference\")\n",
        "        print(\"Virtual Virt. Page TLB TLB TLB PT Phys DC DC L2 L2\")\n",
        "        print(\"Address Page # Off Tag Ind Res. Res. Pg # DC Tag Ind Res. L2 Tag Ind Res.\")\n",
        "        print(\"-------- ------ ---- ------ --- ---- ---- ---- ------ --- ---- ------ --- ----\")\n",
        "\n",
        "        for reference in self.trace_data:\n",
        "            # Extract the access type and address from the reference\n",
        "            access_type, address = reference.split(':')\n",
        "\n",
        "            if self.config_data.get('Virtual addresses', 'n') == 'y':\n",
        "                # Perform virtual-to-physical address translation\n",
        "                virtual_address = int(address, 16)\n",
        "\n",
        "                # Obtain the relevant information\n",
        "                virtual_page_number = virtual_address >> self.pt.page_offset_bits\n",
        "                page_offset = virtual_address & ((1 << self.pt.page_offset_bits) - 1)\n",
        "                tlb_tag, tlb_index, tlb_result = self.dtlb.lookup_info(virtual_page_number)\n",
        "                pt_result = self.pt.lookup_info(virtual_page_number)\n",
        "\n",
        "                # Print the information\n",
        "                print(f\"{address} {virtual_page_number} {page_offset} {tlb_tag} {tlb_index} {tlb_result} {pt_result['physical_page_number']} {pt_result['dc_tag']} {pt_result['dc_index']} {pt_result['dc_result']} {pt_result['l2_tag']} {pt_result['l2_index']} {pt_result['l2_result']}\")\n",
        "\n",
        "# Upload the configuration file\n",
        "config_file = files.upload()\n",
        "config_file_path = list(config_file.keys())[0]\n",
        "\n",
        "# Upload the trace file\n",
        "trace_file = files.upload()\n",
        "trace_file_path = list(trace_file.keys())[0]\n",
        "\n",
        "# Create an instance of the MemoryHierarchySimulator\n",
        "simulator = MemoryHierarchySimulator(config_file_path, trace_file_path)\n",
        "\n",
        "# Read the configuration\n",
        "simulator.read_configuration()\n",
        "\n",
        "# Initialize the memory hierarchy\n",
        "simulator.initialize_memory_hierarchy()\n",
        "\n",
        "# Read the trace data\n",
        "simulator.read_trace_data()\n",
        "\n",
        "# Simulate the memory hierarchy\n",
        "#simulator.simulate_memory_hierarchy()\n",
        "simulator.simulate()\n",
        "# Print the configuration\n",
        "#simulator.print_configuration()\n",
        "def read_configuration(self):\n",
        "    with open(self.config_file_path, 'r') as config_file:\n",
        "        config_lines = config_file.readlines()\n",
        "\n",
        "    for line in config_lines:\n",
        "        if ':' in line:\n",
        "            key, value = line.strip().split(':')\n",
        "            self.config_data[key.strip()] = value.strip()\n",
        "            print(f\"{key.strip()}: {value.strip()}\")  # Print the configuration line\n",
        "\n",
        "# Print the reference information\n",
        "#simulator.print_reference_information()\n",
        "def simulate(self):\n",
        "    for address, access_type in self.trace_data:\n",
        "        # Check DTLB\n",
        "        dtlb_lookup_result = self.dtlb.lookup(address)\n",
        "        if dtlb_lookup_result is None:\n",
        "            self.misses['dtlb'] += 1\n",
        "            dtlb_lookup_result = self.pt.lookup(address)\n",
        "            if dtlb_lookup_result is None:\n",
        "                self.misses['pt'] += 1\n",
        "                physical_address = address\n",
        "            else:\n",
        "                self.hits['pt'] += 1\n",
        "                physical_address = dtlb_lookup_result['physical_address']\n",
        "                self.dtlb.update(address, physical_address)\n",
        "        else:\n",
        "            self.hits['dtlb'] += 1\n",
        "            physical_address = dtlb_lookup_result['physical_address']\n",
        "\n",
        "        # Access DC\n",
        "        self.dc.update_cache(physical_address, access_type == 'W')\n",
        "\n",
        "        # Access L2 cache\n",
        "        self.l2.update_cache(physical_address, access_type == 'W')\n",
        "\n",
        "        # Print reference information\n",
        "        print(f\"Address: {address}, Access Type: {access_type}, Physical Address: {physical_address}\")\n",
        "\n",
        "    print('DTLB hits:', self.hits['dtlb'])\n",
        "    print('DTLB misses:', self.misses['dtlb'])\n",
        "    print('PT hits:', self.hits['pt'])\n",
        "    print('PT misses:', self.misses['pt'])\n",
        "    print('DC hits:', self.hits['dc'])\n",
        "    print('DC misses:', self.misses['dc'])\n",
        "    print('L2 cache hits:', self.hits['l2'])\n",
        "    print('L2 cache misses:', self.misses['l2'])\n",
        "\n"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "@@@@"
      ],
      "metadata": {
        "id": "JXMpOM1UZEEJ"
      }
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "colab": {
          "background_save": true
        },
        "id": "-cAz1oDfNYOA"
      },
      "outputs": [],
      "source": [
        "\n",
        "from google.colab import files\n",
        "\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        # Initialize the memory hierarchy components based on the configuration\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets', '0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            self.trace_data.append(line.strip())\n",
        "\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "    def simulate_memory_hierarchy(self):\n",
        "        for reference in self.trace_data:\n",
        "            # Extract the access type and address from the reference\n",
        "            access_type, address = reference.split(':')\n",
        "\n",
        "            if self.config_data.get('Virtual addresses', 'n') == 'y':\n",
        "                # Perform virtual-to-physical address translation\n",
        "                virtual_address = int(address, 16)\n",
        "\n",
        "                # Update the TLB, PT, and associated caches accordingly\n",
        "                if self.config_data.get('TLB', 'n') == 'y':\n",
        "                    tlb_result = self.dtlb.lookup(virtual_address)\n",
        "                    if tlb_result is None:\n",
        "                        tlb_result = self.pt.lookup(virtual_address)\n",
        "                        if tlb_result is not None:\n",
        "                            self.dtlb.update(virtual_address, tlb_result['physical_address'])\n",
        "\n",
        "                if self.config_data.get('PT', 'n') == 'y':\n",
        "                    pt_result = self.pt.lookup(virtual_address)\n",
        "                    if pt_result is None:\n",
        "                        # Handle page fault\n",
        "                        pass\n",
        "\n",
        "                # Perform physical address translation\n",
        "                physical_address = self.pt.translate(virtual_address)\n",
        "\n",
        "            if self.config_data.get('DC', 'n') == 'y':\n",
        "                # Simulate the behavior of the DC\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "            if self.config_data.get('L2 cache', 'n') == 'y':\n",
        "                # Simulate the behavior of the L2 cache\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "\n",
        "    def print_configuration(self):\n",
        "        print(\"Configuration of the Memory Hierarchy\")\n",
        "        print(\"Data TLB configuration:\")\n",
        "        print(f\"Number of sets: {self.dtlb.num_sets}\")\n",
        "        print(f\"Set size: {self.dtlb.set_size}\")\n",
        "\n",
        "        print(\"Page Table configuration:\")\n",
        "        print(f\"Number of virtual pages: {self.pt.num_entries}\")\n",
        "\n",
        "        print(\"Data Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.dc.num_sets}\")\n",
        "        print(f\"Set size: {self.dc.set_size}\")\n",
        "        print(f\"Line size: {self.dc.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.dc.write_allocate else 'n'}\")\n",
        "\n",
        "        print(\"L2 Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.l2.num_sets}\")\n",
        "        print(f\"Set size: {self.l2.set_size}\")\n",
        "        print(f\"Line size: {self.l2.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.l2.write_allocate else 'n'}\")\n",
        "\n",
        "\n",
        "    def print_reference_information(self):\n",
        "        print(\"Information about each Reference\")\n",
        "        print(\"Virtual Virt. Page TLB TLB TLB PT Phys DC DC L2 L2\")\n",
        "        print(\"Address Page # Off Tag Ind Res. Res. Pg # DC Tag Ind Res. L2 Tag Ind Res.\")\n",
        "        print(\"-------- ------ ---- ------ --- ---- ---- ---- ------ --- ---- ------ --- ----\")\n",
        "\n",
        "        for reference in self.trace_data:\n",
        "            # Extract the access type and address from the reference\n",
        "            access_type, address = reference.split(':')\n",
        "\n",
        "            if self.config_data.get('Virtual addresses', 'n') == 'y':\n",
        "                # Perform virtual-to-physical address translation\n",
        "                virtual_address = int(address, 16)\n",
        "\n",
        "                # Obtain the relevant information\n",
        "                virtual_page_number = virtual_address >> self.pt.page_offset_bits\n",
        "                page_offset = virtual_address & ((1 << self.pt.page_offset_bits) - 1)\n",
        "                tlb_tag, tlb_index, tlb_result = self.dtlb.lookup_info(virtual_page_number)\n",
        "                pt_result = self.pt.lookup_info(virtual_page_number)\n"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [],
      "metadata": {
        "id": "lQso7WnJWEUL"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class DTLB:\n",
        "    def __init__(self, num_sets, set_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    def lookup(self, address):\n",
        "        set_index, tag = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        if tag in cache_set:\n",
        "            return {'physical_address': address}\n",
        "        else:\n",
        "            return None\n",
        "\n",
        "    def update(self, address, physical_address):\n",
        "        set_index, tag = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        cache_set.remove(None)\n",
        "        cache_set.append(tag)\n",
        "\n",
        "    def get_indices(self, address):\n",
        "        set_index = (address // self.set_size) % self.num_sets\n",
        "        tag = address // self.set_size\n",
        "        return set_index, tag\n",
        "\n",
        "\n",
        "class PageTable:\n",
        "    def __init__(self, num_entries):\n",
        "        self.num_entries = num_entries\n",
        "        self.entries = {}\n",
        "\n",
        "    def lookup(self, address):\n",
        "        if address in self.entries:\n",
        "            return {'physical_address': self.entries[address]}\n",
        "        else:\n",
        "            return None\n",
        "\n",
        "    def update(self, address, physical_address):\n",
        "        self.entries[address] = physical_address\n",
        "\n",
        "\n",
        "class DataCache:\n",
        "    def __init__(self, num_sets, set_size, line_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.line_size = line_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    def update_cache(self, address, is_write):\n",
        "        set_index, line_offset = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        cache_line = cache_set[line_offset]\n",
        "        if cache_line is not None and cache_line == address:\n",
        "            return  # Hit\n",
        "        else:\n",
        "            cache_set[line_offset] = address\n",
        "            return  # Miss\n",
        "\n",
        "    def get_indices(self, address):\n",
        "        set_index = (address // self.line_size) % self.num_sets\n",
        "        line_offset = (address // self.line_size) % self.set_size\n",
        "        return set_index, line_offset\n",
        "\n",
        "\n",
        "class L2Cache:\n",
        "    def __init__(self, num_sets, set_size, line_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.line_size = line_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    def update_cache(self, address, is_write):\n",
        "        set_index, line_offset = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        cache_line = cache_set[line_offset]\n",
        "        if cache_line is not None and cache_line == address:\n",
        "            return  # Hit\n",
        "        else:\n",
        "            cache_set[line_offset] = address\n",
        "            return  # Miss\n",
        "\n",
        "    def get_indices(self, address):\n",
        "        set_index = (address // self.line_size) % self.num_sets\n",
        "        line_offset = (address // self.line_size) % self.set_size\n",
        "        return set_index, line_offset\n",
        "\n",
        "\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets',I apologize for the incomplete response. Here's the rest of the code:\n",
        "\n",
        "```python\n",
        "'0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            if ':' in line:\n",
        "                address, access_type = line.strip().split(':')\n",
        "                self.trace_data.append((int(address.strip(), 16), access_type.strip()))\n",
        "\n",
        "    def simulate(self):\n",
        "        for address, access_type in self.trace_data:\n",
        "            # Check DTLB\n",
        "            dtlb_lookup_result = self.dtlb.lookup(address)\n",
        "            if dtlb_lookup_result is None:\n",
        "                self.misses['dtlb'] += 1\n",
        "                dtlb_lookup_result = self.pt.lookup(address)\n",
        "                if dtlb_lookup_result is None:\n",
        "                    self.misses['pt'] += 1\n",
        "                    physical_address = address\n",
        "                else:\n",
        "                    self.hits['pt'] += 1\n",
        "                    physical_address = dtlb_lookup_result['physical_address']\n",
        "                    self.dtlb.update(address, physical_address)\n",
        "            else:\n",
        "                self.hits['dtlb'] += 1\n",
        "                physical_address = dtlb_lookup_result['physical_address']\n",
        "\n",
        "            # Access DC\n",
        "            self.dc.update_cache(physical_address, access_type == 'W')\n",
        "\n",
        "            # Access L2 cache\n",
        "            self.l2.update_cache(physical_address, access_type == 'W')\n",
        "\n",
        "        print('DTLB hits:', self.hits['dtlb'])\n",
        "        print('DTLB misses:', self.misses['dtlb'])\n",
        "        print('PT hits:', self.hits['pt'])\n",
        "        print('PT misses:', self.misses['pt'])\n",
        "        print('DC hits:', self.hits['dc'])\n",
        "        print('DC misses:', self.misses['dc'])\n",
        "        print('L2 cache hits:', self.hits['l2'])\n",
        "        print('L2 cache misses:', self.misses['l2'])\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 130
        },
        "id": "scg39aElWE5h",
        "outputId": "e370f39e-0bdf-417b-96e6-f3cfc7b79139"
      },
      "execution_count": 49,
      "outputs": [
        {
          "output_type": "error",
          "ename": "SyntaxError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;36m  File \u001b[0;32m\"<ipython-input-49-fa895ff04e3c>\"\u001b[0;36m, line \u001b[0;32m117\u001b[0m\n\u001b[0;31m    num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets',I apologize for the incomplete response. Here's the rest of the code:\u001b[0m\n\u001b[0m                                                                                                                                ^\u001b[0m\n\u001b[0;31mSyntaxError\u001b[0m\u001b[0;31m:\u001b[0m unterminated string literal (detected at line 117)\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "class DTLB:\n",
        "    def __init__(self, num_sets, set_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    def lookup(self, address):\n",
        "        set_index, tag = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        if tag in cache_set:\n",
        "            return {'physical_address': address}\n",
        "        else:\n",
        "            return None\n",
        "\n",
        "    def update(self, address, physical_address):\n",
        "        set_index, tag = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        cache_set.remove(None)\n",
        "        cache_set.append(tag)\n",
        "\n",
        "    def get_indices(self, address):\n",
        "        set_index = (address // self.set_size) % self.num_sets\n",
        "        tag = address // self.set_size\n",
        "        return set_index, tag\n",
        "\n",
        "\n",
        "class PageTable:\n",
        "    def __init__(self, num_entries):\n",
        "        self.num_entries = num_entries\n",
        "        self.entries = {}\n",
        "\n",
        "    def lookup(self, address):\n",
        "        if address in self.entries:\n",
        "            return {'physical_address': self.entries[address]}\n",
        "        else:\n",
        "            return None\n",
        "\n",
        "    def update(self, address, physical_address):\n",
        "        self.entries[address] = physical_address\n",
        "\n",
        "\n",
        "class DataCache:\n",
        "    def __init__(self, num_sets, set_size, line_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.line_size = line_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    def update_cache(self, address, is_write):\n",
        "        set_index, line_offset = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        cache_line = cache_set[line_offset]\n",
        "        if cache_line is not None and cache_line == address:\n",
        "            return  # Hit\n",
        "        else:\n",
        "            cache_set[line_offset] = address\n",
        "            return  # Miss\n",
        "\n",
        "    def get_indices(self, address):\n",
        "        set_index = (address // self.line_size) % self.num_sets\n",
        "        line_offset = (address // self.line_size) % self.set_size\n",
        "        return set_index, line_offset\n",
        "\n",
        "\n",
        "class L2Cache:\n",
        "    def __init__(self, num_sets, set_size, line_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.line_size = line_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    def update_cache(self, address, is_write):\n",
        "        set_index, line_offset = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        cache_line = cache_set[line_offset]\n",
        "        if cache_line is not None and cache_line == address:\n",
        "            return  # Hit\n",
        "        else:\n",
        "            cache_set[line_offset] = address\n",
        "            return  # Miss\n",
        "\n",
        "    def get_indices(self, address):\n",
        "        set_index = (address // self.line_size) % self.num_sets\n",
        "        line_offset = (address // self.line_size) % self.set_size\n",
        "        return set_index, line_offset\n",
        "\n",
        "\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets',I apologize for the incomplete response. Here's the rest of the code:'0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            if ':' in line:\n",
        "                address, access_type = line.strip().split(':')\n",
        "                self.trace_data.append((int(address.strip(), 16), access_type.strip()))\n",
        "\n",
        "    def simulate(self):\n",
        "        for address, access_type in self.trace_data:\n",
        "            # Check DTLB\n",
        "            dtlb_lookup_result = self.dtlb.lookup(address)\n",
        "            if dtlb_lookup_result is None:\n",
        "                self.misses['dtlb'] += 1\n",
        "                dtlb_lookup_result = self.pt.lookup(address)\n",
        "                if dtlb_lookup_result is None:\n",
        "                    self.misses['pt'] += 1\n",
        "                    physical_address = address\n",
        "                else:\n",
        "                    self.hits['pt'] += 1\n",
        "                    physical_address = dtlb_lookup_result['physical_address']\n",
        "                    self.dtlb.update(address, physical_address)\n",
        "            else:\n",
        "                self.hits['dtlb'] += 1\n",
        "                physical_address = dtlb_lookup_result['physical_address']\n",
        "\n",
        "            # Access DC\n",
        "            self.dc.update_cache(physical_address, access_type == 'W')\n",
        "\n",
        "            # Access L2 cache\n",
        "            self.l2.update_cache(physical_address, access_type == 'W')\n",
        "\n",
        "print('DTLB hits:', simulator.hits['dtlb'])\n",
        "print('DTLB misses:', simulator.misses['dtlb'])\n",
        "print('PT hits:', simulator.hits['pt'])\n",
        "print('PT misses:', simulator.misses['pt'])\n",
        "print('DC hits:', simulator.hits['dc'])\n",
        "print('DC misses:', simulator.misses['dc'])\n",
        "print('L2 cache hits:', simulator.hits['l2'])\n",
        "print('L2 cache misses:', simulator.misses['l2'])"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 130
        },
        "id": "vdz_svs_V7cG",
        "outputId": "78e42686-4a36-4fbf-e959-afe4b6a728cf"
      },
      "execution_count": 51,
      "outputs": [
        {
          "output_type": "error",
          "ename": "SyntaxError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;36m  File \u001b[0;32m\"<ipython-input-51-e6aae90e81ce>\"\u001b[0;36m, line \u001b[0;32m117\u001b[0m\n\u001b[0;31m    num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets',I apologize for the incomplete response. Here's the rest of the code:'0'))\u001b[0m\n\u001b[0m                                                                                                                                                          ^\u001b[0m\n\u001b[0;31mSyntaxError\u001b[0m\u001b[0;31m:\u001b[0m unterminated string literal (detected at line 117)\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "Test2"
      ],
      "metadata": {
        "id": "hVxg9_gsYvIF"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class DTLB:\n",
        "    def __init__(self, num_sets, set_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    # Rest of the class code...\n",
        "\n",
        "class PageTable:\n",
        "    def __init__(self, num_entries):\n",
        "        self.num_entries = num_entries\n",
        "        self.entries = {}\n",
        "\n",
        "    # Rest of the class code...\n",
        "\n",
        "class DataCache:\n",
        "    def __init__(self, num_sets, set_size, line_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.line_size = line_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    # Rest of the class code...\n",
        "\n",
        "class L2Cache:\n",
        "    def __init__(self, num_sets, set_size, line_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.line_size = line_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    # Rest of the class code...\n",
        "\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    # Rest of the class code...\n",
        "\n",
        "simulator = MemoryHierarchySimulator(config_file_path, trace_file_path)\n",
        "\n",
        "# Read the configuration file\n",
        "simulator.read_configuration()\n",
        "\n",
        "# Initialize the memory hierarchy components\n",
        "simulator.initialize_memory_hierarchy()\n",
        "\n",
        "# Read the trace data from the uploaded trace.dat file\n",
        "simulator.read_trace_data()\n",
        "\n",
        "# Simulate the memory hierarchy\n",
        "simulator.simulate()\n",
        "\n",
        "# Print the simulation results\n",
        "print('DTLB hits:', simulator.hits['dtlb'])\n",
        "print('DTLB misses:', simulator.misses['dtlb'])\n",
        "print('PT hits:', simulator.hits['pt'])\n",
        "print('PT misses:', simulator.misses['pt'])\n",
        "print('DC hits:', simulator.hits['dc'])\n",
        "print('DC misses:', simulator.misses['dc'])\n",
        "print('L2 cache hits:', simulator.hits['l2'])\n",
        "print('L2 cache misses:', simulator.misses['l2'])\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 235
        },
        "id": "0NLqpaaRYxaX",
        "outputId": "065873ca-f45f-4c07-a6c0-3edd8baedbef"
      },
      "execution_count": 53,
      "outputs": [
        {
          "output_type": "error",
          "ename": "AttributeError",
          "evalue": "ignored",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-53-993de6325c04>\u001b[0m in \u001b[0;36m<cell line: 64>\u001b[0;34m()\u001b[0m\n\u001b[1;32m     62\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     63\u001b[0m \u001b[0;31m# Initialize the memory hierarchy components\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m---> 64\u001b[0;31m \u001b[0msimulator\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0minitialize_memory_hierarchy\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     65\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     66\u001b[0m \u001b[0;31m# Read the trace data from the uploaded trace.dat file\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mAttributeError\u001b[0m: 'MemoryHierarchySimulator' object has no attribute 'initialize_memory_hierarchy'"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "Test"
      ],
      "metadata": {
        "id": "rN4TQw0IW200"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "class DTLB:\n",
        "    def __init__(self, num_sets, set_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    def lookup(self, address):\n",
        "        set_index, tag = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        if tag in cache_set:\n",
        "            return {'physical_address': address}\n",
        "        else:\n",
        "            return None\n",
        "\n",
        "    def update(self, address, physical_address):\n",
        "        set_index, tag = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        cache_set.remove(None)\n",
        "        cache_set.append(tag)\n",
        "\n",
        "    def get_indices(self, address):\n",
        "        set_index = (address // self.set_size) % self.num_sets\n",
        "        tag = address // self.set_size\n",
        "        return set_index, tag\n",
        "\n",
        "\n",
        "class PageTable:\n",
        "    def __init__(self, num_entries):\n",
        "        self.num_entries = num_entries\n",
        "        self.entries = {}\n",
        "\n",
        "    def lookup(self, address):\n",
        "        if address in self.entries:\n",
        "            return {'physical_address': self.entries[address]}\n",
        "        else:\n",
        "            return None\n",
        "\n",
        "    def update(self, address, physical_address):\n",
        "        self.entries[address] = physical_address\n",
        "\n",
        "\n",
        "class DataCache:\n",
        "    def __init__(self, num_sets, set_size, line_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.line_size = line_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    def update_cache(self, address, is_write):\n",
        "        set_index, line_offset = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        cache_line = cache_set[line_offset]\n",
        "        if cache_line is not None and cache_line == address:\n",
        "            return  # Hit\n",
        "        else:\n",
        "            cache_set[line_offset] = address\n",
        "            return  # Miss\n",
        "\n",
        "    def get_indices(self, address):\n",
        "        set_index = (address // self.line_size) % self.num_sets\n",
        "        line_offset = (address // self.line_size) % self.set_size\n",
        "        return set_index, line_offset\n",
        "\n",
        "\n",
        "class L2Cache:\n",
        "    def __init__(self, num_sets, set_size, line_size):\n",
        "        self.num_sets = num_sets\n",
        "        self.set_size = set_size\n",
        "        self.line_size = line_size\n",
        "        self.cache = [[None for _ in range(set_size)] for _ in range(num_sets)]\n",
        "\n",
        "    def update_cache(self, address, is_write):\n",
        "        set_index, line_offset = self.get_indices(address)\n",
        "        cache_set = self.cache[set_index]\n",
        "        cache_line = cache_set[line_offset]\n",
        "        if cache_line is not None and cache_line == address:\n",
        "            return  # Hit\n",
        "        else:\n",
        "            cache_set[line_offset] = address\n",
        "            return  # Miss\n",
        "\n",
        "    def get_indices(self, address):\n",
        "        set_index = (address // self.line_size) % self.num_sets\n",
        "        line_offset = (address // self.line_size) % self.set_size\n",
        "        return set_index, line_offset\n",
        "\n",
        "\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets', '0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            if ':' in line:\n",
        "                address, access_type = line.strip().split(':')\n",
        "                self.trace_data.append((int(address.strip(), 16), access_type.strip()))\n",
        "\n",
        "    def simulate(self):\n",
        "        for address, access_type in self.trace_data:\n",
        "            # Check DTLB\n",
        "            dtlb_lookup_result = self.dtlb.lookup(address)\n",
        "            if dtlb_lookup_result is None:\n",
        "                self.misses['dtlb'] += 1\n",
        "                dtlb_lookup_result = self.pt.lookup(address)\n",
        "                if dtlb_lookup_result is None:\n",
        "                    self.misses['pt'] += 1\n",
        "                    physical_address = address\n",
        "                else:\n",
        "                    self.hits['pt'] += 1\n",
        "                    physical_address = dtlb_lookup_result['physical_address']\n",
        "                    self.dtlb.update(address, physical_address)\n",
        "            else:\n",
        "                self.hits['dtlb'] += 1\n",
        "                physical_address = dtlb_lookup_result['physical_address']\n",
        "\n",
        "            # Access DC\n",
        "            self.dc.update_cache(physical_address, access_type == 'W')\n",
        "\n",
        "            # Access L2 cache\n",
        "            self.l2.update_cache(physical_address, access_type == 'W')\n",
        "\n",
        "print('DTLB hits:', simulator.hits['dtlb'])\n",
        "print('DTLB misses:', simulator.misses['dtlb'])\n",
        "print('PT hits:', simulator.hits['pt'])\n",
        "print('PT misses:', simulator.misses['pt'])\n",
        "print('DC hits:', simulator.hits['dc'])\n",
        "print('DC misses:', simulator.misses['dc'])\n",
        "print('L2 cache hits:', simulator.hits['l2'])\n",
        "print('L2 cache misses:', simulator.misses['l2'])\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "WtohPGx6W0Nl",
        "outputId": "40c52b34-909b-424d-980e-241b0f0ca0e6"
      },
      "execution_count": 47,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "DTLB hits: 0\n",
            "DTLB misses: 0\n",
            "PT hits: 0\n",
            "PT misses: 0\n",
            "DC hits: 0\n",
            "DC misses: 0\n",
            "L2 cache hits: 0\n",
            "L2 cache misses: 0\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "CTAwPcXnPliE"
      },
      "source": [
        "end"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 412
        },
        "id": "jjD4dgO9MfUB",
        "outputId": "8a12bb75-1075-41e1-8c52-be63575f8508"
      },
      "outputs": [
        {
          "data": {
            "text/html": [
              "\n",
              "     <input type=\"file\" id=\"files-6faab438-e5ef-4a5e-980c-373aa604bfac\" name=\"files[]\" multiple disabled\n",
              "        style=\"border:none\" />\n",
              "     <output id=\"result-6faab438-e5ef-4a5e-980c-373aa604bfac\">\n",
              "      Upload widget is only available when the cell has been executed in the\n",
              "      current browser session. Please rerun this cell to enable.\n",
              "      </output>\n",
              "      <script>// Copyright 2017 Google LLC\n",
              "//\n",
              "// Licensed under the Apache License, Version 2.0 (the \"License\");\n",
              "// you may not use this file except in compliance with the License.\n",
              "// You may obtain a copy of the License at\n",
              "//\n",
              "//      http://www.apache.org/licenses/LICENSE-2.0\n",
              "//\n",
              "// Unless required by applicable law or agreed to in writing, software\n",
              "// distributed under the License is distributed on an \"AS IS\" BASIS,\n",
              "// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\n",
              "// See the License for the specific language governing permissions and\n",
              "// limitations under the License.\n",
              "\n",
              "/**\n",
              " * @fileoverview Helpers for google.colab Python module.\n",
              " */\n",
              "(function(scope) {\n",
              "function span(text, styleAttributes = {}) {\n",
              "  const element = document.createElement('span');\n",
              "  element.textContent = text;\n",
              "  for (const key of Object.keys(styleAttributes)) {\n",
              "    element.style[key] = styleAttributes[key];\n",
              "  }\n",
              "  return element;\n",
              "}\n",
              "\n",
              "// Max number of bytes which will be uploaded at a time.\n",
              "const MAX_PAYLOAD_SIZE = 100 * 1024;\n",
              "\n",
              "function _uploadFiles(inputId, outputId) {\n",
              "  const steps = uploadFilesStep(inputId, outputId);\n",
              "  const outputElement = document.getElementById(outputId);\n",
              "  // Cache steps on the outputElement to make it available for the next call\n",
              "  // to uploadFilesContinue from Python.\n",
              "  outputElement.steps = steps;\n",
              "\n",
              "  return _uploadFilesContinue(outputId);\n",
              "}\n",
              "\n",
              "// This is roughly an async generator (not supported in the browser yet),\n",
              "// where there are multiple asynchronous steps and the Python side is going\n",
              "// to poll for completion of each step.\n",
              "// This uses a Promise to block the python side on completion of each step,\n",
              "// then passes the result of the previous step as the input to the next step.\n",
              "function _uploadFilesContinue(outputId) {\n",
              "  const outputElement = document.getElementById(outputId);\n",
              "  const steps = outputElement.steps;\n",
              "\n",
              "  const next = steps.next(outputElement.lastPromiseValue);\n",
              "  return Promise.resolve(next.value.promise).then((value) => {\n",
              "    // Cache the last promise value to make it available to the next\n",
              "    // step of the generator.\n",
              "    outputElement.lastPromiseValue = value;\n",
              "    return next.value.response;\n",
              "  });\n",
              "}\n",
              "\n",
              "/**\n",
              " * Generator function which is called between each async step of the upload\n",
              " * process.\n",
              " * @param {string} inputId Element ID of the input file picker element.\n",
              " * @param {string} outputId Element ID of the output display.\n",
              " * @return {!Iterable<!Object>} Iterable of next steps.\n",
              " */\n",
              "function* uploadFilesStep(inputId, outputId) {\n",
              "  const inputElement = document.getElementById(inputId);\n",
              "  inputElement.disabled = false;\n",
              "\n",
              "  const outputElement = document.getElementById(outputId);\n",
              "  outputElement.innerHTML = '';\n",
              "\n",
              "  const pickedPromise = new Promise((resolve) => {\n",
              "    inputElement.addEventListener('change', (e) => {\n",
              "      resolve(e.target.files);\n",
              "    });\n",
              "  });\n",
              "\n",
              "  const cancel = document.createElement('button');\n",
              "  inputElement.parentElement.appendChild(cancel);\n",
              "  cancel.textContent = 'Cancel upload';\n",
              "  const cancelPromise = new Promise((resolve) => {\n",
              "    cancel.onclick = () => {\n",
              "      resolve(null);\n",
              "    };\n",
              "  });\n",
              "\n",
              "  // Wait for the user to pick the files.\n",
              "  const files = yield {\n",
              "    promise: Promise.race([pickedPromise, cancelPromise]),\n",
              "    response: {\n",
              "      action: 'starting',\n",
              "    }\n",
              "  };\n",
              "\n",
              "  cancel.remove();\n",
              "\n",
              "  // Disable the input element since further picks are not allowed.\n",
              "  inputElement.disabled = true;\n",
              "\n",
              "  if (!files) {\n",
              "    return {\n",
              "      response: {\n",
              "        action: 'complete',\n",
              "      }\n",
              "    };\n",
              "  }\n",
              "\n",
              "  for (const file of files) {\n",
              "    const li = document.createElement('li');\n",
              "    li.append(span(file.name, {fontWeight: 'bold'}));\n",
              "    li.append(span(\n",
              "        `(${file.type || 'n/a'}) - ${file.size} bytes, ` +\n",
              "        `last modified: ${\n",
              "            file.lastModifiedDate ? file.lastModifiedDate.toLocaleDateString() :\n",
              "                                    'n/a'} - `));\n",
              "    const percent = span('0% done');\n",
              "    li.appendChild(percent);\n",
              "\n",
              "    outputElement.appendChild(li);\n",
              "\n",
              "    const fileDataPromise = new Promise((resolve) => {\n",
              "      const reader = new FileReader();\n",
              "      reader.onload = (e) => {\n",
              "        resolve(e.target.result);\n",
              "      };\n",
              "      reader.readAsArrayBuffer(file);\n",
              "    });\n",
              "    // Wait for the data to be ready.\n",
              "    let fileData = yield {\n",
              "      promise: fileDataPromise,\n",
              "      response: {\n",
              "        action: 'continue',\n",
              "      }\n",
              "    };\n",
              "\n",
              "    // Use a chunked sending to avoid message size limits. See b/62115660.\n",
              "    let position = 0;\n",
              "    do {\n",
              "      const length = Math.min(fileData.byteLength - position, MAX_PAYLOAD_SIZE);\n",
              "      const chunk = new Uint8Array(fileData, position, length);\n",
              "      position += length;\n",
              "\n",
              "      const base64 = btoa(String.fromCharCode.apply(null, chunk));\n",
              "      yield {\n",
              "        response: {\n",
              "          action: 'append',\n",
              "          file: file.name,\n",
              "          data: base64,\n",
              "        },\n",
              "      };\n",
              "\n",
              "      let percentDone = fileData.byteLength === 0 ?\n",
              "          100 :\n",
              "          Math.round((position / fileData.byteLength) * 100);\n",
              "      percent.textContent = `${percentDone}% done`;\n",
              "\n",
              "    } while (position < fileData.byteLength);\n",
              "  }\n",
              "\n",
              "  // All done.\n",
              "  yield {\n",
              "    response: {\n",
              "      action: 'complete',\n",
              "    }\n",
              "  };\n",
              "}\n",
              "\n",
              "scope.google = scope.google || {};\n",
              "scope.google.colab = scope.google.colab || {};\n",
              "scope.google.colab._files = {\n",
              "  _uploadFiles,\n",
              "  _uploadFilesContinue,\n",
              "};\n",
              "})(self);\n",
              "</script> "
            ],
            "text/plain": [
              "<IPython.core.display.HTML object>"
            ]
          },
          "metadata": {},
          "output_type": "display_data"
        },
        {
          "name": "stdout",
          "output_type": "stream",
          "text": [
            "Saving trace.config to trace (1).config\n"
          ]
        },
        {
          "ename": "NameError",
          "evalue": "ignored",
          "output_type": "error",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mNameError\u001b[0m                                 Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-25-603a1f134f4d>\u001b[0m in \u001b[0;36m<cell line: 131>\u001b[0;34m()\u001b[0m\n\u001b[1;32m    129\u001b[0m \u001b[0;32mfrom\u001b[0m \u001b[0mgoogle\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mcolab\u001b[0m \u001b[0;32mimport\u001b[0m \u001b[0mfiles\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    130\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 131\u001b[0;31m \u001b[0;32mclass\u001b[0m \u001b[0mMemoryHierarchySimulator\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    132\u001b[0m     \u001b[0;32mdef\u001b[0m \u001b[0m__init__\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mself\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mconfig_file_path\u001b[0m\u001b[0;34m,\u001b[0m \u001b[0mtrace_file_path\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    133\u001b[0m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mconfig_file_path\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mconfig_file_path\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;32m<ipython-input-25-603a1f134f4d>\u001b[0m in \u001b[0;36mMemoryHierarchySimulator\u001b[0;34m()\u001b[0m\n\u001b[1;32m    232\u001b[0m     \u001b[0mtrace_file\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mfiles\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mupload\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    233\u001b[0m     \u001b[0mtrace_file_path\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mlist\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0mtrace_file\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mkeys\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m0\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 234\u001b[0;31m     \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mtrace_file_path\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mtrace_file_path\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    235\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    236\u001b[0m     \u001b[0;31m# Read the configuration from the uploaded trace.config file\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mNameError\u001b[0m: name 'self' is not defined"
          ]
        }
      ],
      "source": [
        "from google.colab import files\n",
        "\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        # Initialize the memory hierarchy components based on the configuration\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets', '0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            self.trace_data.append(line.strip())\n",
        "\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "    def simulate_memory_hierarchy(self):\n",
        "        for reference in self.trace_data:\n",
        "            # Extract the access type and address from the reference\n",
        "            access_type, address = reference.split(':')\n",
        "\n",
        "            if self.config_data.get('Virtual addresses', 'n') == 'y':\n",
        "                # Perform virtual-to-physical address translation\n",
        "                virtual_address = int(address, 16)\n",
        "\n",
        "                # Update the TLB, PT, and associated caches accordingly\n",
        "                if self.config_data.get('TLB', 'n') == 'y':\n",
        "                    tlb_result = self.dtlb.lookup(virtual_address)\n",
        "                    if tlb_result is None:\n",
        "                        tlb_result = self.pt.lookup(virtual_address)\n",
        "                        if tlb_result is not None:\n",
        "                            self.dtlb.update(virtual_address, tlb_result['physical_address'])\n",
        "\n",
        "                if self.config_data.get('PT', 'n') == 'y':\n",
        "                    pt_result = self.pt.lookup(virtual_address)\n",
        "                    if pt_result is None:\n",
        "                        # Handle page fault\n",
        "                        pass\n",
        "\n",
        "                # Perform physical address translation\n",
        "                physical_address = self.pt.translate(virtual_address)\n",
        "\n",
        "            if self.config_data.get('DC', 'n') == 'y':\n",
        "                # Simulate the behavior of the DC\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "            if self.config_data.get('L2 cache', 'n') == 'y':\n",
        "                # Simulate the behavior of the L2 cache\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "\n",
        "    def print_configuration(self):\n",
        "    #def print_configuration(self):\n",
        "        print(\"Configuration of the Memory Hierarchy\")\n",
        "        print(\"Data TLB configuration:\")\n",
        "        print(f\"Number of sets: {self.dtlb.num_sets}\")\n",
        "        print(f\"Set size: {self.dtlb.set_size}\")\n",
        "\n",
        "        print(\"Page Table configuration:\")\n",
        "        print(f\"Number of virtual pages: {self.pt.num_entries}\")\n",
        "\n",
        "        print(\"Data Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.dc.num_sets}\")\n",
        "        print(f\"Set size: {self.dc.set_size}\")\n",
        "        print(f\"Line size: {self.dc.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.dc.write_allocate else 'n'}\")\n",
        "\n",
        "        print(\"L2 Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.l2.num_sets}\")\n",
        "        print(f\"Set size: {self.l2.set_size}\")\n",
        "        print(f\"Line size: {self.l2.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.l2.write_allocate else 'n'}\")\n",
        "\n",
        "from google.colab import files\n",
        "\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        # Initialize the memory hierarchy components based on the configuration\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets', '0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            self.trace_data.append(line.strip())\n",
        "\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "    def simulate_memory_hierarchy(self):\n",
        "        for reference in self.trace_data:\n",
        "            # Extract the access type and address from the reference\n",
        "            access_type, address = reference.split(':')\n",
        "\n",
        "            if self.config_data.get('Virtual addresses', 'n') == 'y':\n",
        "                # Perform virtual-to-physical address translation\n",
        "                virtual_address = int(address, 16)\n",
        "\n",
        "                # Update the TLB, PT, and associated caches accordingly\n",
        "                if self.config_data.get('TLB', 'n') == 'y':\n",
        "                    tlb_result = self.dtlb.lookup(virtual_address)\n",
        "                    if tlb_result is None:\n",
        "                        tlb_result = self.pt.lookup(virtual_address)\n",
        "                        if tlb_result is not None:\n",
        "                            self.dtlb.update(virtual_address, tlb_result['physical_address'])\n",
        "\n",
        "                if self.config_data.get('PT', 'n') == 'y':\n",
        "                    pt_result = self.pt.lookup(virtual_address)\n",
        "                    if pt_result is None:\n",
        "                        # Handle page fault\n",
        "                        pass\n",
        "\n",
        "                # Perform physical address translation\n",
        "                physical_address = self.pt.translate(virtual_address)\n",
        "\n",
        "            if self.config_data.get('DC', 'n') == 'y':\n",
        "                # Simulate the behavior of the DC\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "            if self.config_data.get('L2 cache', 'n') == 'y':\n",
        "                # Simulate the behavior of the L2 cache\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                 #    config_file = files.upload()\n",
        "                      config_file_path = list(config_file.keys())[0]\n",
        "                      self.config_file_path = config_file_path\n",
        "\n",
        "                 # Upload trace.dat file\n",
        "    trace_file = files.upload()\n",
        "    trace_file_path = list(trace_file.keys())[0]\n",
        "    self.trace_file_path = trace_file_path\n",
        "\n",
        "    # Read the configuration from the uploaded trace.config file\n",
        "    self.read_configuration()\n",
        "\n",
        "    # Initialize the memory hierarchy components\n",
        "    self.initialize_memory_hierarchy()\n",
        "\n",
        "    # Read the trace data from the uploaded trace.dat file\n",
        "    self.read_trace_data()\n",
        "                  #  self.uploaded = files.upload()\n",
        "                 # lTo use the code in Google Colab, you need to upload the `trace.config` and `trace.dat` files to the Colab runtime environment. You can do this using the file upload feature in Colab. Here's an updated version of the code that includes the file upload steps:\n",
        "\n",
        "\n",
        "from google.colab import files\n",
        "\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        # Initialize the memory hierarchy components based on the configuration\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets', '0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            self.trace_data.append(line.strip())\n",
        "\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "    def simulate_memory_hierarchy(self):\n",
        "        for reference in self.trace_data:\n",
        "            # Extract the access type and address from the reference\n",
        "            access_type, address = reference.split(':')\n",
        "\n",
        "            if self.config_data.get('Virtual addresses', 'n') == 'y':\n",
        "                # Perform virtual-to-physical address translation\n",
        "                virtual_address = int(address, 16)\n",
        "\n",
        "                # Update the TLB, PT, and associated caches accordingly\n",
        "                if self.config_data.get('TLB', 'n') == 'y':\n",
        "                    tlb_result = self.dtlb.lookup(virtual_address)\n",
        "                    if tlb_result is None:\n",
        "                        tlb_result = self.pt.lookup(virtual_address)\n",
        "                        if tlb_result is not None:\n",
        "                            self.dtlb.update(virtual_address, tlb_result['physical_address'])\n",
        "\n",
        "                if self.config_data.get('PT', 'n') == 'y':\n",
        "                    pt_result = self.pt.lookup(virtual_address)\n",
        "                    if pt_result is None:\n",
        "                        # Handle page fault\n",
        "                        pass\n",
        "\n",
        "                # Perform physical address translation\n",
        "                physical_address = self.pt.translate(virtual_address)\n",
        "\n",
        "            if self.config_data.get('DC', 'n') == 'y':\n",
        "                # Simulate the behavior of the DC\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "            if self.config_data.get('L2 cache', 'n') == 'y':\n",
        "                # Simulate the behavior of the L2 cache\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "\n",
        "    def print_configuration(self):\n",
        "        print(\"Configuration of the Memory Hierarchy\")\n",
        "        print(\"Data TLB configuration:\")\n",
        "        print(f\"Number of sets: {self.dtlb.num_sets}\")\n",
        "        print(f\"Set size: {self.dtlb.set_size}\")\n",
        "\n",
        "        print(\"Page Table configuration:\")\n",
        "        print(f\"Number of virtual pages: {self.pt.num_entries}\")\n",
        "\n",
        "        print(\"Data Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.dc.num_sets}\")\n",
        "        print(f\"Set size: {self.dc.set_size}\")\n",
        "        print(f\"Line size: {self.dc.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.dc.write_allocate else 'n'}\")\n",
        "\n",
        "        print(\"L2 Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.l2.num_sets}\")\n",
        "        print(f\"Set size: {self.l2.set_size}\")\n",
        "        print(f\"Line size: {self.l2.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.l2.write_allocate else 'n'}\")\n",
        "\n",
        "\n",
        "    def print_reference_information(self):\n",
        "          #def print_simulation_statistics(self):\n",
        "        print(\"Simulation Statistics\")\n",
        "\n",
        "        # Print the number of hits, misses, and hit ratio for each level of the hierarchy\n",
        "        print(\"DTLB:\")\n",
        "        print(f\"DTLB hits: {self.hits['dtlb']}\")\n",
        "        print(f\"DTLB misses: {self.misses['dtlb']}\")\n",
        "        dtlb_hit_ratio = self.hits['dtlb'] / (self.hits['dtlb'] + self.misses['dtlb'])\n",
        "        print(f\"DTLB hit ratio: {dtlb_hit_ratio:.6f}\")\n",
        "\n",
        "        print(\"Page Table:\")\n",
        "        print(f\"PT hits: {self.hits['pt']}\")\n",
        "        print(f\"PT faults: {self.misses['pt']}\")\n",
        "        pt_hit_ratio = self.hits['pt'] / (self.hits['pt'] + self.misses['pt'])\n",
        "        print(f\"PT hit ratio: {pt_hit_ratio:.6f}\")\n",
        "\n",
        "        if self.config_data.get('DC', 'n') == 'y':\n",
        "            print(\"Data Cache:\")\n",
        "            print(f\"DC hits: {self.hits['dc']}\")\n",
        "            print(f\"DC misses: {self.misses['dc']}\")\n",
        "            dc_hit_ratio = self.hits['dc'] / (self.hits['dc'] + self.misses['dc'])\n",
        "            print(f\"DC hit ratio: {dc_hit_ratio:.6f}\")\n",
        "\n",
        "        if self.config_data.get('L2 cache', 'n') == 'y':\n",
        "            print(\"L2 Cache:\")\n",
        "            print(f\"L2 hits: {self.hits['l2']}\")\n",
        "            print(f\"L2 misses: {self.misses['l2']}\")\n",
        "            l2_hit_ratio = self.hits['l2'] / (self.hits['l2'] + self.misses['l2'])\n",
        "            print(f\"L2 hit ratio: {l2_hit_ratio:.6f}\")\n",
        "\n",
        "        # Print the number of reads, writes, read ratio, total memory references, accesses to the page table, and disk references\n",
        "        total_reads = self.accesses['R']\n",
        "        total_writes = self.accesses['W']\n",
        "        total_memory_references = total_reads + total_writes\n",
        "        read_ratio = total_reads / total_memory_references\n",
        "\n",
        "        print(f\"Total reads: {total_reads}\")\n",
        "        print(f\"Total writes: {total_writes}\")\n",
        "        print(f\"Read ratio: {read_ratio:.6f}\")\n",
        "        print(f\"Total memory references: {total_memory_references}\")\n",
        "        print(f\"Accesses to the page table: {self.page_table_accesses}\")\n",
        "        print(f\"Disk references: {self.disk_references}\")\n",
        "\n",
        "from google.colab import files\n",
        "\n",
        "class MemoryHierarchySimulator:\n",
        "    def __init__(self, config_file_path, trace_file_path):\n",
        "        self.config_file_path = config_file_path\n",
        "        self.trace_file_path = trace_file_path\n",
        "        self.config_data = {}\n",
        "        self.trace_data = []\n",
        "        self.hits = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.misses = {'dtlb': 0, 'pt': 0, 'dc': 0, 'l2': 0}\n",
        "        self.dtlb = None\n",
        "        self.pt = None\n",
        "        self.dc = None\n",
        "        self.l2 = None\n",
        "\n",
        "    def read_configuration(self):\n",
        "        with open(self.config_file_path, 'r') as config_file:\n",
        "            config_lines = config_file.readlines()\n",
        "\n",
        "        for line in config_lines:\n",
        "            if ':' in line:\n",
        "                key, value = line.strip().split(':')\n",
        "                self.config_data[key.strip()] = value.strip()\n",
        "\n",
        "    def initialize_memory_hierarchy(self):\n",
        "        # Initialize the memory hierarchy components based on the configuration\n",
        "        num_dtlb_sets = int(self.config_data.get('Data TLB configuration.Number of sets', '0'))\n",
        "        dtlb_set_size = int(self.config_data.get('Data TLB configuration.Set size', '0'))\n",
        "        num_pt_entries = int(self.config_data.get('Page Table configuration.Number of virtual pages', '0'))\n",
        "        num_dc_sets = int(self.config_data.get('Data Cache configuration.Number of sets', '0'))\n",
        "        dc_set_size = int(self.config_data.get('Data Cache configuration.Set size', '0'))\n",
        "        dc_line_size = int(self.config_data.get('Data Cache configuration.Line size', '0'))\n",
        "        num_l2_sets = int(self.config_data.get('L2 Cache configuration.Number of sets', '0'))\n",
        "        l2_set_size = int(self.config_data.get('L2 Cache configuration.Set size', '0'))\n",
        "        l2_line_size = int(self.config_data.get('L2 Cache configuration.Line size', '0'))\n",
        "\n",
        "        # Initialize DTLB\n",
        "        self.dtlb = DTLB(num_dtlb_sets, dtlb_set_size)\n",
        "\n",
        "        # Initialize PT\n",
        "        self.pt = PageTable(num_pt_entries)\n",
        "\n",
        "        # Initialize DC\n",
        "        self.dc = DataCache(num_dc_sets, dc_set_size, dc_line_size)\n",
        "\n",
        "        # Initialize L2 cache\n",
        "        self.l2 = L2Cache(num_l2_sets, l2_set_size, l2_line_size)\n",
        "\n",
        "\n",
        "    def read_trace_data(self):\n",
        "        with open(self.trace_file_path, 'r') as trace_file:\n",
        "            trace_lines = trace_file.readlines()\n",
        "\n",
        "        for line in trace_lines:\n",
        "            self.trace_data.append(line.strip())\n",
        "\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "    def simulate_memory_hierarchy(self):\n",
        "        for reference in self.trace_data:\n",
        "            # Extract the access type and address from the reference\n",
        "            access_type, address = reference.split(':')\n",
        "\n",
        "            if self.config_data.get('Virtual addresses', 'n') == 'y':\n",
        "                # Perform virtual-to-physical address translation\n",
        "                virtual_address = int(address, 16)\n",
        "\n",
        "                # Update the TLB, PT, and associated caches accordingly\n",
        "                if self.config_data.get('TLB', 'n') == 'y':\n",
        "                    tlb_result = self.dtlb.lookup(virtual_address)\n",
        "                    if tlb_result is None:\n",
        "                        tlb_result = self.pt.lookup(virtual_address)\n",
        "                        if tlb_result is not None:\n",
        "                            self.dtlb.update(virtual_address, tlb_result['physical_address'])\n",
        "\n",
        "                if self.config_data.get('PT', 'n') == 'y':\n",
        "                    pt_result = self.pt.lookup(virtual_address)\n",
        "                    if pt_result is None:\n",
        "                        # Handle page fault\n",
        "                        pass\n",
        "\n",
        "                # Perform physical address translation\n",
        "                physical_address = self.pt.translate(virtual_address)\n",
        "\n",
        "            if self.config_data.get('DC', 'n') == 'y':\n",
        "                # Simulate the behavior of the DC\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.dc.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "            if self.config_data.get('L2 cache', 'n') == 'y':\n",
        "                # Simulate the behavior of the L2 cache\n",
        "                if self.config_data.get('Write through/no write allocate', 'n') == 'n':\n",
        "                    # Perform write-allocate and write-back policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W')\n",
        "                else:\n",
        "                    # Perform no write-allocate and write-through policy\n",
        "                    self.l2.update_cache(physical_address, access_type == 'W', write_allocate=False)\n",
        "\n",
        "    # ... (existing code)\n",
        "\n",
        "\n",
        "    def print_configuration(self):\n",
        "        print(\"Configuration of the Memory Hierarchy\")\n",
        "        print(\"Data TLB configuration:\")\n",
        "        print(f\"Number of sets: {self.dtlb.num_sets}\")\n",
        "        print(f\"Set size: {self.dtlb.set_size}\")\n",
        "\n",
        "        print(\"Page Table configuration:\")\n",
        "        print(f\"Number of virtual pages: {self.pt.num_entries}\")\n",
        "\n",
        "        print(\"Data Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.dc.num_sets}\")\n",
        "        print(f\"Set size: {self.dc.set_size}\")\n",
        "        print(f\"Line size: {self.dc.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.dc.write_allocate else 'n'}\")\n",
        "\n",
        "        print(\"L2 Cache configuration:\")\n",
        "        print(f\"Number of sets: {self.l2.num_sets}\")\n",
        "        print(f\"Set size: {self.l2.set_size}\")\n",
        "        print(f\"Line size: {self.l2.line_size}\")\n",
        "        print(f\"Write through/no write allocate: {'y' if self.l2.write_allocate else 'n'}\")\n",
        "\n",
        "\n",
        "    def print_reference_information(self):\n",
        "        print(\"Information about each Reference\")\n",
        "        print(\"Virtual Virt. Page TLB TLB TLB PT Phys DC DC L2 L2\")\n",
        "        print(\"Address Page # Off Tag Ind Res. Res. Pg # DC Tag Ind Res. L2 Tag Ind Res.\")\n",
        "        print(\"-------- ------ ---- ------ --- ---- ---- ---- ------ --- ---- ------ --- ----\")\n",
        "\n",
        "        for reference in self.trace_data:\n",
        "            # Extract the access type and address from the reference\n",
        "            access_type, address = reference.split(':')\n",
        "\n",
        "            if self.config_data.get('Virtual addresses', 'n') == 'y':\n",
        "                # Perform virtual-to-physical address translation\n",
        "                virtual_address = int(address, 16)\n",
        "\n",
        "                # Obtain the relevant information\n",
        "                virtual_page_number = virtual_address >> self.pt.page_offset_bits\n",
        "                page_offset = virtual_address & ((1 << self.pt.page_offset_bits) - 1)\n",
        "                tlb_tag, tlb_index, tlb_result = self.dtlb.lookup_info(virtual_page_number)\n",
        "                pt_result = self.pt.lookup_info(virtual_page_number)\n"
      ]
    }
  ],
  "metadata": {
    "colab": {
      "provenance": [],
      "authorship_tag": "ABX9TyPq1xhR9q0ZXdRJESggFByp",
      "include_colab_link": true
    },
    "kernelspec": {
      "display_name": "Python 3",
      "name": "python3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}