// Seed: 3458207916
module module_0 (
    input supply1 id_0,
    output wire id_1
);
  reg  id_3;
  wire id_4;
  wire id_5;
  initial begin
    if (1 - 1'h0) #1 release id_4;
    else id_3 <= 1;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input logic id_1,
    input wor id_2,
    input supply1 id_3,
    input wor id_4,
    input supply1 id_5,
    input wand id_6,
    input wor id_7,
    output logic id_8,
    output tri0 id_9
);
  always @* if (id_7) id_8 <= id_1;
  module_0(
      id_2, id_9
  );
endmodule
