

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Tue Aug  6 22:20:16 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT_LP
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6802|  6802|  6802|  6802|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  6800|  6800|        46|          5|          1|  1352|    yes   |
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 46


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 1
  Pipeline-0 : II = 5, D = 46, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 48 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 2 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 49 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.5>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten30 = phi i11 [ 0, %0 ], [ %add_ln8, %3 ]" [cnn/conv_1.cpp:8]   --->   Operation 50 'phi' 'indvar_flatten30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln30_1, %3 ]" [cnn/conv_1.cpp:30]   --->   Operation 51 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %select_ln11, %3 ]" [cnn/conv_1.cpp:11]   --->   Operation 52 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln30_7, %3 ]" [cnn/conv_1.cpp:30]   --->   Operation 53 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%f_0_0 = phi i3 [ 0, %0 ], [ %add_ln14_2, %3 ]" [cnn/conv_1.cpp:14]   --->   Operation 54 'phi' 'f_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:23]   --->   Operation 55 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn/conv_1.cpp:23]   --->   Operation 56 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 %c_0, 2" [cnn/conv_1.cpp:23]   --->   Operation 57 'add' 'add_ln23_1' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.88ns)   --->   "%icmp_ln8 = icmp eq i11 %indvar_flatten30, -696" [cnn/conv_1.cpp:8]   --->   Operation 58 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.63ns)   --->   "%add_ln8 = add i11 %indvar_flatten30, 1" [cnn/conv_1.cpp:8]   --->   Operation 59 'add' 'add_ln8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %4, label %Filter1_Loop_begin" [cnn/conv_1.cpp:8]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.48ns)   --->   "%icmp_ln11 = icmp eq i7 %indvar_flatten, 52" [cnn/conv_1.cpp:11]   --->   Operation 61 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.21ns)   --->   "%select_ln30 = select i1 %icmp_ln11, i5 0, i5 %c_0" [cnn/conv_1.cpp:30]   --->   Operation 62 'select' 'select_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.21ns)   --->   "%select_ln30_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn/conv_1.cpp:30]   --->   Operation 63 'select' 'select_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln30_1, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 64 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i10 %tmp to i11" [cnn/conv_1.cpp:23]   --->   Operation 65 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln30_1, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 66 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i7 %tmp_3 to i11" [cnn/conv_1.cpp:23]   --->   Operation 67 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.73ns)   --->   "%sub_ln23 = sub i11 %zext_ln23_1, %zext_ln23_2" [cnn/conv_1.cpp:23]   --->   Operation 68 'sub' 'sub_ln23' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 2, %r_0" [cnn/conv_1.cpp:23]   --->   Operation 69 'add' 'add_ln23' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.21ns)   --->   "%select_ln30_2 = select i1 %icmp_ln11, i5 %add_ln23, i5 %r" [cnn/conv_1.cpp:30]   --->   Operation 70 'select' 'select_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%select_ln30_3 = select i1 %icmp_ln11, i5 3, i5 2" [cnn/conv_1.cpp:30]   --->   Operation 71 'select' 'select_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln30 = add i5 %r_0, %select_ln30_3" [cnn/conv_1.cpp:30]   --->   Operation 72 'add' 'add_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i5 %select_ln30_1 to i1" [cnn/conv_1.cpp:30]   --->   Operation 73 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %select_ln30_1, i32 1, i32 4)" [cnn/conv_1.cpp:30]   --->   Operation 74 'partselect' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_8)   --->   "%select_ln30_4 = select i1 %icmp_ln11, i5 1, i5 %c" [cnn/conv_1.cpp:30]   --->   Operation 75 'select' 'select_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_9)   --->   "%select_ln30_5 = select i1 %icmp_ln11, i5 2, i5 %add_ln23_1" [cnn/conv_1.cpp:30]   --->   Operation 76 'select' 'select_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%xor_ln30 = xor i1 %icmp_ln11, true" [cnn/conv_1.cpp:30]   --->   Operation 77 'xor' 'xor_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %f_0_0, -2" [cnn/conv_1.cpp:14]   --->   Operation 78 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %icmp_ln14, %xor_ln30" [cnn/conv_1.cpp:30]   --->   Operation 79 'and' 'and_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.78ns)   --->   "%add_ln23_3 = add i5 1, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 80 'add' 'add_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_6)   --->   "%or_ln30 = or i1 %and_ln30, %icmp_ln11" [cnn/conv_1.cpp:30]   --->   Operation 81 'or' 'or_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln30_6 = select i1 %or_ln30, i3 0, i3 %f_0_0" [cnn/conv_1.cpp:30]   --->   Operation 82 'select' 'select_ln30_6' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.21ns)   --->   "%select_ln30_7 = select i1 %and_ln30, i5 %add_ln23_3, i5 %select_ln30" [cnn/conv_1.cpp:30]   --->   Operation 83 'select' 'select_ln30_7' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i5 %select_ln30_7 to i11" [cnn/conv_1.cpp:30]   --->   Operation 84 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (1.63ns)   --->   "%add_ln23_4 = add i11 %sub_ln23, %zext_ln30_2" [cnn/conv_1.cpp:23]   --->   Operation 85 'add' 'add_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i11 %add_ln23_4 to i64" [cnn/conv_1.cpp:23]   --->   Operation 86 'zext' 'zext_ln23_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_9" [cnn/conv_1.cpp:23]   --->   Operation 87 'getelementptr' 'input_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.78ns)   --->   "%add_ln23_7 = add i5 2, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 88 'add' 'add_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln30_8 = select i1 %and_ln30, i5 %add_ln23_7, i5 %select_ln30_4" [cnn/conv_1.cpp:30]   --->   Operation 89 'select' 'select_ln30_8' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i5 %select_ln30_8 to i11" [cnn/conv_1.cpp:30]   --->   Operation 90 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.63ns)   --->   "%add_ln23_8 = add i11 %sub_ln23, %zext_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 91 'add' 'add_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i11 %add_ln23_8 to i64" [cnn/conv_1.cpp:23]   --->   Operation 92 'zext' 'zext_ln23_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_11" [cnn/conv_1.cpp:23]   --->   Operation 93 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.78ns)   --->   "%add_ln23_11 = add i5 3, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 94 'add' 'add_ln23_11' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln30_9 = select i1 %and_ln30, i5 %add_ln23_11, i5 %select_ln30_5" [cnn/conv_1.cpp:30]   --->   Operation 95 'select' 'select_ln30_9' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %select_ln30_6 to i64" [cnn/conv_1.cpp:23]   --->   Operation 96 'zext' 'zext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln23_19 = zext i3 %select_ln30_6 to i4" [cnn/conv_1.cpp:23]   --->   Operation 97 'zext' 'zext_ln23_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%conv_1_weights_addr = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 98 'getelementptr' 'conv_1_weights_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.73ns)   --->   "%add_ln23_15 = add i4 6, %zext_ln23_19" [cnn/conv_1.cpp:23]   --->   Operation 99 'add' 'add_ln23_15' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln23_20 = zext i4 %add_ln23_15 to i64" [cnn/conv_1.cpp:23]   --->   Operation 100 'zext' 'zext_ln23_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_1 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_20" [cnn/conv_1.cpp:23]   --->   Operation 101 'getelementptr' 'conv_1_weights_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 102 'load' 'conv_1_weights_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 103 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 103 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_2 : Operation 104 [2/2] (3.25ns)   --->   "%conv_1_weights_load_1 = load float* %conv_1_weights_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 104 'load' 'conv_1_weights_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 105 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 105 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %trunc_ln30, label %branch5, label %branch4" [cnn/conv_1.cpp:30]   --->   Operation 106 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (1.65ns)   --->   "%add_ln14 = add i3 1, %select_ln30_6" [cnn/conv_1.cpp:14]   --->   Operation 107 'add' 'add_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i3 %add_ln14 to i64" [cnn/conv_1.cpp:23]   --->   Operation 108 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln23_29 = zext i3 %add_ln14 to i4" [cnn/conv_1.cpp:23]   --->   Operation 109 'zext' 'zext_ln23_29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_9 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_5" [cnn/conv_1.cpp:23]   --->   Operation 110 'getelementptr' 'conv_1_weights_addr_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.73ns)   --->   "%add_ln23_21 = add i4 6, %zext_ln23_29" [cnn/conv_1.cpp:23]   --->   Operation 111 'add' 'add_ln23_21' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln23_30 = zext i4 %add_ln23_21 to i64" [cnn/conv_1.cpp:23]   --->   Operation 112 'zext' 'zext_ln23_30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_10 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_30" [cnn/conv_1.cpp:23]   --->   Operation 113 'getelementptr' 'conv_1_weights_addr_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (3.25ns)   --->   "%conv_1_weights_load_9 = load float* %conv_1_weights_addr_9, align 4" [cnn/conv_1.cpp:23]   --->   Operation 114 'load' 'conv_1_weights_load_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 115 [2/2] (3.25ns)   --->   "%conv_1_weights_load_10 = load float* %conv_1_weights_addr_10, align 4" [cnn/conv_1.cpp:23]   --->   Operation 115 'load' 'conv_1_weights_load_10' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %trunc_ln30, label %branch3, label %branch2" [cnn/conv_1.cpp:30]   --->   Operation 116 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.65ns)   --->   "%add_ln14_1 = add i3 2, %select_ln30_6" [cnn/conv_1.cpp:14]   --->   Operation 117 'add' 'add_ln14_1' <Predicate = (!icmp_ln8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i3 %add_ln14_1 to i64" [cnn/conv_1.cpp:23]   --->   Operation 118 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln23_39 = zext i3 %add_ln14_1 to i4" [cnn/conv_1.cpp:23]   --->   Operation 119 'zext' 'zext_ln23_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_18 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_6" [cnn/conv_1.cpp:23]   --->   Operation 120 'getelementptr' 'conv_1_weights_addr_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (1.73ns)   --->   "%add_ln23_27 = add i4 6, %zext_ln23_39" [cnn/conv_1.cpp:23]   --->   Operation 121 'add' 'add_ln23_27' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln23_40 = zext i4 %add_ln23_27 to i64" [cnn/conv_1.cpp:23]   --->   Operation 122 'zext' 'zext_ln23_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_19 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_40" [cnn/conv_1.cpp:23]   --->   Operation 123 'getelementptr' 'conv_1_weights_addr_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%conv_1_weights_load_18 = load float* %conv_1_weights_addr_18, align 4" [cnn/conv_1.cpp:23]   --->   Operation 124 'load' 'conv_1_weights_load_18' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 125 [2/2] (3.25ns)   --->   "%conv_1_weights_load_19 = load float* %conv_1_weights_addr_19, align 4" [cnn/conv_1.cpp:23]   --->   Operation 125 'load' 'conv_1_weights_load_19' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %trunc_ln30, label %branch1, label %branch0" [cnn/conv_1.cpp:30]   --->   Operation 126 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (1.87ns)   --->   "%add_ln11 = add i7 %indvar_flatten, 1" [cnn/conv_1.cpp:11]   --->   Operation 127 'add' 'add_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 15.6>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %select_ln30_2, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 128 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i10 %tmp_4 to i11" [cnn/conv_1.cpp:23]   --->   Operation 129 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_6 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln30_2, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 130 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i7 %tmp_6 to i11" [cnn/conv_1.cpp:23]   --->   Operation 131 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.73ns)   --->   "%sub_ln23_1 = sub i11 %zext_ln23_3, %zext_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 132 'sub' 'sub_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (1.63ns)   --->   "%add_ln23_5 = add i11 %sub_ln23_1, %zext_ln30_2" [cnn/conv_1.cpp:23]   --->   Operation 133 'add' 'add_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i11 %add_ln23_5 to i64" [cnn/conv_1.cpp:23]   --->   Operation 134 'zext' 'zext_ln23_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_10" [cnn/conv_1.cpp:23]   --->   Operation 135 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i5 %select_ln30_9 to i11" [cnn/conv_1.cpp:30]   --->   Operation 136 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (1.63ns)   --->   "%add_ln23_12 = add i11 %sub_ln23, %zext_ln30_5" [cnn/conv_1.cpp:23]   --->   Operation 137 'add' 'add_ln23_12' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i11 %add_ln23_12 to i64" [cnn/conv_1.cpp:23]   --->   Operation 138 'zext' 'zext_ln23_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_13" [cnn/conv_1.cpp:23]   --->   Operation 139 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln23_18 = zext i3 %select_ln30_6 to i5" [cnn/conv_1.cpp:23]   --->   Operation 140 'zext' 'zext_ln23_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (1.78ns)   --->   "%add_ln23_16 = add i5 12, %zext_ln23_18" [cnn/conv_1.cpp:23]   --->   Operation 141 'add' 'add_ln23_16' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln23_21 = zext i5 %add_ln23_16 to i64" [cnn/conv_1.cpp:23]   --->   Operation 142 'zext' 'zext_ln23_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_2 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_21" [cnn/conv_1.cpp:23]   --->   Operation 143 'getelementptr' 'conv_1_weights_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.78ns)   --->   "%add_ln23_17 = add i5 -14, %zext_ln23_18" [cnn/conv_1.cpp:23]   --->   Operation 144 'add' 'add_ln23_17' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln23_22 = zext i5 %add_ln23_17 to i64" [cnn/conv_1.cpp:23]   --->   Operation 145 'zext' 'zext_ln23_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_3 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_22" [cnn/conv_1.cpp:23]   --->   Operation 146 'getelementptr' 'conv_1_weights_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 147 [1/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 147 'load' 'conv_1_weights_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 148 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 148 'load' 'input_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_3 : Operation 149 [2/2] (12.3ns)   --->   "%tmp_2_34 = fmul float %conv_1_weights_load, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 149 'fmul' 'tmp_2_34' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/2] (3.25ns)   --->   "%conv_1_weights_load_1 = load float* %conv_1_weights_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 150 'load' 'conv_1_weights_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 151 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 151 'load' 'input_load_1' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_3 : Operation 152 [2/2] (12.3ns)   --->   "%tmp_0_0_1 = fmul float %conv_1_weights_load_1, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 152 'fmul' 'tmp_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [2/2] (3.25ns)   --->   "%conv_1_weights_load_2 = load float* %conv_1_weights_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 153 'load' 'conv_1_weights_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 154 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 154 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_3 : Operation 155 [2/2] (3.25ns)   --->   "%conv_1_weights_load_3 = load float* %conv_1_weights_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 155 'load' 'conv_1_weights_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 156 [2/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 156 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln23_28 = zext i3 %add_ln14 to i5" [cnn/conv_1.cpp:23]   --->   Operation 157 'zext' 'zext_ln23_28' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.78ns)   --->   "%add_ln23_22 = add i5 12, %zext_ln23_28" [cnn/conv_1.cpp:23]   --->   Operation 158 'add' 'add_ln23_22' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln23_31 = zext i5 %add_ln23_22 to i64" [cnn/conv_1.cpp:23]   --->   Operation 159 'zext' 'zext_ln23_31' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_11 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_31" [cnn/conv_1.cpp:23]   --->   Operation 160 'getelementptr' 'conv_1_weights_addr_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (1.78ns)   --->   "%add_ln23_23 = add i5 -14, %zext_ln23_28" [cnn/conv_1.cpp:23]   --->   Operation 161 'add' 'add_ln23_23' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln23_32 = zext i5 %add_ln23_23 to i64" [cnn/conv_1.cpp:23]   --->   Operation 162 'zext' 'zext_ln23_32' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_12 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_32" [cnn/conv_1.cpp:23]   --->   Operation 163 'getelementptr' 'conv_1_weights_addr_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 164 [1/2] (3.25ns)   --->   "%conv_1_weights_load_9 = load float* %conv_1_weights_addr_9, align 4" [cnn/conv_1.cpp:23]   --->   Operation 164 'load' 'conv_1_weights_load_9' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 165 [2/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_load_9, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 165 'fmul' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/2] (3.25ns)   --->   "%conv_1_weights_load_10 = load float* %conv_1_weights_addr_10, align 4" [cnn/conv_1.cpp:23]   --->   Operation 166 'load' 'conv_1_weights_load_10' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 167 [2/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_load_10, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 167 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [2/2] (3.25ns)   --->   "%conv_1_weights_load_11 = load float* %conv_1_weights_addr_11, align 4" [cnn/conv_1.cpp:23]   --->   Operation 168 'load' 'conv_1_weights_load_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 169 [2/2] (3.25ns)   --->   "%conv_1_weights_load_12 = load float* %conv_1_weights_addr_12, align 4" [cnn/conv_1.cpp:23]   --->   Operation 169 'load' 'conv_1_weights_load_12' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln23_38 = zext i3 %add_ln14_1 to i5" [cnn/conv_1.cpp:23]   --->   Operation 170 'zext' 'zext_ln23_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (1.78ns)   --->   "%add_ln23_28 = add i5 12, %zext_ln23_38" [cnn/conv_1.cpp:23]   --->   Operation 171 'add' 'add_ln23_28' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln23_41 = zext i5 %add_ln23_28 to i64" [cnn/conv_1.cpp:23]   --->   Operation 172 'zext' 'zext_ln23_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_20 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_41" [cnn/conv_1.cpp:23]   --->   Operation 173 'getelementptr' 'conv_1_weights_addr_20' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (1.78ns)   --->   "%add_ln23_29 = add i5 -14, %zext_ln23_38" [cnn/conv_1.cpp:23]   --->   Operation 174 'add' 'add_ln23_29' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln23_42 = zext i5 %add_ln23_29 to i64" [cnn/conv_1.cpp:23]   --->   Operation 175 'zext' 'zext_ln23_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_21 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_42" [cnn/conv_1.cpp:23]   --->   Operation 176 'getelementptr' 'conv_1_weights_addr_21' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 177 [1/2] (3.25ns)   --->   "%conv_1_weights_load_18 = load float* %conv_1_weights_addr_18, align 4" [cnn/conv_1.cpp:23]   --->   Operation 177 'load' 'conv_1_weights_load_18' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 178 [2/2] (12.3ns)   --->   "%tmp_2 = fmul float %conv_1_weights_load_18, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 178 'fmul' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/2] (3.25ns)   --->   "%conv_1_weights_load_19 = load float* %conv_1_weights_addr_19, align 4" [cnn/conv_1.cpp:23]   --->   Operation 179 'load' 'conv_1_weights_load_19' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 180 [2/2] (12.3ns)   --->   "%tmp_2_0_1 = fmul float %conv_1_weights_load_19, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 180 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [2/2] (3.25ns)   --->   "%conv_1_weights_load_20 = load float* %conv_1_weights_addr_20, align 4" [cnn/conv_1.cpp:23]   --->   Operation 181 'load' 'conv_1_weights_load_20' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 182 [2/2] (3.25ns)   --->   "%conv_1_weights_load_21 = load float* %conv_1_weights_addr_21, align 4" [cnn/conv_1.cpp:23]   --->   Operation 182 'load' 'conv_1_weights_load_21' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_37 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln30, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 183 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i10 %tmp_37 to i11" [cnn/conv_1.cpp:23]   --->   Operation 184 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_38 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln30, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 185 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i7 %tmp_38 to i11" [cnn/conv_1.cpp:23]   --->   Operation 186 'zext' 'zext_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (1.73ns)   --->   "%sub_ln23_2 = sub i11 %zext_ln23_7, %zext_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 187 'sub' 'sub_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 188 [1/1] (1.63ns)   --->   "%add_ln23_6 = add i11 %sub_ln23_2, %zext_ln30_2" [cnn/conv_1.cpp:23]   --->   Operation 188 'add' 'add_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (1.63ns)   --->   "%add_ln23_9 = add i11 %sub_ln23_1, %zext_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 189 'add' 'add_ln23_9' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i11 %add_ln23_9 to i64" [cnn/conv_1.cpp:23]   --->   Operation 190 'zext' 'zext_ln23_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_12" [cnn/conv_1.cpp:23]   --->   Operation 191 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (1.63ns)   --->   "%add_ln23_10 = add i11 %sub_ln23_2, %zext_ln30_4" [cnn/conv_1.cpp:23]   --->   Operation 192 'add' 'add_ln23_10' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 193 [1/1] (1.63ns)   --->   "%add_ln23_13 = add i11 %sub_ln23_1, %zext_ln30_5" [cnn/conv_1.cpp:23]   --->   Operation 193 'add' 'add_ln23_13' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln23_14 = zext i11 %add_ln23_13 to i64" [cnn/conv_1.cpp:23]   --->   Operation 194 'zext' 'zext_ln23_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_14" [cnn/conv_1.cpp:23]   --->   Operation 195 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (1.63ns)   --->   "%add_ln23_14 = add i11 %sub_ln23_2, %zext_ln30_5" [cnn/conv_1.cpp:23]   --->   Operation 196 'add' 'add_ln23_14' <Predicate = (!icmp_ln8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln23_17 = zext i3 %select_ln30_6 to i6" [cnn/conv_1.cpp:23]   --->   Operation 197 'zext' 'zext_ln23_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %select_ln30_6)" [cnn/conv_1.cpp:23]   --->   Operation 198 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_4 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_39" [cnn/conv_1.cpp:23]   --->   Operation 199 'getelementptr' 'conv_1_weights_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (1.82ns)   --->   "%add_ln23_18 = add i6 30, %zext_ln23_17" [cnn/conv_1.cpp:23]   --->   Operation 200 'add' 'add_ln23_18' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln23_23 = zext i6 %add_ln23_18 to i64" [cnn/conv_1.cpp:23]   --->   Operation 201 'zext' 'zext_ln23_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_5 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_23" [cnn/conv_1.cpp:23]   --->   Operation 202 'getelementptr' 'conv_1_weights_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 203 [1/2] (12.3ns)   --->   "%tmp_2_34 = fmul float %conv_1_weights_load, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 203 'fmul' 'tmp_2_34' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/2] (12.3ns)   --->   "%tmp_0_0_1 = fmul float %conv_1_weights_load_1, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 204 'fmul' 'tmp_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/2] (3.25ns)   --->   "%conv_1_weights_load_2 = load float* %conv_1_weights_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 205 'load' 'conv_1_weights_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 206 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 206 'load' 'input_load_2' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_4 : Operation 207 [2/2] (12.3ns)   --->   "%tmp_0_0_2 = fmul float %conv_1_weights_load_2, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 207 'fmul' 'tmp_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 208 [1/2] (3.25ns)   --->   "%conv_1_weights_load_3 = load float* %conv_1_weights_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 208 'load' 'conv_1_weights_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 209 [1/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 209 'load' 'input_load_3' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_4 : Operation 210 [2/2] (12.3ns)   --->   "%tmp_0_1 = fmul float %conv_1_weights_load_3, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 210 'fmul' 'tmp_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [2/2] (3.25ns)   --->   "%conv_1_weights_load_4 = load float* %conv_1_weights_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 211 'load' 'conv_1_weights_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 212 [2/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 212 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_4 : Operation 213 [2/2] (3.25ns)   --->   "%conv_1_weights_load_5 = load float* %conv_1_weights_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 213 'load' 'conv_1_weights_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 214 [2/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 214 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln23_27 = zext i3 %add_ln14 to i6" [cnn/conv_1.cpp:23]   --->   Operation 215 'zext' 'zext_ln23_27' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %add_ln14)" [cnn/conv_1.cpp:23]   --->   Operation 216 'bitconcatenate' 'tmp_41' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_13 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_41" [cnn/conv_1.cpp:23]   --->   Operation 217 'getelementptr' 'conv_1_weights_addr_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (1.82ns)   --->   "%add_ln23_24 = add i6 30, %zext_ln23_27" [cnn/conv_1.cpp:23]   --->   Operation 218 'add' 'add_ln23_24' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln23_33 = zext i6 %add_ln23_24 to i64" [cnn/conv_1.cpp:23]   --->   Operation 219 'zext' 'zext_ln23_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_14 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_33" [cnn/conv_1.cpp:23]   --->   Operation 220 'getelementptr' 'conv_1_weights_addr_14' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 221 [1/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_load_9, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 221 'fmul' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/2] (12.3ns)   --->   "%tmp_1_0_1 = fmul float %conv_1_weights_load_10, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 222 'fmul' 'tmp_1_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/2] (3.25ns)   --->   "%conv_1_weights_load_11 = load float* %conv_1_weights_addr_11, align 4" [cnn/conv_1.cpp:23]   --->   Operation 223 'load' 'conv_1_weights_load_11' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 224 [2/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_load_11, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 224 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/2] (3.25ns)   --->   "%conv_1_weights_load_12 = load float* %conv_1_weights_addr_12, align 4" [cnn/conv_1.cpp:23]   --->   Operation 225 'load' 'conv_1_weights_load_12' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 226 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_load_12, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 226 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [2/2] (3.25ns)   --->   "%conv_1_weights_load_13 = load float* %conv_1_weights_addr_13, align 4" [cnn/conv_1.cpp:23]   --->   Operation 227 'load' 'conv_1_weights_load_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 228 [2/2] (3.25ns)   --->   "%conv_1_weights_load_14 = load float* %conv_1_weights_addr_14, align 4" [cnn/conv_1.cpp:23]   --->   Operation 228 'load' 'conv_1_weights_load_14' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln23_37 = zext i3 %add_ln14_1 to i6" [cnn/conv_1.cpp:23]   --->   Operation 229 'zext' 'zext_ln23_37' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %add_ln14_1)" [cnn/conv_1.cpp:23]   --->   Operation 230 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_22 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_43" [cnn/conv_1.cpp:23]   --->   Operation 231 'getelementptr' 'conv_1_weights_addr_22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (1.82ns)   --->   "%add_ln23_30 = add i6 30, %zext_ln23_37" [cnn/conv_1.cpp:23]   --->   Operation 232 'add' 'add_ln23_30' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln23_43 = zext i6 %add_ln23_30 to i64" [cnn/conv_1.cpp:23]   --->   Operation 233 'zext' 'zext_ln23_43' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_23 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_43" [cnn/conv_1.cpp:23]   --->   Operation 234 'getelementptr' 'conv_1_weights_addr_23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 235 [1/2] (12.3ns)   --->   "%tmp_2 = fmul float %conv_1_weights_load_18, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 235 'fmul' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/2] (12.3ns)   --->   "%tmp_2_0_1 = fmul float %conv_1_weights_load_19, %input_load_1" [cnn/conv_1.cpp:23]   --->   Operation 236 'fmul' 'tmp_2_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/2] (3.25ns)   --->   "%conv_1_weights_load_20 = load float* %conv_1_weights_addr_20, align 4" [cnn/conv_1.cpp:23]   --->   Operation 237 'load' 'conv_1_weights_load_20' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 238 [2/2] (12.3ns)   --->   "%tmp_2_0_2 = fmul float %conv_1_weights_load_20, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 238 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/2] (3.25ns)   --->   "%conv_1_weights_load_21 = load float* %conv_1_weights_addr_21, align 4" [cnn/conv_1.cpp:23]   --->   Operation 239 'load' 'conv_1_weights_load_21' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 240 [2/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %conv_1_weights_load_21, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 240 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [2/2] (3.25ns)   --->   "%conv_1_weights_load_22 = load float* %conv_1_weights_addr_22, align 4" [cnn/conv_1.cpp:23]   --->   Operation 241 'load' 'conv_1_weights_load_22' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 242 [2/2] (3.25ns)   --->   "%conv_1_weights_load_23 = load float* %conv_1_weights_addr_23, align 4" [cnn/conv_1.cpp:23]   --->   Operation 242 'load' 'conv_1_weights_load_23' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i11 %add_ln23_6 to i64" [cnn/conv_1.cpp:23]   --->   Operation 243 'sext' 'sext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 244 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i11 %add_ln23_10 to i64" [cnn/conv_1.cpp:23]   --->   Operation 245 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 246 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (1.82ns)   --->   "%add_ln23_19 = add i6 -28, %zext_ln23_17" [cnn/conv_1.cpp:23]   --->   Operation 247 'add' 'add_ln23_19' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln23_24 = zext i6 %add_ln23_19 to i64" [cnn/conv_1.cpp:23]   --->   Operation 248 'zext' 'zext_ln23_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_6 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_24" [cnn/conv_1.cpp:23]   --->   Operation 249 'getelementptr' 'conv_1_weights_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (1.82ns)   --->   "%add_ln23_20 = add i6 -22, %zext_ln23_17" [cnn/conv_1.cpp:23]   --->   Operation 250 'add' 'add_ln23_20' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln23_25 = zext i6 %add_ln23_20 to i64" [cnn/conv_1.cpp:23]   --->   Operation 251 'zext' 'zext_ln23_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_7 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_25" [cnn/conv_1.cpp:23]   --->   Operation 252 'getelementptr' 'conv_1_weights_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 253 [4/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_2_34, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 253 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/2] (12.3ns)   --->   "%tmp_0_0_2 = fmul float %conv_1_weights_load_2, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 254 'fmul' 'tmp_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/2] (12.3ns)   --->   "%tmp_0_1 = fmul float %conv_1_weights_load_3, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 255 'fmul' 'tmp_0_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/2] (3.25ns)   --->   "%conv_1_weights_load_4 = load float* %conv_1_weights_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 256 'load' 'conv_1_weights_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 257 [1/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 257 'load' 'input_load_4' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_5 : Operation 258 [2/2] (12.3ns)   --->   "%tmp_0_1_1 = fmul float %conv_1_weights_load_4, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 258 'fmul' 'tmp_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/2] (3.25ns)   --->   "%conv_1_weights_load_5 = load float* %conv_1_weights_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 259 'load' 'conv_1_weights_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 260 [1/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 260 'load' 'input_load_5' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_5 : Operation 261 [2/2] (12.3ns)   --->   "%tmp_0_1_2 = fmul float %conv_1_weights_load_5, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 261 'fmul' 'tmp_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [2/2] (3.25ns)   --->   "%conv_1_weights_load_6 = load float* %conv_1_weights_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 262 'load' 'conv_1_weights_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 263 [2/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 263 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_5 : Operation 264 [2/2] (3.25ns)   --->   "%conv_1_weights_load_7 = load float* %conv_1_weights_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 264 'load' 'conv_1_weights_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 265 [2/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 265 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_5 : Operation 266 [1/1] (1.82ns)   --->   "%add_ln23_25 = add i6 -28, %zext_ln23_27" [cnn/conv_1.cpp:23]   --->   Operation 266 'add' 'add_ln23_25' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln23_34 = zext i6 %add_ln23_25 to i64" [cnn/conv_1.cpp:23]   --->   Operation 267 'zext' 'zext_ln23_34' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_15 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_34" [cnn/conv_1.cpp:23]   --->   Operation 268 'getelementptr' 'conv_1_weights_addr_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (1.82ns)   --->   "%add_ln23_26 = add i6 -22, %zext_ln23_27" [cnn/conv_1.cpp:23]   --->   Operation 269 'add' 'add_ln23_26' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln23_35 = zext i6 %add_ln23_26 to i64" [cnn/conv_1.cpp:23]   --->   Operation 270 'zext' 'zext_ln23_35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_16 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_35" [cnn/conv_1.cpp:23]   --->   Operation 271 'getelementptr' 'conv_1_weights_addr_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 272 [4/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 272 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 273 [1/2] (12.3ns)   --->   "%tmp_1_0_2 = fmul float %conv_1_weights_load_11, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 273 'fmul' 'tmp_1_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_load_12, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 274 'fmul' 'tmp_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 275 [1/2] (3.25ns)   --->   "%conv_1_weights_load_13 = load float* %conv_1_weights_addr_13, align 4" [cnn/conv_1.cpp:23]   --->   Operation 275 'load' 'conv_1_weights_load_13' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 276 [2/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_load_13, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 276 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 277 [1/2] (3.25ns)   --->   "%conv_1_weights_load_14 = load float* %conv_1_weights_addr_14, align 4" [cnn/conv_1.cpp:23]   --->   Operation 277 'load' 'conv_1_weights_load_14' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 278 [2/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_load_14, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 278 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [2/2] (3.25ns)   --->   "%conv_1_weights_load_15 = load float* %conv_1_weights_addr_15, align 4" [cnn/conv_1.cpp:23]   --->   Operation 279 'load' 'conv_1_weights_load_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 280 [2/2] (3.25ns)   --->   "%conv_1_weights_load_16 = load float* %conv_1_weights_addr_16, align 4" [cnn/conv_1.cpp:23]   --->   Operation 280 'load' 'conv_1_weights_load_16' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 281 [1/1] (1.82ns)   --->   "%add_ln23_31 = add i6 -28, %zext_ln23_37" [cnn/conv_1.cpp:23]   --->   Operation 281 'add' 'add_ln23_31' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln23_44 = zext i6 %add_ln23_31 to i64" [cnn/conv_1.cpp:23]   --->   Operation 282 'zext' 'zext_ln23_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_24 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_44" [cnn/conv_1.cpp:23]   --->   Operation 283 'getelementptr' 'conv_1_weights_addr_24' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (1.82ns)   --->   "%add_ln23_32 = add i6 -22, %zext_ln23_37" [cnn/conv_1.cpp:23]   --->   Operation 284 'add' 'add_ln23_32' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln23_45 = zext i6 %add_ln23_32 to i64" [cnn/conv_1.cpp:23]   --->   Operation 285 'zext' 'zext_ln23_45' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_25 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_45" [cnn/conv_1.cpp:23]   --->   Operation 286 'getelementptr' 'conv_1_weights_addr_25' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 287 [4/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %tmp_2, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 287 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/2] (12.3ns)   --->   "%tmp_2_0_2 = fmul float %conv_1_weights_load_20, %input_load_2" [cnn/conv_1.cpp:23]   --->   Operation 288 'fmul' 'tmp_2_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %conv_1_weights_load_21, %input_load_3" [cnn/conv_1.cpp:23]   --->   Operation 289 'fmul' 'tmp_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [1/2] (3.25ns)   --->   "%conv_1_weights_load_22 = load float* %conv_1_weights_addr_22, align 4" [cnn/conv_1.cpp:23]   --->   Operation 290 'load' 'conv_1_weights_load_22' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 291 [2/2] (12.3ns)   --->   "%tmp_2_1_1 = fmul float %conv_1_weights_load_22, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 291 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/2] (3.25ns)   --->   "%conv_1_weights_load_23 = load float* %conv_1_weights_addr_23, align 4" [cnn/conv_1.cpp:23]   --->   Operation 292 'load' 'conv_1_weights_load_23' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 293 [2/2] (12.3ns)   --->   "%tmp_2_1_2 = fmul float %conv_1_weights_load_23, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 293 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [2/2] (3.25ns)   --->   "%conv_1_weights_load_24 = load float* %conv_1_weights_addr_24, align 4" [cnn/conv_1.cpp:23]   --->   Operation 294 'load' 'conv_1_weights_load_24' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_5 : Operation 295 [2/2] (3.25ns)   --->   "%conv_1_weights_load_25 = load float* %conv_1_weights_addr_25, align 4" [cnn/conv_1.cpp:23]   --->   Operation 295 'load' 'conv_1_weights_load_25' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 6 <SV = 5> <Delay = 15.6>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln23_15 = zext i11 %add_ln23_14 to i64" [cnn/conv_1.cpp:23]   --->   Operation 296 'zext' 'zext_ln23_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [784 x float]* %input_r, i64 0, i64 %zext_ln23_15" [cnn/conv_1.cpp:23]   --->   Operation 297 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %select_ln30_6)" [cnn/conv_1.cpp:23]   --->   Operation 298 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_8 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_40" [cnn/conv_1.cpp:23]   --->   Operation 299 'getelementptr' 'conv_1_weights_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 300 [3/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_2_34, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 300 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 301 [1/2] (12.3ns)   --->   "%tmp_0_1_1 = fmul float %conv_1_weights_load_4, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 301 'fmul' 'tmp_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 302 [1/2] (12.3ns)   --->   "%tmp_0_1_2 = fmul float %conv_1_weights_load_5, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 302 'fmul' 'tmp_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 303 [1/2] (3.25ns)   --->   "%conv_1_weights_load_6 = load float* %conv_1_weights_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 303 'load' 'conv_1_weights_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 304 [1/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 304 'load' 'input_load_6' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_6 : Operation 305 [2/2] (12.3ns)   --->   "%tmp_0_2 = fmul float %conv_1_weights_load_6, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 305 'fmul' 'tmp_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 306 [1/2] (3.25ns)   --->   "%conv_1_weights_load_7 = load float* %conv_1_weights_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 306 'load' 'conv_1_weights_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 307 [1/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 307 'load' 'input_load_7' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_6 : Operation 308 [2/2] (12.3ns)   --->   "%tmp_0_2_1 = fmul float %conv_1_weights_load_7, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 308 'fmul' 'tmp_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 309 [2/2] (3.25ns)   --->   "%conv_1_weights_load_8 = load float* %conv_1_weights_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 309 'load' 'conv_1_weights_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 310 [2/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 310 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_42 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %add_ln14)" [cnn/conv_1.cpp:23]   --->   Operation 311 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_17 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_42" [cnn/conv_1.cpp:23]   --->   Operation 312 'getelementptr' 'conv_1_weights_addr_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 313 [3/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 313 'fadd' 'w_sum_4_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 314 [1/2] (12.3ns)   --->   "%tmp_1_1_1 = fmul float %conv_1_weights_load_13, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 314 'fmul' 'tmp_1_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [1/2] (12.3ns)   --->   "%tmp_1_1_2 = fmul float %conv_1_weights_load_14, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 315 'fmul' 'tmp_1_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 316 [1/2] (3.25ns)   --->   "%conv_1_weights_load_15 = load float* %conv_1_weights_addr_15, align 4" [cnn/conv_1.cpp:23]   --->   Operation 316 'load' 'conv_1_weights_load_15' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 317 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_load_15, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 317 'fmul' 'tmp_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 318 [1/2] (3.25ns)   --->   "%conv_1_weights_load_16 = load float* %conv_1_weights_addr_16, align 4" [cnn/conv_1.cpp:23]   --->   Operation 318 'load' 'conv_1_weights_load_16' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 319 [2/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_load_16, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 319 'fmul' 'tmp_1_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 320 [2/2] (3.25ns)   --->   "%conv_1_weights_load_17 = load float* %conv_1_weights_addr_17, align 4" [cnn/conv_1.cpp:23]   --->   Operation 320 'load' 'conv_1_weights_load_17' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_44 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %add_ln14_1)" [cnn/conv_1.cpp:23]   --->   Operation 321 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%conv_1_weights_addr_26 = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %tmp_44" [cnn/conv_1.cpp:23]   --->   Operation 322 'getelementptr' 'conv_1_weights_addr_26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 323 [3/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %tmp_2, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 323 'fadd' 'w_sum_4_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 324 [1/2] (12.3ns)   --->   "%tmp_2_1_1 = fmul float %conv_1_weights_load_22, %input_load_4" [cnn/conv_1.cpp:23]   --->   Operation 324 'fmul' 'tmp_2_1_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 325 [1/2] (12.3ns)   --->   "%tmp_2_1_2 = fmul float %conv_1_weights_load_23, %input_load_5" [cnn/conv_1.cpp:23]   --->   Operation 325 'fmul' 'tmp_2_1_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 326 [1/2] (3.25ns)   --->   "%conv_1_weights_load_24 = load float* %conv_1_weights_addr_24, align 4" [cnn/conv_1.cpp:23]   --->   Operation 326 'load' 'conv_1_weights_load_24' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 327 [2/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %conv_1_weights_load_24, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 327 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 328 [1/2] (3.25ns)   --->   "%conv_1_weights_load_25 = load float* %conv_1_weights_addr_25, align 4" [cnn/conv_1.cpp:23]   --->   Operation 328 'load' 'conv_1_weights_load_25' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 329 [2/2] (12.3ns)   --->   "%tmp_2_2_1 = fmul float %conv_1_weights_load_25, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 329 'fmul' 'tmp_2_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 330 [2/2] (3.25ns)   --->   "%conv_1_weights_load_26 = load float* %conv_1_weights_addr_26, align 4" [cnn/conv_1.cpp:23]   --->   Operation 330 'load' 'conv_1_weights_load_26' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_6 : Operation 331 [1/1] (1.65ns)   --->   "%add_ln14_2 = add i3 %select_ln30_6, 3" [cnn/conv_1.cpp:14]   --->   Operation 331 'add' 'add_ln14_2' <Predicate = (!icmp_ln8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 332 [1/1] (0.99ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i7 1, i7 %add_ln11" [cnn/conv_1.cpp:11]   --->   Operation 332 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "br label %1" [cnn/conv_1.cpp:14]   --->   Operation 333 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 334 [2/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_2_34, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 334 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 335 [1/2] (12.3ns)   --->   "%tmp_0_2 = fmul float %conv_1_weights_load_6, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 335 'fmul' 'tmp_0_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 336 [1/2] (12.3ns)   --->   "%tmp_0_2_1 = fmul float %conv_1_weights_load_7, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 336 'fmul' 'tmp_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 337 [1/2] (3.25ns)   --->   "%conv_1_weights_load_8 = load float* %conv_1_weights_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 337 'load' 'conv_1_weights_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_7 : Operation 338 [1/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 338 'load' 'input_load_8' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_7 : Operation 339 [2/2] (12.3ns)   --->   "%tmp_0_2_2 = fmul float %conv_1_weights_load_8, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 339 'fmul' 'tmp_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 340 [2/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 340 'fadd' 'w_sum_4_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 341 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_load_15, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 341 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 342 [1/2] (12.3ns)   --->   "%tmp_1_2_1 = fmul float %conv_1_weights_load_16, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 342 'fmul' 'tmp_1_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 343 [1/2] (3.25ns)   --->   "%conv_1_weights_load_17 = load float* %conv_1_weights_addr_17, align 4" [cnn/conv_1.cpp:23]   --->   Operation 343 'load' 'conv_1_weights_load_17' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_7 : Operation 344 [2/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_load_17, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 344 'fmul' 'tmp_1_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 345 [2/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %tmp_2, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 345 'fadd' 'w_sum_4_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 346 [1/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %conv_1_weights_load_24, %input_load_6" [cnn/conv_1.cpp:23]   --->   Operation 346 'fmul' 'tmp_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 347 [1/2] (12.3ns)   --->   "%tmp_2_2_1 = fmul float %conv_1_weights_load_25, %input_load_7" [cnn/conv_1.cpp:23]   --->   Operation 347 'fmul' 'tmp_2_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 348 [1/2] (3.25ns)   --->   "%conv_1_weights_load_26 = load float* %conv_1_weights_addr_26, align 4" [cnn/conv_1.cpp:23]   --->   Operation 348 'load' 'conv_1_weights_load_26' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_7 : Operation 349 [2/2] (12.3ns)   --->   "%tmp_2_2_2 = fmul float %conv_1_weights_load_26, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 349 'fmul' 'tmp_2_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 350 [1/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_2_34, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 350 'fadd' 'w_sum_4' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 351 [1/2] (12.3ns)   --->   "%tmp_0_2_2 = fmul float %conv_1_weights_load_8, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 351 'fmul' 'tmp_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 352 [1/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %tmp_1, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 352 'fadd' 'w_sum_4_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 353 [1/2] (12.3ns)   --->   "%tmp_1_2_2 = fmul float %conv_1_weights_load_17, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 353 'fmul' 'tmp_1_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 354 [1/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %tmp_2, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 354 'fadd' 'w_sum_4_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 355 [1/2] (12.3ns)   --->   "%tmp_2_2_2 = fmul float %conv_1_weights_load_26, %input_load_8" [cnn/conv_1.cpp:23]   --->   Operation 355 'fmul' 'tmp_2_2_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 356 [4/4] (10.5ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 356 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 357 [4/4] (10.5ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 357 'fadd' 'w_sum_4_1_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 358 [4/4] (10.5ns)   --->   "%w_sum_4_2_0_1 = fadd float %w_sum_4_2, %tmp_2_0_1" [cnn/conv_1.cpp:23]   --->   Operation 358 'fadd' 'w_sum_4_2_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 359 [3/4] (10.5ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 359 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 360 [3/4] (10.5ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 360 'fadd' 'w_sum_4_1_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 361 [3/4] (10.5ns)   --->   "%w_sum_4_2_0_1 = fadd float %w_sum_4_2, %tmp_2_0_1" [cnn/conv_1.cpp:23]   --->   Operation 361 'fadd' 'w_sum_4_2_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 362 [2/4] (10.5ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 362 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 363 [2/4] (10.5ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 363 'fadd' 'w_sum_4_1_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 364 [2/4] (10.5ns)   --->   "%w_sum_4_2_0_1 = fadd float %w_sum_4_2, %tmp_2_0_1" [cnn/conv_1.cpp:23]   --->   Operation 364 'fadd' 'w_sum_4_2_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 365 [1/4] (10.5ns)   --->   "%w_sum_4_0_0_1 = fadd float %w_sum_4, %tmp_0_0_1" [cnn/conv_1.cpp:23]   --->   Operation 365 'fadd' 'w_sum_4_0_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 366 [1/4] (10.5ns)   --->   "%w_sum_4_1_0_1 = fadd float %w_sum_4_1, %tmp_1_0_1" [cnn/conv_1.cpp:23]   --->   Operation 366 'fadd' 'w_sum_4_1_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 367 [1/4] (10.5ns)   --->   "%w_sum_4_2_0_1 = fadd float %w_sum_4_2, %tmp_2_0_1" [cnn/conv_1.cpp:23]   --->   Operation 367 'fadd' 'w_sum_4_2_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 10.5>
ST_13 : Operation 368 [4/4] (10.5ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 368 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 369 [4/4] (10.5ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 369 'fadd' 'w_sum_4_1_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 370 [4/4] (10.5ns)   --->   "%w_sum_4_2_0_2 = fadd float %w_sum_4_2_0_1, %tmp_2_0_2" [cnn/conv_1.cpp:23]   --->   Operation 370 'fadd' 'w_sum_4_2_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 10.5>
ST_14 : Operation 371 [3/4] (10.5ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 371 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 372 [3/4] (10.5ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 372 'fadd' 'w_sum_4_1_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 373 [3/4] (10.5ns)   --->   "%w_sum_4_2_0_2 = fadd float %w_sum_4_2_0_1, %tmp_2_0_2" [cnn/conv_1.cpp:23]   --->   Operation 373 'fadd' 'w_sum_4_2_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 10.5>
ST_15 : Operation 374 [2/4] (10.5ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 374 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 375 [2/4] (10.5ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 375 'fadd' 'w_sum_4_1_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 376 [2/4] (10.5ns)   --->   "%w_sum_4_2_0_2 = fadd float %w_sum_4_2_0_1, %tmp_2_0_2" [cnn/conv_1.cpp:23]   --->   Operation 376 'fadd' 'w_sum_4_2_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 10.5>
ST_16 : Operation 377 [1/4] (10.5ns)   --->   "%w_sum_4_0_0_2 = fadd float %w_sum_4_0_0_1, %tmp_0_0_2" [cnn/conv_1.cpp:23]   --->   Operation 377 'fadd' 'w_sum_4_0_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 378 [1/4] (10.5ns)   --->   "%w_sum_4_1_0_2 = fadd float %w_sum_4_1_0_1, %tmp_1_0_2" [cnn/conv_1.cpp:23]   --->   Operation 378 'fadd' 'w_sum_4_1_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 379 [1/4] (10.5ns)   --->   "%w_sum_4_2_0_2 = fadd float %w_sum_4_2_0_1, %tmp_2_0_2" [cnn/conv_1.cpp:23]   --->   Operation 379 'fadd' 'w_sum_4_2_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.5>
ST_17 : Operation 380 [4/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 380 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 381 [4/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 381 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 382 [4/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2_0_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 382 'fadd' 'w_sum_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 10.5>
ST_18 : Operation 383 [3/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 383 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 384 [3/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 384 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 385 [3/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2_0_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 385 'fadd' 'w_sum_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 10.5>
ST_19 : Operation 386 [2/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 386 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 387 [2/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 387 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 388 [2/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2_0_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 388 'fadd' 'w_sum_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.5>
ST_20 : Operation 389 [1/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4_0_0_2, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 389 'fadd' 'w_sum_4_0_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 390 [1/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1_0_2, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 390 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 391 [1/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2_0_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 391 'fadd' 'w_sum_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 10.5>
ST_21 : Operation 392 [4/4] (10.5ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 392 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 393 [4/4] (10.5ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 393 'fadd' 'w_sum_4_1_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 394 [4/4] (10.5ns)   --->   "%w_sum_4_2_1_1 = fadd float %w_sum_4_2_1, %tmp_2_1_1" [cnn/conv_1.cpp:23]   --->   Operation 394 'fadd' 'w_sum_4_2_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 10.5>
ST_22 : Operation 395 [3/4] (10.5ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 395 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 396 [3/4] (10.5ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 396 'fadd' 'w_sum_4_1_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 397 [3/4] (10.5ns)   --->   "%w_sum_4_2_1_1 = fadd float %w_sum_4_2_1, %tmp_2_1_1" [cnn/conv_1.cpp:23]   --->   Operation 397 'fadd' 'w_sum_4_2_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 398 [2/4] (10.5ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 398 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 399 [2/4] (10.5ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 399 'fadd' 'w_sum_4_1_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 400 [2/4] (10.5ns)   --->   "%w_sum_4_2_1_1 = fadd float %w_sum_4_2_1, %tmp_2_1_1" [cnn/conv_1.cpp:23]   --->   Operation 400 'fadd' 'w_sum_4_2_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.5>
ST_24 : Operation 401 [1/4] (10.5ns)   --->   "%w_sum_4_0_1_1 = fadd float %w_sum_4_0_1, %tmp_0_1_1" [cnn/conv_1.cpp:23]   --->   Operation 401 'fadd' 'w_sum_4_0_1_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 402 [1/4] (10.5ns)   --->   "%w_sum_4_1_1_1 = fadd float %w_sum_4_1_1, %tmp_1_1_1" [cnn/conv_1.cpp:23]   --->   Operation 402 'fadd' 'w_sum_4_1_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 403 [1/4] (10.5ns)   --->   "%w_sum_4_2_1_1 = fadd float %w_sum_4_2_1, %tmp_2_1_1" [cnn/conv_1.cpp:23]   --->   Operation 403 'fadd' 'w_sum_4_2_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 404 [4/4] (10.5ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 404 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 405 [4/4] (10.5ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 405 'fadd' 'w_sum_4_1_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 406 [4/4] (10.5ns)   --->   "%w_sum_4_2_1_2 = fadd float %w_sum_4_2_1_1, %tmp_2_1_2" [cnn/conv_1.cpp:23]   --->   Operation 406 'fadd' 'w_sum_4_2_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 407 [3/4] (10.5ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 407 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 408 [3/4] (10.5ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 408 'fadd' 'w_sum_4_1_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 409 [3/4] (10.5ns)   --->   "%w_sum_4_2_1_2 = fadd float %w_sum_4_2_1_1, %tmp_2_1_2" [cnn/conv_1.cpp:23]   --->   Operation 409 'fadd' 'w_sum_4_2_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 410 [2/4] (10.5ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 410 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 411 [2/4] (10.5ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 411 'fadd' 'w_sum_4_1_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 412 [2/4] (10.5ns)   --->   "%w_sum_4_2_1_2 = fadd float %w_sum_4_2_1_1, %tmp_2_1_2" [cnn/conv_1.cpp:23]   --->   Operation 412 'fadd' 'w_sum_4_2_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 413 [1/4] (10.5ns)   --->   "%w_sum_4_0_1_2 = fadd float %w_sum_4_0_1_1, %tmp_0_1_2" [cnn/conv_1.cpp:23]   --->   Operation 413 'fadd' 'w_sum_4_0_1_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 414 [1/4] (10.5ns)   --->   "%w_sum_4_1_1_2 = fadd float %w_sum_4_1_1_1, %tmp_1_1_2" [cnn/conv_1.cpp:23]   --->   Operation 414 'fadd' 'w_sum_4_1_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 415 [1/4] (10.5ns)   --->   "%w_sum_4_2_1_2 = fadd float %w_sum_4_2_1_1, %tmp_2_1_2" [cnn/conv_1.cpp:23]   --->   Operation 415 'fadd' 'w_sum_4_2_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 416 [4/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 416 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 417 [4/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 417 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 418 [4/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1_2, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 418 'fadd' 'w_sum_4_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 419 [3/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 419 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 420 [3/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 420 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 421 [3/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1_2, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 421 'fadd' 'w_sum_4_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 422 [2/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 422 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 423 [2/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 423 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 424 [2/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1_2, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 424 'fadd' 'w_sum_4_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 425 [1/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1_2, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 425 'fadd' 'w_sum_4_0_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 426 [1/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1_2, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 426 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 427 [1/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1_2, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 427 'fadd' 'w_sum_4_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 428 [4/4] (10.5ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 428 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 429 [4/4] (10.5ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 429 'fadd' 'w_sum_4_1_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 430 [4/4] (10.5ns)   --->   "%w_sum_4_2_2_1 = fadd float %w_sum_4_2_2, %tmp_2_2_1" [cnn/conv_1.cpp:23]   --->   Operation 430 'fadd' 'w_sum_4_2_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 10.5>
ST_34 : Operation 431 [3/4] (10.5ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 431 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 432 [3/4] (10.5ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 432 'fadd' 'w_sum_4_1_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 433 [3/4] (10.5ns)   --->   "%w_sum_4_2_2_1 = fadd float %w_sum_4_2_2, %tmp_2_2_1" [cnn/conv_1.cpp:23]   --->   Operation 433 'fadd' 'w_sum_4_2_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 434 [2/4] (10.5ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 434 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 435 [2/4] (10.5ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 435 'fadd' 'w_sum_4_1_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 436 [2/4] (10.5ns)   --->   "%w_sum_4_2_2_1 = fadd float %w_sum_4_2_2, %tmp_2_2_1" [cnn/conv_1.cpp:23]   --->   Operation 436 'fadd' 'w_sum_4_2_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 437 [1/4] (10.5ns)   --->   "%w_sum_4_0_2_1 = fadd float %w_sum_4_0_2, %tmp_0_2_1" [cnn/conv_1.cpp:23]   --->   Operation 437 'fadd' 'w_sum_4_0_2_1' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 438 [1/4] (10.5ns)   --->   "%w_sum_4_1_2_1 = fadd float %w_sum_4_1_2, %tmp_1_2_1" [cnn/conv_1.cpp:23]   --->   Operation 438 'fadd' 'w_sum_4_1_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 439 [1/4] (10.5ns)   --->   "%w_sum_4_2_2_1 = fadd float %w_sum_4_2_2, %tmp_2_2_1" [cnn/conv_1.cpp:23]   --->   Operation 439 'fadd' 'w_sum_4_2_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 440 [4/4] (10.5ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 440 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 441 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:26]   --->   Operation 441 'getelementptr' 'conv_1_bias_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_37 : Operation 442 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 442 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_37 : Operation 443 [4/4] (10.5ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 443 'fadd' 'w_sum_4_1_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 444 [4/4] (10.5ns)   --->   "%w_sum_4_2_2_2 = fadd float %w_sum_4_2_2_1, %tmp_2_2_2" [cnn/conv_1.cpp:23]   --->   Operation 444 'fadd' 'w_sum_4_2_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 445 [3/4] (10.5ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 445 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 446 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 446 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_38 : Operation 447 [3/4] (10.5ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 447 'fadd' 'w_sum_4_1_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 448 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_1 = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23_5" [cnn/conv_1.cpp:26]   --->   Operation 448 'getelementptr' 'conv_1_bias_addr_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 449 [2/2] (3.25ns)   --->   "%conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 449 'load' 'conv_1_bias_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_38 : Operation 450 [3/4] (10.5ns)   --->   "%w_sum_4_2_2_2 = fadd float %w_sum_4_2_2_1, %tmp_2_2_2" [cnn/conv_1.cpp:23]   --->   Operation 450 'fadd' 'w_sum_4_2_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 451 [2/4] (10.5ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 451 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 452 [2/4] (10.5ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 452 'fadd' 'w_sum_4_1_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 453 [1/2] (3.25ns)   --->   "%conv_1_bias_load_1 = load float* %conv_1_bias_addr_1, align 4" [cnn/conv_1.cpp:26]   --->   Operation 453 'load' 'conv_1_bias_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_39 : Operation 454 [2/4] (10.5ns)   --->   "%w_sum_4_2_2_2 = fadd float %w_sum_4_2_2_1, %tmp_2_2_2" [cnn/conv_1.cpp:23]   --->   Operation 454 'fadd' 'w_sum_4_2_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 455 [1/1] (0.00ns)   --->   "%conv_1_bias_addr_2 = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23_6" [cnn/conv_1.cpp:26]   --->   Operation 455 'getelementptr' 'conv_1_bias_addr_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 456 [2/2] (3.25ns)   --->   "%conv_1_bias_load_2 = load float* %conv_1_bias_addr_2, align 4" [cnn/conv_1.cpp:26]   --->   Operation 456 'load' 'conv_1_bias_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 457 [1/4] (10.5ns)   --->   "%w_sum_4_0_2_2 = fadd float %w_sum_4_0_2_1, %tmp_0_2_2" [cnn/conv_1.cpp:23]   --->   Operation 457 'fadd' 'w_sum_4_0_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 458 [1/4] (10.5ns)   --->   "%w_sum_4_1_2_2 = fadd float %w_sum_4_1_2_1, %tmp_1_2_2" [cnn/conv_1.cpp:23]   --->   Operation 458 'fadd' 'w_sum_4_1_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 459 [1/4] (10.5ns)   --->   "%w_sum_4_2_2_2 = fadd float %w_sum_4_2_2_1, %tmp_2_2_2" [cnn/conv_1.cpp:23]   --->   Operation 459 'fadd' 'w_sum_4_2_2_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 460 [1/2] (3.25ns)   --->   "%conv_1_bias_load_2 = load float* %conv_1_bias_addr_2, align 4" [cnn/conv_1.cpp:26]   --->   Operation 460 'load' 'conv_1_bias_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 461 [4/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 461 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 462 [4/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1" [cnn/conv_1.cpp:26]   --->   Operation 462 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 463 [4/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_4_2_2_2, %conv_1_bias_load_2" [cnn/conv_1.cpp:26]   --->   Operation 463 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 464 [3/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 464 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 465 [3/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1" [cnn/conv_1.cpp:26]   --->   Operation 465 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 466 [3/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_4_2_2_2, %conv_1_bias_load_2" [cnn/conv_1.cpp:26]   --->   Operation 466 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 467 [2/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 467 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 468 [2/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1" [cnn/conv_1.cpp:26]   --->   Operation 468 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 469 [2/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_4_2_2_2, %conv_1_bias_load_2" [cnn/conv_1.cpp:26]   --->   Operation 469 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 15.9>
ST_44 : Operation 470 [1/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_4_0_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 470 'fadd' 'w_sum_s' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 471 [2/2] (5.43ns)   --->   "%tmp_25 = fcmp ogt float %w_sum_s, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 471 'fcmp' 'tmp_25' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 472 [1/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_4_1_2_2, %conv_1_bias_load_1" [cnn/conv_1.cpp:26]   --->   Operation 472 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 473 [1/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_4_2_2_2, %conv_1_bias_load_2" [cnn/conv_1.cpp:26]   --->   Operation 473 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 12.7>
ST_45 : Operation 474 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi_2)"   --->   Operation 474 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 475 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1352, i64 1352, i64 1352)"   --->   Operation 475 'speclooptripcount' 'empty_33' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i4 %tmp_7 to i9" [cnn/conv_1.cpp:30]   --->   Operation 476 'zext' 'zext_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 477 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_1)   --->   "%mul_ln30 = mul i9 26, %zext_ln30" [cnn/conv_1.cpp:30]   --->   Operation 477 'mul' 'mul_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 478 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 478 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 479 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %select_ln30_7 to i9" [cnn/conv_1.cpp:30]   --->   Operation 479 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 480 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_1 = add i9 %mul_ln30, %zext_ln30_1" [cnn/conv_1.cpp:30]   --->   Operation 480 'add' 'add_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_45 : Operation 481 [1/1] (0.00ns)   --->   "%p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln30_1, i3 0)" [cnn/conv_1.cpp:30]   --->   Operation 481 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln30_1, i1 false)" [cnn/conv_1.cpp:30]   --->   Operation 482 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i10 %tmp_8 to i12" [cnn/conv_1.cpp:30]   --->   Operation 483 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 484 [1/1] (1.54ns)   --->   "%sub_ln30 = sub i12 %p_shl_cast, %zext_ln30_3" [cnn/conv_1.cpp:30]   --->   Operation 484 'sub' 'sub_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 485 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str236) nounwind" [cnn/conv_1.cpp:15]   --->   Operation 485 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 486 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str236)" [cnn/conv_1.cpp:15]   --->   Operation 486 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 487 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str337) nounwind" [cnn/conv_1.cpp:16]   --->   Operation 487 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln23_16 = zext i3 %select_ln30_6 to i12" [cnn/conv_1.cpp:23]   --->   Operation 488 'zext' 'zext_ln23_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 489 [1/1] (1.54ns)   --->   "%add_ln30_2 = add i12 %sub_ln30, %zext_ln23_16" [cnn/conv_1.cpp:30]   --->   Operation 489 'add' 'add_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i12 %add_ln30_2 to i64" [cnn/conv_1.cpp:30]   --->   Operation 490 'zext' 'zext_ln30_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 491 [1/1] (0.00ns)   --->   "%conv_out_0_addr = getelementptr [2028 x float]* %conv_out_0, i64 0, i64 %zext_ln30_6" [cnn/conv_1.cpp:30]   --->   Operation 491 'getelementptr' 'conv_out_0_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 492 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr [2028 x float]* %conv_out_1, i64 0, i64 %zext_ln30_6" [cnn/conv_1.cpp:30]   --->   Operation 492 'getelementptr' 'conv_out_1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 493 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %w_sum_s to i32" [cnn/conv_1.cpp:29]   --->   Operation 493 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 494 'partselect' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 495 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/conv_1.cpp:29]   --->   Operation 495 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_45 : Operation 496 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_s, -1" [cnn/conv_1.cpp:29]   --->   Operation 496 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 497 [1/1] (2.44ns)   --->   "%icmp_ln29_27 = icmp eq i23 %trunc_ln29, 0" [cnn/conv_1.cpp:29]   --->   Operation 497 'icmp' 'icmp_ln29_27' <Predicate = (!icmp_ln8)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %icmp_ln29_27, %icmp_ln29" [cnn/conv_1.cpp:29]   --->   Operation 498 'or' 'or_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 499 [1/2] (5.43ns)   --->   "%tmp_25 = fcmp ogt float %w_sum_s, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 499 'fcmp' 'tmp_25' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_25" [cnn/conv_1.cpp:29]   --->   Operation 500 'and' 'and_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 501 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29, float %w_sum_s, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 501 'select' 'select_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 502 [1/1] (3.25ns)   --->   "store float %select_ln29, float* %conv_out_0_addr, align 4" [cnn/conv_1.cpp:30]   --->   Operation 502 'store' <Predicate = (!trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_45 : Operation 503 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [cnn/conv_1.cpp:30]   --->   Operation 503 'br' <Predicate = (!trunc_ln30)> <Delay = 0.00>
ST_45 : Operation 504 [1/1] (3.25ns)   --->   "store float %select_ln29, float* %conv_out_1_addr, align 4" [cnn/conv_1.cpp:30]   --->   Operation 504 'store' <Predicate = (trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_45 : Operation 505 [1/1] (0.00ns)   --->   "br label %Filter1_Loop_end" [cnn/conv_1.cpp:30]   --->   Operation 505 'br' <Predicate = (trunc_ln30)> <Delay = 0.00>
ST_45 : Operation 506 [2/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %w_sum_1, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 506 'fcmp' 'tmp_27' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 9.66>
ST_46 : Operation 507 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str236, i32 %tmp_5)" [cnn/conv_1.cpp:34]   --->   Operation 507 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln23_26 = zext i3 %add_ln14 to i12" [cnn/conv_1.cpp:23]   --->   Operation 508 'zext' 'zext_ln23_26' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 509 [1/1] (1.54ns)   --->   "%add_ln30_3 = add i12 %zext_ln23_26, %sub_ln30" [cnn/conv_1.cpp:30]   --->   Operation 509 'add' 'add_ln30_3' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i12 %add_ln30_3 to i64" [cnn/conv_1.cpp:30]   --->   Operation 510 'zext' 'zext_ln30_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 511 [1/1] (0.00ns)   --->   "%conv_out_0_addr_1 = getelementptr [2028 x float]* %conv_out_0, i64 0, i64 %zext_ln30_7" [cnn/conv_1.cpp:30]   --->   Operation 511 'getelementptr' 'conv_out_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 512 [1/1] (0.00ns)   --->   "%conv_out_1_addr_1 = getelementptr [2028 x float]* %conv_out_1, i64 0, i64 %zext_ln30_7" [cnn/conv_1.cpp:30]   --->   Operation 512 'getelementptr' 'conv_out_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 513 [1/1] (0.00ns)   --->   "%bitcast_ln29_13 = bitcast float %w_sum_1 to i32" [cnn/conv_1.cpp:29]   --->   Operation 513 'bitcast' 'bitcast_ln29_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_13, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 514 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln29_13 = trunc i32 %bitcast_ln29_13 to i23" [cnn/conv_1.cpp:29]   --->   Operation 515 'trunc' 'trunc_ln29_13' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 516 [1/1] (1.55ns)   --->   "%icmp_ln29_28 = icmp ne i8 %tmp_26, -1" [cnn/conv_1.cpp:29]   --->   Operation 516 'icmp' 'icmp_ln29_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 517 [1/1] (2.44ns)   --->   "%icmp_ln29_29 = icmp eq i23 %trunc_ln29_13, 0" [cnn/conv_1.cpp:29]   --->   Operation 517 'icmp' 'icmp_ln29_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%or_ln29_13 = or i1 %icmp_ln29_29, %icmp_ln29_28" [cnn/conv_1.cpp:29]   --->   Operation 518 'or' 'or_ln29_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 519 [1/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %w_sum_1, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 519 'fcmp' 'tmp_27' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_1)   --->   "%and_ln29_13 = and i1 %or_ln29_13, %tmp_27" [cnn/conv_1.cpp:29]   --->   Operation 520 'and' 'and_ln29_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 521 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_13, float %w_sum_1, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 521 'select' 'select_ln29_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 522 [1/1] (3.25ns)   --->   "store float %select_ln29_1, float* %conv_out_0_addr_1, align 4" [cnn/conv_1.cpp:30]   --->   Operation 522 'store' <Predicate = (!trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_46 : Operation 523 [1/1] (0.00ns)   --->   "br label %2" [cnn/conv_1.cpp:30]   --->   Operation 523 'br' <Predicate = (!trunc_ln30)> <Delay = 0.00>
ST_46 : Operation 524 [1/1] (3.25ns)   --->   "store float %select_ln29_1, float* %conv_out_1_addr_1, align 4" [cnn/conv_1.cpp:30]   --->   Operation 524 'store' <Predicate = (trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_46 : Operation 525 [1/1] (0.00ns)   --->   "br label %2" [cnn/conv_1.cpp:30]   --->   Operation 525 'br' <Predicate = (trunc_ln30)> <Delay = 0.00>
ST_46 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln23_36 = zext i3 %add_ln14_1 to i12" [cnn/conv_1.cpp:23]   --->   Operation 526 'zext' 'zext_ln23_36' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 527 [1/1] (1.54ns)   --->   "%add_ln30_4 = add i12 %zext_ln23_36, %sub_ln30" [cnn/conv_1.cpp:30]   --->   Operation 527 'add' 'add_ln30_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 528 [2/2] (5.43ns)   --->   "%tmp_29 = fcmp ogt float %w_sum_2, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 528 'fcmp' 'tmp_29' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 9.66>
ST_47 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i12 %add_ln30_4 to i64" [cnn/conv_1.cpp:30]   --->   Operation 529 'zext' 'zext_ln30_8' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 530 [1/1] (0.00ns)   --->   "%conv_out_0_addr_2 = getelementptr [2028 x float]* %conv_out_0, i64 0, i64 %zext_ln30_8" [cnn/conv_1.cpp:30]   --->   Operation 530 'getelementptr' 'conv_out_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 531 [1/1] (0.00ns)   --->   "%conv_out_1_addr_2 = getelementptr [2028 x float]* %conv_out_1, i64 0, i64 %zext_ln30_8" [cnn/conv_1.cpp:30]   --->   Operation 531 'getelementptr' 'conv_out_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 532 [1/1] (0.00ns)   --->   "%bitcast_ln29_14 = bitcast float %w_sum_2 to i32" [cnn/conv_1.cpp:29]   --->   Operation 532 'bitcast' 'bitcast_ln29_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 533 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_14, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 533 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln29_14 = trunc i32 %bitcast_ln29_14 to i23" [cnn/conv_1.cpp:29]   --->   Operation 534 'trunc' 'trunc_ln29_14' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 535 [1/1] (1.55ns)   --->   "%icmp_ln29_30 = icmp ne i8 %tmp_28, -1" [cnn/conv_1.cpp:29]   --->   Operation 535 'icmp' 'icmp_ln29_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 536 [1/1] (2.44ns)   --->   "%icmp_ln29_31 = icmp eq i23 %trunc_ln29_14, 0" [cnn/conv_1.cpp:29]   --->   Operation 536 'icmp' 'icmp_ln29_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_2)   --->   "%or_ln29_14 = or i1 %icmp_ln29_31, %icmp_ln29_30" [cnn/conv_1.cpp:29]   --->   Operation 537 'or' 'or_ln29_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 538 [1/2] (5.43ns)   --->   "%tmp_29 = fcmp ogt float %w_sum_2, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 538 'fcmp' 'tmp_29' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_2)   --->   "%and_ln29_14 = and i1 %or_ln29_14, %tmp_29" [cnn/conv_1.cpp:29]   --->   Operation 539 'and' 'and_ln29_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 540 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_14, float %w_sum_2, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 540 'select' 'select_ln29_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 541 [1/1] (3.25ns)   --->   "store float %select_ln29_2, float* %conv_out_0_addr_2, align 4" [cnn/conv_1.cpp:30]   --->   Operation 541 'store' <Predicate = (!trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_47 : Operation 542 [1/1] (0.00ns)   --->   "br label %3" [cnn/conv_1.cpp:30]   --->   Operation 542 'br' <Predicate = (!trunc_ln30)> <Delay = 0.00>
ST_47 : Operation 543 [1/1] (3.25ns)   --->   "store float %select_ln29_2, float* %conv_out_1_addr_2, align 4" [cnn/conv_1.cpp:30]   --->   Operation 543 'store' <Predicate = (trunc_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2028> <RAM>
ST_47 : Operation 544 [1/1] (0.00ns)   --->   "br label %3" [cnn/conv_1.cpp:30]   --->   Operation 544 'br' <Predicate = (trunc_ln30)> <Delay = 0.00>

State 48 <SV = 2> <Delay = 0.00>
ST_48 : Operation 545 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:37]   --->   Operation 545 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten30', cnn/conv_1.cpp:8) with incoming values : ('add_ln8', cnn/conv_1.cpp:8) [8]  (1.77 ns)

 <State 2>: 10.6ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', cnn/conv_1.cpp:11) with incoming values : ('select_ln11', cnn/conv_1.cpp:11) [10]  (0 ns)
	'icmp' operation ('icmp_ln11', cnn/conv_1.cpp:11) [22]  (1.49 ns)
	'select' operation ('select_ln30', cnn/conv_1.cpp:30) [23]  (1.22 ns)
	'add' operation ('add_ln23_3', cnn/conv_1.cpp:23) [53]  (1.78 ns)
	'select' operation ('select_ln30_7', cnn/conv_1.cpp:30) [57]  (1.22 ns)
	'add' operation ('add_ln23_4', cnn/conv_1.cpp:23) [60]  (1.64 ns)
	'getelementptr' operation ('input_addr', cnn/conv_1.cpp:23) [62]  (0 ns)
	'load' operation ('input_load', cnn/conv_1.cpp:23) on array 'input_r' [134]  (3.25 ns)

 <State 3>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load', cnn/conv_1.cpp:23) on array 'conv_1_weights' [133]  (3.25 ns)
	'fmul' operation ('tmp_2_34', cnn/conv_1.cpp:23) [135]  (12.4 ns)

 <State 4>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_2', cnn/conv_1.cpp:23) on array 'conv_1_weights' [141]  (3.25 ns)
	'fmul' operation ('tmp_0_0_2', cnn/conv_1.cpp:23) [143]  (12.4 ns)

 <State 5>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_4', cnn/conv_1.cpp:23) on array 'conv_1_weights' [149]  (3.25 ns)
	'fmul' operation ('tmp_0_1_1', cnn/conv_1.cpp:23) [151]  (12.4 ns)

 <State 6>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_6', cnn/conv_1.cpp:23) on array 'conv_1_weights' [157]  (3.25 ns)
	'fmul' operation ('tmp_0_2', cnn/conv_1.cpp:23) [159]  (12.4 ns)

 <State 7>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_load_8', cnn/conv_1.cpp:23) on array 'conv_1_weights' [165]  (3.25 ns)
	'fmul' operation ('tmp_0_2_2', cnn/conv_1.cpp:23) [167]  (12.4 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_0_2_2', cnn/conv_1.cpp:23) [167]  (12.4 ns)

 <State 9>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_1', cnn/conv_1.cpp:23) [140]  (10.5 ns)

 <State 10>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_1', cnn/conv_1.cpp:23) [140]  (10.5 ns)

 <State 11>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_1', cnn/conv_1.cpp:23) [140]  (10.5 ns)

 <State 12>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_1', cnn/conv_1.cpp:23) [140]  (10.5 ns)

 <State 13>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_2', cnn/conv_1.cpp:23) [144]  (10.5 ns)

 <State 14>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_2', cnn/conv_1.cpp:23) [144]  (10.5 ns)

 <State 15>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_2', cnn/conv_1.cpp:23) [144]  (10.5 ns)

 <State 16>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_0_2', cnn/conv_1.cpp:23) [144]  (10.5 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [148]  (10.5 ns)

 <State 18>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [148]  (10.5 ns)

 <State 19>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [148]  (10.5 ns)

 <State 20>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [148]  (10.5 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_1', cnn/conv_1.cpp:23) [152]  (10.5 ns)

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_1', cnn/conv_1.cpp:23) [152]  (10.5 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_1', cnn/conv_1.cpp:23) [152]  (10.5 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_1', cnn/conv_1.cpp:23) [152]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_2', cnn/conv_1.cpp:23) [156]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_2', cnn/conv_1.cpp:23) [156]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_2', cnn/conv_1.cpp:23) [156]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1_2', cnn/conv_1.cpp:23) [156]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [160]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [160]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [160]  (10.5 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [160]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_1', cnn/conv_1.cpp:23) [164]  (10.5 ns)

 <State 34>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_1', cnn/conv_1.cpp:23) [164]  (10.5 ns)

 <State 35>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_1', cnn/conv_1.cpp:23) [164]  (10.5 ns)

 <State 36>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_1', cnn/conv_1.cpp:23) [164]  (10.5 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_2', cnn/conv_1.cpp:23) [168]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_2', cnn/conv_1.cpp:23) [168]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_2', cnn/conv_1.cpp:23) [168]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2_2', cnn/conv_1.cpp:23) [168]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:26) [171]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:26) [171]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:26) [171]  (10.5 ns)

 <State 44>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', cnn/conv_1.cpp:26) [171]  (10.5 ns)
	'fcmp' operation ('tmp_25', cnn/conv_1.cpp:29) [178]  (5.43 ns)

 <State 45>: 12.7ns
The critical path consists of the following:
	'mul' operation of DSP[69] ('mul_ln30', cnn/conv_1.cpp:30) [47]  (3.36 ns)
	'add' operation of DSP[69] ('add_ln30_1', cnn/conv_1.cpp:30) [69]  (3.02 ns)
	'sub' operation ('sub_ln30', cnn/conv_1.cpp:30) [73]  (1.55 ns)
	'add' operation ('add_ln30_2', cnn/conv_1.cpp:30) [129]  (1.55 ns)
	'getelementptr' operation ('conv_out_1_addr', cnn/conv_1.cpp:30) [132]  (0 ns)
	'store' operation ('store_ln30', cnn/conv_1.cpp:30) of variable 'select_ln29', cnn/conv_1.cpp:29 on array 'conv_out_1' [186]  (3.25 ns)

 <State 46>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_27', cnn/conv_1.cpp:29) [259]  (5.43 ns)
	'and' operation ('and_ln29_13', cnn/conv_1.cpp:29) [260]  (0 ns)
	'select' operation ('select_ln29_1', cnn/conv_1.cpp:29) [261]  (0.978 ns)
	'store' operation ('store_ln30', cnn/conv_1.cpp:30) of variable 'select_ln29_1', cnn/conv_1.cpp:29 on array 'conv_out_1' [267]  (3.25 ns)

 <State 47>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_29', cnn/conv_1.cpp:29) [339]  (5.43 ns)
	'and' operation ('and_ln29_14', cnn/conv_1.cpp:29) [340]  (0 ns)
	'select' operation ('select_ln29_2', cnn/conv_1.cpp:29) [341]  (0.978 ns)
	'store' operation ('store_ln30', cnn/conv_1.cpp:30) of variable 'select_ln29_2', cnn/conv_1.cpp:29 on array 'conv_out_0' [344]  (3.25 ns)

 <State 48>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
