

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Tue Nov 17 15:57:37 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.232|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  4933|  11665|  4933|  11665|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+-------+-----------+-----------+-----------+--------+----------+
        |                 |    Latency   | Iteration |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |  min |  max  |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------+------+-------+-----------+-----------+-----------+--------+----------+
        |- Loop 1         |   312|    312|         26|          -|          -|      12|    no    |
        | + Loop 1.1      |    24|     24|          2|          -|          -|      12|    no    |
        |- Loop 2         |   208|    208|         26|          -|          -|       8|    no    |
        | + Loop 2.1      |    24|     24|          2|          -|          -|      12|    no    |
        |- Loop 3         |  3888|  10620| 324 ~ 885 |          -|          -|      12|    no    |
        | + Loop 3.1      |    24|     24|          3|          -|          -|       8|    no    |
        | + Loop 3.2      |   296|    296|         37|          -|          -|       8|    no    |
        | + Loop 3.3      |     0|    561|         51|          -|          -| 0 ~ 11 |    no    |
        |  ++ Loop 3.3.1  |    24|     24|          3|          -|          -|       8|    no    |
        |  ++ Loop 3.3.2  |    24|     24|          3|          -|          -|       8|    no    |
        |- Loop 4         |   312|    312|         26|          -|          -|      12|    no    |
        | + Loop 4.1      |    24|     24|          2|          -|          -|      12|    no    |
        |- Loop 5         |   208|    208|         26|          -|          -|       8|    no    |
        | + Loop 5.1      |    24|     24|          2|          -|          -|      12|    no    |
        +-----------------+------+-------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      9|       0|    821|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     430|    278|    -|
|Memory           |        3|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    603|    -|
|Register         |        -|      -|     717|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      9|    1147|   1702|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |kernel_control_s_axi_U                |kernel_control_s_axi               |        0|      0|   36|   40|    0|
    |kernel_udiv_32ns_32ns_32_36_seq_1_U1  |kernel_udiv_32ns_32ns_32_36_seq_1  |        0|      0|  394|  238|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+
    |Total                                 |                                   |        0|      0|  430|  278|    0|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |A_V_U  |kernel_A_V  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |Q_V_U  |kernel_A_V  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |R_V_U  |kernel_R_V  |        1|  0|   0|    0|   144|   32|     1|         4608|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |            |        3|  0|   0|    0|   336|   96|     3|        10752|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln214_fu_922_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln700_fu_698_p2     |     *    |      3|  0|  20|          32|          32|
    |v_V_fu_853_p2           |     *    |      3|  0|  20|          32|          32|
    |add_ln1371_fu_748_p2    |     +    |      0|  0|  19|           8|           8|
    |add_ln215_1_fu_843_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln215_2_fu_912_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln215_fu_833_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln321_1_fu_639_p2   |     +    |      0|  0|  16|           9|           9|
    |add_ln321_2_fu_578_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln321_3_fu_992_p2   |     +    |      0|  0|  16|           9|           9|
    |add_ln321_4_fu_1056_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln321_5_fu_785_p2   |     +    |      0|  0|  16|           9|           9|
    |add_ln321_fu_514_p2     |     +    |      0|  0|  16|           9|           9|
    |add_ln43_fu_688_p2      |     +    |      0|  0|  19|           8|           8|
    |add_ln700_fu_859_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln72_fu_902_p2      |     +    |      0|  0|  15|           8|           8|
    |i0_1_fu_1008_p2         |     +    |      0|  0|  12|           4|           1|
    |i0_fu_530_p2            |     +    |      0|  0|  12|           4|           1|
    |i_1_fu_716_p2           |     +    |      0|  0|  12|           4|           1|
    |i_2_fu_801_p2           |     +    |      0|  0|  12|           4|           1|
    |i_3_fu_870_p2           |     +    |      0|  0|  12|           4|           1|
    |i_fu_656_p2             |     +    |      0|  0|  12|           4|           1|
    |init0_1_fu_940_p2       |     +    |      0|  0|  12|           4|           1|
    |init0_fu_462_p2         |     +    |      0|  0|  12|           4|           1|
    |init1_1_fu_982_p2       |     +    |      0|  0|  12|           4|           1|
    |init1_fu_504_p2         |     +    |      0|  0|  12|           4|           1|
    |j0_1_fu_1046_p2         |     +    |      0|  0|  12|           4|           1|
    |j0_fu_568_p2            |     +    |      0|  0|  12|           4|           1|
    |j_V_fu_765_p2           |     +    |      0|  0|  12|           4|           1|
    |k_fu_595_p2             |     +    |      0|  0|  12|           4|           1|
    |nrm_V_fu_704_p2         |     +    |      0|  0|  39|          32|          32|
    |sub_ln1371_fu_742_p2    |     -    |      0|  0|  19|           8|           8|
    |sub_ln214_fu_928_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln215_fu_827_p2     |     -    |      0|  0|  15|           8|           8|
    |sub_ln321_1_fu_556_p2   |     -    |      0|  0|  15|           8|           8|
    |sub_ln321_2_fu_633_p2   |     -    |      0|  0|  16|           9|           9|
    |sub_ln321_3_fu_970_p2   |     -    |      0|  0|  16|           9|           9|
    |sub_ln321_4_fu_1034_p2  |     -    |      0|  0|  15|           8|           8|
    |sub_ln321_fu_492_p2     |     -    |      0|  0|  16|           9|           9|
    |sub_ln43_fu_682_p2      |     -    |      0|  0|  19|           8|           8|
    |sub_ln72_fu_896_p2      |     -    |      0|  0|  15|           8|           8|
    |icmp_ln16_fu_456_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln19_fu_498_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln25_fu_524_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln28_fu_562_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln36_fu_589_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln40_fu_650_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln49_fu_710_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln61_fu_795_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln69_fu_864_p2     |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln80_fu_934_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln83_fu_976_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln887_fu_771_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln89_fu_1002_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln92_fu_1040_p2    |   icmp   |      0|  0|   9|           4|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      9|  0| 821|         479|         443|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |A_V_address0         |   38|          7|    7|         49|
    |A_V_d0               |   15|          3|   32|         96|
    |A_int_V_address0     |   15|          3|    7|         21|
    |Q_V_address0         |   33|          6|    7|         42|
    |Q_V_d0               |   15|          3|   32|         96|
    |Q_int_V_address0     |   15|          3|    7|         21|
    |R_V_address0         |   27|          5|    8|         40|
    |R_V_d0               |   21|          4|   32|        128|
    |R_V_load_2_reg_373   |    9|          2|   32|         64|
    |R_int_V_address0     |   15|          3|    8|         24|
    |ap_NS_fsm            |  265|         62|    1|         62|
    |i017_0_reg_430       |    9|          2|    4|          8|
    |i0_0_reg_294         |    9|          2|    4|          8|
    |i12_0_reg_352        |    9|          2|    4|          8|
    |i13_0_reg_386        |    9|          2|    4|          8|
    |i14_0_reg_397        |    9|          2|    4|          8|
    |i_0_reg_341          |    9|          2|    4|          8|
    |init015_0_reg_408    |    9|          2|    4|          8|
    |init0_0_reg_272      |    9|          2|    4|          8|
    |init116_0_reg_419    |    9|          2|    4|          8|
    |init1_0_reg_283      |    9|          2|    4|          8|
    |input_fxp_V_reg_328  |    9|          2|   32|         64|
    |j018_0_reg_441       |    9|          2|    4|          8|
    |j0_0_reg_305         |    9|          2|    4|          8|
    |op_assign_reg_316    |    9|          2|    4|          8|
    |p_0230_0_in_reg_363  |    9|          2|    4|          8|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  603|        131|  261|        819|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |A_V_addr_5_reg_1252     |   7|   0|    7|          0|
    |R_V_addr_1_reg_1156     |   8|   0|    8|          0|
    |R_V_addr_3_reg_1211     |   8|   0|    8|          0|
    |R_V_load_2_reg_373      |  32|   0|   32|          0|
    |ap_CS_fsm               |  61|   0|   61|          0|
    |i017_0_reg_430          |   4|   0|    4|          0|
    |i0_0_reg_294            |   4|   0|    4|          0|
    |i0_1_reg_1301           |   4|   0|    4|          0|
    |i0_reg_1101             |   4|   0|    4|          0|
    |i12_0_reg_352           |   4|   0|    4|          0|
    |i13_0_reg_386           |   4|   0|    4|          0|
    |i14_0_reg_397           |   4|   0|    4|          0|
    |i_0_reg_341             |   4|   0|    4|          0|
    |i_1_reg_1182            |   4|   0|    4|          0|
    |i_2_reg_1219            |   4|   0|    4|          0|
    |i_3_reg_1247            |   4|   0|    4|          0|
    |i_reg_1164              |   4|   0|    4|          0|
    |init015_0_reg_408       |   4|   0|    4|          0|
    |init0_0_reg_272         |   4|   0|    4|          0|
    |init0_1_reg_1270        |   4|   0|    4|          0|
    |init0_reg_1070          |   4|   0|    4|          0|
    |init116_0_reg_419       |   4|   0|    4|          0|
    |init1_0_reg_283         |   4|   0|    4|          0|
    |init1_1_reg_1283        |   4|   0|    4|          0|
    |init1_reg_1083          |   4|   0|    4|          0|
    |input_fxp_V_reg_328     |  32|   0|   32|          0|
    |j018_0_reg_441          |   4|   0|    4|          0|
    |j0_0_reg_305            |   4|   0|    4|          0|
    |j0_1_reg_1314           |   4|   0|    4|          0|
    |j0_reg_1114             |   4|   0|    4|          0|
    |j_V_reg_1197            |   4|   0|    4|          0|
    |k_reg_1138              |   4|   0|    4|          0|
    |mul_ln214_reg_1262      |  32|   0|   32|          0|
    |op_assign_reg_316       |   4|   0|    4|          0|
    |p_0230_0_in_reg_363     |   4|   0|    4|          0|
    |reg_452                 |  32|   0|   32|          0|
    |sext_ln1371_reg_1187    |  64|   0|   64|          0|
    |sext_ln321_2_reg_1119   |  64|   0|   64|          0|
    |sext_ln321_3_reg_1288   |  64|   0|   64|          0|
    |sext_ln321_4_reg_1319   |  64|   0|   64|          0|
    |sext_ln321_reg_1088     |  64|   0|   64|          0|
    |sub_ln321_1_reg_1106    |   6|   0|    8|          2|
    |sub_ln321_2_reg_1151    |   7|   0|    9|          2|
    |sub_ln321_3_reg_1275    |   7|   0|    9|          2|
    |sub_ln321_4_reg_1306    |   6|   0|    8|          2|
    |sub_ln321_reg_1075      |   7|   0|    9|          2|
    |v_V_reg_1234            |  32|   0|   32|          0|
    |zext_ln321_14_reg_1205  |   4|   0|    8|          4|
    |zext_ln321_4_reg_1143   |   4|   0|    8|          4|
    +------------------------+----+----+-----+-----------+
    |Total                   | 717|   0|  735|         18|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|A_int_V_address0       | out |    7|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|R_int_V_address0       | out |    8|  ap_memory |    R_int_V   |     array    |
|R_int_V_ce0            | out |    1|  ap_memory |    R_int_V   |     array    |
|R_int_V_we0            | out |    1|  ap_memory |    R_int_V   |     array    |
|R_int_V_d0             | out |   32|  ap_memory |    R_int_V   |     array    |
|R_int_V_q0             |  in |   32|  ap_memory |    R_int_V   |     array    |
|Q_int_V_address0       | out |    7|  ap_memory |    Q_int_V   |     array    |
|Q_int_V_ce0            | out |    1|  ap_memory |    Q_int_V   |     array    |
|Q_int_V_we0            | out |    1|  ap_memory |    Q_int_V   |     array    |
|Q_int_V_d0             | out |   32|  ap_memory |    Q_int_V   |     array    |
|Q_int_V_q0             |  in |   32|  ap_memory |    Q_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

