\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.1.1}{Objectives}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Introduction}{chapter.1}% 3
\BOOKMARK [1][-]{section.1.3}{E-Voting Systems}{chapter.1}% 4
\BOOKMARK [1][-]{section.1.4}{Challenges}{chapter.1}% 5
\BOOKMARK [2][-]{subsection.1.4.1}{Accountability and Verifiability}{section.1.4}% 6
\BOOKMARK [1][-]{section.1.5}{Report Break Down}{chapter.1}% 7
\BOOKMARK [0][-]{chapter.2}{Literature Review}{}% 8
\BOOKMARK [1][-]{section.2.1}{Literature Review}{chapter.2}% 9
\BOOKMARK [2][-]{subsection.2.1.1}{Accuracy}{section.2.1}% 10
\BOOKMARK [2][-]{subsection.2.1.2}{Democracy}{section.2.1}% 11
\BOOKMARK [2][-]{subsection.2.1.3}{Privacy}{section.2.1}% 12
\BOOKMARK [2][-]{subsection.2.1.4}{Verifiability}{section.2.1}% 13
\BOOKMARK [2][-]{subsection.2.1.5}{Availability}{section.2.1}% 14
\BOOKMARK [2][-]{subsection.2.1.6}{Resume Ability}{section.2.1}% 15
\BOOKMARK [1][-]{section.2.2}{Features}{chapter.2}% 16
\BOOKMARK [1][-]{section.2.3}{Limitations}{chapter.2}% 17
\BOOKMARK [0][-]{chapter.3}{Proposed Methodology}{}% 18
\BOOKMARK [1][-]{section.3.1}{Block Diagram}{chapter.3}% 19
\BOOKMARK [1][-]{section.3.2}{About Microcontroller 8051}{chapter.3}% 20
\BOOKMARK [2][-]{subsection.3.2.1}{Features of AT89C51}{section.3.2}% 21
\BOOKMARK [1][-]{section.3.3}{Detailed Block Diagram - 8051}{chapter.3}% 22
\BOOKMARK [2][-]{subsection.3.3.1}{Central Processor Unit \(CPU\)}{section.3.3}% 23
\BOOKMARK [2][-]{subsection.3.3.2}{Interrupts}{section.3.3}% 24
\BOOKMARK [2][-]{subsection.3.3.3}{Input/output Port}{section.3.3}% 25
\BOOKMARK [2][-]{subsection.3.3.4}{Oscillator}{section.3.3}% 26
\BOOKMARK [2][-]{subsection.3.3.5}{Bus}{section.3.3}% 27
\BOOKMARK [1][-]{section.3.4}{Pin Description 8051}{chapter.3}% 28
\BOOKMARK [2][-]{subsection.3.4.1}{Ports: \(pin 1 to 8, pin 10 to 17, pin 21 to 28 and pin 32 to 39\)}{section.3.4}% 29
\BOOKMARK [2][-]{subsection.3.4.2}{PSEN \(low signal\): pin 29}{section.3.4}% 30
\BOOKMARK [2][-]{subsection.3.4.3}{EA \(Low\)/Vpp : pin 31}{section.3.4}% 31
\BOOKMARK [2][-]{subsection.3.4.4}{XTAL 1 AND XTAL2: PIN 19 AND PIN18}{section.3.4}% 32
\BOOKMARK [2][-]{subsection.3.4.5}{RST \(low\): pin 9}{section.3.4}% 33
\BOOKMARK [2][-]{subsection.3.4.6}{INTERRUPTS: pin 12 to 15}{section.3.4}% 34
\BOOKMARK [1][-]{section.3.5}{Components Selection}{chapter.3}% 35
\BOOKMARK [2][-]{subsection.3.5.1}{Hardware Components}{section.3.5}% 36
\BOOKMARK [2][-]{subsection.3.5.2}{Software Selection}{section.3.5}% 37
\BOOKMARK [0][-]{chapter.4}{Simulation and Results}{}% 38
\BOOKMARK [1][-]{section.4.1}{Simulation Results}{chapter.4}% 39
\BOOKMARK [1][-]{section.4.2}{Circuit Diagram}{chapter.4}% 40
\BOOKMARK [1][-]{section.4.3}{Source Code}{chapter.4}% 41
\BOOKMARK [1][-]{section.4.4}{Results}{chapter.4}% 42
\BOOKMARK [1][-]{section.4.5}{Hardware Implementation}{chapter.4}% 43
\BOOKMARK [0][-]{chapter.5}{Conclusion and Future Work}{}% 44
\BOOKMARK [1][-]{section.5.1}{Conclusion}{chapter.5}% 45
\BOOKMARK [1][-]{section.5.2}{Future Work}{chapter.5}% 46
\BOOKMARK [0][-]{chapter*.25}{Bibliography}{}% 47
